#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 14:20:06 2021
# Process ID: 6508
# Current directory: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15032 D:\project\xxxx\my_subsystem_2\New_NIC1_use_3_ports\xxv_ethernet_0_ex.xpr
# Log file: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/vivado.log
# Journal file: D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.xpr
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0
set_property -dict [list CONFIG.dividend_and_quotient_width {24} CONFIG.divisor_width {16} CONFIG.fractional_width {16} CONFIG.latency {28}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs div_gen_0_synth_1 -jobs 4
wait_on_run div_gen_0_synth_1
export_simulation -of_objects [get_files d:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.ip_user_files/sim_scripts -ip_user_files_dir D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.ip_user_files -ipstatic_source_dir D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/modelsim} {questa=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/questa} {riviera=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/riviera} {activehdl=D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v
update_compile_order -fileset sources_1
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v w ]
add_files D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1_copy_2
launch_runs synth_1_copy_2 -jobs 4
wait_on_run synth_1_copy_2
open_run synth_1_copy_2 -name synth_1_copy_2
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 u_ila_3 u_ila_4 u_ila_5 u_ila_6 u_ila_7 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
create_debug_core u_ila_4 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
create_debug_core u_ila_5 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_5]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_5]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_5]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_5]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_5]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_5]
create_debug_core u_ila_6 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_6]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_6]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_6]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_6]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_6]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_6]
create_debug_core u_ila_7 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_7]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_7]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_7]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_7]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_7]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_7]
connect_debug_port u_ila_0/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_1/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_2/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_3/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_4/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_5/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_1 ]]
connect_debug_port u_ila_6/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_7/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_1 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {inst_send_data_2/SM_nxt[0]} {inst_send_data_2/SM_nxt[1]} {inst_send_data_2/SM_nxt[2]} {inst_send_data_2/SM_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {inst_send_data_2/tx_axis_tdata_2[0]} {inst_send_data_2/tx_axis_tdata_2[1]} {inst_send_data_2/tx_axis_tdata_2[2]} {inst_send_data_2/tx_axis_tdata_2[3]} {inst_send_data_2/tx_axis_tdata_2[4]} {inst_send_data_2/tx_axis_tdata_2[5]} {inst_send_data_2/tx_axis_tdata_2[6]} {inst_send_data_2/tx_axis_tdata_2[7]} {inst_send_data_2/tx_axis_tdata_2[8]} {inst_send_data_2/tx_axis_tdata_2[9]} {inst_send_data_2/tx_axis_tdata_2[10]} {inst_send_data_2/tx_axis_tdata_2[11]} {inst_send_data_2/tx_axis_tdata_2[12]} {inst_send_data_2/tx_axis_tdata_2[13]} {inst_send_data_2/tx_axis_tdata_2[14]} {inst_send_data_2/tx_axis_tdata_2[15]} {inst_send_data_2/tx_axis_tdata_2[16]} {inst_send_data_2/tx_axis_tdata_2[17]} {inst_send_data_2/tx_axis_tdata_2[18]} {inst_send_data_2/tx_axis_tdata_2[19]} {inst_send_data_2/tx_axis_tdata_2[20]} {inst_send_data_2/tx_axis_tdata_2[21]} {inst_send_data_2/tx_axis_tdata_2[22]} {inst_send_data_2/tx_axis_tdata_2[23]} {inst_send_data_2/tx_axis_tdata_2[24]} {inst_send_data_2/tx_axis_tdata_2[25]} {inst_send_data_2/tx_axis_tdata_2[26]} {inst_send_data_2/tx_axis_tdata_2[27]} {inst_send_data_2/tx_axis_tdata_2[28]} {inst_send_data_2/tx_axis_tdata_2[29]} {inst_send_data_2/tx_axis_tdata_2[30]} {inst_send_data_2/tx_axis_tdata_2[31]} {inst_send_data_2/tx_axis_tdata_2[32]} {inst_send_data_2/tx_axis_tdata_2[33]} {inst_send_data_2/tx_axis_tdata_2[34]} {inst_send_data_2/tx_axis_tdata_2[35]} {inst_send_data_2/tx_axis_tdata_2[36]} {inst_send_data_2/tx_axis_tdata_2[37]} {inst_send_data_2/tx_axis_tdata_2[38]} {inst_send_data_2/tx_axis_tdata_2[39]} {inst_send_data_2/tx_axis_tdata_2[40]} {inst_send_data_2/tx_axis_tdata_2[41]} {inst_send_data_2/tx_axis_tdata_2[42]} {inst_send_data_2/tx_axis_tdata_2[43]} {inst_send_data_2/tx_axis_tdata_2[44]} {inst_send_data_2/tx_axis_tdata_2[45]} {inst_send_data_2/tx_axis_tdata_2[46]} {inst_send_data_2/tx_axis_tdata_2[47]} {inst_send_data_2/tx_axis_tdata_2[48]} {inst_send_data_2/tx_axis_tdata_2[49]} {inst_send_data_2/tx_axis_tdata_2[50]} {inst_send_data_2/tx_axis_tdata_2[51]} {inst_send_data_2/tx_axis_tdata_2[52]} {inst_send_data_2/tx_axis_tdata_2[53]} {inst_send_data_2/tx_axis_tdata_2[54]} {inst_send_data_2/tx_axis_tdata_2[55]} {inst_send_data_2/tx_axis_tdata_2[56]} {inst_send_data_2/tx_axis_tdata_2[57]} {inst_send_data_2/tx_axis_tdata_2[58]} {inst_send_data_2/tx_axis_tdata_2[59]} {inst_send_data_2/tx_axis_tdata_2[60]} {inst_send_data_2/tx_axis_tdata_2[61]} {inst_send_data_2/tx_axis_tdata_2[62]} {inst_send_data_2/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {inst_send_data_2/SM[0]} {inst_send_data_2/SM[1]} {inst_send_data_2/SM[2]} {inst_send_data_2/SM[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {inst_send_data_2/tx_axis_tdata_1[0]} {inst_send_data_2/tx_axis_tdata_1[1]} {inst_send_data_2/tx_axis_tdata_1[2]} {inst_send_data_2/tx_axis_tdata_1[3]} {inst_send_data_2/tx_axis_tdata_1[4]} {inst_send_data_2/tx_axis_tdata_1[5]} {inst_send_data_2/tx_axis_tdata_1[6]} {inst_send_data_2/tx_axis_tdata_1[7]} {inst_send_data_2/tx_axis_tdata_1[8]} {inst_send_data_2/tx_axis_tdata_1[9]} {inst_send_data_2/tx_axis_tdata_1[10]} {inst_send_data_2/tx_axis_tdata_1[11]} {inst_send_data_2/tx_axis_tdata_1[12]} {inst_send_data_2/tx_axis_tdata_1[13]} {inst_send_data_2/tx_axis_tdata_1[14]} {inst_send_data_2/tx_axis_tdata_1[15]} {inst_send_data_2/tx_axis_tdata_1[16]} {inst_send_data_2/tx_axis_tdata_1[17]} {inst_send_data_2/tx_axis_tdata_1[18]} {inst_send_data_2/tx_axis_tdata_1[19]} {inst_send_data_2/tx_axis_tdata_1[20]} {inst_send_data_2/tx_axis_tdata_1[21]} {inst_send_data_2/tx_axis_tdata_1[22]} {inst_send_data_2/tx_axis_tdata_1[23]} {inst_send_data_2/tx_axis_tdata_1[24]} {inst_send_data_2/tx_axis_tdata_1[25]} {inst_send_data_2/tx_axis_tdata_1[26]} {inst_send_data_2/tx_axis_tdata_1[27]} {inst_send_data_2/tx_axis_tdata_1[28]} {inst_send_data_2/tx_axis_tdata_1[29]} {inst_send_data_2/tx_axis_tdata_1[30]} {inst_send_data_2/tx_axis_tdata_1[31]} {inst_send_data_2/tx_axis_tdata_1[32]} {inst_send_data_2/tx_axis_tdata_1[33]} {inst_send_data_2/tx_axis_tdata_1[34]} {inst_send_data_2/tx_axis_tdata_1[35]} {inst_send_data_2/tx_axis_tdata_1[36]} {inst_send_data_2/tx_axis_tdata_1[37]} {inst_send_data_2/tx_axis_tdata_1[38]} {inst_send_data_2/tx_axis_tdata_1[39]} {inst_send_data_2/tx_axis_tdata_1[40]} {inst_send_data_2/tx_axis_tdata_1[41]} {inst_send_data_2/tx_axis_tdata_1[42]} {inst_send_data_2/tx_axis_tdata_1[43]} {inst_send_data_2/tx_axis_tdata_1[44]} {inst_send_data_2/tx_axis_tdata_1[45]} {inst_send_data_2/tx_axis_tdata_1[46]} {inst_send_data_2/tx_axis_tdata_1[47]} {inst_send_data_2/tx_axis_tdata_1[48]} {inst_send_data_2/tx_axis_tdata_1[49]} {inst_send_data_2/tx_axis_tdata_1[50]} {inst_send_data_2/tx_axis_tdata_1[51]} {inst_send_data_2/tx_axis_tdata_1[52]} {inst_send_data_2/tx_axis_tdata_1[53]} {inst_send_data_2/tx_axis_tdata_1[54]} {inst_send_data_2/tx_axis_tdata_1[55]} {inst_send_data_2/tx_axis_tdata_1[56]} {inst_send_data_2/tx_axis_tdata_1[57]} {inst_send_data_2/tx_axis_tdata_1[58]} {inst_send_data_2/tx_axis_tdata_1[59]} {inst_send_data_2/tx_axis_tdata_1[60]} {inst_send_data_2/tx_axis_tdata_1[61]} {inst_send_data_2/tx_axis_tdata_1[62]} {inst_send_data_2/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {packet_frame_index_2[0]} {packet_frame_index_2[1]} {packet_frame_index_2[2]} {packet_frame_index_2[3]} {packet_frame_index_2[4]} {packet_frame_index_2[5]} {packet_frame_index_2[6]} {packet_frame_index_2[7]} {packet_frame_index_2[8]} {packet_frame_index_2[9]} {packet_frame_index_2[10]} {packet_frame_index_2[11]} {packet_frame_index_2[12]} {packet_frame_index_2[13]} {packet_frame_index_2[14]} {packet_frame_index_2[15]} {packet_frame_index_2[16]} {packet_frame_index_2[17]} {packet_frame_index_2[18]} {packet_frame_index_2[19]} {packet_frame_index_2[20]} {packet_frame_index_2[21]} {packet_frame_index_2[22]} {packet_frame_index_2[23]} {packet_frame_index_2[24]} {packet_frame_index_2[25]} {packet_frame_index_2[26]} {packet_frame_index_2[27]} {packet_frame_index_2[28]} {packet_frame_index_2[29]} {packet_frame_index_2[30]} {packet_frame_index_2[31]} {packet_frame_index_2[32]} {packet_frame_index_2[33]} {packet_frame_index_2[34]} {packet_frame_index_2[35]} {packet_frame_index_2[36]} {packet_frame_index_2[37]} {packet_frame_index_2[38]} {packet_frame_index_2[39]} {packet_frame_index_2[40]} {packet_frame_index_2[41]} {packet_frame_index_2[42]} {packet_frame_index_2[43]} {packet_frame_index_2[44]} {packet_frame_index_2[45]} {packet_frame_index_2[46]} {packet_frame_index_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cnt_send_number_2[0]} {cnt_send_number_2[1]} {cnt_send_number_2[2]} {cnt_send_number_2[3]} {cnt_send_number_2[4]} {cnt_send_number_2[5]} {cnt_send_number_2[6]} {cnt_send_number_2[7]} {cnt_send_number_2[8]} {cnt_send_number_2[9]} {cnt_send_number_2[10]} {cnt_send_number_2[11]} {cnt_send_number_2[12]} {cnt_send_number_2[13]} {cnt_send_number_2[14]} {cnt_send_number_2[15]} {cnt_send_number_2[16]} {cnt_send_number_2[17]} {cnt_send_number_2[18]} {cnt_send_number_2[19]} {cnt_send_number_2[20]} {cnt_send_number_2[21]} {cnt_send_number_2[22]} {cnt_send_number_2[23]} {cnt_send_number_2[24]} {cnt_send_number_2[25]} {cnt_send_number_2[26]} {cnt_send_number_2[27]} {cnt_send_number_2[28]} {cnt_send_number_2[29]} {cnt_send_number_2[30]} {cnt_send_number_2[31]} {cnt_send_number_2[32]} {cnt_send_number_2[33]} {cnt_send_number_2[34]} {cnt_send_number_2[35]} {cnt_send_number_2[36]} {cnt_send_number_2[37]} {cnt_send_number_2[38]} {cnt_send_number_2[39]} {cnt_send_number_2[40]} {cnt_send_number_2[41]} {cnt_send_number_2[42]} {cnt_send_number_2[43]} {cnt_send_number_2[44]} {cnt_send_number_2[45]} {cnt_send_number_2[46]} {cnt_send_number_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tx_axis_tdata_2[0]} {tx_axis_tdata_2[1]} {tx_axis_tdata_2[2]} {tx_axis_tdata_2[3]} {tx_axis_tdata_2[4]} {tx_axis_tdata_2[5]} {tx_axis_tdata_2[6]} {tx_axis_tdata_2[7]} {tx_axis_tdata_2[8]} {tx_axis_tdata_2[9]} {tx_axis_tdata_2[10]} {tx_axis_tdata_2[11]} {tx_axis_tdata_2[12]} {tx_axis_tdata_2[13]} {tx_axis_tdata_2[14]} {tx_axis_tdata_2[15]} {tx_axis_tdata_2[16]} {tx_axis_tdata_2[17]} {tx_axis_tdata_2[18]} {tx_axis_tdata_2[19]} {tx_axis_tdata_2[20]} {tx_axis_tdata_2[21]} {tx_axis_tdata_2[22]} {tx_axis_tdata_2[23]} {tx_axis_tdata_2[24]} {tx_axis_tdata_2[25]} {tx_axis_tdata_2[26]} {tx_axis_tdata_2[27]} {tx_axis_tdata_2[28]} {tx_axis_tdata_2[29]} {tx_axis_tdata_2[30]} {tx_axis_tdata_2[31]} {tx_axis_tdata_2[32]} {tx_axis_tdata_2[33]} {tx_axis_tdata_2[34]} {tx_axis_tdata_2[35]} {tx_axis_tdata_2[36]} {tx_axis_tdata_2[37]} {tx_axis_tdata_2[38]} {tx_axis_tdata_2[39]} {tx_axis_tdata_2[40]} {tx_axis_tdata_2[41]} {tx_axis_tdata_2[42]} {tx_axis_tdata_2[43]} {tx_axis_tdata_2[44]} {tx_axis_tdata_2[45]} {tx_axis_tdata_2[46]} {tx_axis_tdata_2[47]} {tx_axis_tdata_2[48]} {tx_axis_tdata_2[49]} {tx_axis_tdata_2[50]} {tx_axis_tdata_2[51]} {tx_axis_tdata_2[52]} {tx_axis_tdata_2[53]} {tx_axis_tdata_2[54]} {tx_axis_tdata_2[55]} {tx_axis_tdata_2[56]} {tx_axis_tdata_2[57]} {tx_axis_tdata_2[58]} {tx_axis_tdata_2[59]} {tx_axis_tdata_2[60]} {tx_axis_tdata_2[61]} {tx_axis_tdata_2[62]} {tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {tx_axis_tkeep_2[0]} {tx_axis_tkeep_2[1]} {tx_axis_tkeep_2[2]} {tx_axis_tkeep_2[3]} {tx_axis_tkeep_2[4]} {tx_axis_tkeep_2[5]} {tx_axis_tkeep_2[6]} {tx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list start_send_data_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tx_axis_tlast_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list tx_axis_tready_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list inst_send_data_2/tx_axis_tready_this_code ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list tx_axis_tvalid_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list user_tx_reset_2 ]]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {inst_Ports_for_CC_port_3/Rate[0]} {inst_Ports_for_CC_port_3/Rate[1]} {inst_Ports_for_CC_port_3/Rate[2]} {inst_Ports_for_CC_port_3/Rate[3]} {inst_Ports_for_CC_port_3/Rate[4]} {inst_Ports_for_CC_port_3/Rate[5]} {inst_Ports_for_CC_port_3/Rate[6]} {inst_Ports_for_CC_port_3/Rate[7]} {inst_Ports_for_CC_port_3/Rate[8]} {inst_Ports_for_CC_port_3/Rate[9]} {inst_Ports_for_CC_port_3/Rate[10]} {inst_Ports_for_CC_port_3/Rate[11]} {inst_Ports_for_CC_port_3/Rate[12]} {inst_Ports_for_CC_port_3/Rate[13]} {inst_Ports_for_CC_port_3/Rate[14]} {inst_Ports_for_CC_port_3/Rate[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {inst_Ports_for_CC_port_3/m_cWnd[0]} {inst_Ports_for_CC_port_3/m_cWnd[1]} {inst_Ports_for_CC_port_3/m_cWnd[2]} {inst_Ports_for_CC_port_3/m_cWnd[3]} {inst_Ports_for_CC_port_3/m_cWnd[4]} {inst_Ports_for_CC_port_3/m_cWnd[5]} {inst_Ports_for_CC_port_3/m_cWnd[6]} {inst_Ports_for_CC_port_3/m_cWnd[7]} {inst_Ports_for_CC_port_3/m_cWnd[8]} {inst_Ports_for_CC_port_3/m_cWnd[9]} {inst_Ports_for_CC_port_3/m_cWnd[10]} {inst_Ports_for_CC_port_3/m_cWnd[11]} {inst_Ports_for_CC_port_3/m_cWnd[12]} {inst_Ports_for_CC_port_3/m_cWnd[13]} {inst_Ports_for_CC_port_3/m_cWnd[14]} {inst_Ports_for_CC_port_3/m_cWnd[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {inst_Ports_for_CC_port_3/RTT_after_fifo[0]} {inst_Ports_for_CC_port_3/RTT_after_fifo[1]} {inst_Ports_for_CC_port_3/RTT_after_fifo[2]} {inst_Ports_for_CC_port_3/RTT_after_fifo[3]} {inst_Ports_for_CC_port_3/RTT_after_fifo[4]} {inst_Ports_for_CC_port_3/RTT_after_fifo[5]} {inst_Ports_for_CC_port_3/RTT_after_fifo[6]} {inst_Ports_for_CC_port_3/RTT_after_fifo[7]} {inst_Ports_for_CC_port_3/RTT_after_fifo[8]} {inst_Ports_for_CC_port_3/RTT_after_fifo[9]} {inst_Ports_for_CC_port_3/RTT_after_fifo[10]} {inst_Ports_for_CC_port_3/RTT_after_fifo[11]} {inst_Ports_for_CC_port_3/RTT_after_fifo[12]} {inst_Ports_for_CC_port_3/RTT_after_fifo[13]} {inst_Ports_for_CC_port_3/RTT_after_fifo[14]} {inst_Ports_for_CC_port_3/RTT_after_fifo[15]} {inst_Ports_for_CC_port_3/RTT_after_fifo[16]} {inst_Ports_for_CC_port_3/RTT_after_fifo[17]} {inst_Ports_for_CC_port_3/RTT_after_fifo[18]} {inst_Ports_for_CC_port_3/RTT_after_fifo[19]} {inst_Ports_for_CC_port_3/RTT_after_fifo[20]} {inst_Ports_for_CC_port_3/RTT_after_fifo[21]} {inst_Ports_for_CC_port_3/RTT_after_fifo[22]} {inst_Ports_for_CC_port_3/RTT_after_fifo[23]} {inst_Ports_for_CC_port_3/RTT_after_fifo[24]} {inst_Ports_for_CC_port_3/RTT_after_fifo[25]} {inst_Ports_for_CC_port_3/RTT_after_fifo[26]} {inst_Ports_for_CC_port_3/RTT_after_fifo[27]} {inst_Ports_for_CC_port_3/RTT_after_fifo[28]} {inst_Ports_for_CC_port_3/RTT_after_fifo[29]} {inst_Ports_for_CC_port_3/RTT_after_fifo[30]} {inst_Ports_for_CC_port_3/RTT_after_fifo[31]} {inst_Ports_for_CC_port_3/RTT_after_fifo[32]} {inst_Ports_for_CC_port_3/RTT_after_fifo[33]} {inst_Ports_for_CC_port_3/RTT_after_fifo[34]} {inst_Ports_for_CC_port_3/RTT_after_fifo[35]} {inst_Ports_for_CC_port_3/RTT_after_fifo[36]} {inst_Ports_for_CC_port_3/RTT_after_fifo[37]} {inst_Ports_for_CC_port_3/RTT_after_fifo[38]} {inst_Ports_for_CC_port_3/RTT_after_fifo[39]} {inst_Ports_for_CC_port_3/RTT_after_fifo[40]} {inst_Ports_for_CC_port_3/RTT_after_fifo[41]} {inst_Ports_for_CC_port_3/RTT_after_fifo[42]} {inst_Ports_for_CC_port_3/RTT_after_fifo[43]} {inst_Ports_for_CC_port_3/RTT_after_fifo[44]} {inst_Ports_for_CC_port_3/RTT_after_fifo[45]} {inst_Ports_for_CC_port_3/RTT_after_fifo[46]} {inst_Ports_for_CC_port_3/RTT_after_fifo[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_Rate/state[0]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[1]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[2]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {packet_frame_index_3[0]} {packet_frame_index_3[1]} {packet_frame_index_3[2]} {packet_frame_index_3[3]} {packet_frame_index_3[4]} {packet_frame_index_3[5]} {packet_frame_index_3[6]} {packet_frame_index_3[7]} {packet_frame_index_3[8]} {packet_frame_index_3[9]} {packet_frame_index_3[10]} {packet_frame_index_3[11]} {packet_frame_index_3[12]} {packet_frame_index_3[13]} {packet_frame_index_3[14]} {packet_frame_index_3[15]} {packet_frame_index_3[16]} {packet_frame_index_3[17]} {packet_frame_index_3[18]} {packet_frame_index_3[19]} {packet_frame_index_3[20]} {packet_frame_index_3[21]} {packet_frame_index_3[22]} {packet_frame_index_3[23]} {packet_frame_index_3[24]} {packet_frame_index_3[25]} {packet_frame_index_3[26]} {packet_frame_index_3[27]} {packet_frame_index_3[28]} {packet_frame_index_3[29]} {packet_frame_index_3[30]} {packet_frame_index_3[31]} {packet_frame_index_3[32]} {packet_frame_index_3[33]} {packet_frame_index_3[34]} {packet_frame_index_3[35]} {packet_frame_index_3[36]} {packet_frame_index_3[37]} {packet_frame_index_3[38]} {packet_frame_index_3[39]} {packet_frame_index_3[40]} {packet_frame_index_3[41]} {packet_frame_index_3[42]} {packet_frame_index_3[43]} {packet_frame_index_3[44]} {packet_frame_index_3[45]} {packet_frame_index_3[46]} {packet_frame_index_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {cnt_send_number_3[0]} {cnt_send_number_3[1]} {cnt_send_number_3[2]} {cnt_send_number_3[3]} {cnt_send_number_3[4]} {cnt_send_number_3[5]} {cnt_send_number_3[6]} {cnt_send_number_3[7]} {cnt_send_number_3[8]} {cnt_send_number_3[9]} {cnt_send_number_3[10]} {cnt_send_number_3[11]} {cnt_send_number_3[12]} {cnt_send_number_3[13]} {cnt_send_number_3[14]} {cnt_send_number_3[15]} {cnt_send_number_3[16]} {cnt_send_number_3[17]} {cnt_send_number_3[18]} {cnt_send_number_3[19]} {cnt_send_number_3[20]} {cnt_send_number_3[21]} {cnt_send_number_3[22]} {cnt_send_number_3[23]} {cnt_send_number_3[24]} {cnt_send_number_3[25]} {cnt_send_number_3[26]} {cnt_send_number_3[27]} {cnt_send_number_3[28]} {cnt_send_number_3[29]} {cnt_send_number_3[30]} {cnt_send_number_3[31]} {cnt_send_number_3[32]} {cnt_send_number_3[33]} {cnt_send_number_3[34]} {cnt_send_number_3[35]} {cnt_send_number_3[36]} {cnt_send_number_3[37]} {cnt_send_number_3[38]} {cnt_send_number_3[39]} {cnt_send_number_3[40]} {cnt_send_number_3[41]} {cnt_send_number_3[42]} {cnt_send_number_3[43]} {cnt_send_number_3[44]} {cnt_send_number_3[45]} {cnt_send_number_3[46]} {cnt_send_number_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {tx_axis_tdata_3[0]} {tx_axis_tdata_3[1]} {tx_axis_tdata_3[2]} {tx_axis_tdata_3[3]} {tx_axis_tdata_3[4]} {tx_axis_tdata_3[5]} {tx_axis_tdata_3[6]} {tx_axis_tdata_3[7]} {tx_axis_tdata_3[8]} {tx_axis_tdata_3[9]} {tx_axis_tdata_3[10]} {tx_axis_tdata_3[11]} {tx_axis_tdata_3[12]} {tx_axis_tdata_3[13]} {tx_axis_tdata_3[14]} {tx_axis_tdata_3[15]} {tx_axis_tdata_3[16]} {tx_axis_tdata_3[17]} {tx_axis_tdata_3[18]} {tx_axis_tdata_3[19]} {tx_axis_tdata_3[20]} {tx_axis_tdata_3[21]} {tx_axis_tdata_3[22]} {tx_axis_tdata_3[23]} {tx_axis_tdata_3[24]} {tx_axis_tdata_3[25]} {tx_axis_tdata_3[26]} {tx_axis_tdata_3[27]} {tx_axis_tdata_3[28]} {tx_axis_tdata_3[29]} {tx_axis_tdata_3[30]} {tx_axis_tdata_3[31]} {tx_axis_tdata_3[32]} {tx_axis_tdata_3[33]} {tx_axis_tdata_3[34]} {tx_axis_tdata_3[35]} {tx_axis_tdata_3[36]} {tx_axis_tdata_3[37]} {tx_axis_tdata_3[38]} {tx_axis_tdata_3[39]} {tx_axis_tdata_3[40]} {tx_axis_tdata_3[41]} {tx_axis_tdata_3[42]} {tx_axis_tdata_3[43]} {tx_axis_tdata_3[44]} {tx_axis_tdata_3[45]} {tx_axis_tdata_3[46]} {tx_axis_tdata_3[47]} {tx_axis_tdata_3[48]} {tx_axis_tdata_3[49]} {tx_axis_tdata_3[50]} {tx_axis_tdata_3[51]} {tx_axis_tdata_3[52]} {tx_axis_tdata_3[53]} {tx_axis_tdata_3[54]} {tx_axis_tdata_3[55]} {tx_axis_tdata_3[56]} {tx_axis_tdata_3[57]} {tx_axis_tdata_3[58]} {tx_axis_tdata_3[59]} {tx_axis_tdata_3[60]} {tx_axis_tdata_3[61]} {tx_axis_tdata_3[62]} {tx_axis_tdata_3[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {tx_axis_tkeep_3[0]} {tx_axis_tkeep_3[1]} {tx_axis_tkeep_3[2]} {tx_axis_tkeep_3[3]} {tx_axis_tkeep_3[4]} {tx_axis_tkeep_3[5]} {tx_axis_tkeep_3[6]} {tx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list inst_Ports_for_CC_port_3/cWnd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list inst_Ports_for_CC_port_3/ECN ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list inst_Ports_for_CC_port_3/Rate_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list inst_Ports_for_CC_port_3/start_from_CWnd ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list inst_Ports_for_CC_port_3/start_from_Rate ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list inst_Ports_for_CC_port_3/start_send_data ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list start_send_data_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list tx_axis_tlast_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list tx_axis_tready_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tready_this_code ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list tx_axis_tvalid_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list user_tx_reset_3 ]]
set_property port_width 4 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {inst_Ports1/inst_send_ack/SM[0]} {inst_Ports1/inst_send_ack/SM[1]} {inst_Ports1/inst_send_ack/SM[2]} {inst_Ports1/inst_send_ack/SM[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {inst_Ports1/inst_send_ack/SM_nxt[0]} {inst_Ports1/inst_send_ack/SM_nxt[1]} {inst_Ports1/inst_send_ack/SM_nxt[2]} {inst_Ports1/inst_send_ack/SM_nxt[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 48 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {inst_Ports1/RTT_after_fifo[0]} {inst_Ports1/RTT_after_fifo[1]} {inst_Ports1/RTT_after_fifo[2]} {inst_Ports1/RTT_after_fifo[3]} {inst_Ports1/RTT_after_fifo[4]} {inst_Ports1/RTT_after_fifo[5]} {inst_Ports1/RTT_after_fifo[6]} {inst_Ports1/RTT_after_fifo[7]} {inst_Ports1/RTT_after_fifo[8]} {inst_Ports1/RTT_after_fifo[9]} {inst_Ports1/RTT_after_fifo[10]} {inst_Ports1/RTT_after_fifo[11]} {inst_Ports1/RTT_after_fifo[12]} {inst_Ports1/RTT_after_fifo[13]} {inst_Ports1/RTT_after_fifo[14]} {inst_Ports1/RTT_after_fifo[15]} {inst_Ports1/RTT_after_fifo[16]} {inst_Ports1/RTT_after_fifo[17]} {inst_Ports1/RTT_after_fifo[18]} {inst_Ports1/RTT_after_fifo[19]} {inst_Ports1/RTT_after_fifo[20]} {inst_Ports1/RTT_after_fifo[21]} {inst_Ports1/RTT_after_fifo[22]} {inst_Ports1/RTT_after_fifo[23]} {inst_Ports1/RTT_after_fifo[24]} {inst_Ports1/RTT_after_fifo[25]} {inst_Ports1/RTT_after_fifo[26]} {inst_Ports1/RTT_after_fifo[27]} {inst_Ports1/RTT_after_fifo[28]} {inst_Ports1/RTT_after_fifo[29]} {inst_Ports1/RTT_after_fifo[30]} {inst_Ports1/RTT_after_fifo[31]} {inst_Ports1/RTT_after_fifo[32]} {inst_Ports1/RTT_after_fifo[33]} {inst_Ports1/RTT_after_fifo[34]} {inst_Ports1/RTT_after_fifo[35]} {inst_Ports1/RTT_after_fifo[36]} {inst_Ports1/RTT_after_fifo[37]} {inst_Ports1/RTT_after_fifo[38]} {inst_Ports1/RTT_after_fifo[39]} {inst_Ports1/RTT_after_fifo[40]} {inst_Ports1/RTT_after_fifo[41]} {inst_Ports1/RTT_after_fifo[42]} {inst_Ports1/RTT_after_fifo[43]} {inst_Ports1/RTT_after_fifo[44]} {inst_Ports1/RTT_after_fifo[45]} {inst_Ports1/RTT_after_fifo[46]} {inst_Ports1/RTT_after_fifo[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 48 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {packet_frame_index_0[0]} {packet_frame_index_0[1]} {packet_frame_index_0[2]} {packet_frame_index_0[3]} {packet_frame_index_0[4]} {packet_frame_index_0[5]} {packet_frame_index_0[6]} {packet_frame_index_0[7]} {packet_frame_index_0[8]} {packet_frame_index_0[9]} {packet_frame_index_0[10]} {packet_frame_index_0[11]} {packet_frame_index_0[12]} {packet_frame_index_0[13]} {packet_frame_index_0[14]} {packet_frame_index_0[15]} {packet_frame_index_0[16]} {packet_frame_index_0[17]} {packet_frame_index_0[18]} {packet_frame_index_0[19]} {packet_frame_index_0[20]} {packet_frame_index_0[21]} {packet_frame_index_0[22]} {packet_frame_index_0[23]} {packet_frame_index_0[24]} {packet_frame_index_0[25]} {packet_frame_index_0[26]} {packet_frame_index_0[27]} {packet_frame_index_0[28]} {packet_frame_index_0[29]} {packet_frame_index_0[30]} {packet_frame_index_0[31]} {packet_frame_index_0[32]} {packet_frame_index_0[33]} {packet_frame_index_0[34]} {packet_frame_index_0[35]} {packet_frame_index_0[36]} {packet_frame_index_0[37]} {packet_frame_index_0[38]} {packet_frame_index_0[39]} {packet_frame_index_0[40]} {packet_frame_index_0[41]} {packet_frame_index_0[42]} {packet_frame_index_0[43]} {packet_frame_index_0[44]} {packet_frame_index_0[45]} {packet_frame_index_0[46]} {packet_frame_index_0[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 64 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {tx_axis_tdata_0[0]} {tx_axis_tdata_0[1]} {tx_axis_tdata_0[2]} {tx_axis_tdata_0[3]} {tx_axis_tdata_0[4]} {tx_axis_tdata_0[5]} {tx_axis_tdata_0[6]} {tx_axis_tdata_0[7]} {tx_axis_tdata_0[8]} {tx_axis_tdata_0[9]} {tx_axis_tdata_0[10]} {tx_axis_tdata_0[11]} {tx_axis_tdata_0[12]} {tx_axis_tdata_0[13]} {tx_axis_tdata_0[14]} {tx_axis_tdata_0[15]} {tx_axis_tdata_0[16]} {tx_axis_tdata_0[17]} {tx_axis_tdata_0[18]} {tx_axis_tdata_0[19]} {tx_axis_tdata_0[20]} {tx_axis_tdata_0[21]} {tx_axis_tdata_0[22]} {tx_axis_tdata_0[23]} {tx_axis_tdata_0[24]} {tx_axis_tdata_0[25]} {tx_axis_tdata_0[26]} {tx_axis_tdata_0[27]} {tx_axis_tdata_0[28]} {tx_axis_tdata_0[29]} {tx_axis_tdata_0[30]} {tx_axis_tdata_0[31]} {tx_axis_tdata_0[32]} {tx_axis_tdata_0[33]} {tx_axis_tdata_0[34]} {tx_axis_tdata_0[35]} {tx_axis_tdata_0[36]} {tx_axis_tdata_0[37]} {tx_axis_tdata_0[38]} {tx_axis_tdata_0[39]} {tx_axis_tdata_0[40]} {tx_axis_tdata_0[41]} {tx_axis_tdata_0[42]} {tx_axis_tdata_0[43]} {tx_axis_tdata_0[44]} {tx_axis_tdata_0[45]} {tx_axis_tdata_0[46]} {tx_axis_tdata_0[47]} {tx_axis_tdata_0[48]} {tx_axis_tdata_0[49]} {tx_axis_tdata_0[50]} {tx_axis_tdata_0[51]} {tx_axis_tdata_0[52]} {tx_axis_tdata_0[53]} {tx_axis_tdata_0[54]} {tx_axis_tdata_0[55]} {tx_axis_tdata_0[56]} {tx_axis_tdata_0[57]} {tx_axis_tdata_0[58]} {tx_axis_tdata_0[59]} {tx_axis_tdata_0[60]} {tx_axis_tdata_0[61]} {tx_axis_tdata_0[62]} {tx_axis_tdata_0[63]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {tx_axis_tkeep_0[0]} {tx_axis_tkeep_0[1]} {tx_axis_tkeep_0[2]} {tx_axis_tkeep_0[3]} {tx_axis_tkeep_0[4]} {tx_axis_tkeep_0[5]} {tx_axis_tkeep_0[6]} {tx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list inst_Ports1/RTT_fifo_rd_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list inst_Ports1/start_ack ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list tx_axis_tlast_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list tx_axis_tready_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list tx_axis_tvalid_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list user_tx_reset_0 ]]
set_property port_width 48 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {inst_Ports_for_CC_port_3/RTT[0]} {inst_Ports_for_CC_port_3/RTT[1]} {inst_Ports_for_CC_port_3/RTT[2]} {inst_Ports_for_CC_port_3/RTT[3]} {inst_Ports_for_CC_port_3/RTT[4]} {inst_Ports_for_CC_port_3/RTT[5]} {inst_Ports_for_CC_port_3/RTT[6]} {inst_Ports_for_CC_port_3/RTT[7]} {inst_Ports_for_CC_port_3/RTT[8]} {inst_Ports_for_CC_port_3/RTT[9]} {inst_Ports_for_CC_port_3/RTT[10]} {inst_Ports_for_CC_port_3/RTT[11]} {inst_Ports_for_CC_port_3/RTT[12]} {inst_Ports_for_CC_port_3/RTT[13]} {inst_Ports_for_CC_port_3/RTT[14]} {inst_Ports_for_CC_port_3/RTT[15]} {inst_Ports_for_CC_port_3/RTT[16]} {inst_Ports_for_CC_port_3/RTT[17]} {inst_Ports_for_CC_port_3/RTT[18]} {inst_Ports_for_CC_port_3/RTT[19]} {inst_Ports_for_CC_port_3/RTT[20]} {inst_Ports_for_CC_port_3/RTT[21]} {inst_Ports_for_CC_port_3/RTT[22]} {inst_Ports_for_CC_port_3/RTT[23]} {inst_Ports_for_CC_port_3/RTT[24]} {inst_Ports_for_CC_port_3/RTT[25]} {inst_Ports_for_CC_port_3/RTT[26]} {inst_Ports_for_CC_port_3/RTT[27]} {inst_Ports_for_CC_port_3/RTT[28]} {inst_Ports_for_CC_port_3/RTT[29]} {inst_Ports_for_CC_port_3/RTT[30]} {inst_Ports_for_CC_port_3/RTT[31]} {inst_Ports_for_CC_port_3/RTT[32]} {inst_Ports_for_CC_port_3/RTT[33]} {inst_Ports_for_CC_port_3/RTT[34]} {inst_Ports_for_CC_port_3/RTT[35]} {inst_Ports_for_CC_port_3/RTT[36]} {inst_Ports_for_CC_port_3/RTT[37]} {inst_Ports_for_CC_port_3/RTT[38]} {inst_Ports_for_CC_port_3/RTT[39]} {inst_Ports_for_CC_port_3/RTT[40]} {inst_Ports_for_CC_port_3/RTT[41]} {inst_Ports_for_CC_port_3/RTT[42]} {inst_Ports_for_CC_port_3/RTT[43]} {inst_Ports_for_CC_port_3/RTT[44]} {inst_Ports_for_CC_port_3/RTT[45]} {inst_Ports_for_CC_port_3/RTT[46]} {inst_Ports_for_CC_port_3/RTT[47]} ]]
create_debug_port u_ila_3 probe
set_property port_width 64 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {rx_axis_tdata_3[0]} {rx_axis_tdata_3[1]} {rx_axis_tdata_3[2]} {rx_axis_tdata_3[3]} {rx_axis_tdata_3[4]} {rx_axis_tdata_3[5]} {rx_axis_tdata_3[6]} {rx_axis_tdata_3[7]} {rx_axis_tdata_3[8]} {rx_axis_tdata_3[9]} {rx_axis_tdata_3[10]} {rx_axis_tdata_3[11]} {rx_axis_tdata_3[12]} {rx_axis_tdata_3[13]} {rx_axis_tdata_3[14]} {rx_axis_tdata_3[15]} {rx_axis_tdata_3[16]} {rx_axis_tdata_3[17]} {rx_axis_tdata_3[18]} {rx_axis_tdata_3[19]} {rx_axis_tdata_3[20]} {rx_axis_tdata_3[21]} {rx_axis_tdata_3[22]} {rx_axis_tdata_3[23]} {rx_axis_tdata_3[24]} {rx_axis_tdata_3[25]} {rx_axis_tdata_3[26]} {rx_axis_tdata_3[27]} {rx_axis_tdata_3[28]} {rx_axis_tdata_3[29]} {rx_axis_tdata_3[30]} {rx_axis_tdata_3[31]} {rx_axis_tdata_3[32]} {rx_axis_tdata_3[33]} {rx_axis_tdata_3[34]} {rx_axis_tdata_3[35]} {rx_axis_tdata_3[36]} {rx_axis_tdata_3[37]} {rx_axis_tdata_3[38]} {rx_axis_tdata_3[39]} {rx_axis_tdata_3[40]} {rx_axis_tdata_3[41]} {rx_axis_tdata_3[42]} {rx_axis_tdata_3[43]} {rx_axis_tdata_3[44]} {rx_axis_tdata_3[45]} {rx_axis_tdata_3[46]} {rx_axis_tdata_3[47]} {rx_axis_tdata_3[48]} {rx_axis_tdata_3[49]} {rx_axis_tdata_3[50]} {rx_axis_tdata_3[51]} {rx_axis_tdata_3[52]} {rx_axis_tdata_3[53]} {rx_axis_tdata_3[54]} {rx_axis_tdata_3[55]} {rx_axis_tdata_3[56]} {rx_axis_tdata_3[57]} {rx_axis_tdata_3[58]} {rx_axis_tdata_3[59]} {rx_axis_tdata_3[60]} {rx_axis_tdata_3[61]} {rx_axis_tdata_3[62]} {rx_axis_tdata_3[63]} ]]
create_debug_port u_ila_3 probe
set_property port_width 8 [get_debug_ports u_ila_3/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list {rx_axis_tkeep_3[0]} {rx_axis_tkeep_3[1]} {rx_axis_tkeep_3[2]} {rx_axis_tkeep_3[3]} {rx_axis_tkeep_3[4]} {rx_axis_tkeep_3[5]} {rx_axis_tkeep_3[6]} {rx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_full ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
connect_debug_port u_ila_3/probe4 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_wr_en ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
connect_debug_port u_ila_3/probe5 [get_nets [list rx_axis_tlast_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
connect_debug_port u_ila_3/probe6 [get_nets [list rx_axis_tvalid_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
connect_debug_port u_ila_3/probe7 [get_nets [list user_rx_reset_3 ]]
set_property port_width 48 [get_debug_ports u_ila_4/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list {inst_Ports1/RTT[0]} {inst_Ports1/RTT[1]} {inst_Ports1/RTT[2]} {inst_Ports1/RTT[3]} {inst_Ports1/RTT[4]} {inst_Ports1/RTT[5]} {inst_Ports1/RTT[6]} {inst_Ports1/RTT[7]} {inst_Ports1/RTT[8]} {inst_Ports1/RTT[9]} {inst_Ports1/RTT[10]} {inst_Ports1/RTT[11]} {inst_Ports1/RTT[12]} {inst_Ports1/RTT[13]} {inst_Ports1/RTT[14]} {inst_Ports1/RTT[15]} {inst_Ports1/RTT[16]} {inst_Ports1/RTT[17]} {inst_Ports1/RTT[18]} {inst_Ports1/RTT[19]} {inst_Ports1/RTT[20]} {inst_Ports1/RTT[21]} {inst_Ports1/RTT[22]} {inst_Ports1/RTT[23]} {inst_Ports1/RTT[24]} {inst_Ports1/RTT[25]} {inst_Ports1/RTT[26]} {inst_Ports1/RTT[27]} {inst_Ports1/RTT[28]} {inst_Ports1/RTT[29]} {inst_Ports1/RTT[30]} {inst_Ports1/RTT[31]} {inst_Ports1/RTT[32]} {inst_Ports1/RTT[33]} {inst_Ports1/RTT[34]} {inst_Ports1/RTT[35]} {inst_Ports1/RTT[36]} {inst_Ports1/RTT[37]} {inst_Ports1/RTT[38]} {inst_Ports1/RTT[39]} {inst_Ports1/RTT[40]} {inst_Ports1/RTT[41]} {inst_Ports1/RTT[42]} {inst_Ports1/RTT[43]} {inst_Ports1/RTT[44]} {inst_Ports1/RTT[45]} {inst_Ports1/RTT[46]} {inst_Ports1/RTT[47]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM[0]} {inst_Ports1/inst_RTT_Measurement/SM[1]} {inst_Ports1/inst_RTT_Measurement/SM[2]} {inst_Ports1/inst_RTT_Measurement/SM[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[0]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[1]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[2]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[3]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[4]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[5]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[6]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[7]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[8]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[9]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[10]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[11]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[12]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[13]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[14]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[15]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[16]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[17]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[18]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[19]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[20]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[21]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[22]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[23]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[24]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[25]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[26]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[27]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[28]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[29]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[30]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[31]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[32]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[33]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[34]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[35]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[36]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[37]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[38]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[39]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[40]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[41]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[42]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[43]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[44]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[45]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[46]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[47]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[48]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[49]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[50]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[51]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[52]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[53]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[54]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[55]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[56]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[57]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[58]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[59]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[60]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[61]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[62]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
connect_debug_port u_ila_4/probe3 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM_nxt[0]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[1]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[2]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe4]
connect_debug_port u_ila_4/probe4 [get_nets [list {rx_axis_tdata_0[0]} {rx_axis_tdata_0[1]} {rx_axis_tdata_0[2]} {rx_axis_tdata_0[3]} {rx_axis_tdata_0[4]} {rx_axis_tdata_0[5]} {rx_axis_tdata_0[6]} {rx_axis_tdata_0[7]} {rx_axis_tdata_0[8]} {rx_axis_tdata_0[9]} {rx_axis_tdata_0[10]} {rx_axis_tdata_0[11]} {rx_axis_tdata_0[12]} {rx_axis_tdata_0[13]} {rx_axis_tdata_0[14]} {rx_axis_tdata_0[15]} {rx_axis_tdata_0[16]} {rx_axis_tdata_0[17]} {rx_axis_tdata_0[18]} {rx_axis_tdata_0[19]} {rx_axis_tdata_0[20]} {rx_axis_tdata_0[21]} {rx_axis_tdata_0[22]} {rx_axis_tdata_0[23]} {rx_axis_tdata_0[24]} {rx_axis_tdata_0[25]} {rx_axis_tdata_0[26]} {rx_axis_tdata_0[27]} {rx_axis_tdata_0[28]} {rx_axis_tdata_0[29]} {rx_axis_tdata_0[30]} {rx_axis_tdata_0[31]} {rx_axis_tdata_0[32]} {rx_axis_tdata_0[33]} {rx_axis_tdata_0[34]} {rx_axis_tdata_0[35]} {rx_axis_tdata_0[36]} {rx_axis_tdata_0[37]} {rx_axis_tdata_0[38]} {rx_axis_tdata_0[39]} {rx_axis_tdata_0[40]} {rx_axis_tdata_0[41]} {rx_axis_tdata_0[42]} {rx_axis_tdata_0[43]} {rx_axis_tdata_0[44]} {rx_axis_tdata_0[45]} {rx_axis_tdata_0[46]} {rx_axis_tdata_0[47]} {rx_axis_tdata_0[48]} {rx_axis_tdata_0[49]} {rx_axis_tdata_0[50]} {rx_axis_tdata_0[51]} {rx_axis_tdata_0[52]} {rx_axis_tdata_0[53]} {rx_axis_tdata_0[54]} {rx_axis_tdata_0[55]} {rx_axis_tdata_0[56]} {rx_axis_tdata_0[57]} {rx_axis_tdata_0[58]} {rx_axis_tdata_0[59]} {rx_axis_tdata_0[60]} {rx_axis_tdata_0[61]} {rx_axis_tdata_0[62]} {rx_axis_tdata_0[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 8 [get_debug_ports u_ila_4/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe5]
connect_debug_port u_ila_4/probe5 [get_nets [list {rx_axis_tkeep_0[0]} {rx_axis_tkeep_0[1]} {rx_axis_tkeep_0[2]} {rx_axis_tkeep_0[3]} {rx_axis_tkeep_0[4]} {rx_axis_tkeep_0[5]} {rx_axis_tkeep_0[6]} {rx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe6]
connect_debug_port u_ila_4/probe6 [get_nets [list inst_Ports1/RTT_fifo_wr_en ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe7]
connect_debug_port u_ila_4/probe7 [get_nets [list rx_axis_tlast_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe8]
connect_debug_port u_ila_4/probe8 [get_nets [list rx_axis_tvalid_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe9]
connect_debug_port u_ila_4/probe9 [get_nets [list inst_Ports1/inst_RTT_Measurement/rx_tvalid_out ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe10]
connect_debug_port u_ila_4/probe10 [get_nets [list user_rx_reset_0 ]]
set_property port_width 64 [get_debug_ports u_ila_5/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe0]
connect_debug_port u_ila_5/probe0 [get_nets [list {rx_axis_tdata_1[0]} {rx_axis_tdata_1[1]} {rx_axis_tdata_1[2]} {rx_axis_tdata_1[3]} {rx_axis_tdata_1[4]} {rx_axis_tdata_1[5]} {rx_axis_tdata_1[6]} {rx_axis_tdata_1[7]} {rx_axis_tdata_1[8]} {rx_axis_tdata_1[9]} {rx_axis_tdata_1[10]} {rx_axis_tdata_1[11]} {rx_axis_tdata_1[12]} {rx_axis_tdata_1[13]} {rx_axis_tdata_1[14]} {rx_axis_tdata_1[15]} {rx_axis_tdata_1[16]} {rx_axis_tdata_1[17]} {rx_axis_tdata_1[18]} {rx_axis_tdata_1[19]} {rx_axis_tdata_1[20]} {rx_axis_tdata_1[21]} {rx_axis_tdata_1[22]} {rx_axis_tdata_1[23]} {rx_axis_tdata_1[24]} {rx_axis_tdata_1[25]} {rx_axis_tdata_1[26]} {rx_axis_tdata_1[27]} {rx_axis_tdata_1[28]} {rx_axis_tdata_1[29]} {rx_axis_tdata_1[30]} {rx_axis_tdata_1[31]} {rx_axis_tdata_1[32]} {rx_axis_tdata_1[33]} {rx_axis_tdata_1[34]} {rx_axis_tdata_1[35]} {rx_axis_tdata_1[36]} {rx_axis_tdata_1[37]} {rx_axis_tdata_1[38]} {rx_axis_tdata_1[39]} {rx_axis_tdata_1[40]} {rx_axis_tdata_1[41]} {rx_axis_tdata_1[42]} {rx_axis_tdata_1[43]} {rx_axis_tdata_1[44]} {rx_axis_tdata_1[45]} {rx_axis_tdata_1[46]} {rx_axis_tdata_1[47]} {rx_axis_tdata_1[48]} {rx_axis_tdata_1[49]} {rx_axis_tdata_1[50]} {rx_axis_tdata_1[51]} {rx_axis_tdata_1[52]} {rx_axis_tdata_1[53]} {rx_axis_tdata_1[54]} {rx_axis_tdata_1[55]} {rx_axis_tdata_1[56]} {rx_axis_tdata_1[57]} {rx_axis_tdata_1[58]} {rx_axis_tdata_1[59]} {rx_axis_tdata_1[60]} {rx_axis_tdata_1[61]} {rx_axis_tdata_1[62]} {rx_axis_tdata_1[63]} ]]
create_debug_port u_ila_5 probe
set_property port_width 8 [get_debug_ports u_ila_5/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe1]
connect_debug_port u_ila_5/probe1 [get_nets [list {rx_axis_tkeep_1[0]} {rx_axis_tkeep_1[1]} {rx_axis_tkeep_1[2]} {rx_axis_tkeep_1[3]} {rx_axis_tkeep_1[4]} {rx_axis_tkeep_1[5]} {rx_axis_tkeep_1[6]} {rx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe2]
connect_debug_port u_ila_5/probe2 [get_nets [list rx_axis_tlast_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe3]
connect_debug_port u_ila_5/probe3 [get_nets [list rx_axis_tvalid_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe4]
connect_debug_port u_ila_5/probe4 [get_nets [list user_rx_reset_1 ]]
set_property port_width 64 [get_debug_ports u_ila_6/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe0]
connect_debug_port u_ila_6/probe0 [get_nets [list {rx_axis_tdata_2[0]} {rx_axis_tdata_2[1]} {rx_axis_tdata_2[2]} {rx_axis_tdata_2[3]} {rx_axis_tdata_2[4]} {rx_axis_tdata_2[5]} {rx_axis_tdata_2[6]} {rx_axis_tdata_2[7]} {rx_axis_tdata_2[8]} {rx_axis_tdata_2[9]} {rx_axis_tdata_2[10]} {rx_axis_tdata_2[11]} {rx_axis_tdata_2[12]} {rx_axis_tdata_2[13]} {rx_axis_tdata_2[14]} {rx_axis_tdata_2[15]} {rx_axis_tdata_2[16]} {rx_axis_tdata_2[17]} {rx_axis_tdata_2[18]} {rx_axis_tdata_2[19]} {rx_axis_tdata_2[20]} {rx_axis_tdata_2[21]} {rx_axis_tdata_2[22]} {rx_axis_tdata_2[23]} {rx_axis_tdata_2[24]} {rx_axis_tdata_2[25]} {rx_axis_tdata_2[26]} {rx_axis_tdata_2[27]} {rx_axis_tdata_2[28]} {rx_axis_tdata_2[29]} {rx_axis_tdata_2[30]} {rx_axis_tdata_2[31]} {rx_axis_tdata_2[32]} {rx_axis_tdata_2[33]} {rx_axis_tdata_2[34]} {rx_axis_tdata_2[35]} {rx_axis_tdata_2[36]} {rx_axis_tdata_2[37]} {rx_axis_tdata_2[38]} {rx_axis_tdata_2[39]} {rx_axis_tdata_2[40]} {rx_axis_tdata_2[41]} {rx_axis_tdata_2[42]} {rx_axis_tdata_2[43]} {rx_axis_tdata_2[44]} {rx_axis_tdata_2[45]} {rx_axis_tdata_2[46]} {rx_axis_tdata_2[47]} {rx_axis_tdata_2[48]} {rx_axis_tdata_2[49]} {rx_axis_tdata_2[50]} {rx_axis_tdata_2[51]} {rx_axis_tdata_2[52]} {rx_axis_tdata_2[53]} {rx_axis_tdata_2[54]} {rx_axis_tdata_2[55]} {rx_axis_tdata_2[56]} {rx_axis_tdata_2[57]} {rx_axis_tdata_2[58]} {rx_axis_tdata_2[59]} {rx_axis_tdata_2[60]} {rx_axis_tdata_2[61]} {rx_axis_tdata_2[62]} {rx_axis_tdata_2[63]} ]]
create_debug_port u_ila_6 probe
set_property port_width 8 [get_debug_ports u_ila_6/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe1]
connect_debug_port u_ila_6/probe1 [get_nets [list {rx_axis_tkeep_2[0]} {rx_axis_tkeep_2[1]} {rx_axis_tkeep_2[2]} {rx_axis_tkeep_2[3]} {rx_axis_tkeep_2[4]} {rx_axis_tkeep_2[5]} {rx_axis_tkeep_2[6]} {rx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe2]
connect_debug_port u_ila_6/probe2 [get_nets [list rx_axis_tlast_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe3]
connect_debug_port u_ila_6/probe3 [get_nets [list rx_axis_tvalid_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe4]
connect_debug_port u_ila_6/probe4 [get_nets [list user_rx_reset_2 ]]
set_property port_width 64 [get_debug_ports u_ila_7/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe0]
connect_debug_port u_ila_7/probe0 [get_nets [list {tx_axis_tdata_1[0]} {tx_axis_tdata_1[1]} {tx_axis_tdata_1[2]} {tx_axis_tdata_1[3]} {tx_axis_tdata_1[4]} {tx_axis_tdata_1[5]} {tx_axis_tdata_1[6]} {tx_axis_tdata_1[7]} {tx_axis_tdata_1[8]} {tx_axis_tdata_1[9]} {tx_axis_tdata_1[10]} {tx_axis_tdata_1[11]} {tx_axis_tdata_1[12]} {tx_axis_tdata_1[13]} {tx_axis_tdata_1[14]} {tx_axis_tdata_1[15]} {tx_axis_tdata_1[16]} {tx_axis_tdata_1[17]} {tx_axis_tdata_1[18]} {tx_axis_tdata_1[19]} {tx_axis_tdata_1[20]} {tx_axis_tdata_1[21]} {tx_axis_tdata_1[22]} {tx_axis_tdata_1[23]} {tx_axis_tdata_1[24]} {tx_axis_tdata_1[25]} {tx_axis_tdata_1[26]} {tx_axis_tdata_1[27]} {tx_axis_tdata_1[28]} {tx_axis_tdata_1[29]} {tx_axis_tdata_1[30]} {tx_axis_tdata_1[31]} {tx_axis_tdata_1[32]} {tx_axis_tdata_1[33]} {tx_axis_tdata_1[34]} {tx_axis_tdata_1[35]} {tx_axis_tdata_1[36]} {tx_axis_tdata_1[37]} {tx_axis_tdata_1[38]} {tx_axis_tdata_1[39]} {tx_axis_tdata_1[40]} {tx_axis_tdata_1[41]} {tx_axis_tdata_1[42]} {tx_axis_tdata_1[43]} {tx_axis_tdata_1[44]} {tx_axis_tdata_1[45]} {tx_axis_tdata_1[46]} {tx_axis_tdata_1[47]} {tx_axis_tdata_1[48]} {tx_axis_tdata_1[49]} {tx_axis_tdata_1[50]} {tx_axis_tdata_1[51]} {tx_axis_tdata_1[52]} {tx_axis_tdata_1[53]} {tx_axis_tdata_1[54]} {tx_axis_tdata_1[55]} {tx_axis_tdata_1[56]} {tx_axis_tdata_1[57]} {tx_axis_tdata_1[58]} {tx_axis_tdata_1[59]} {tx_axis_tdata_1[60]} {tx_axis_tdata_1[61]} {tx_axis_tdata_1[62]} {tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_7 probe
set_property port_width 8 [get_debug_ports u_ila_7/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe1]
connect_debug_port u_ila_7/probe1 [get_nets [list {tx_axis_tkeep_1[0]} {tx_axis_tkeep_1[1]} {tx_axis_tkeep_1[2]} {tx_axis_tkeep_1[3]} {tx_axis_tkeep_1[4]} {tx_axis_tkeep_1[5]} {tx_axis_tkeep_1[6]} {tx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe2]
connect_debug_port u_ila_7/probe2 [get_nets [list tx_axis_tlast_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe3]
connect_debug_port u_ila_7/probe3 [get_nets [list tx_axis_tready_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe4]
connect_debug_port u_ila_7/probe4 [get_nets [list tx_axis_tvalid_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe5]
connect_debug_port u_ila_7/probe5 [get_nets [list user_tx_reset_1 ]]
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 4
wait_on_run impl_3
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
wait_on_run impl_3
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
wait_on_run impl_3
reset_run synth_1_copy_2
launch_runs synth_1_copy_2 -jobs 4
wait_on_run synth_1_copy_2
close_design
open_run synth_1_copy_2 -name synth_1_copy_2
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 u_ila_3 u_ila_4 u_ila_5 u_ila_6 u_ila_7 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
create_debug_core u_ila_4 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
create_debug_core u_ila_5 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_5]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_5]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_5]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_5]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_5]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_5]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_5]
create_debug_core u_ila_6 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_6]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_6]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_6]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_6]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_6]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_6]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_6]
create_debug_core u_ila_7 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_7]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_7]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_7]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_7]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_7]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_7]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_7]
connect_debug_port u_ila_0/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_1/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_2/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_3/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_3 ]]
connect_debug_port u_ila_4/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_0 ]]
connect_debug_port u_ila_5/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_1 ]]
connect_debug_port u_ila_6/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_2 ]]
connect_debug_port u_ila_7/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_1 ]]
set_property port_width 48 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cnt_send_number_2[0]} {cnt_send_number_2[1]} {cnt_send_number_2[2]} {cnt_send_number_2[3]} {cnt_send_number_2[4]} {cnt_send_number_2[5]} {cnt_send_number_2[6]} {cnt_send_number_2[7]} {cnt_send_number_2[8]} {cnt_send_number_2[9]} {cnt_send_number_2[10]} {cnt_send_number_2[11]} {cnt_send_number_2[12]} {cnt_send_number_2[13]} {cnt_send_number_2[14]} {cnt_send_number_2[15]} {cnt_send_number_2[16]} {cnt_send_number_2[17]} {cnt_send_number_2[18]} {cnt_send_number_2[19]} {cnt_send_number_2[20]} {cnt_send_number_2[21]} {cnt_send_number_2[22]} {cnt_send_number_2[23]} {cnt_send_number_2[24]} {cnt_send_number_2[25]} {cnt_send_number_2[26]} {cnt_send_number_2[27]} {cnt_send_number_2[28]} {cnt_send_number_2[29]} {cnt_send_number_2[30]} {cnt_send_number_2[31]} {cnt_send_number_2[32]} {cnt_send_number_2[33]} {cnt_send_number_2[34]} {cnt_send_number_2[35]} {cnt_send_number_2[36]} {cnt_send_number_2[37]} {cnt_send_number_2[38]} {cnt_send_number_2[39]} {cnt_send_number_2[40]} {cnt_send_number_2[41]} {cnt_send_number_2[42]} {cnt_send_number_2[43]} {cnt_send_number_2[44]} {cnt_send_number_2[45]} {cnt_send_number_2[46]} {cnt_send_number_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {packet_frame_index_2[0]} {packet_frame_index_2[1]} {packet_frame_index_2[2]} {packet_frame_index_2[3]} {packet_frame_index_2[4]} {packet_frame_index_2[5]} {packet_frame_index_2[6]} {packet_frame_index_2[7]} {packet_frame_index_2[8]} {packet_frame_index_2[9]} {packet_frame_index_2[10]} {packet_frame_index_2[11]} {packet_frame_index_2[12]} {packet_frame_index_2[13]} {packet_frame_index_2[14]} {packet_frame_index_2[15]} {packet_frame_index_2[16]} {packet_frame_index_2[17]} {packet_frame_index_2[18]} {packet_frame_index_2[19]} {packet_frame_index_2[20]} {packet_frame_index_2[21]} {packet_frame_index_2[22]} {packet_frame_index_2[23]} {packet_frame_index_2[24]} {packet_frame_index_2[25]} {packet_frame_index_2[26]} {packet_frame_index_2[27]} {packet_frame_index_2[28]} {packet_frame_index_2[29]} {packet_frame_index_2[30]} {packet_frame_index_2[31]} {packet_frame_index_2[32]} {packet_frame_index_2[33]} {packet_frame_index_2[34]} {packet_frame_index_2[35]} {packet_frame_index_2[36]} {packet_frame_index_2[37]} {packet_frame_index_2[38]} {packet_frame_index_2[39]} {packet_frame_index_2[40]} {packet_frame_index_2[41]} {packet_frame_index_2[42]} {packet_frame_index_2[43]} {packet_frame_index_2[44]} {packet_frame_index_2[45]} {packet_frame_index_2[46]} {packet_frame_index_2[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wait_cnt_2[0]} {wait_cnt_2[1]} {wait_cnt_2[2]} {wait_cnt_2[3]} {wait_cnt_2[4]} {wait_cnt_2[5]} {wait_cnt_2[6]} {wait_cnt_2[7]} {wait_cnt_2[8]} {wait_cnt_2[9]} {wait_cnt_2[10]} {wait_cnt_2[11]} {wait_cnt_2[12]} {wait_cnt_2[13]} {wait_cnt_2[14]} {wait_cnt_2[15]} {wait_cnt_2[16]} {wait_cnt_2[17]} {wait_cnt_2[18]} {wait_cnt_2[19]} {wait_cnt_2[20]} {wait_cnt_2[21]} {wait_cnt_2[22]} {wait_cnt_2[23]} {wait_cnt_2[24]} {wait_cnt_2[25]} {wait_cnt_2[26]} {wait_cnt_2[27]} {wait_cnt_2[28]} {wait_cnt_2[29]} {wait_cnt_2[30]} {wait_cnt_2[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tx_axis_tdata_2[0]} {tx_axis_tdata_2[1]} {tx_axis_tdata_2[2]} {tx_axis_tdata_2[3]} {tx_axis_tdata_2[4]} {tx_axis_tdata_2[5]} {tx_axis_tdata_2[6]} {tx_axis_tdata_2[7]} {tx_axis_tdata_2[8]} {tx_axis_tdata_2[9]} {tx_axis_tdata_2[10]} {tx_axis_tdata_2[11]} {tx_axis_tdata_2[12]} {tx_axis_tdata_2[13]} {tx_axis_tdata_2[14]} {tx_axis_tdata_2[15]} {tx_axis_tdata_2[16]} {tx_axis_tdata_2[17]} {tx_axis_tdata_2[18]} {tx_axis_tdata_2[19]} {tx_axis_tdata_2[20]} {tx_axis_tdata_2[21]} {tx_axis_tdata_2[22]} {tx_axis_tdata_2[23]} {tx_axis_tdata_2[24]} {tx_axis_tdata_2[25]} {tx_axis_tdata_2[26]} {tx_axis_tdata_2[27]} {tx_axis_tdata_2[28]} {tx_axis_tdata_2[29]} {tx_axis_tdata_2[30]} {tx_axis_tdata_2[31]} {tx_axis_tdata_2[32]} {tx_axis_tdata_2[33]} {tx_axis_tdata_2[34]} {tx_axis_tdata_2[35]} {tx_axis_tdata_2[36]} {tx_axis_tdata_2[37]} {tx_axis_tdata_2[38]} {tx_axis_tdata_2[39]} {tx_axis_tdata_2[40]} {tx_axis_tdata_2[41]} {tx_axis_tdata_2[42]} {tx_axis_tdata_2[43]} {tx_axis_tdata_2[44]} {tx_axis_tdata_2[45]} {tx_axis_tdata_2[46]} {tx_axis_tdata_2[47]} {tx_axis_tdata_2[48]} {tx_axis_tdata_2[49]} {tx_axis_tdata_2[50]} {tx_axis_tdata_2[51]} {tx_axis_tdata_2[52]} {tx_axis_tdata_2[53]} {tx_axis_tdata_2[54]} {tx_axis_tdata_2[55]} {tx_axis_tdata_2[56]} {tx_axis_tdata_2[57]} {tx_axis_tdata_2[58]} {tx_axis_tdata_2[59]} {tx_axis_tdata_2[60]} {tx_axis_tdata_2[61]} {tx_axis_tdata_2[62]} {tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tx_axis_tkeep_2[0]} {tx_axis_tkeep_2[1]} {tx_axis_tkeep_2[2]} {tx_axis_tkeep_2[3]} {tx_axis_tkeep_2[4]} {tx_axis_tkeep_2[5]} {tx_axis_tkeep_2[6]} {tx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_send_data_2/SM[0]} {inst_send_data_2/SM[1]} {inst_send_data_2/SM[2]} {inst_send_data_2/SM[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_send_data_2/SM_nxt[0]} {inst_send_data_2/SM_nxt[1]} {inst_send_data_2/SM_nxt[2]} {inst_send_data_2/SM_nxt[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {inst_send_data_2/tx_axis_tdata_1[0]} {inst_send_data_2/tx_axis_tdata_1[1]} {inst_send_data_2/tx_axis_tdata_1[2]} {inst_send_data_2/tx_axis_tdata_1[3]} {inst_send_data_2/tx_axis_tdata_1[4]} {inst_send_data_2/tx_axis_tdata_1[5]} {inst_send_data_2/tx_axis_tdata_1[6]} {inst_send_data_2/tx_axis_tdata_1[7]} {inst_send_data_2/tx_axis_tdata_1[8]} {inst_send_data_2/tx_axis_tdata_1[9]} {inst_send_data_2/tx_axis_tdata_1[10]} {inst_send_data_2/tx_axis_tdata_1[11]} {inst_send_data_2/tx_axis_tdata_1[12]} {inst_send_data_2/tx_axis_tdata_1[13]} {inst_send_data_2/tx_axis_tdata_1[14]} {inst_send_data_2/tx_axis_tdata_1[15]} {inst_send_data_2/tx_axis_tdata_1[16]} {inst_send_data_2/tx_axis_tdata_1[17]} {inst_send_data_2/tx_axis_tdata_1[18]} {inst_send_data_2/tx_axis_tdata_1[19]} {inst_send_data_2/tx_axis_tdata_1[20]} {inst_send_data_2/tx_axis_tdata_1[21]} {inst_send_data_2/tx_axis_tdata_1[22]} {inst_send_data_2/tx_axis_tdata_1[23]} {inst_send_data_2/tx_axis_tdata_1[24]} {inst_send_data_2/tx_axis_tdata_1[25]} {inst_send_data_2/tx_axis_tdata_1[26]} {inst_send_data_2/tx_axis_tdata_1[27]} {inst_send_data_2/tx_axis_tdata_1[28]} {inst_send_data_2/tx_axis_tdata_1[29]} {inst_send_data_2/tx_axis_tdata_1[30]} {inst_send_data_2/tx_axis_tdata_1[31]} {inst_send_data_2/tx_axis_tdata_1[32]} {inst_send_data_2/tx_axis_tdata_1[33]} {inst_send_data_2/tx_axis_tdata_1[34]} {inst_send_data_2/tx_axis_tdata_1[35]} {inst_send_data_2/tx_axis_tdata_1[36]} {inst_send_data_2/tx_axis_tdata_1[37]} {inst_send_data_2/tx_axis_tdata_1[38]} {inst_send_data_2/tx_axis_tdata_1[39]} {inst_send_data_2/tx_axis_tdata_1[40]} {inst_send_data_2/tx_axis_tdata_1[41]} {inst_send_data_2/tx_axis_tdata_1[42]} {inst_send_data_2/tx_axis_tdata_1[43]} {inst_send_data_2/tx_axis_tdata_1[44]} {inst_send_data_2/tx_axis_tdata_1[45]} {inst_send_data_2/tx_axis_tdata_1[46]} {inst_send_data_2/tx_axis_tdata_1[47]} {inst_send_data_2/tx_axis_tdata_1[48]} {inst_send_data_2/tx_axis_tdata_1[49]} {inst_send_data_2/tx_axis_tdata_1[50]} {inst_send_data_2/tx_axis_tdata_1[51]} {inst_send_data_2/tx_axis_tdata_1[52]} {inst_send_data_2/tx_axis_tdata_1[53]} {inst_send_data_2/tx_axis_tdata_1[54]} {inst_send_data_2/tx_axis_tdata_1[55]} {inst_send_data_2/tx_axis_tdata_1[56]} {inst_send_data_2/tx_axis_tdata_1[57]} {inst_send_data_2/tx_axis_tdata_1[58]} {inst_send_data_2/tx_axis_tdata_1[59]} {inst_send_data_2/tx_axis_tdata_1[60]} {inst_send_data_2/tx_axis_tdata_1[61]} {inst_send_data_2/tx_axis_tdata_1[62]} {inst_send_data_2/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {inst_send_data_2/tx_axis_tdata_2[0]} {inst_send_data_2/tx_axis_tdata_2[1]} {inst_send_data_2/tx_axis_tdata_2[2]} {inst_send_data_2/tx_axis_tdata_2[3]} {inst_send_data_2/tx_axis_tdata_2[4]} {inst_send_data_2/tx_axis_tdata_2[5]} {inst_send_data_2/tx_axis_tdata_2[6]} {inst_send_data_2/tx_axis_tdata_2[7]} {inst_send_data_2/tx_axis_tdata_2[8]} {inst_send_data_2/tx_axis_tdata_2[9]} {inst_send_data_2/tx_axis_tdata_2[10]} {inst_send_data_2/tx_axis_tdata_2[11]} {inst_send_data_2/tx_axis_tdata_2[12]} {inst_send_data_2/tx_axis_tdata_2[13]} {inst_send_data_2/tx_axis_tdata_2[14]} {inst_send_data_2/tx_axis_tdata_2[15]} {inst_send_data_2/tx_axis_tdata_2[16]} {inst_send_data_2/tx_axis_tdata_2[17]} {inst_send_data_2/tx_axis_tdata_2[18]} {inst_send_data_2/tx_axis_tdata_2[19]} {inst_send_data_2/tx_axis_tdata_2[20]} {inst_send_data_2/tx_axis_tdata_2[21]} {inst_send_data_2/tx_axis_tdata_2[22]} {inst_send_data_2/tx_axis_tdata_2[23]} {inst_send_data_2/tx_axis_tdata_2[24]} {inst_send_data_2/tx_axis_tdata_2[25]} {inst_send_data_2/tx_axis_tdata_2[26]} {inst_send_data_2/tx_axis_tdata_2[27]} {inst_send_data_2/tx_axis_tdata_2[28]} {inst_send_data_2/tx_axis_tdata_2[29]} {inst_send_data_2/tx_axis_tdata_2[30]} {inst_send_data_2/tx_axis_tdata_2[31]} {inst_send_data_2/tx_axis_tdata_2[32]} {inst_send_data_2/tx_axis_tdata_2[33]} {inst_send_data_2/tx_axis_tdata_2[34]} {inst_send_data_2/tx_axis_tdata_2[35]} {inst_send_data_2/tx_axis_tdata_2[36]} {inst_send_data_2/tx_axis_tdata_2[37]} {inst_send_data_2/tx_axis_tdata_2[38]} {inst_send_data_2/tx_axis_tdata_2[39]} {inst_send_data_2/tx_axis_tdata_2[40]} {inst_send_data_2/tx_axis_tdata_2[41]} {inst_send_data_2/tx_axis_tdata_2[42]} {inst_send_data_2/tx_axis_tdata_2[43]} {inst_send_data_2/tx_axis_tdata_2[44]} {inst_send_data_2/tx_axis_tdata_2[45]} {inst_send_data_2/tx_axis_tdata_2[46]} {inst_send_data_2/tx_axis_tdata_2[47]} {inst_send_data_2/tx_axis_tdata_2[48]} {inst_send_data_2/tx_axis_tdata_2[49]} {inst_send_data_2/tx_axis_tdata_2[50]} {inst_send_data_2/tx_axis_tdata_2[51]} {inst_send_data_2/tx_axis_tdata_2[52]} {inst_send_data_2/tx_axis_tdata_2[53]} {inst_send_data_2/tx_axis_tdata_2[54]} {inst_send_data_2/tx_axis_tdata_2[55]} {inst_send_data_2/tx_axis_tdata_2[56]} {inst_send_data_2/tx_axis_tdata_2[57]} {inst_send_data_2/tx_axis_tdata_2[58]} {inst_send_data_2/tx_axis_tdata_2[59]} {inst_send_data_2/tx_axis_tdata_2[60]} {inst_send_data_2/tx_axis_tdata_2[61]} {inst_send_data_2/tx_axis_tdata_2[62]} {inst_send_data_2/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list start_send_data_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list tx_axis_tlast_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list tx_axis_tready_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list inst_send_data_2/tx_axis_tready_this_code ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list tx_axis_tvalid_2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list user_tx_reset_2 ]]
set_property port_width 48 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {cnt_send_number_3[0]} {cnt_send_number_3[1]} {cnt_send_number_3[2]} {cnt_send_number_3[3]} {cnt_send_number_3[4]} {cnt_send_number_3[5]} {cnt_send_number_3[6]} {cnt_send_number_3[7]} {cnt_send_number_3[8]} {cnt_send_number_3[9]} {cnt_send_number_3[10]} {cnt_send_number_3[11]} {cnt_send_number_3[12]} {cnt_send_number_3[13]} {cnt_send_number_3[14]} {cnt_send_number_3[15]} {cnt_send_number_3[16]} {cnt_send_number_3[17]} {cnt_send_number_3[18]} {cnt_send_number_3[19]} {cnt_send_number_3[20]} {cnt_send_number_3[21]} {cnt_send_number_3[22]} {cnt_send_number_3[23]} {cnt_send_number_3[24]} {cnt_send_number_3[25]} {cnt_send_number_3[26]} {cnt_send_number_3[27]} {cnt_send_number_3[28]} {cnt_send_number_3[29]} {cnt_send_number_3[30]} {cnt_send_number_3[31]} {cnt_send_number_3[32]} {cnt_send_number_3[33]} {cnt_send_number_3[34]} {cnt_send_number_3[35]} {cnt_send_number_3[36]} {cnt_send_number_3[37]} {cnt_send_number_3[38]} {cnt_send_number_3[39]} {cnt_send_number_3[40]} {cnt_send_number_3[41]} {cnt_send_number_3[42]} {cnt_send_number_3[43]} {cnt_send_number_3[44]} {cnt_send_number_3[45]} {cnt_send_number_3[46]} {cnt_send_number_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {packet_frame_index_3[0]} {packet_frame_index_3[1]} {packet_frame_index_3[2]} {packet_frame_index_3[3]} {packet_frame_index_3[4]} {packet_frame_index_3[5]} {packet_frame_index_3[6]} {packet_frame_index_3[7]} {packet_frame_index_3[8]} {packet_frame_index_3[9]} {packet_frame_index_3[10]} {packet_frame_index_3[11]} {packet_frame_index_3[12]} {packet_frame_index_3[13]} {packet_frame_index_3[14]} {packet_frame_index_3[15]} {packet_frame_index_3[16]} {packet_frame_index_3[17]} {packet_frame_index_3[18]} {packet_frame_index_3[19]} {packet_frame_index_3[20]} {packet_frame_index_3[21]} {packet_frame_index_3[22]} {packet_frame_index_3[23]} {packet_frame_index_3[24]} {packet_frame_index_3[25]} {packet_frame_index_3[26]} {packet_frame_index_3[27]} {packet_frame_index_3[28]} {packet_frame_index_3[29]} {packet_frame_index_3[30]} {packet_frame_index_3[31]} {packet_frame_index_3[32]} {packet_frame_index_3[33]} {packet_frame_index_3[34]} {packet_frame_index_3[35]} {packet_frame_index_3[36]} {packet_frame_index_3[37]} {packet_frame_index_3[38]} {packet_frame_index_3[39]} {packet_frame_index_3[40]} {packet_frame_index_3[41]} {packet_frame_index_3[42]} {packet_frame_index_3[43]} {packet_frame_index_3[44]} {packet_frame_index_3[45]} {packet_frame_index_3[46]} {packet_frame_index_3[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {wait_cnt_3[0]} {wait_cnt_3[1]} {wait_cnt_3[2]} {wait_cnt_3[3]} {wait_cnt_3[4]} {wait_cnt_3[5]} {wait_cnt_3[6]} {wait_cnt_3[7]} {wait_cnt_3[8]} {wait_cnt_3[9]} {wait_cnt_3[10]} {wait_cnt_3[11]} {wait_cnt_3[12]} {wait_cnt_3[13]} {wait_cnt_3[14]} {wait_cnt_3[15]} {wait_cnt_3[16]} {wait_cnt_3[17]} {wait_cnt_3[18]} {wait_cnt_3[19]} {wait_cnt_3[20]} {wait_cnt_3[21]} {wait_cnt_3[22]} {wait_cnt_3[23]} {wait_cnt_3[24]} {wait_cnt_3[25]} {wait_cnt_3[26]} {wait_cnt_3[27]} {wait_cnt_3[28]} {wait_cnt_3[29]} {wait_cnt_3[30]} {wait_cnt_3[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {tx_axis_tkeep_3[0]} {tx_axis_tkeep_3[1]} {tx_axis_tkeep_3[2]} {tx_axis_tkeep_3[3]} {tx_axis_tkeep_3[4]} {tx_axis_tkeep_3[5]} {tx_axis_tkeep_3[6]} {tx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {tx_axis_tdata_3[0]} {tx_axis_tdata_3[1]} {tx_axis_tdata_3[2]} {tx_axis_tdata_3[3]} {tx_axis_tdata_3[4]} {tx_axis_tdata_3[5]} {tx_axis_tdata_3[6]} {tx_axis_tdata_3[7]} {tx_axis_tdata_3[8]} {tx_axis_tdata_3[9]} {tx_axis_tdata_3[10]} {tx_axis_tdata_3[11]} {tx_axis_tdata_3[12]} {tx_axis_tdata_3[13]} {tx_axis_tdata_3[14]} {tx_axis_tdata_3[15]} {tx_axis_tdata_3[16]} {tx_axis_tdata_3[17]} {tx_axis_tdata_3[18]} {tx_axis_tdata_3[19]} {tx_axis_tdata_3[20]} {tx_axis_tdata_3[21]} {tx_axis_tdata_3[22]} {tx_axis_tdata_3[23]} {tx_axis_tdata_3[24]} {tx_axis_tdata_3[25]} {tx_axis_tdata_3[26]} {tx_axis_tdata_3[27]} {tx_axis_tdata_3[28]} {tx_axis_tdata_3[29]} {tx_axis_tdata_3[30]} {tx_axis_tdata_3[31]} {tx_axis_tdata_3[32]} {tx_axis_tdata_3[33]} {tx_axis_tdata_3[34]} {tx_axis_tdata_3[35]} {tx_axis_tdata_3[36]} {tx_axis_tdata_3[37]} {tx_axis_tdata_3[38]} {tx_axis_tdata_3[39]} {tx_axis_tdata_3[40]} {tx_axis_tdata_3[41]} {tx_axis_tdata_3[42]} {tx_axis_tdata_3[43]} {tx_axis_tdata_3[44]} {tx_axis_tdata_3[45]} {tx_axis_tdata_3[46]} {tx_axis_tdata_3[47]} {tx_axis_tdata_3[48]} {tx_axis_tdata_3[49]} {tx_axis_tdata_3[50]} {tx_axis_tdata_3[51]} {tx_axis_tdata_3[52]} {tx_axis_tdata_3[53]} {tx_axis_tdata_3[54]} {tx_axis_tdata_3[55]} {tx_axis_tdata_3[56]} {tx_axis_tdata_3[57]} {tx_axis_tdata_3[58]} {tx_axis_tdata_3[59]} {tx_axis_tdata_3[60]} {tx_axis_tdata_3[61]} {tx_axis_tdata_3[62]} {tx_axis_tdata_3[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[3]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[4]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[5]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[6]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[7]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[8]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[9]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[10]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[11]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[12]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[13]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[14]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/cWnd_size[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[0]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[1]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[2]} {inst_Ports_for_CC_port_3/inst_Control_CWnd/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/newRTT[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {inst_Ports_for_CC_port_3/inst_Control_Rate/state[0]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[1]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[2]} {inst_Ports_for_CC_port_3/inst_Control_Rate/state[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/rand[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[7]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[9]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[10]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[11]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[12]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[13]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[14]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[0]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[1]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[2]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[3]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[4]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[5]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[6]} {inst_Ports_for_CC_port_3/inst_CWnd_Rate_Computation_verilog/state[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {inst_Ports_for_CC_port_3/m_cWnd[0]} {inst_Ports_for_CC_port_3/m_cWnd[1]} {inst_Ports_for_CC_port_3/m_cWnd[2]} {inst_Ports_for_CC_port_3/m_cWnd[3]} {inst_Ports_for_CC_port_3/m_cWnd[4]} {inst_Ports_for_CC_port_3/m_cWnd[5]} {inst_Ports_for_CC_port_3/m_cWnd[6]} {inst_Ports_for_CC_port_3/m_cWnd[7]} {inst_Ports_for_CC_port_3/m_cWnd[8]} {inst_Ports_for_CC_port_3/m_cWnd[9]} {inst_Ports_for_CC_port_3/m_cWnd[10]} {inst_Ports_for_CC_port_3/m_cWnd[11]} {inst_Ports_for_CC_port_3/m_cWnd[12]} {inst_Ports_for_CC_port_3/m_cWnd[13]} {inst_Ports_for_CC_port_3/m_cWnd[14]} {inst_Ports_for_CC_port_3/m_cWnd[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[0]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[1]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[2]} {inst_Ports_for_CC_port_3/inst_send_data/SM_nxt[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[0]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[1]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[2]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[3]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[4]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[5]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[6]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[7]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[8]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[9]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[10]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[11]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[12]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[13]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[14]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[15]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[16]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[17]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[18]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[19]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[20]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[21]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[22]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[23]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[24]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[25]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[26]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[27]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[28]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[29]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[30]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[31]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[32]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[33]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[34]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[35]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[36]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[37]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[38]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[39]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[40]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[41]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[42]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[43]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[44]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[45]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[46]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[47]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[48]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[49]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[50]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[51]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[52]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[53]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[54]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[55]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[56]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[57]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[58]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[59]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[60]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[61]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[62]} {inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tdata_2[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 48 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {inst_Ports_for_CC_port_3/RTT_after_fifo[0]} {inst_Ports_for_CC_port_3/RTT_after_fifo[1]} {inst_Ports_for_CC_port_3/RTT_after_fifo[2]} {inst_Ports_for_CC_port_3/RTT_after_fifo[3]} {inst_Ports_for_CC_port_3/RTT_after_fifo[4]} {inst_Ports_for_CC_port_3/RTT_after_fifo[5]} {inst_Ports_for_CC_port_3/RTT_after_fifo[6]} {inst_Ports_for_CC_port_3/RTT_after_fifo[7]} {inst_Ports_for_CC_port_3/RTT_after_fifo[8]} {inst_Ports_for_CC_port_3/RTT_after_fifo[9]} {inst_Ports_for_CC_port_3/RTT_after_fifo[10]} {inst_Ports_for_CC_port_3/RTT_after_fifo[11]} {inst_Ports_for_CC_port_3/RTT_after_fifo[12]} {inst_Ports_for_CC_port_3/RTT_after_fifo[13]} {inst_Ports_for_CC_port_3/RTT_after_fifo[14]} {inst_Ports_for_CC_port_3/RTT_after_fifo[15]} {inst_Ports_for_CC_port_3/RTT_after_fifo[16]} {inst_Ports_for_CC_port_3/RTT_after_fifo[17]} {inst_Ports_for_CC_port_3/RTT_after_fifo[18]} {inst_Ports_for_CC_port_3/RTT_after_fifo[19]} {inst_Ports_for_CC_port_3/RTT_after_fifo[20]} {inst_Ports_for_CC_port_3/RTT_after_fifo[21]} {inst_Ports_for_CC_port_3/RTT_after_fifo[22]} {inst_Ports_for_CC_port_3/RTT_after_fifo[23]} {inst_Ports_for_CC_port_3/RTT_after_fifo[24]} {inst_Ports_for_CC_port_3/RTT_after_fifo[25]} {inst_Ports_for_CC_port_3/RTT_after_fifo[26]} {inst_Ports_for_CC_port_3/RTT_after_fifo[27]} {inst_Ports_for_CC_port_3/RTT_after_fifo[28]} {inst_Ports_for_CC_port_3/RTT_after_fifo[29]} {inst_Ports_for_CC_port_3/RTT_after_fifo[30]} {inst_Ports_for_CC_port_3/RTT_after_fifo[31]} {inst_Ports_for_CC_port_3/RTT_after_fifo[32]} {inst_Ports_for_CC_port_3/RTT_after_fifo[33]} {inst_Ports_for_CC_port_3/RTT_after_fifo[34]} {inst_Ports_for_CC_port_3/RTT_after_fifo[35]} {inst_Ports_for_CC_port_3/RTT_after_fifo[36]} {inst_Ports_for_CC_port_3/RTT_after_fifo[37]} {inst_Ports_for_CC_port_3/RTT_after_fifo[38]} {inst_Ports_for_CC_port_3/RTT_after_fifo[39]} {inst_Ports_for_CC_port_3/RTT_after_fifo[40]} {inst_Ports_for_CC_port_3/RTT_after_fifo[41]} {inst_Ports_for_CC_port_3/RTT_after_fifo[42]} {inst_Ports_for_CC_port_3/RTT_after_fifo[43]} {inst_Ports_for_CC_port_3/RTT_after_fifo[44]} {inst_Ports_for_CC_port_3/RTT_after_fifo[45]} {inst_Ports_for_CC_port_3/RTT_after_fifo[46]} {inst_Ports_for_CC_port_3/RTT_after_fifo[47]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {inst_Ports_for_CC_port_3/Rate[0]} {inst_Ports_for_CC_port_3/Rate[1]} {inst_Ports_for_CC_port_3/Rate[2]} {inst_Ports_for_CC_port_3/Rate[3]} {inst_Ports_for_CC_port_3/Rate[4]} {inst_Ports_for_CC_port_3/Rate[5]} {inst_Ports_for_CC_port_3/Rate[6]} {inst_Ports_for_CC_port_3/Rate[7]} {inst_Ports_for_CC_port_3/Rate[8]} {inst_Ports_for_CC_port_3/Rate[9]} {inst_Ports_for_CC_port_3/Rate[10]} {inst_Ports_for_CC_port_3/Rate[11]} {inst_Ports_for_CC_port_3/Rate[12]} {inst_Ports_for_CC_port_3/Rate[13]} {inst_Ports_for_CC_port_3/Rate[14]} {inst_Ports_for_CC_port_3/Rate[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list inst_Ports_for_CC_port_3/cWnd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list inst_Ports_for_CC_port_3/ECN ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list inst_Ports_for_CC_port_3/Rate_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list inst_Ports_for_CC_port_3/start_from_CWnd ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list inst_Ports_for_CC_port_3/start_from_Rate ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list inst_Ports_for_CC_port_3/start_send_data ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list start_send_data_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list tx_axis_tlast_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list tx_axis_tready_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list inst_Ports_for_CC_port_3/inst_send_data/tx_axis_tready_this_code ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list tx_axis_tvalid_3 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe33]
connect_debug_port u_ila_1/probe33 [get_nets [list user_tx_reset_3 ]]
set_property port_width 48 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {packet_frame_index_0[0]} {packet_frame_index_0[1]} {packet_frame_index_0[2]} {packet_frame_index_0[3]} {packet_frame_index_0[4]} {packet_frame_index_0[5]} {packet_frame_index_0[6]} {packet_frame_index_0[7]} {packet_frame_index_0[8]} {packet_frame_index_0[9]} {packet_frame_index_0[10]} {packet_frame_index_0[11]} {packet_frame_index_0[12]} {packet_frame_index_0[13]} {packet_frame_index_0[14]} {packet_frame_index_0[15]} {packet_frame_index_0[16]} {packet_frame_index_0[17]} {packet_frame_index_0[18]} {packet_frame_index_0[19]} {packet_frame_index_0[20]} {packet_frame_index_0[21]} {packet_frame_index_0[22]} {packet_frame_index_0[23]} {packet_frame_index_0[24]} {packet_frame_index_0[25]} {packet_frame_index_0[26]} {packet_frame_index_0[27]} {packet_frame_index_0[28]} {packet_frame_index_0[29]} {packet_frame_index_0[30]} {packet_frame_index_0[31]} {packet_frame_index_0[32]} {packet_frame_index_0[33]} {packet_frame_index_0[34]} {packet_frame_index_0[35]} {packet_frame_index_0[36]} {packet_frame_index_0[37]} {packet_frame_index_0[38]} {packet_frame_index_0[39]} {packet_frame_index_0[40]} {packet_frame_index_0[41]} {packet_frame_index_0[42]} {packet_frame_index_0[43]} {packet_frame_index_0[44]} {packet_frame_index_0[45]} {packet_frame_index_0[46]} {packet_frame_index_0[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 8 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {tx_axis_tkeep_0[0]} {tx_axis_tkeep_0[1]} {tx_axis_tkeep_0[2]} {tx_axis_tkeep_0[3]} {tx_axis_tkeep_0[4]} {tx_axis_tkeep_0[5]} {tx_axis_tkeep_0[6]} {tx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_2 probe
set_property port_width 64 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {tx_axis_tdata_0[0]} {tx_axis_tdata_0[1]} {tx_axis_tdata_0[2]} {tx_axis_tdata_0[3]} {tx_axis_tdata_0[4]} {tx_axis_tdata_0[5]} {tx_axis_tdata_0[6]} {tx_axis_tdata_0[7]} {tx_axis_tdata_0[8]} {tx_axis_tdata_0[9]} {tx_axis_tdata_0[10]} {tx_axis_tdata_0[11]} {tx_axis_tdata_0[12]} {tx_axis_tdata_0[13]} {tx_axis_tdata_0[14]} {tx_axis_tdata_0[15]} {tx_axis_tdata_0[16]} {tx_axis_tdata_0[17]} {tx_axis_tdata_0[18]} {tx_axis_tdata_0[19]} {tx_axis_tdata_0[20]} {tx_axis_tdata_0[21]} {tx_axis_tdata_0[22]} {tx_axis_tdata_0[23]} {tx_axis_tdata_0[24]} {tx_axis_tdata_0[25]} {tx_axis_tdata_0[26]} {tx_axis_tdata_0[27]} {tx_axis_tdata_0[28]} {tx_axis_tdata_0[29]} {tx_axis_tdata_0[30]} {tx_axis_tdata_0[31]} {tx_axis_tdata_0[32]} {tx_axis_tdata_0[33]} {tx_axis_tdata_0[34]} {tx_axis_tdata_0[35]} {tx_axis_tdata_0[36]} {tx_axis_tdata_0[37]} {tx_axis_tdata_0[38]} {tx_axis_tdata_0[39]} {tx_axis_tdata_0[40]} {tx_axis_tdata_0[41]} {tx_axis_tdata_0[42]} {tx_axis_tdata_0[43]} {tx_axis_tdata_0[44]} {tx_axis_tdata_0[45]} {tx_axis_tdata_0[46]} {tx_axis_tdata_0[47]} {tx_axis_tdata_0[48]} {tx_axis_tdata_0[49]} {tx_axis_tdata_0[50]} {tx_axis_tdata_0[51]} {tx_axis_tdata_0[52]} {tx_axis_tdata_0[53]} {tx_axis_tdata_0[54]} {tx_axis_tdata_0[55]} {tx_axis_tdata_0[56]} {tx_axis_tdata_0[57]} {tx_axis_tdata_0[58]} {tx_axis_tdata_0[59]} {tx_axis_tdata_0[60]} {tx_axis_tdata_0[61]} {tx_axis_tdata_0[62]} {tx_axis_tdata_0[63]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {inst_Ports1/inst_send_ack/SM_nxt[0]} {inst_Ports1/inst_send_ack/SM_nxt[1]} {inst_Ports1/inst_send_ack/SM_nxt[2]} {inst_Ports1/inst_send_ack/SM_nxt[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 48 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {inst_Ports1/RTT_after_fifo[0]} {inst_Ports1/RTT_after_fifo[1]} {inst_Ports1/RTT_after_fifo[2]} {inst_Ports1/RTT_after_fifo[3]} {inst_Ports1/RTT_after_fifo[4]} {inst_Ports1/RTT_after_fifo[5]} {inst_Ports1/RTT_after_fifo[6]} {inst_Ports1/RTT_after_fifo[7]} {inst_Ports1/RTT_after_fifo[8]} {inst_Ports1/RTT_after_fifo[9]} {inst_Ports1/RTT_after_fifo[10]} {inst_Ports1/RTT_after_fifo[11]} {inst_Ports1/RTT_after_fifo[12]} {inst_Ports1/RTT_after_fifo[13]} {inst_Ports1/RTT_after_fifo[14]} {inst_Ports1/RTT_after_fifo[15]} {inst_Ports1/RTT_after_fifo[16]} {inst_Ports1/RTT_after_fifo[17]} {inst_Ports1/RTT_after_fifo[18]} {inst_Ports1/RTT_after_fifo[19]} {inst_Ports1/RTT_after_fifo[20]} {inst_Ports1/RTT_after_fifo[21]} {inst_Ports1/RTT_after_fifo[22]} {inst_Ports1/RTT_after_fifo[23]} {inst_Ports1/RTT_after_fifo[24]} {inst_Ports1/RTT_after_fifo[25]} {inst_Ports1/RTT_after_fifo[26]} {inst_Ports1/RTT_after_fifo[27]} {inst_Ports1/RTT_after_fifo[28]} {inst_Ports1/RTT_after_fifo[29]} {inst_Ports1/RTT_after_fifo[30]} {inst_Ports1/RTT_after_fifo[31]} {inst_Ports1/RTT_after_fifo[32]} {inst_Ports1/RTT_after_fifo[33]} {inst_Ports1/RTT_after_fifo[34]} {inst_Ports1/RTT_after_fifo[35]} {inst_Ports1/RTT_after_fifo[36]} {inst_Ports1/RTT_after_fifo[37]} {inst_Ports1/RTT_after_fifo[38]} {inst_Ports1/RTT_after_fifo[39]} {inst_Ports1/RTT_after_fifo[40]} {inst_Ports1/RTT_after_fifo[41]} {inst_Ports1/RTT_after_fifo[42]} {inst_Ports1/RTT_after_fifo[43]} {inst_Ports1/RTT_after_fifo[44]} {inst_Ports1/RTT_after_fifo[45]} {inst_Ports1/RTT_after_fifo[46]} {inst_Ports1/RTT_after_fifo[47]} ]]
create_debug_port u_ila_2 probe
set_property port_width 4 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {inst_Ports1/inst_send_ack/SM[0]} {inst_Ports1/inst_send_ack/SM[1]} {inst_Ports1/inst_send_ack/SM[2]} {inst_Ports1/inst_send_ack/SM[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list inst_Ports1/RTT_fifo_rd_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list inst_Ports1/start_ack ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list tx_axis_tlast_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list tx_axis_tready_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list tx_axis_tvalid_0 ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list user_tx_reset_0 ]]
set_property port_width 64 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {rx_axis_tdata_3[0]} {rx_axis_tdata_3[1]} {rx_axis_tdata_3[2]} {rx_axis_tdata_3[3]} {rx_axis_tdata_3[4]} {rx_axis_tdata_3[5]} {rx_axis_tdata_3[6]} {rx_axis_tdata_3[7]} {rx_axis_tdata_3[8]} {rx_axis_tdata_3[9]} {rx_axis_tdata_3[10]} {rx_axis_tdata_3[11]} {rx_axis_tdata_3[12]} {rx_axis_tdata_3[13]} {rx_axis_tdata_3[14]} {rx_axis_tdata_3[15]} {rx_axis_tdata_3[16]} {rx_axis_tdata_3[17]} {rx_axis_tdata_3[18]} {rx_axis_tdata_3[19]} {rx_axis_tdata_3[20]} {rx_axis_tdata_3[21]} {rx_axis_tdata_3[22]} {rx_axis_tdata_3[23]} {rx_axis_tdata_3[24]} {rx_axis_tdata_3[25]} {rx_axis_tdata_3[26]} {rx_axis_tdata_3[27]} {rx_axis_tdata_3[28]} {rx_axis_tdata_3[29]} {rx_axis_tdata_3[30]} {rx_axis_tdata_3[31]} {rx_axis_tdata_3[32]} {rx_axis_tdata_3[33]} {rx_axis_tdata_3[34]} {rx_axis_tdata_3[35]} {rx_axis_tdata_3[36]} {rx_axis_tdata_3[37]} {rx_axis_tdata_3[38]} {rx_axis_tdata_3[39]} {rx_axis_tdata_3[40]} {rx_axis_tdata_3[41]} {rx_axis_tdata_3[42]} {rx_axis_tdata_3[43]} {rx_axis_tdata_3[44]} {rx_axis_tdata_3[45]} {rx_axis_tdata_3[46]} {rx_axis_tdata_3[47]} {rx_axis_tdata_3[48]} {rx_axis_tdata_3[49]} {rx_axis_tdata_3[50]} {rx_axis_tdata_3[51]} {rx_axis_tdata_3[52]} {rx_axis_tdata_3[53]} {rx_axis_tdata_3[54]} {rx_axis_tdata_3[55]} {rx_axis_tdata_3[56]} {rx_axis_tdata_3[57]} {rx_axis_tdata_3[58]} {rx_axis_tdata_3[59]} {rx_axis_tdata_3[60]} {rx_axis_tdata_3[61]} {rx_axis_tdata_3[62]} {rx_axis_tdata_3[63]} ]]
create_debug_port u_ila_3 probe
set_property port_width 8 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {rx_axis_tkeep_3[0]} {rx_axis_tkeep_3[1]} {rx_axis_tkeep_3[2]} {rx_axis_tkeep_3[3]} {rx_axis_tkeep_3[4]} {rx_axis_tkeep_3[5]} {rx_axis_tkeep_3[6]} {rx_axis_tkeep_3[7]} ]]
create_debug_port u_ila_3 probe
set_property port_width 48 [get_debug_ports u_ila_3/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list {inst_Ports_for_CC_port_3/RTT[0]} {inst_Ports_for_CC_port_3/RTT[1]} {inst_Ports_for_CC_port_3/RTT[2]} {inst_Ports_for_CC_port_3/RTT[3]} {inst_Ports_for_CC_port_3/RTT[4]} {inst_Ports_for_CC_port_3/RTT[5]} {inst_Ports_for_CC_port_3/RTT[6]} {inst_Ports_for_CC_port_3/RTT[7]} {inst_Ports_for_CC_port_3/RTT[8]} {inst_Ports_for_CC_port_3/RTT[9]} {inst_Ports_for_CC_port_3/RTT[10]} {inst_Ports_for_CC_port_3/RTT[11]} {inst_Ports_for_CC_port_3/RTT[12]} {inst_Ports_for_CC_port_3/RTT[13]} {inst_Ports_for_CC_port_3/RTT[14]} {inst_Ports_for_CC_port_3/RTT[15]} {inst_Ports_for_CC_port_3/RTT[16]} {inst_Ports_for_CC_port_3/RTT[17]} {inst_Ports_for_CC_port_3/RTT[18]} {inst_Ports_for_CC_port_3/RTT[19]} {inst_Ports_for_CC_port_3/RTT[20]} {inst_Ports_for_CC_port_3/RTT[21]} {inst_Ports_for_CC_port_3/RTT[22]} {inst_Ports_for_CC_port_3/RTT[23]} {inst_Ports_for_CC_port_3/RTT[24]} {inst_Ports_for_CC_port_3/RTT[25]} {inst_Ports_for_CC_port_3/RTT[26]} {inst_Ports_for_CC_port_3/RTT[27]} {inst_Ports_for_CC_port_3/RTT[28]} {inst_Ports_for_CC_port_3/RTT[29]} {inst_Ports_for_CC_port_3/RTT[30]} {inst_Ports_for_CC_port_3/RTT[31]} {inst_Ports_for_CC_port_3/RTT[32]} {inst_Ports_for_CC_port_3/RTT[33]} {inst_Ports_for_CC_port_3/RTT[34]} {inst_Ports_for_CC_port_3/RTT[35]} {inst_Ports_for_CC_port_3/RTT[36]} {inst_Ports_for_CC_port_3/RTT[37]} {inst_Ports_for_CC_port_3/RTT[38]} {inst_Ports_for_CC_port_3/RTT[39]} {inst_Ports_for_CC_port_3/RTT[40]} {inst_Ports_for_CC_port_3/RTT[41]} {inst_Ports_for_CC_port_3/RTT[42]} {inst_Ports_for_CC_port_3/RTT[43]} {inst_Ports_for_CC_port_3/RTT[44]} {inst_Ports_for_CC_port_3/RTT[45]} {inst_Ports_for_CC_port_3/RTT[46]} {inst_Ports_for_CC_port_3/RTT[47]} ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_full ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
connect_debug_port u_ila_3/probe4 [get_nets [list inst_Ports_for_CC_port_3/RTT_fifo_wr_en ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
connect_debug_port u_ila_3/probe5 [get_nets [list rx_axis_tlast_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
connect_debug_port u_ila_3/probe6 [get_nets [list rx_axis_tvalid_3 ]]
create_debug_port u_ila_3 probe
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
connect_debug_port u_ila_3/probe7 [get_nets [list user_rx_reset_3 ]]
set_property port_width 8 [get_debug_ports u_ila_4/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list {rx_axis_tkeep_0[0]} {rx_axis_tkeep_0[1]} {rx_axis_tkeep_0[2]} {rx_axis_tkeep_0[3]} {rx_axis_tkeep_0[4]} {rx_axis_tkeep_0[5]} {rx_axis_tkeep_0[6]} {rx_axis_tkeep_0[7]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list {rx_axis_tdata_0[0]} {rx_axis_tdata_0[1]} {rx_axis_tdata_0[2]} {rx_axis_tdata_0[3]} {rx_axis_tdata_0[4]} {rx_axis_tdata_0[5]} {rx_axis_tdata_0[6]} {rx_axis_tdata_0[7]} {rx_axis_tdata_0[8]} {rx_axis_tdata_0[9]} {rx_axis_tdata_0[10]} {rx_axis_tdata_0[11]} {rx_axis_tdata_0[12]} {rx_axis_tdata_0[13]} {rx_axis_tdata_0[14]} {rx_axis_tdata_0[15]} {rx_axis_tdata_0[16]} {rx_axis_tdata_0[17]} {rx_axis_tdata_0[18]} {rx_axis_tdata_0[19]} {rx_axis_tdata_0[20]} {rx_axis_tdata_0[21]} {rx_axis_tdata_0[22]} {rx_axis_tdata_0[23]} {rx_axis_tdata_0[24]} {rx_axis_tdata_0[25]} {rx_axis_tdata_0[26]} {rx_axis_tdata_0[27]} {rx_axis_tdata_0[28]} {rx_axis_tdata_0[29]} {rx_axis_tdata_0[30]} {rx_axis_tdata_0[31]} {rx_axis_tdata_0[32]} {rx_axis_tdata_0[33]} {rx_axis_tdata_0[34]} {rx_axis_tdata_0[35]} {rx_axis_tdata_0[36]} {rx_axis_tdata_0[37]} {rx_axis_tdata_0[38]} {rx_axis_tdata_0[39]} {rx_axis_tdata_0[40]} {rx_axis_tdata_0[41]} {rx_axis_tdata_0[42]} {rx_axis_tdata_0[43]} {rx_axis_tdata_0[44]} {rx_axis_tdata_0[45]} {rx_axis_tdata_0[46]} {rx_axis_tdata_0[47]} {rx_axis_tdata_0[48]} {rx_axis_tdata_0[49]} {rx_axis_tdata_0[50]} {rx_axis_tdata_0[51]} {rx_axis_tdata_0[52]} {rx_axis_tdata_0[53]} {rx_axis_tdata_0[54]} {rx_axis_tdata_0[55]} {rx_axis_tdata_0[56]} {rx_axis_tdata_0[57]} {rx_axis_tdata_0[58]} {rx_axis_tdata_0[59]} {rx_axis_tdata_0[60]} {rx_axis_tdata_0[61]} {rx_axis_tdata_0[62]} {rx_axis_tdata_0[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 48 [get_debug_ports u_ila_4/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list {inst_Ports1/RTT[0]} {inst_Ports1/RTT[1]} {inst_Ports1/RTT[2]} {inst_Ports1/RTT[3]} {inst_Ports1/RTT[4]} {inst_Ports1/RTT[5]} {inst_Ports1/RTT[6]} {inst_Ports1/RTT[7]} {inst_Ports1/RTT[8]} {inst_Ports1/RTT[9]} {inst_Ports1/RTT[10]} {inst_Ports1/RTT[11]} {inst_Ports1/RTT[12]} {inst_Ports1/RTT[13]} {inst_Ports1/RTT[14]} {inst_Ports1/RTT[15]} {inst_Ports1/RTT[16]} {inst_Ports1/RTT[17]} {inst_Ports1/RTT[18]} {inst_Ports1/RTT[19]} {inst_Ports1/RTT[20]} {inst_Ports1/RTT[21]} {inst_Ports1/RTT[22]} {inst_Ports1/RTT[23]} {inst_Ports1/RTT[24]} {inst_Ports1/RTT[25]} {inst_Ports1/RTT[26]} {inst_Ports1/RTT[27]} {inst_Ports1/RTT[28]} {inst_Ports1/RTT[29]} {inst_Ports1/RTT[30]} {inst_Ports1/RTT[31]} {inst_Ports1/RTT[32]} {inst_Ports1/RTT[33]} {inst_Ports1/RTT[34]} {inst_Ports1/RTT[35]} {inst_Ports1/RTT[36]} {inst_Ports1/RTT[37]} {inst_Ports1/RTT[38]} {inst_Ports1/RTT[39]} {inst_Ports1/RTT[40]} {inst_Ports1/RTT[41]} {inst_Ports1/RTT[42]} {inst_Ports1/RTT[43]} {inst_Ports1/RTT[44]} {inst_Ports1/RTT[45]} {inst_Ports1/RTT[46]} {inst_Ports1/RTT[47]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
connect_debug_port u_ila_4/probe3 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM[0]} {inst_Ports1/inst_RTT_Measurement/SM[1]} {inst_Ports1/inst_RTT_Measurement/SM[2]} {inst_Ports1/inst_RTT_Measurement/SM[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 64 [get_debug_ports u_ila_4/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe4]
connect_debug_port u_ila_4/probe4 [get_nets [list {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[0]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[1]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[2]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[3]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[4]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[5]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[6]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[7]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[8]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[9]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[10]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[11]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[12]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[13]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[14]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[15]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[16]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[17]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[18]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[19]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[20]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[21]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[22]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[23]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[24]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[25]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[26]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[27]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[28]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[29]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[30]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[31]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[32]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[33]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[34]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[35]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[36]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[37]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[38]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[39]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[40]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[41]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[42]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[43]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[44]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[45]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[46]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[47]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[48]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[49]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[50]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[51]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[52]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[53]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[54]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[55]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[56]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[57]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[58]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[59]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[60]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[61]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[62]} {inst_Ports1/inst_RTT_Measurement/rx_tdata_out[63]} ]]
create_debug_port u_ila_4 probe
set_property port_width 4 [get_debug_ports u_ila_4/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe5]
connect_debug_port u_ila_4/probe5 [get_nets [list {inst_Ports1/inst_RTT_Measurement/SM_nxt[0]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[1]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[2]} {inst_Ports1/inst_RTT_Measurement/SM_nxt[3]} ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe6]
connect_debug_port u_ila_4/probe6 [get_nets [list inst_Ports1/RTT_fifo_wr_en ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe7]
connect_debug_port u_ila_4/probe7 [get_nets [list rx_axis_tlast_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe8]
connect_debug_port u_ila_4/probe8 [get_nets [list rx_axis_tvalid_0 ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe9]
connect_debug_port u_ila_4/probe9 [get_nets [list inst_Ports1/inst_RTT_Measurement/rx_tvalid_out ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe10]
connect_debug_port u_ila_4/probe10 [get_nets [list user_rx_reset_0 ]]
set_property port_width 8 [get_debug_ports u_ila_5/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe0]
connect_debug_port u_ila_5/probe0 [get_nets [list {rx_axis_tkeep_1[0]} {rx_axis_tkeep_1[1]} {rx_axis_tkeep_1[2]} {rx_axis_tkeep_1[3]} {rx_axis_tkeep_1[4]} {rx_axis_tkeep_1[5]} {rx_axis_tkeep_1[6]} {rx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_5 probe
set_property port_width 64 [get_debug_ports u_ila_5/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe1]
connect_debug_port u_ila_5/probe1 [get_nets [list {rx_axis_tdata_1[0]} {rx_axis_tdata_1[1]} {rx_axis_tdata_1[2]} {rx_axis_tdata_1[3]} {rx_axis_tdata_1[4]} {rx_axis_tdata_1[5]} {rx_axis_tdata_1[6]} {rx_axis_tdata_1[7]} {rx_axis_tdata_1[8]} {rx_axis_tdata_1[9]} {rx_axis_tdata_1[10]} {rx_axis_tdata_1[11]} {rx_axis_tdata_1[12]} {rx_axis_tdata_1[13]} {rx_axis_tdata_1[14]} {rx_axis_tdata_1[15]} {rx_axis_tdata_1[16]} {rx_axis_tdata_1[17]} {rx_axis_tdata_1[18]} {rx_axis_tdata_1[19]} {rx_axis_tdata_1[20]} {rx_axis_tdata_1[21]} {rx_axis_tdata_1[22]} {rx_axis_tdata_1[23]} {rx_axis_tdata_1[24]} {rx_axis_tdata_1[25]} {rx_axis_tdata_1[26]} {rx_axis_tdata_1[27]} {rx_axis_tdata_1[28]} {rx_axis_tdata_1[29]} {rx_axis_tdata_1[30]} {rx_axis_tdata_1[31]} {rx_axis_tdata_1[32]} {rx_axis_tdata_1[33]} {rx_axis_tdata_1[34]} {rx_axis_tdata_1[35]} {rx_axis_tdata_1[36]} {rx_axis_tdata_1[37]} {rx_axis_tdata_1[38]} {rx_axis_tdata_1[39]} {rx_axis_tdata_1[40]} {rx_axis_tdata_1[41]} {rx_axis_tdata_1[42]} {rx_axis_tdata_1[43]} {rx_axis_tdata_1[44]} {rx_axis_tdata_1[45]} {rx_axis_tdata_1[46]} {rx_axis_tdata_1[47]} {rx_axis_tdata_1[48]} {rx_axis_tdata_1[49]} {rx_axis_tdata_1[50]} {rx_axis_tdata_1[51]} {rx_axis_tdata_1[52]} {rx_axis_tdata_1[53]} {rx_axis_tdata_1[54]} {rx_axis_tdata_1[55]} {rx_axis_tdata_1[56]} {rx_axis_tdata_1[57]} {rx_axis_tdata_1[58]} {rx_axis_tdata_1[59]} {rx_axis_tdata_1[60]} {rx_axis_tdata_1[61]} {rx_axis_tdata_1[62]} {rx_axis_tdata_1[63]} ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe2]
connect_debug_port u_ila_5/probe2 [get_nets [list rx_axis_tlast_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe3]
connect_debug_port u_ila_5/probe3 [get_nets [list rx_axis_tvalid_1 ]]
create_debug_port u_ila_5 probe
set_property port_width 1 [get_debug_ports u_ila_5/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe4]
connect_debug_port u_ila_5/probe4 [get_nets [list user_rx_reset_1 ]]
set_property port_width 64 [get_debug_ports u_ila_6/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe0]
connect_debug_port u_ila_6/probe0 [get_nets [list {rx_axis_tdata_2[0]} {rx_axis_tdata_2[1]} {rx_axis_tdata_2[2]} {rx_axis_tdata_2[3]} {rx_axis_tdata_2[4]} {rx_axis_tdata_2[5]} {rx_axis_tdata_2[6]} {rx_axis_tdata_2[7]} {rx_axis_tdata_2[8]} {rx_axis_tdata_2[9]} {rx_axis_tdata_2[10]} {rx_axis_tdata_2[11]} {rx_axis_tdata_2[12]} {rx_axis_tdata_2[13]} {rx_axis_tdata_2[14]} {rx_axis_tdata_2[15]} {rx_axis_tdata_2[16]} {rx_axis_tdata_2[17]} {rx_axis_tdata_2[18]} {rx_axis_tdata_2[19]} {rx_axis_tdata_2[20]} {rx_axis_tdata_2[21]} {rx_axis_tdata_2[22]} {rx_axis_tdata_2[23]} {rx_axis_tdata_2[24]} {rx_axis_tdata_2[25]} {rx_axis_tdata_2[26]} {rx_axis_tdata_2[27]} {rx_axis_tdata_2[28]} {rx_axis_tdata_2[29]} {rx_axis_tdata_2[30]} {rx_axis_tdata_2[31]} {rx_axis_tdata_2[32]} {rx_axis_tdata_2[33]} {rx_axis_tdata_2[34]} {rx_axis_tdata_2[35]} {rx_axis_tdata_2[36]} {rx_axis_tdata_2[37]} {rx_axis_tdata_2[38]} {rx_axis_tdata_2[39]} {rx_axis_tdata_2[40]} {rx_axis_tdata_2[41]} {rx_axis_tdata_2[42]} {rx_axis_tdata_2[43]} {rx_axis_tdata_2[44]} {rx_axis_tdata_2[45]} {rx_axis_tdata_2[46]} {rx_axis_tdata_2[47]} {rx_axis_tdata_2[48]} {rx_axis_tdata_2[49]} {rx_axis_tdata_2[50]} {rx_axis_tdata_2[51]} {rx_axis_tdata_2[52]} {rx_axis_tdata_2[53]} {rx_axis_tdata_2[54]} {rx_axis_tdata_2[55]} {rx_axis_tdata_2[56]} {rx_axis_tdata_2[57]} {rx_axis_tdata_2[58]} {rx_axis_tdata_2[59]} {rx_axis_tdata_2[60]} {rx_axis_tdata_2[61]} {rx_axis_tdata_2[62]} {rx_axis_tdata_2[63]} ]]
create_debug_port u_ila_6 probe
set_property port_width 8 [get_debug_ports u_ila_6/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe1]
connect_debug_port u_ila_6/probe1 [get_nets [list {rx_axis_tkeep_2[0]} {rx_axis_tkeep_2[1]} {rx_axis_tkeep_2[2]} {rx_axis_tkeep_2[3]} {rx_axis_tkeep_2[4]} {rx_axis_tkeep_2[5]} {rx_axis_tkeep_2[6]} {rx_axis_tkeep_2[7]} ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe2]
connect_debug_port u_ila_6/probe2 [get_nets [list rx_axis_tlast_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe3]
connect_debug_port u_ila_6/probe3 [get_nets [list rx_axis_tvalid_2 ]]
create_debug_port u_ila_6 probe
set_property port_width 1 [get_debug_ports u_ila_6/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe4]
connect_debug_port u_ila_6/probe4 [get_nets [list user_rx_reset_2 ]]
set_property port_width 64 [get_debug_ports u_ila_7/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe0]
connect_debug_port u_ila_7/probe0 [get_nets [list {tx_axis_tdata_1[0]} {tx_axis_tdata_1[1]} {tx_axis_tdata_1[2]} {tx_axis_tdata_1[3]} {tx_axis_tdata_1[4]} {tx_axis_tdata_1[5]} {tx_axis_tdata_1[6]} {tx_axis_tdata_1[7]} {tx_axis_tdata_1[8]} {tx_axis_tdata_1[9]} {tx_axis_tdata_1[10]} {tx_axis_tdata_1[11]} {tx_axis_tdata_1[12]} {tx_axis_tdata_1[13]} {tx_axis_tdata_1[14]} {tx_axis_tdata_1[15]} {tx_axis_tdata_1[16]} {tx_axis_tdata_1[17]} {tx_axis_tdata_1[18]} {tx_axis_tdata_1[19]} {tx_axis_tdata_1[20]} {tx_axis_tdata_1[21]} {tx_axis_tdata_1[22]} {tx_axis_tdata_1[23]} {tx_axis_tdata_1[24]} {tx_axis_tdata_1[25]} {tx_axis_tdata_1[26]} {tx_axis_tdata_1[27]} {tx_axis_tdata_1[28]} {tx_axis_tdata_1[29]} {tx_axis_tdata_1[30]} {tx_axis_tdata_1[31]} {tx_axis_tdata_1[32]} {tx_axis_tdata_1[33]} {tx_axis_tdata_1[34]} {tx_axis_tdata_1[35]} {tx_axis_tdata_1[36]} {tx_axis_tdata_1[37]} {tx_axis_tdata_1[38]} {tx_axis_tdata_1[39]} {tx_axis_tdata_1[40]} {tx_axis_tdata_1[41]} {tx_axis_tdata_1[42]} {tx_axis_tdata_1[43]} {tx_axis_tdata_1[44]} {tx_axis_tdata_1[45]} {tx_axis_tdata_1[46]} {tx_axis_tdata_1[47]} {tx_axis_tdata_1[48]} {tx_axis_tdata_1[49]} {tx_axis_tdata_1[50]} {tx_axis_tdata_1[51]} {tx_axis_tdata_1[52]} {tx_axis_tdata_1[53]} {tx_axis_tdata_1[54]} {tx_axis_tdata_1[55]} {tx_axis_tdata_1[56]} {tx_axis_tdata_1[57]} {tx_axis_tdata_1[58]} {tx_axis_tdata_1[59]} {tx_axis_tdata_1[60]} {tx_axis_tdata_1[61]} {tx_axis_tdata_1[62]} {tx_axis_tdata_1[63]} ]]
create_debug_port u_ila_7 probe
set_property port_width 8 [get_debug_ports u_ila_7/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe1]
connect_debug_port u_ila_7/probe1 [get_nets [list {tx_axis_tkeep_1[0]} {tx_axis_tkeep_1[1]} {tx_axis_tkeep_1[2]} {tx_axis_tkeep_1[3]} {tx_axis_tkeep_1[4]} {tx_axis_tkeep_1[5]} {tx_axis_tkeep_1[6]} {tx_axis_tkeep_1[7]} ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe2]
connect_debug_port u_ila_7/probe2 [get_nets [list tx_axis_tlast_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe3]
connect_debug_port u_ila_7/probe3 [get_nets [list tx_axis_tready_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe4]
connect_debug_port u_ila_7/probe4 [get_nets [list tx_axis_tvalid_1 ]]
create_debug_port u_ila_7 probe
set_property port_width 1 [get_debug_ports u_ila_7/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe5]
connect_debug_port u_ila_7/probe5 [get_nets [list user_tx_reset_1 ]]
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 4
wait_on_run impl_3
file mkdir D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v w ]
add_files -fileset sim_1 D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_1/new/sim_first.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_first [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_first.tcl
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
reset_run synth_1_copy_2
launch_runs impl_3 -to_step write_bitstream -jobs 4
wait_on_run impl_3
relaunch_sim
