
*** Running vivado
    with args -log Test_motor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test_motor_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Test_motor_0_0.tcl -notrace
Command: synth_design -top Test_motor_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 372.867 ; gain = 77.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Test_motor_0_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_motor_0_0/synth/Test_motor_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_COUNTER_MAX bound to: 2500 - type: integer 
INFO: [Synth 8-3491] module 'motor_v1_0' declared at 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0.vhd:5' bound to instance 'U0' of component 'motor_v1_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_motor_0_0/synth/Test_motor_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'motor_v1_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0.vhd:52]
	Parameter PWM_COUNTER_MAX bound to: 2500 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_COUNTER_MAX bound to: 2500 - type: integer 
INFO: [Synth 8-3491] module 'motor_v1_0_S00_AXI' declared at 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:5' bound to instance 'motor_v1_0_S00_AXI_inst' of component 'motor_v1_0_S00_AXI' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'motor_v1_0_S00_AXI' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:89]
	Parameter PWM_COUNTER_MAX bound to: 2500 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'motor_v1_0_S00_AXI' (1#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'motor_v1_0' (2#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Test_motor_0_0' (3#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_motor_0_0/synth/Test_motor_0_0.vhd:86]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[31]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[30]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[29]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[28]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[27]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[26]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[25]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[24]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[23]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[22]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[21]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[20]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[19]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[18]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[17]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[16]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[15]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[14]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port Rapport[13]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design motor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 413.945 ; gain = 118.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 413.945 ; gain = 118.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 706.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_i_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:398]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module motor_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/motor_v1_0_S00_AXI_inst/Enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element U0/motor_v1_0_S00_AXI_inst/counter_i_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/6455/hdl/motor_v1_0_S00_AXI.vhd:398]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[31]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[30]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[29]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[28]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[27]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[26]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[25]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[24]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[23]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[22]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[21]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[20]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[19]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[18]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[17]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[16]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[15]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[14]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port Rapport[13]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Test_motor_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/motor_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/motor_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/motor_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/motor_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/motor_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/motor_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Test_motor_0_0.
INFO: [Synth 8-3332] Sequential element (U0/motor_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Test_motor_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    14|
|3     |LUT2   |     2|
|4     |LUT3   |    28|
|5     |LUT4   |    28|
|6     |LUT5   |    11|
|7     |LUT6   |    56|
|8     |FDRE   |   160|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   309|
|2     |  U0                        |motor_v1_0         |   309|
|3     |    motor_v1_0_S00_AXI_inst |motor_v1_0_S00_AXI |   309|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 706.199 ; gain = 118.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 706.199 ; gain = 411.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

51 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 706.199 ; gain = 412.746
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/Test_motor_0_0_synth_1/Test_motor_0_0.dcp' has been generated.
