

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Sun Feb  9 20:00:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.279 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%padding_mask_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_15_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 7 'read' 'padding_mask_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%padding_mask_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_14_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 8 'read' 'padding_mask_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_mask_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_13_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 9 'read' 'padding_mask_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%padding_mask_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_12_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 10 'read' 'padding_mask_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%padding_mask_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_11_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 11 'read' 'padding_mask_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%padding_mask_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_10_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 12 'read' 'padding_mask_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%padding_mask_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_9_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 13 'read' 'padding_mask_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%padding_mask_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_8_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 14 'read' 'padding_mask_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%padding_mask_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 15 'read' 'padding_mask_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%padding_mask_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 16 'read' 'padding_mask_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%padding_mask_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 17 'read' 'padding_mask_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%padding_mask_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 18 'read' 'padding_mask_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%padding_mask_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 19 'read' 'padding_mask_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%padding_mask_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 20 'read' 'padding_mask_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%padding_mask_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 21 'read' 'padding_mask_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%padding_mask_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 22 'read' 'padding_mask_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_63_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 23 'read' 'kernel_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_62_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 24 'read' 'kernel_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_61_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 25 'read' 'kernel_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_60_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 26 'read' 'kernel_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_59_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 27 'read' 'kernel_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_58_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 28 'read' 'kernel_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_57_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 29 'read' 'kernel_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_56_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 30 'read' 'kernel_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_55_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 31 'read' 'kernel_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_54_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 32 'read' 'kernel_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_53_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 33 'read' 'kernel_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_52_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 34 'read' 'kernel_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_51_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 35 'read' 'kernel_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_50_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 36 'read' 'kernel_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_49_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 37 'read' 'kernel_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_48_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 38 'read' 'kernel_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_47_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 39 'read' 'kernel_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_46_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 40 'read' 'kernel_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_45_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 41 'read' 'kernel_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_44_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 42 'read' 'kernel_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_43_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 43 'read' 'kernel_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_42_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 44 'read' 'kernel_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_41_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 45 'read' 'kernel_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_40_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 46 'read' 'kernel_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_39_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 47 'read' 'kernel_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_38_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 48 'read' 'kernel_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_37_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 49 'read' 'kernel_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_36_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 50 'read' 'kernel_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_35_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 51 'read' 'kernel_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_34_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 52 'read' 'kernel_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_33_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 53 'read' 'kernel_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_32_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 54 'read' 'kernel_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_31_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 55 'read' 'kernel_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_30_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 56 'read' 'kernel_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_29_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 57 'read' 'kernel_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_28_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 58 'read' 'kernel_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_27_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 59 'read' 'kernel_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_26_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 60 'read' 'kernel_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_25_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 61 'read' 'kernel_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_24_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 62 'read' 'kernel_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_23_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 63 'read' 'kernel_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_22_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 64 'read' 'kernel_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_21_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 65 'read' 'kernel_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_20_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 66 'read' 'kernel_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_19_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 67 'read' 'kernel_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_18_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 68 'read' 'kernel_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_17_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 69 'read' 'kernel_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_16_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 70 'read' 'kernel_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_15_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 71 'read' 'kernel_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_14_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 72 'read' 'kernel_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_13_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 73 'read' 'kernel_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_12_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 74 'read' 'kernel_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_11_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 75 'read' 'kernel_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_10_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 76 'read' 'kernel_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_9_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 77 'read' 'kernel_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_8_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 78 'read' 'kernel_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 79 'read' 'kernel_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 80 'read' 'kernel_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 81 'read' 'kernel_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 82 'read' 'kernel_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 83 'read' 'kernel_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 84 'read' 'kernel_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 85 'read' 'kernel_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 86 'read' 'kernel_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i13 %kernel_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 87 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 88 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.89ns)   --->   "%mul_ln189 = mul i26 %sext_ln189_1, i26 %sext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 89 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln189_2 = sext i13 %kernel_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 90 'sext' 'sext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.89ns)   --->   "%mul_ln189_1 = mul i26 %sext_ln189_1, i26 %sext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 91 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln189_3 = sext i13 %kernel_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 92 'sext' 'sext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.89ns)   --->   "%mul_ln189_2 = mul i26 %sext_ln189_1, i26 %sext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 93 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln189_4 = sext i13 %kernel_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 94 'sext' 'sext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.89ns)   --->   "%mul_ln189_3 = mul i26 %sext_ln189_1, i26 %sext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 95 'mul' 'mul_ln189_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln189_5 = sext i13 %kernel_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 96 'sext' 'sext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln189_6 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 97 'sext' 'sext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.89ns)   --->   "%mul_ln189_4 = mul i26 %sext_ln189_6, i26 %sext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 98 'mul' 'mul_ln189_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln189_7 = sext i13 %kernel_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'sext' 'sext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.89ns)   --->   "%mul_ln189_5 = mul i26 %sext_ln189_6, i26 %sext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 100 'mul' 'mul_ln189_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln189_8 = sext i13 %kernel_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'sext' 'sext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln189_6 = mul i26 %sext_ln189_6, i26 %sext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 102 'mul' 'mul_ln189_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln189_9 = sext i13 %kernel_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 103 'sext' 'sext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.89ns)   --->   "%mul_ln189_7 = mul i26 %sext_ln189_6, i26 %sext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 104 'mul' 'mul_ln189_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln189_10 = sext i13 %kernel_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 105 'sext' 'sext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln189_11 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 106 'sext' 'sext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.89ns)   --->   "%mul_ln189_8 = mul i26 %sext_ln189_11, i26 %sext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 107 'mul' 'mul_ln189_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln189_12 = sext i13 %kernel_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 108 'sext' 'sext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.89ns)   --->   "%mul_ln189_9 = mul i26 %sext_ln189_11, i26 %sext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 109 'mul' 'mul_ln189_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln189_13 = sext i13 %kernel_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 110 'sext' 'sext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.89ns)   --->   "%mul_ln189_10 = mul i26 %sext_ln189_11, i26 %sext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 111 'mul' 'mul_ln189_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln189_14 = sext i13 %kernel_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 112 'sext' 'sext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.89ns)   --->   "%mul_ln189_11 = mul i26 %sext_ln189_11, i26 %sext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 113 'mul' 'mul_ln189_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln189_15 = sext i13 %kernel_12_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 114 'sext' 'sext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln189_16 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 115 'sext' 'sext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.89ns)   --->   "%mul_ln189_12 = mul i26 %sext_ln189_16, i26 %sext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 116 'mul' 'mul_ln189_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln189_17 = sext i13 %kernel_13_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 117 'sext' 'sext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.89ns)   --->   "%mul_ln189_13 = mul i26 %sext_ln189_16, i26 %sext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 118 'mul' 'mul_ln189_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln189_18 = sext i13 %kernel_14_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 119 'sext' 'sext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.89ns)   --->   "%mul_ln189_14 = mul i26 %sext_ln189_16, i26 %sext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 120 'mul' 'mul_ln189_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln189_19 = sext i13 %kernel_15_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 121 'sext' 'sext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.89ns)   --->   "%mul_ln189_15 = mul i26 %sext_ln189_16, i26 %sext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 122 'mul' 'mul_ln189_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln189_20 = sext i13 %kernel_16_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 123 'sext' 'sext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln189_21 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 124 'sext' 'sext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.89ns)   --->   "%mul_ln189_16 = mul i26 %sext_ln189_21, i26 %sext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 125 'mul' 'mul_ln189_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln189_22 = sext i13 %kernel_17_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 126 'sext' 'sext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.89ns)   --->   "%mul_ln189_17 = mul i26 %sext_ln189_21, i26 %sext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 127 'mul' 'mul_ln189_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln189_23 = sext i13 %kernel_18_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 128 'sext' 'sext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.89ns)   --->   "%mul_ln189_18 = mul i26 %sext_ln189_21, i26 %sext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 129 'mul' 'mul_ln189_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln189_24 = sext i13 %kernel_19_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 130 'sext' 'sext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.89ns)   --->   "%mul_ln189_19 = mul i26 %sext_ln189_21, i26 %sext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 131 'mul' 'mul_ln189_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln189_25 = sext i13 %kernel_20_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 132 'sext' 'sext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln189_26 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 133 'sext' 'sext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.89ns)   --->   "%mul_ln189_20 = mul i26 %sext_ln189_26, i26 %sext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 134 'mul' 'mul_ln189_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln189_27 = sext i13 %kernel_21_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 135 'sext' 'sext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.89ns)   --->   "%mul_ln189_21 = mul i26 %sext_ln189_26, i26 %sext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 136 'mul' 'mul_ln189_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln189_28 = sext i13 %kernel_22_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 137 'sext' 'sext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.89ns)   --->   "%mul_ln189_22 = mul i26 %sext_ln189_26, i26 %sext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 138 'mul' 'mul_ln189_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln189_29 = sext i13 %kernel_23_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 139 'sext' 'sext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.89ns)   --->   "%mul_ln189_23 = mul i26 %sext_ln189_26, i26 %sext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 140 'mul' 'mul_ln189_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln189_30 = sext i13 %kernel_24_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 141 'sext' 'sext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln189_31 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 142 'sext' 'sext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.89ns)   --->   "%mul_ln189_24 = mul i26 %sext_ln189_31, i26 %sext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 143 'mul' 'mul_ln189_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln189_32 = sext i13 %kernel_25_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 144 'sext' 'sext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.89ns)   --->   "%mul_ln189_25 = mul i26 %sext_ln189_31, i26 %sext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 145 'mul' 'mul_ln189_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln189_33 = sext i13 %kernel_26_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 146 'sext' 'sext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.89ns)   --->   "%mul_ln189_26 = mul i26 %sext_ln189_31, i26 %sext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 147 'mul' 'mul_ln189_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln189_34 = sext i13 %kernel_27_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 148 'sext' 'sext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.89ns)   --->   "%mul_ln189_27 = mul i26 %sext_ln189_31, i26 %sext_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 149 'mul' 'mul_ln189_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln189_35 = sext i13 %kernel_28_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 150 'sext' 'sext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln189_36 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 151 'sext' 'sext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.89ns)   --->   "%mul_ln189_28 = mul i26 %sext_ln189_36, i26 %sext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 152 'mul' 'mul_ln189_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln189_37 = sext i13 %kernel_29_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 153 'sext' 'sext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.89ns)   --->   "%mul_ln189_29 = mul i26 %sext_ln189_36, i26 %sext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 154 'mul' 'mul_ln189_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln189_38 = sext i13 %kernel_30_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 155 'sext' 'sext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.89ns)   --->   "%mul_ln189_30 = mul i26 %sext_ln189_36, i26 %sext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 156 'mul' 'mul_ln189_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln189_39 = sext i13 %kernel_31_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 157 'sext' 'sext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.89ns)   --->   "%mul_ln189_31 = mul i26 %sext_ln189_36, i26 %sext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 158 'mul' 'mul_ln189_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln189_40 = sext i13 %kernel_32_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 159 'sext' 'sext_ln189_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln189_41 = sext i13 %padding_mask_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 160 'sext' 'sext_ln189_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.89ns)   --->   "%mul_ln189_32 = mul i26 %sext_ln189_41, i26 %sext_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 161 'mul' 'mul_ln189_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln189_42 = sext i13 %kernel_33_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 162 'sext' 'sext_ln189_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.89ns)   --->   "%mul_ln189_33 = mul i26 %sext_ln189_41, i26 %sext_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 163 'mul' 'mul_ln189_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln189_43 = sext i13 %kernel_34_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 164 'sext' 'sext_ln189_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.89ns)   --->   "%mul_ln189_34 = mul i26 %sext_ln189_41, i26 %sext_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 165 'mul' 'mul_ln189_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln189_44 = sext i13 %kernel_35_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 166 'sext' 'sext_ln189_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.89ns)   --->   "%mul_ln189_35 = mul i26 %sext_ln189_41, i26 %sext_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 167 'mul' 'mul_ln189_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln189_45 = sext i13 %kernel_36_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 168 'sext' 'sext_ln189_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln189_46 = sext i13 %padding_mask_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 169 'sext' 'sext_ln189_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.89ns)   --->   "%mul_ln189_36 = mul i26 %sext_ln189_46, i26 %sext_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 170 'mul' 'mul_ln189_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln189_47 = sext i13 %kernel_37_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 171 'sext' 'sext_ln189_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.89ns)   --->   "%mul_ln189_37 = mul i26 %sext_ln189_46, i26 %sext_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 172 'mul' 'mul_ln189_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln189_48 = sext i13 %kernel_38_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 173 'sext' 'sext_ln189_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.89ns)   --->   "%mul_ln189_38 = mul i26 %sext_ln189_46, i26 %sext_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 174 'mul' 'mul_ln189_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln189_49 = sext i13 %kernel_39_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 175 'sext' 'sext_ln189_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.89ns)   --->   "%mul_ln189_39 = mul i26 %sext_ln189_46, i26 %sext_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 176 'mul' 'mul_ln189_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln189_50 = sext i13 %kernel_40_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 177 'sext' 'sext_ln189_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln189_51 = sext i13 %padding_mask_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 178 'sext' 'sext_ln189_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.89ns)   --->   "%mul_ln189_40 = mul i26 %sext_ln189_51, i26 %sext_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 179 'mul' 'mul_ln189_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln189_52 = sext i13 %kernel_41_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 180 'sext' 'sext_ln189_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.89ns)   --->   "%mul_ln189_41 = mul i26 %sext_ln189_51, i26 %sext_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 181 'mul' 'mul_ln189_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln189_53 = sext i13 %kernel_42_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 182 'sext' 'sext_ln189_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.89ns)   --->   "%mul_ln189_42 = mul i26 %sext_ln189_51, i26 %sext_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 183 'mul' 'mul_ln189_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln189_54 = sext i13 %kernel_43_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 184 'sext' 'sext_ln189_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.89ns)   --->   "%mul_ln189_43 = mul i26 %sext_ln189_51, i26 %sext_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 185 'mul' 'mul_ln189_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln189_55 = sext i13 %kernel_44_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 186 'sext' 'sext_ln189_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln189_56 = sext i13 %padding_mask_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 187 'sext' 'sext_ln189_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.89ns)   --->   "%mul_ln189_44 = mul i26 %sext_ln189_56, i26 %sext_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 188 'mul' 'mul_ln189_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln189_57 = sext i13 %kernel_45_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 189 'sext' 'sext_ln189_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.89ns)   --->   "%mul_ln189_45 = mul i26 %sext_ln189_56, i26 %sext_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 190 'mul' 'mul_ln189_45' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln189_58 = sext i13 %kernel_46_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'sext' 'sext_ln189_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.89ns)   --->   "%mul_ln189_46 = mul i26 %sext_ln189_56, i26 %sext_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 192 'mul' 'mul_ln189_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln189_59 = sext i13 %kernel_47_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'sext' 'sext_ln189_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.89ns)   --->   "%mul_ln189_47 = mul i26 %sext_ln189_56, i26 %sext_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 194 'mul' 'mul_ln189_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln189_60 = sext i13 %kernel_48_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 195 'sext' 'sext_ln189_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln189_61 = sext i13 %padding_mask_12_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 196 'sext' 'sext_ln189_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.89ns)   --->   "%mul_ln189_48 = mul i26 %sext_ln189_61, i26 %sext_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 197 'mul' 'mul_ln189_48' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln189_62 = sext i13 %kernel_49_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 198 'sext' 'sext_ln189_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.89ns)   --->   "%mul_ln189_49 = mul i26 %sext_ln189_61, i26 %sext_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 199 'mul' 'mul_ln189_49' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln189_63 = sext i13 %kernel_50_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 200 'sext' 'sext_ln189_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.89ns)   --->   "%mul_ln189_50 = mul i26 %sext_ln189_61, i26 %sext_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 201 'mul' 'mul_ln189_50' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln189_64 = sext i13 %kernel_51_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 202 'sext' 'sext_ln189_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln189_51 = mul i26 %sext_ln189_61, i26 %sext_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 203 'mul' 'mul_ln189_51' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln189_65 = sext i13 %kernel_52_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 204 'sext' 'sext_ln189_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln189_66 = sext i13 %padding_mask_13_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 205 'sext' 'sext_ln189_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.89ns)   --->   "%mul_ln189_52 = mul i26 %sext_ln189_66, i26 %sext_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 206 'mul' 'mul_ln189_52' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln189_67 = sext i13 %kernel_53_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 207 'sext' 'sext_ln189_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.89ns)   --->   "%mul_ln189_53 = mul i26 %sext_ln189_66, i26 %sext_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 208 'mul' 'mul_ln189_53' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln189_68 = sext i13 %kernel_54_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 209 'sext' 'sext_ln189_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.89ns)   --->   "%mul_ln189_54 = mul i26 %sext_ln189_66, i26 %sext_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 210 'mul' 'mul_ln189_54' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln189_69 = sext i13 %kernel_55_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 211 'sext' 'sext_ln189_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.89ns)   --->   "%mul_ln189_55 = mul i26 %sext_ln189_66, i26 %sext_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 212 'mul' 'mul_ln189_55' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln189_70 = sext i13 %kernel_56_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 213 'sext' 'sext_ln189_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln189_71 = sext i13 %padding_mask_14_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 214 'sext' 'sext_ln189_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.89ns)   --->   "%mul_ln189_56 = mul i26 %sext_ln189_71, i26 %sext_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 215 'mul' 'mul_ln189_56' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln189_72 = sext i13 %kernel_57_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 216 'sext' 'sext_ln189_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.89ns)   --->   "%mul_ln189_57 = mul i26 %sext_ln189_71, i26 %sext_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 217 'mul' 'mul_ln189_57' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln189_73 = sext i13 %kernel_58_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 218 'sext' 'sext_ln189_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.89ns)   --->   "%mul_ln189_58 = mul i26 %sext_ln189_71, i26 %sext_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 219 'mul' 'mul_ln189_58' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln189_74 = sext i13 %kernel_59_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 220 'sext' 'sext_ln189_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.89ns)   --->   "%mul_ln189_59 = mul i26 %sext_ln189_71, i26 %sext_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 221 'mul' 'mul_ln189_59' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln189_75 = sext i13 %kernel_60_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 222 'sext' 'sext_ln189_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln189_76 = sext i13 %padding_mask_15_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 223 'sext' 'sext_ln189_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.89ns)   --->   "%mul_ln189_60 = mul i26 %sext_ln189_76, i26 %sext_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 224 'mul' 'mul_ln189_60' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln189_77 = sext i13 %kernel_61_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 225 'sext' 'sext_ln189_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.89ns)   --->   "%mul_ln189_61 = mul i26 %sext_ln189_76, i26 %sext_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 226 'mul' 'mul_ln189_61' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln189_78 = sext i13 %kernel_62_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 227 'sext' 'sext_ln189_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.89ns)   --->   "%mul_ln189_62 = mul i26 %sext_ln189_76, i26 %sext_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 228 'mul' 'mul_ln189_62' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln189_79 = sext i13 %kernel_63_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 229 'sext' 'sext_ln189_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.89ns)   --->   "%mul_ln189_63 = mul i26 %sext_ln189_76, i26 %sext_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 230 'mul' 'mul_ln189_63' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i26 %mul_ln189" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 231 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 232 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (2.73ns)   --->   "%mul_ln190 = mul i39 %sext_ln190, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 233 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 234 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 235 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_4544 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 236 'bitselect' 'tmp_4544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_4545 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 237 'bitselect' 'tmp_4545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i39 %mul_ln190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 238 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.79ns)   --->   "%icmp_ln189 = icmp_ne  i17 %trunc_ln189, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 239 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%or_ln189 = or i1 %tmp_4544, i1 %icmp_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 240 'or' 'or_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_4545" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 241 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%zext_ln189 = zext i1 %and_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 242 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189 = add i13 %trunc_ln, i13 %zext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 243 'add' 'add_ln189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_4547 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 244 'bitselect' 'tmp_4547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 245 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln189_1 = icmp_eq  i7 %tmp_8, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 246 'icmp' 'icmp_ln189_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 247 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.70ns)   --->   "%icmp_ln189_2 = icmp_eq  i8 %tmp_s, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 248 'icmp' 'icmp_ln189_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.70ns)   --->   "%icmp_ln189_3 = icmp_eq  i8 %tmp_s, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 249 'icmp' 'icmp_ln189_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i26 %mul_ln189_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 250 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 251 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (2.73ns)   --->   "%mul_ln190_1 = mul i39 %sext_ln190_2, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 252 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_4549 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 253 'bitselect' 'tmp_4549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%trunc_ln189_1 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_1, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 254 'partselect' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_4550 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 255 'bitselect' 'tmp_4550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_4551 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 256 'bitselect' 'tmp_4551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln189_64 = trunc i39 %mul_ln190_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 257 'trunc' 'trunc_ln189_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.79ns)   --->   "%icmp_ln189_4 = icmp_ne  i17 %trunc_ln189_64, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 258 'icmp' 'icmp_ln189_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%or_ln189_3 = or i1 %tmp_4550, i1 %icmp_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 259 'or' 'or_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%and_ln189_7 = and i1 %or_ln189_3, i1 %tmp_4551" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 260 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%zext_ln189_1 = zext i1 %and_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 261 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_1 = add i13 %trunc_ln189_1, i13 %zext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 262 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_4553 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_1, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 263 'bitselect' 'tmp_4553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_1787 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_1, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 264 'partselect' 'tmp_1787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln189_5 = icmp_eq  i7 %tmp_1787, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 265 'icmp' 'icmp_ln189_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_1789 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_1, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 266 'partselect' 'tmp_1789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.70ns)   --->   "%icmp_ln189_6 = icmp_eq  i8 %tmp_1789, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 267 'icmp' 'icmp_ln189_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.70ns)   --->   "%icmp_ln189_7 = icmp_eq  i8 %tmp_1789, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 268 'icmp' 'icmp_ln189_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i26 %mul_ln189_2" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 269 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 270 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (2.73ns)   --->   "%mul_ln190_2 = mul i39 %sext_ln190_4, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 271 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_4557 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 272 'bitselect' 'tmp_4557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%trunc_ln189_2 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_2, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 273 'partselect' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_4558 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 274 'bitselect' 'tmp_4558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_4559 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 275 'bitselect' 'tmp_4559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln189_65 = trunc i39 %mul_ln190_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 276 'trunc' 'trunc_ln189_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.79ns)   --->   "%icmp_ln189_8 = icmp_ne  i17 %trunc_ln189_65, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 277 'icmp' 'icmp_ln189_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%or_ln189_6 = or i1 %tmp_4558, i1 %icmp_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 278 'or' 'or_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%and_ln189_14 = and i1 %or_ln189_6, i1 %tmp_4559" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 279 'and' 'and_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%zext_ln189_2 = zext i1 %and_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 280 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_2 = add i13 %trunc_ln189_2, i13 %zext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 281 'add' 'add_ln189_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_4561 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_2, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 282 'bitselect' 'tmp_4561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_1791 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_2, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 283 'partselect' 'tmp_1791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.70ns)   --->   "%icmp_ln189_9 = icmp_eq  i7 %tmp_1791, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 284 'icmp' 'icmp_ln189_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_1792 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_2, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 285 'partselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln189_10 = icmp_eq  i8 %tmp_1792, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 286 'icmp' 'icmp_ln189_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.70ns)   --->   "%icmp_ln189_11 = icmp_eq  i8 %tmp_1792, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 287 'icmp' 'icmp_ln189_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln190_6 = sext i26 %mul_ln189_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 288 'sext' 'sext_ln190_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln190_7 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 289 'sext' 'sext_ln190_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (2.73ns)   --->   "%mul_ln190_3 = mul i39 %sext_ln190_6, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 290 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_4565 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 291 'bitselect' 'tmp_4565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%trunc_ln189_3 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_3, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 292 'partselect' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_4566 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 293 'bitselect' 'tmp_4566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_4567 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 294 'bitselect' 'tmp_4567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln189_66 = trunc i39 %mul_ln190_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 295 'trunc' 'trunc_ln189_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.79ns)   --->   "%icmp_ln189_12 = icmp_ne  i17 %trunc_ln189_66, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 296 'icmp' 'icmp_ln189_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%or_ln189_9 = or i1 %tmp_4566, i1 %icmp_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 297 'or' 'or_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%and_ln189_21 = and i1 %or_ln189_9, i1 %tmp_4567" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 298 'and' 'and_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%zext_ln189_3 = zext i1 %and_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 299 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_3 = add i13 %trunc_ln189_3, i13 %zext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 300 'add' 'add_ln189_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_4569 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_3, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 301 'bitselect' 'tmp_4569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_1793 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_3, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 302 'partselect' 'tmp_1793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.70ns)   --->   "%icmp_ln189_13 = icmp_eq  i7 %tmp_1793, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 303 'icmp' 'icmp_ln189_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_1794 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_3, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 304 'partselect' 'tmp_1794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.70ns)   --->   "%icmp_ln189_14 = icmp_eq  i8 %tmp_1794, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 305 'icmp' 'icmp_ln189_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln189_15 = icmp_eq  i8 %tmp_1794, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 306 'icmp' 'icmp_ln189_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln190_8 = sext i26 %mul_ln189_4" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 307 'sext' 'sext_ln190_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (2.73ns)   --->   "%mul_ln190_4 = mul i39 %sext_ln190_8, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 308 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_4600 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 309 'bitselect' 'tmp_4600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%trunc_ln189_4 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_4, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 310 'partselect' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_4601 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 311 'bitselect' 'tmp_4601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_4602 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 312 'bitselect' 'tmp_4602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln189_67 = trunc i39 %mul_ln190_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 313 'trunc' 'trunc_ln189_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.79ns)   --->   "%icmp_ln189_16 = icmp_ne  i17 %trunc_ln189_67, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 314 'icmp' 'icmp_ln189_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%or_ln189_12 = or i1 %tmp_4601, i1 %icmp_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 315 'or' 'or_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%and_ln189_28 = and i1 %or_ln189_12, i1 %tmp_4602" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 316 'and' 'and_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%zext_ln189_4 = zext i1 %and_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 317 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_4 = add i13 %trunc_ln189_4, i13 %zext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 318 'add' 'add_ln189_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_4604 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_4, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 319 'bitselect' 'tmp_4604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_1804 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_4, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 320 'partselect' 'tmp_1804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.70ns)   --->   "%icmp_ln189_17 = icmp_eq  i7 %tmp_1804, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 321 'icmp' 'icmp_ln189_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_1805 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_4, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 322 'partselect' 'tmp_1805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.70ns)   --->   "%icmp_ln189_18 = icmp_eq  i8 %tmp_1805, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 323 'icmp' 'icmp_ln189_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.70ns)   --->   "%icmp_ln189_19 = icmp_eq  i8 %tmp_1805, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 324 'icmp' 'icmp_ln189_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln190_9 = sext i26 %mul_ln189_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 325 'sext' 'sext_ln190_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (2.73ns)   --->   "%mul_ln190_5 = mul i39 %sext_ln190_9, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 326 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_4606 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 327 'bitselect' 'tmp_4606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%trunc_ln189_5 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_5, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 328 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_4607 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 329 'bitselect' 'tmp_4607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_4608 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 330 'bitselect' 'tmp_4608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln189_68 = trunc i39 %mul_ln190_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 331 'trunc' 'trunc_ln189_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.79ns)   --->   "%icmp_ln189_20 = icmp_ne  i17 %trunc_ln189_68, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 332 'icmp' 'icmp_ln189_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%or_ln189_15 = or i1 %tmp_4607, i1 %icmp_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 333 'or' 'or_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%and_ln189_35 = and i1 %or_ln189_15, i1 %tmp_4608" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 334 'and' 'and_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%zext_ln189_5 = zext i1 %and_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 335 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_5 = add i13 %trunc_ln189_5, i13 %zext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 336 'add' 'add_ln189_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_4610 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_5, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 337 'bitselect' 'tmp_4610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_1806 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_5, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 338 'partselect' 'tmp_1806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.70ns)   --->   "%icmp_ln189_21 = icmp_eq  i7 %tmp_1806, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 339 'icmp' 'icmp_ln189_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_1807 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_5, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 340 'partselect' 'tmp_1807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln189_22 = icmp_eq  i8 %tmp_1807, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 341 'icmp' 'icmp_ln189_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln189_23 = icmp_eq  i8 %tmp_1807, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 342 'icmp' 'icmp_ln189_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln190_10 = sext i26 %mul_ln189_6" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 343 'sext' 'sext_ln190_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (2.73ns)   --->   "%mul_ln190_6 = mul i39 %sext_ln190_10, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 344 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_4614 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 345 'bitselect' 'tmp_4614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%trunc_ln189_6 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_6, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 346 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_4615 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 347 'bitselect' 'tmp_4615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_4616 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 348 'bitselect' 'tmp_4616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln189_69 = trunc i39 %mul_ln190_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 349 'trunc' 'trunc_ln189_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.79ns)   --->   "%icmp_ln189_24 = icmp_ne  i17 %trunc_ln189_69, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 350 'icmp' 'icmp_ln189_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%or_ln189_18 = or i1 %tmp_4615, i1 %icmp_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 351 'or' 'or_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%and_ln189_42 = and i1 %or_ln189_18, i1 %tmp_4616" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 352 'and' 'and_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%zext_ln189_6 = zext i1 %and_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 353 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_6 = add i13 %trunc_ln189_6, i13 %zext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 354 'add' 'add_ln189_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_4618 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_6, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 355 'bitselect' 'tmp_4618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_1808 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_6, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 356 'partselect' 'tmp_1808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.70ns)   --->   "%icmp_ln189_25 = icmp_eq  i7 %tmp_1808, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 357 'icmp' 'icmp_ln189_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_1809 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_6, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 358 'partselect' 'tmp_1809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.70ns)   --->   "%icmp_ln189_26 = icmp_eq  i8 %tmp_1809, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 359 'icmp' 'icmp_ln189_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.70ns)   --->   "%icmp_ln189_27 = icmp_eq  i8 %tmp_1809, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 360 'icmp' 'icmp_ln189_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln190_11 = sext i26 %mul_ln189_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 361 'sext' 'sext_ln190_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (2.73ns)   --->   "%mul_ln190_7 = mul i39 %sext_ln190_11, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 362 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_4622 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 363 'bitselect' 'tmp_4622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%trunc_ln189_7 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_7, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 364 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_4623 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 365 'bitselect' 'tmp_4623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_4624 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 366 'bitselect' 'tmp_4624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln189_70 = trunc i39 %mul_ln190_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 367 'trunc' 'trunc_ln189_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.79ns)   --->   "%icmp_ln189_28 = icmp_ne  i17 %trunc_ln189_70, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 368 'icmp' 'icmp_ln189_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%or_ln189_21 = or i1 %tmp_4623, i1 %icmp_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 369 'or' 'or_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%and_ln189_49 = and i1 %or_ln189_21, i1 %tmp_4624" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 370 'and' 'and_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%zext_ln189_7 = zext i1 %and_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 371 'zext' 'zext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_7 = add i13 %trunc_ln189_7, i13 %zext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 372 'add' 'add_ln189_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_4626 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_7, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 373 'bitselect' 'tmp_4626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_1810 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_7, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 374 'partselect' 'tmp_1810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.70ns)   --->   "%icmp_ln189_29 = icmp_eq  i7 %tmp_1810, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 375 'icmp' 'icmp_ln189_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_1811 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_7, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 376 'partselect' 'tmp_1811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.70ns)   --->   "%icmp_ln189_30 = icmp_eq  i8 %tmp_1811, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 377 'icmp' 'icmp_ln189_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.70ns)   --->   "%icmp_ln189_31 = icmp_eq  i8 %tmp_1811, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 378 'icmp' 'icmp_ln189_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln190_12 = sext i26 %mul_ln189_8" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 379 'sext' 'sext_ln190_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (2.73ns)   --->   "%mul_ln190_8 = mul i39 %sext_ln190_12, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 380 'mul' 'mul_ln190_8' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_4657 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 381 'bitselect' 'tmp_4657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%trunc_ln189_8 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_8, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 382 'partselect' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_4658 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 383 'bitselect' 'tmp_4658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_4659 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 384 'bitselect' 'tmp_4659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln189_71 = trunc i39 %mul_ln190_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 385 'trunc' 'trunc_ln189_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.79ns)   --->   "%icmp_ln189_32 = icmp_ne  i17 %trunc_ln189_71, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 386 'icmp' 'icmp_ln189_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%or_ln189_24 = or i1 %tmp_4658, i1 %icmp_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 387 'or' 'or_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%and_ln189_56 = and i1 %or_ln189_24, i1 %tmp_4659" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 388 'and' 'and_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%zext_ln189_8 = zext i1 %and_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 389 'zext' 'zext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_8 = add i13 %trunc_ln189_8, i13 %zext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 390 'add' 'add_ln189_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_4661 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_8, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 391 'bitselect' 'tmp_4661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_1821 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_8, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 392 'partselect' 'tmp_1821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln189_33 = icmp_eq  i7 %tmp_1821, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 393 'icmp' 'icmp_ln189_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_1822 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_8, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 394 'partselect' 'tmp_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.70ns)   --->   "%icmp_ln189_34 = icmp_eq  i8 %tmp_1822, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 395 'icmp' 'icmp_ln189_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.70ns)   --->   "%icmp_ln189_35 = icmp_eq  i8 %tmp_1822, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 396 'icmp' 'icmp_ln189_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln190_13 = sext i26 %mul_ln189_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 397 'sext' 'sext_ln190_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (2.73ns)   --->   "%mul_ln190_9 = mul i39 %sext_ln190_13, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 398 'mul' 'mul_ln190_9' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_4663 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 399 'bitselect' 'tmp_4663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%trunc_ln189_9 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_9, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 400 'partselect' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_4664 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 401 'bitselect' 'tmp_4664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_4665 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 402 'bitselect' 'tmp_4665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln189_72 = trunc i39 %mul_ln190_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 403 'trunc' 'trunc_ln189_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.79ns)   --->   "%icmp_ln189_36 = icmp_ne  i17 %trunc_ln189_72, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 404 'icmp' 'icmp_ln189_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%or_ln189_27 = or i1 %tmp_4664, i1 %icmp_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 405 'or' 'or_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%and_ln189_63 = and i1 %or_ln189_27, i1 %tmp_4665" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 406 'and' 'and_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%zext_ln189_9 = zext i1 %and_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 407 'zext' 'zext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_9 = add i13 %trunc_ln189_9, i13 %zext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 408 'add' 'add_ln189_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_4667 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_9, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 409 'bitselect' 'tmp_4667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_1823 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_9, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 410 'partselect' 'tmp_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln189_37 = icmp_eq  i7 %tmp_1823, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 411 'icmp' 'icmp_ln189_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_1824 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_9, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 412 'partselect' 'tmp_1824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln189_38 = icmp_eq  i8 %tmp_1824, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 413 'icmp' 'icmp_ln189_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln189_39 = icmp_eq  i8 %tmp_1824, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 414 'icmp' 'icmp_ln189_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln190_14 = sext i26 %mul_ln189_10" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 415 'sext' 'sext_ln190_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (2.73ns)   --->   "%mul_ln190_10 = mul i39 %sext_ln190_14, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 416 'mul' 'mul_ln190_10' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_4671 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 417 'bitselect' 'tmp_4671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%trunc_ln189_s = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_10, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 418 'partselect' 'trunc_ln189_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_4672 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 419 'bitselect' 'tmp_4672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_4673 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 420 'bitselect' 'tmp_4673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln189_73 = trunc i39 %mul_ln190_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 421 'trunc' 'trunc_ln189_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.79ns)   --->   "%icmp_ln189_40 = icmp_ne  i17 %trunc_ln189_73, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 422 'icmp' 'icmp_ln189_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%or_ln189_30 = or i1 %tmp_4672, i1 %icmp_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 423 'or' 'or_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%and_ln189_70 = and i1 %or_ln189_30, i1 %tmp_4673" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 424 'and' 'and_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%zext_ln189_10 = zext i1 %and_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 425 'zext' 'zext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_10 = add i13 %trunc_ln189_s, i13 %zext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 426 'add' 'add_ln189_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_4675 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_10, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 427 'bitselect' 'tmp_4675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_1825 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_10, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 428 'partselect' 'tmp_1825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.70ns)   --->   "%icmp_ln189_41 = icmp_eq  i7 %tmp_1825, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 429 'icmp' 'icmp_ln189_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_1826 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_10, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 430 'partselect' 'tmp_1826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.70ns)   --->   "%icmp_ln189_42 = icmp_eq  i8 %tmp_1826, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 431 'icmp' 'icmp_ln189_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.70ns)   --->   "%icmp_ln189_43 = icmp_eq  i8 %tmp_1826, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 432 'icmp' 'icmp_ln189_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln190_15 = sext i26 %mul_ln189_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 433 'sext' 'sext_ln190_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (2.73ns)   --->   "%mul_ln190_11 = mul i39 %sext_ln190_15, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 434 'mul' 'mul_ln190_11' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_4679 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 435 'bitselect' 'tmp_4679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%trunc_ln189_10 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_11, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 436 'partselect' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_4680 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 437 'bitselect' 'tmp_4680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_4681 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 438 'bitselect' 'tmp_4681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln189_74 = trunc i39 %mul_ln190_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 439 'trunc' 'trunc_ln189_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.79ns)   --->   "%icmp_ln189_44 = icmp_ne  i17 %trunc_ln189_74, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 440 'icmp' 'icmp_ln189_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%or_ln189_33 = or i1 %tmp_4680, i1 %icmp_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 441 'or' 'or_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%and_ln189_77 = and i1 %or_ln189_33, i1 %tmp_4681" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 442 'and' 'and_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%zext_ln189_11 = zext i1 %and_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 443 'zext' 'zext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_11 = add i13 %trunc_ln189_10, i13 %zext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 444 'add' 'add_ln189_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_4683 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_11, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 445 'bitselect' 'tmp_4683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_1827 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_11, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 446 'partselect' 'tmp_1827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.70ns)   --->   "%icmp_ln189_45 = icmp_eq  i7 %tmp_1827, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 447 'icmp' 'icmp_ln189_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_1828 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_11, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 448 'partselect' 'tmp_1828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.70ns)   --->   "%icmp_ln189_46 = icmp_eq  i8 %tmp_1828, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 449 'icmp' 'icmp_ln189_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.70ns)   --->   "%icmp_ln189_47 = icmp_eq  i8 %tmp_1828, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 450 'icmp' 'icmp_ln189_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln190_16 = sext i26 %mul_ln189_12" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 451 'sext' 'sext_ln190_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (2.73ns)   --->   "%mul_ln190_12 = mul i39 %sext_ln190_16, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 452 'mul' 'mul_ln190_12' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_4714 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 453 'bitselect' 'tmp_4714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%trunc_ln189_11 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_12, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 454 'partselect' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_4715 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 455 'bitselect' 'tmp_4715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_4716 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 456 'bitselect' 'tmp_4716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln189_75 = trunc i39 %mul_ln190_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 457 'trunc' 'trunc_ln189_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.79ns)   --->   "%icmp_ln189_48 = icmp_ne  i17 %trunc_ln189_75, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 458 'icmp' 'icmp_ln189_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%or_ln189_36 = or i1 %tmp_4715, i1 %icmp_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 459 'or' 'or_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%and_ln189_84 = and i1 %or_ln189_36, i1 %tmp_4716" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 460 'and' 'and_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%zext_ln189_12 = zext i1 %and_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 461 'zext' 'zext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_12 = add i13 %trunc_ln189_11, i13 %zext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 462 'add' 'add_ln189_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_4718 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_12, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 463 'bitselect' 'tmp_4718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_1838 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_12, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 464 'partselect' 'tmp_1838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln189_49 = icmp_eq  i7 %tmp_1838, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 465 'icmp' 'icmp_ln189_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_1839 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_12, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 466 'partselect' 'tmp_1839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln189_50 = icmp_eq  i8 %tmp_1839, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 467 'icmp' 'icmp_ln189_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln189_51 = icmp_eq  i8 %tmp_1839, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 468 'icmp' 'icmp_ln189_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln190_17 = sext i26 %mul_ln189_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 469 'sext' 'sext_ln190_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (2.73ns)   --->   "%mul_ln190_13 = mul i39 %sext_ln190_17, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 470 'mul' 'mul_ln190_13' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_4720 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 471 'bitselect' 'tmp_4720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%trunc_ln189_12 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_13, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 472 'partselect' 'trunc_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_4721 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 473 'bitselect' 'tmp_4721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_4722 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 474 'bitselect' 'tmp_4722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln189_76 = trunc i39 %mul_ln190_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 475 'trunc' 'trunc_ln189_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.79ns)   --->   "%icmp_ln189_52 = icmp_ne  i17 %trunc_ln189_76, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 476 'icmp' 'icmp_ln189_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%or_ln189_39 = or i1 %tmp_4721, i1 %icmp_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 477 'or' 'or_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%and_ln189_91 = and i1 %or_ln189_39, i1 %tmp_4722" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 478 'and' 'and_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%zext_ln189_13 = zext i1 %and_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 479 'zext' 'zext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_13 = add i13 %trunc_ln189_12, i13 %zext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 480 'add' 'add_ln189_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_4724 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_13, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 481 'bitselect' 'tmp_4724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_1840 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_13, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 482 'partselect' 'tmp_1840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln189_53 = icmp_eq  i7 %tmp_1840, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 483 'icmp' 'icmp_ln189_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_1841 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_13, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 484 'partselect' 'tmp_1841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln189_54 = icmp_eq  i8 %tmp_1841, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 485 'icmp' 'icmp_ln189_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln189_55 = icmp_eq  i8 %tmp_1841, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 486 'icmp' 'icmp_ln189_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln190_18 = sext i26 %mul_ln189_14" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 487 'sext' 'sext_ln190_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (2.73ns)   --->   "%mul_ln190_14 = mul i39 %sext_ln190_18, i39 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 488 'mul' 'mul_ln190_14' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_4728 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 489 'bitselect' 'tmp_4728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%trunc_ln189_13 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_14, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 490 'partselect' 'trunc_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_4729 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 491 'bitselect' 'tmp_4729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_4730 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 492 'bitselect' 'tmp_4730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln189_77 = trunc i39 %mul_ln190_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 493 'trunc' 'trunc_ln189_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.79ns)   --->   "%icmp_ln189_56 = icmp_ne  i17 %trunc_ln189_77, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 494 'icmp' 'icmp_ln189_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%or_ln189_42 = or i1 %tmp_4729, i1 %icmp_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 495 'or' 'or_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%and_ln189_98 = and i1 %or_ln189_42, i1 %tmp_4730" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 496 'and' 'and_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%zext_ln189_14 = zext i1 %and_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 497 'zext' 'zext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_14 = add i13 %trunc_ln189_13, i13 %zext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 498 'add' 'add_ln189_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_4732 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_14, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 499 'bitselect' 'tmp_4732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_1842 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_14, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 500 'partselect' 'tmp_1842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.70ns)   --->   "%icmp_ln189_57 = icmp_eq  i7 %tmp_1842, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 501 'icmp' 'icmp_ln189_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_1843 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_14, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 502 'partselect' 'tmp_1843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln189_58 = icmp_eq  i8 %tmp_1843, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 503 'icmp' 'icmp_ln189_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln189_59 = icmp_eq  i8 %tmp_1843, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 504 'icmp' 'icmp_ln189_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln190_19 = sext i26 %mul_ln189_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 505 'sext' 'sext_ln190_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (2.73ns)   --->   "%mul_ln190_15 = mul i39 %sext_ln190_19, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 506 'mul' 'mul_ln190_15' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_4736 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 507 'bitselect' 'tmp_4736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%trunc_ln189_14 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_15, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 508 'partselect' 'trunc_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_4737 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 509 'bitselect' 'tmp_4737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_4738 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 510 'bitselect' 'tmp_4738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln189_78 = trunc i39 %mul_ln190_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 511 'trunc' 'trunc_ln189_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.79ns)   --->   "%icmp_ln189_60 = icmp_ne  i17 %trunc_ln189_78, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 512 'icmp' 'icmp_ln189_60' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%or_ln189_45 = or i1 %tmp_4737, i1 %icmp_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 513 'or' 'or_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%and_ln189_105 = and i1 %or_ln189_45, i1 %tmp_4738" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 514 'and' 'and_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%zext_ln189_15 = zext i1 %and_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 515 'zext' 'zext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_15 = add i13 %trunc_ln189_14, i13 %zext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 516 'add' 'add_ln189_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_4740 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_15, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 517 'bitselect' 'tmp_4740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_1844 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_15, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 518 'partselect' 'tmp_1844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.70ns)   --->   "%icmp_ln189_61 = icmp_eq  i7 %tmp_1844, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 519 'icmp' 'icmp_ln189_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_1845 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_15, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 520 'partselect' 'tmp_1845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.70ns)   --->   "%icmp_ln189_62 = icmp_eq  i8 %tmp_1845, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 521 'icmp' 'icmp_ln189_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln189_63 = icmp_eq  i8 %tmp_1845, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 522 'icmp' 'icmp_ln189_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln190_20 = sext i26 %mul_ln189_16" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 523 'sext' 'sext_ln190_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln190_21 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 524 'sext' 'sext_ln190_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (2.73ns)   --->   "%mul_ln190_16 = mul i39 %sext_ln190_20, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 525 'mul' 'mul_ln190_16' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_4771 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 526 'bitselect' 'tmp_4771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%trunc_ln189_15 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_16, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 527 'partselect' 'trunc_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_4772 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 528 'bitselect' 'tmp_4772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_4773 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 529 'bitselect' 'tmp_4773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln189_79 = trunc i39 %mul_ln190_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 530 'trunc' 'trunc_ln189_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.79ns)   --->   "%icmp_ln189_64 = icmp_ne  i17 %trunc_ln189_79, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 531 'icmp' 'icmp_ln189_64' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%or_ln189_48 = or i1 %tmp_4772, i1 %icmp_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 532 'or' 'or_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%and_ln189_112 = and i1 %or_ln189_48, i1 %tmp_4773" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 533 'and' 'and_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%zext_ln189_16 = zext i1 %and_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 534 'zext' 'zext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_16 = add i13 %trunc_ln189_15, i13 %zext_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 535 'add' 'add_ln189_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_4775 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_16, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 536 'bitselect' 'tmp_4775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_1855 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_16, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 537 'partselect' 'tmp_1855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.70ns)   --->   "%icmp_ln189_65 = icmp_eq  i7 %tmp_1855, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 538 'icmp' 'icmp_ln189_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_1856 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_16, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 539 'partselect' 'tmp_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.70ns)   --->   "%icmp_ln189_66 = icmp_eq  i8 %tmp_1856, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 540 'icmp' 'icmp_ln189_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.70ns)   --->   "%icmp_ln189_67 = icmp_eq  i8 %tmp_1856, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 541 'icmp' 'icmp_ln189_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln190_22 = sext i26 %mul_ln189_17" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 542 'sext' 'sext_ln190_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln190_23 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 543 'sext' 'sext_ln190_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (2.73ns)   --->   "%mul_ln190_17 = mul i39 %sext_ln190_22, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 544 'mul' 'mul_ln190_17' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_4777 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 545 'bitselect' 'tmp_4777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%trunc_ln189_16 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_17, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 546 'partselect' 'trunc_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_4778 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 547 'bitselect' 'tmp_4778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_4779 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 548 'bitselect' 'tmp_4779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln189_80 = trunc i39 %mul_ln190_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 549 'trunc' 'trunc_ln189_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.79ns)   --->   "%icmp_ln189_68 = icmp_ne  i17 %trunc_ln189_80, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 550 'icmp' 'icmp_ln189_68' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%or_ln189_51 = or i1 %tmp_4778, i1 %icmp_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 551 'or' 'or_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%and_ln189_119 = and i1 %or_ln189_51, i1 %tmp_4779" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 552 'and' 'and_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%zext_ln189_17 = zext i1 %and_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 553 'zext' 'zext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_17 = add i13 %trunc_ln189_16, i13 %zext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 554 'add' 'add_ln189_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_4781 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_17, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 555 'bitselect' 'tmp_4781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_1857 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_17, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 556 'partselect' 'tmp_1857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.70ns)   --->   "%icmp_ln189_69 = icmp_eq  i7 %tmp_1857, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 557 'icmp' 'icmp_ln189_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_1858 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_17, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 558 'partselect' 'tmp_1858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.70ns)   --->   "%icmp_ln189_70 = icmp_eq  i8 %tmp_1858, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 559 'icmp' 'icmp_ln189_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln189_71 = icmp_eq  i8 %tmp_1858, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 560 'icmp' 'icmp_ln189_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln190_24 = sext i26 %mul_ln189_18" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 561 'sext' 'sext_ln190_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln190_25 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 562 'sext' 'sext_ln190_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (2.73ns)   --->   "%mul_ln190_18 = mul i39 %sext_ln190_24, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 563 'mul' 'mul_ln190_18' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_4785 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 564 'bitselect' 'tmp_4785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%trunc_ln189_17 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_18, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 565 'partselect' 'trunc_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_4786 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 566 'bitselect' 'tmp_4786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_4787 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 567 'bitselect' 'tmp_4787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln189_81 = trunc i39 %mul_ln190_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 568 'trunc' 'trunc_ln189_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.79ns)   --->   "%icmp_ln189_72 = icmp_ne  i17 %trunc_ln189_81, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 569 'icmp' 'icmp_ln189_72' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%or_ln189_54 = or i1 %tmp_4786, i1 %icmp_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 570 'or' 'or_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%and_ln189_126 = and i1 %or_ln189_54, i1 %tmp_4787" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 571 'and' 'and_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%zext_ln189_18 = zext i1 %and_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 572 'zext' 'zext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_18 = add i13 %trunc_ln189_17, i13 %zext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 573 'add' 'add_ln189_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_4789 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_18, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 574 'bitselect' 'tmp_4789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_1859 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_18, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 575 'partselect' 'tmp_1859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.70ns)   --->   "%icmp_ln189_73 = icmp_eq  i7 %tmp_1859, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 576 'icmp' 'icmp_ln189_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_1860 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_18, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 577 'partselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.70ns)   --->   "%icmp_ln189_74 = icmp_eq  i8 %tmp_1860, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 578 'icmp' 'icmp_ln189_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.70ns)   --->   "%icmp_ln189_75 = icmp_eq  i8 %tmp_1860, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 579 'icmp' 'icmp_ln189_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln190_26 = sext i26 %mul_ln189_19" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 580 'sext' 'sext_ln190_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln190_27 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 581 'sext' 'sext_ln190_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (2.73ns)   --->   "%mul_ln190_19 = mul i39 %sext_ln190_26, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 582 'mul' 'mul_ln190_19' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_4793 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 583 'bitselect' 'tmp_4793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%trunc_ln189_18 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_19, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 584 'partselect' 'trunc_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_4794 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 585 'bitselect' 'tmp_4794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_4795 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 586 'bitselect' 'tmp_4795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln189_82 = trunc i39 %mul_ln190_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 587 'trunc' 'trunc_ln189_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.79ns)   --->   "%icmp_ln189_76 = icmp_ne  i17 %trunc_ln189_82, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 588 'icmp' 'icmp_ln189_76' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%or_ln189_57 = or i1 %tmp_4794, i1 %icmp_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 589 'or' 'or_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%and_ln189_133 = and i1 %or_ln189_57, i1 %tmp_4795" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 590 'and' 'and_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%zext_ln189_19 = zext i1 %and_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 591 'zext' 'zext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_19 = add i13 %trunc_ln189_18, i13 %zext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 592 'add' 'add_ln189_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_4797 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_19, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 593 'bitselect' 'tmp_4797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_1861 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_19, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 594 'partselect' 'tmp_1861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.70ns)   --->   "%icmp_ln189_77 = icmp_eq  i7 %tmp_1861, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 595 'icmp' 'icmp_ln189_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_1862 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_19, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 596 'partselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.70ns)   --->   "%icmp_ln189_78 = icmp_eq  i8 %tmp_1862, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 597 'icmp' 'icmp_ln189_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.70ns)   --->   "%icmp_ln189_79 = icmp_eq  i8 %tmp_1862, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 598 'icmp' 'icmp_ln189_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln190_28 = sext i26 %mul_ln189_20" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 599 'sext' 'sext_ln190_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (2.73ns)   --->   "%mul_ln190_20 = mul i39 %sext_ln190_28, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 600 'mul' 'mul_ln190_20' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_4828 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 601 'bitselect' 'tmp_4828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%trunc_ln189_19 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_20, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 602 'partselect' 'trunc_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_4829 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 603 'bitselect' 'tmp_4829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_4830 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 604 'bitselect' 'tmp_4830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln189_83 = trunc i39 %mul_ln190_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 605 'trunc' 'trunc_ln189_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.79ns)   --->   "%icmp_ln189_80 = icmp_ne  i17 %trunc_ln189_83, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 606 'icmp' 'icmp_ln189_80' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%or_ln189_60 = or i1 %tmp_4829, i1 %icmp_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 607 'or' 'or_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%and_ln189_140 = and i1 %or_ln189_60, i1 %tmp_4830" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 608 'and' 'and_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%zext_ln189_20 = zext i1 %and_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 609 'zext' 'zext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_20 = add i13 %trunc_ln189_19, i13 %zext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 610 'add' 'add_ln189_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_4832 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_20, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 611 'bitselect' 'tmp_4832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_1872 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_20, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 612 'partselect' 'tmp_1872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.70ns)   --->   "%icmp_ln189_81 = icmp_eq  i7 %tmp_1872, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 613 'icmp' 'icmp_ln189_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_1873 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_20, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 614 'partselect' 'tmp_1873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.70ns)   --->   "%icmp_ln189_82 = icmp_eq  i8 %tmp_1873, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 615 'icmp' 'icmp_ln189_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.70ns)   --->   "%icmp_ln189_83 = icmp_eq  i8 %tmp_1873, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 616 'icmp' 'icmp_ln189_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln190_29 = sext i26 %mul_ln189_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 617 'sext' 'sext_ln190_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (2.73ns)   --->   "%mul_ln190_21 = mul i39 %sext_ln190_29, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 618 'mul' 'mul_ln190_21' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_4834 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 619 'bitselect' 'tmp_4834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%trunc_ln189_20 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_21, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 620 'partselect' 'trunc_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_4835 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 621 'bitselect' 'tmp_4835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_4836 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 622 'bitselect' 'tmp_4836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln189_84 = trunc i39 %mul_ln190_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 623 'trunc' 'trunc_ln189_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.79ns)   --->   "%icmp_ln189_84 = icmp_ne  i17 %trunc_ln189_84, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 624 'icmp' 'icmp_ln189_84' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%or_ln189_63 = or i1 %tmp_4835, i1 %icmp_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 625 'or' 'or_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%and_ln189_147 = and i1 %or_ln189_63, i1 %tmp_4836" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 626 'and' 'and_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%zext_ln189_21 = zext i1 %and_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 627 'zext' 'zext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_21 = add i13 %trunc_ln189_20, i13 %zext_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 628 'add' 'add_ln189_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_4838 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_21, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 629 'bitselect' 'tmp_4838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_1874 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_21, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 630 'partselect' 'tmp_1874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.70ns)   --->   "%icmp_ln189_85 = icmp_eq  i7 %tmp_1874, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 631 'icmp' 'icmp_ln189_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_1875 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_21, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 632 'partselect' 'tmp_1875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.70ns)   --->   "%icmp_ln189_86 = icmp_eq  i8 %tmp_1875, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 633 'icmp' 'icmp_ln189_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.70ns)   --->   "%icmp_ln189_87 = icmp_eq  i8 %tmp_1875, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 634 'icmp' 'icmp_ln189_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln190_30 = sext i26 %mul_ln189_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 635 'sext' 'sext_ln190_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (2.73ns)   --->   "%mul_ln190_22 = mul i39 %sext_ln190_30, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 636 'mul' 'mul_ln190_22' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_4842 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 637 'bitselect' 'tmp_4842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%trunc_ln189_21 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_22, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 638 'partselect' 'trunc_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_4843 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 639 'bitselect' 'tmp_4843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_4844 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 640 'bitselect' 'tmp_4844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln189_85 = trunc i39 %mul_ln190_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 641 'trunc' 'trunc_ln189_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.79ns)   --->   "%icmp_ln189_88 = icmp_ne  i17 %trunc_ln189_85, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 642 'icmp' 'icmp_ln189_88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%or_ln189_66 = or i1 %tmp_4843, i1 %icmp_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 643 'or' 'or_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%and_ln189_154 = and i1 %or_ln189_66, i1 %tmp_4844" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 644 'and' 'and_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%zext_ln189_22 = zext i1 %and_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 645 'zext' 'zext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_22 = add i13 %trunc_ln189_21, i13 %zext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 646 'add' 'add_ln189_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_4846 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_22, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 647 'bitselect' 'tmp_4846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_1876 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_22, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 648 'partselect' 'tmp_1876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln189_89 = icmp_eq  i7 %tmp_1876, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 649 'icmp' 'icmp_ln189_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_1877 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_22, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 650 'partselect' 'tmp_1877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.70ns)   --->   "%icmp_ln189_90 = icmp_eq  i8 %tmp_1877, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 651 'icmp' 'icmp_ln189_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.70ns)   --->   "%icmp_ln189_91 = icmp_eq  i8 %tmp_1877, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 652 'icmp' 'icmp_ln189_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln190_31 = sext i26 %mul_ln189_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 653 'sext' 'sext_ln190_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (2.73ns)   --->   "%mul_ln190_23 = mul i39 %sext_ln190_31, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 654 'mul' 'mul_ln190_23' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_4850 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 655 'bitselect' 'tmp_4850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%trunc_ln189_22 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_23, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 656 'partselect' 'trunc_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_4851 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 657 'bitselect' 'tmp_4851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_4852 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 658 'bitselect' 'tmp_4852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln189_86 = trunc i39 %mul_ln190_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 659 'trunc' 'trunc_ln189_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.79ns)   --->   "%icmp_ln189_92 = icmp_ne  i17 %trunc_ln189_86, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 660 'icmp' 'icmp_ln189_92' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%or_ln189_69 = or i1 %tmp_4851, i1 %icmp_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 661 'or' 'or_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%and_ln189_161 = and i1 %or_ln189_69, i1 %tmp_4852" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 662 'and' 'and_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%zext_ln189_23 = zext i1 %and_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 663 'zext' 'zext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_23 = add i13 %trunc_ln189_22, i13 %zext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 664 'add' 'add_ln189_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_4854 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_23, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 665 'bitselect' 'tmp_4854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_1878 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_23, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 666 'partselect' 'tmp_1878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.70ns)   --->   "%icmp_ln189_93 = icmp_eq  i7 %tmp_1878, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 667 'icmp' 'icmp_ln189_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_1879 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_23, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 668 'partselect' 'tmp_1879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.70ns)   --->   "%icmp_ln189_94 = icmp_eq  i8 %tmp_1879, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 669 'icmp' 'icmp_ln189_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.70ns)   --->   "%icmp_ln189_95 = icmp_eq  i8 %tmp_1879, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 670 'icmp' 'icmp_ln189_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln190_32 = sext i26 %mul_ln189_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 671 'sext' 'sext_ln190_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (2.73ns)   --->   "%mul_ln190_24 = mul i39 %sext_ln190_32, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 672 'mul' 'mul_ln190_24' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_4885 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 673 'bitselect' 'tmp_4885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%trunc_ln189_23 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_24, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 674 'partselect' 'trunc_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_4886 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 675 'bitselect' 'tmp_4886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_4887 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 676 'bitselect' 'tmp_4887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln189_87 = trunc i39 %mul_ln190_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 677 'trunc' 'trunc_ln189_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.79ns)   --->   "%icmp_ln189_96 = icmp_ne  i17 %trunc_ln189_87, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 678 'icmp' 'icmp_ln189_96' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%or_ln189_72 = or i1 %tmp_4886, i1 %icmp_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 679 'or' 'or_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%and_ln189_168 = and i1 %or_ln189_72, i1 %tmp_4887" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 680 'and' 'and_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%zext_ln189_24 = zext i1 %and_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 681 'zext' 'zext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_24 = add i13 %trunc_ln189_23, i13 %zext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 682 'add' 'add_ln189_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_4889 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_24, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 683 'bitselect' 'tmp_4889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_1889 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_24, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 684 'partselect' 'tmp_1889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.70ns)   --->   "%icmp_ln189_97 = icmp_eq  i7 %tmp_1889, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 685 'icmp' 'icmp_ln189_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_1890 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_24, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 686 'partselect' 'tmp_1890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.70ns)   --->   "%icmp_ln189_98 = icmp_eq  i8 %tmp_1890, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 687 'icmp' 'icmp_ln189_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.70ns)   --->   "%icmp_ln189_99 = icmp_eq  i8 %tmp_1890, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 688 'icmp' 'icmp_ln189_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln190_33 = sext i26 %mul_ln189_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 689 'sext' 'sext_ln190_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (2.73ns)   --->   "%mul_ln190_25 = mul i39 %sext_ln190_33, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 690 'mul' 'mul_ln190_25' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_4891 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 691 'bitselect' 'tmp_4891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%trunc_ln189_24 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_25, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 692 'partselect' 'trunc_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_4892 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 693 'bitselect' 'tmp_4892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_4893 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 694 'bitselect' 'tmp_4893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln189_88 = trunc i39 %mul_ln190_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 695 'trunc' 'trunc_ln189_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.79ns)   --->   "%icmp_ln189_100 = icmp_ne  i17 %trunc_ln189_88, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 696 'icmp' 'icmp_ln189_100' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%or_ln189_75 = or i1 %tmp_4892, i1 %icmp_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 697 'or' 'or_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%and_ln189_175 = and i1 %or_ln189_75, i1 %tmp_4893" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 698 'and' 'and_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%zext_ln189_25 = zext i1 %and_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 699 'zext' 'zext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_25 = add i13 %trunc_ln189_24, i13 %zext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 700 'add' 'add_ln189_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_4895 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_25, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 701 'bitselect' 'tmp_4895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_1891 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_25, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 702 'partselect' 'tmp_1891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.70ns)   --->   "%icmp_ln189_101 = icmp_eq  i7 %tmp_1891, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 703 'icmp' 'icmp_ln189_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_1892 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_25, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 704 'partselect' 'tmp_1892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.70ns)   --->   "%icmp_ln189_102 = icmp_eq  i8 %tmp_1892, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 705 'icmp' 'icmp_ln189_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.70ns)   --->   "%icmp_ln189_103 = icmp_eq  i8 %tmp_1892, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 706 'icmp' 'icmp_ln189_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln190_34 = sext i26 %mul_ln189_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 707 'sext' 'sext_ln190_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (2.73ns)   --->   "%mul_ln190_26 = mul i39 %sext_ln190_34, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 708 'mul' 'mul_ln190_26' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_4899 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 709 'bitselect' 'tmp_4899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%trunc_ln189_25 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_26, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 710 'partselect' 'trunc_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_4900 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 711 'bitselect' 'tmp_4900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_4901 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 712 'bitselect' 'tmp_4901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln189_89 = trunc i39 %mul_ln190_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 713 'trunc' 'trunc_ln189_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.79ns)   --->   "%icmp_ln189_104 = icmp_ne  i17 %trunc_ln189_89, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 714 'icmp' 'icmp_ln189_104' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%or_ln189_78 = or i1 %tmp_4900, i1 %icmp_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 715 'or' 'or_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%and_ln189_182 = and i1 %or_ln189_78, i1 %tmp_4901" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 716 'and' 'and_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%zext_ln189_26 = zext i1 %and_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 717 'zext' 'zext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_26 = add i13 %trunc_ln189_25, i13 %zext_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 718 'add' 'add_ln189_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_4903 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_26, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 719 'bitselect' 'tmp_4903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_1893 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_26, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 720 'partselect' 'tmp_1893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.70ns)   --->   "%icmp_ln189_105 = icmp_eq  i7 %tmp_1893, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 721 'icmp' 'icmp_ln189_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_1894 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_26, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 722 'partselect' 'tmp_1894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.70ns)   --->   "%icmp_ln189_106 = icmp_eq  i8 %tmp_1894, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 723 'icmp' 'icmp_ln189_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.70ns)   --->   "%icmp_ln189_107 = icmp_eq  i8 %tmp_1894, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 724 'icmp' 'icmp_ln189_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln190_35 = sext i26 %mul_ln189_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 725 'sext' 'sext_ln190_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (2.73ns)   --->   "%mul_ln190_27 = mul i39 %sext_ln190_35, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 726 'mul' 'mul_ln190_27' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_4907 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 727 'bitselect' 'tmp_4907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%trunc_ln189_26 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_27, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 728 'partselect' 'trunc_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_4908 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 729 'bitselect' 'tmp_4908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_4909 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 730 'bitselect' 'tmp_4909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln189_90 = trunc i39 %mul_ln190_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 731 'trunc' 'trunc_ln189_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.79ns)   --->   "%icmp_ln189_108 = icmp_ne  i17 %trunc_ln189_90, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 732 'icmp' 'icmp_ln189_108' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%or_ln189_81 = or i1 %tmp_4908, i1 %icmp_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 733 'or' 'or_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%and_ln189_189 = and i1 %or_ln189_81, i1 %tmp_4909" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 734 'and' 'and_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%zext_ln189_27 = zext i1 %and_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 735 'zext' 'zext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_27 = add i13 %trunc_ln189_26, i13 %zext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 736 'add' 'add_ln189_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_4911 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_27, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 737 'bitselect' 'tmp_4911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_1895 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_27, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 738 'partselect' 'tmp_1895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.70ns)   --->   "%icmp_ln189_109 = icmp_eq  i7 %tmp_1895, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 739 'icmp' 'icmp_ln189_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_1896 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_27, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 740 'partselect' 'tmp_1896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.70ns)   --->   "%icmp_ln189_110 = icmp_eq  i8 %tmp_1896, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 741 'icmp' 'icmp_ln189_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.70ns)   --->   "%icmp_ln189_111 = icmp_eq  i8 %tmp_1896, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 742 'icmp' 'icmp_ln189_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln190_36 = sext i26 %mul_ln189_28" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 743 'sext' 'sext_ln190_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (2.73ns)   --->   "%mul_ln190_28 = mul i39 %sext_ln190_36, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 744 'mul' 'mul_ln190_28' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_4942 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 745 'bitselect' 'tmp_4942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%trunc_ln189_27 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_28, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 746 'partselect' 'trunc_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_4943 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 747 'bitselect' 'tmp_4943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_4944 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 748 'bitselect' 'tmp_4944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln189_91 = trunc i39 %mul_ln190_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 749 'trunc' 'trunc_ln189_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.79ns)   --->   "%icmp_ln189_112 = icmp_ne  i17 %trunc_ln189_91, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 750 'icmp' 'icmp_ln189_112' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%or_ln189_84 = or i1 %tmp_4943, i1 %icmp_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 751 'or' 'or_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%and_ln189_196 = and i1 %or_ln189_84, i1 %tmp_4944" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 752 'and' 'and_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%zext_ln189_28 = zext i1 %and_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 753 'zext' 'zext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_28 = add i13 %trunc_ln189_27, i13 %zext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 754 'add' 'add_ln189_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_4946 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_28, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 755 'bitselect' 'tmp_4946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_1906 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_28, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 756 'partselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.70ns)   --->   "%icmp_ln189_113 = icmp_eq  i7 %tmp_1906, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 757 'icmp' 'icmp_ln189_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_1907 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_28, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 758 'partselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.70ns)   --->   "%icmp_ln189_114 = icmp_eq  i8 %tmp_1907, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 759 'icmp' 'icmp_ln189_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.70ns)   --->   "%icmp_ln189_115 = icmp_eq  i8 %tmp_1907, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 760 'icmp' 'icmp_ln189_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln190_37 = sext i26 %mul_ln189_29" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 761 'sext' 'sext_ln190_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (2.73ns)   --->   "%mul_ln190_29 = mul i39 %sext_ln190_37, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 762 'mul' 'mul_ln190_29' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_4948 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 763 'bitselect' 'tmp_4948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%trunc_ln189_28 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_29, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 764 'partselect' 'trunc_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_4949 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 765 'bitselect' 'tmp_4949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_4950 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 766 'bitselect' 'tmp_4950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln189_92 = trunc i39 %mul_ln190_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 767 'trunc' 'trunc_ln189_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.79ns)   --->   "%icmp_ln189_116 = icmp_ne  i17 %trunc_ln189_92, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 768 'icmp' 'icmp_ln189_116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%or_ln189_87 = or i1 %tmp_4949, i1 %icmp_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 769 'or' 'or_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%and_ln189_203 = and i1 %or_ln189_87, i1 %tmp_4950" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 770 'and' 'and_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%zext_ln189_29 = zext i1 %and_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 771 'zext' 'zext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_29 = add i13 %trunc_ln189_28, i13 %zext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 772 'add' 'add_ln189_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_4952 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_29, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 773 'bitselect' 'tmp_4952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_1908 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_29, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 774 'partselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.70ns)   --->   "%icmp_ln189_117 = icmp_eq  i7 %tmp_1908, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 775 'icmp' 'icmp_ln189_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_1909 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_29, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 776 'partselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.70ns)   --->   "%icmp_ln189_118 = icmp_eq  i8 %tmp_1909, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 777 'icmp' 'icmp_ln189_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.70ns)   --->   "%icmp_ln189_119 = icmp_eq  i8 %tmp_1909, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 778 'icmp' 'icmp_ln189_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln190_38 = sext i26 %mul_ln189_30" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 779 'sext' 'sext_ln190_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (2.73ns)   --->   "%mul_ln190_30 = mul i39 %sext_ln190_38, i39 %sext_ln190_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 780 'mul' 'mul_ln190_30' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_4956 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 781 'bitselect' 'tmp_4956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%trunc_ln189_29 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_30, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 782 'partselect' 'trunc_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_4957 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 783 'bitselect' 'tmp_4957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_4958 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 784 'bitselect' 'tmp_4958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln189_93 = trunc i39 %mul_ln190_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 785 'trunc' 'trunc_ln189_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.79ns)   --->   "%icmp_ln189_120 = icmp_ne  i17 %trunc_ln189_93, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 786 'icmp' 'icmp_ln189_120' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%or_ln189_90 = or i1 %tmp_4957, i1 %icmp_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 787 'or' 'or_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%and_ln189_210 = and i1 %or_ln189_90, i1 %tmp_4958" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 788 'and' 'and_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%zext_ln189_30 = zext i1 %and_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 789 'zext' 'zext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_30 = add i13 %trunc_ln189_29, i13 %zext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 790 'add' 'add_ln189_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_4960 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_30, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 791 'bitselect' 'tmp_4960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_1910 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_30, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 792 'partselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.70ns)   --->   "%icmp_ln189_121 = icmp_eq  i7 %tmp_1910, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 793 'icmp' 'icmp_ln189_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_1911 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_30, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 794 'partselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.70ns)   --->   "%icmp_ln189_122 = icmp_eq  i8 %tmp_1911, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 795 'icmp' 'icmp_ln189_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.70ns)   --->   "%icmp_ln189_123 = icmp_eq  i8 %tmp_1911, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 796 'icmp' 'icmp_ln189_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln190_39 = sext i26 %mul_ln189_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 797 'sext' 'sext_ln190_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (2.73ns)   --->   "%mul_ln190_31 = mul i39 %sext_ln190_39, i39 %sext_ln190_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 798 'mul' 'mul_ln190_31' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_4964 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 799 'bitselect' 'tmp_4964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%trunc_ln189_30 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_31, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 800 'partselect' 'trunc_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_4965 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 801 'bitselect' 'tmp_4965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_4966 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 802 'bitselect' 'tmp_4966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln189_94 = trunc i39 %mul_ln190_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 803 'trunc' 'trunc_ln189_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.79ns)   --->   "%icmp_ln189_124 = icmp_ne  i17 %trunc_ln189_94, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 804 'icmp' 'icmp_ln189_124' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%or_ln189_93 = or i1 %tmp_4965, i1 %icmp_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 805 'or' 'or_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%and_ln189_217 = and i1 %or_ln189_93, i1 %tmp_4966" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 806 'and' 'and_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%zext_ln189_31 = zext i1 %and_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 807 'zext' 'zext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_31 = add i13 %trunc_ln189_30, i13 %zext_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 808 'add' 'add_ln189_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_4968 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_31, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 809 'bitselect' 'tmp_4968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_1912 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_31, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 810 'partselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln189_125 = icmp_eq  i7 %tmp_1912, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 811 'icmp' 'icmp_ln189_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_1913 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_31, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 812 'partselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.70ns)   --->   "%icmp_ln189_126 = icmp_eq  i8 %tmp_1913, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 813 'icmp' 'icmp_ln189_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.70ns)   --->   "%icmp_ln189_127 = icmp_eq  i8 %tmp_1913, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 814 'icmp' 'icmp_ln189_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln190_40 = sext i26 %mul_ln189_32" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 815 'sext' 'sext_ln190_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln190_41 = sext i13 %padding_mask_8_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 816 'sext' 'sext_ln190_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (2.73ns)   --->   "%mul_ln190_32 = mul i39 %sext_ln190_40, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 817 'mul' 'mul_ln190_32' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_4999 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 818 'bitselect' 'tmp_4999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%trunc_ln189_31 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_32, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 819 'partselect' 'trunc_ln189_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%tmp_5000 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 820 'bitselect' 'tmp_5000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%tmp_5001 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 821 'bitselect' 'tmp_5001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln189_95 = trunc i39 %mul_ln190_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 822 'trunc' 'trunc_ln189_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.79ns)   --->   "%icmp_ln189_128 = icmp_ne  i17 %trunc_ln189_95, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 823 'icmp' 'icmp_ln189_128' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%or_ln189_96 = or i1 %tmp_5000, i1 %icmp_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 824 'or' 'or_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%and_ln189_224 = and i1 %or_ln189_96, i1 %tmp_5001" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 825 'and' 'and_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%zext_ln189_32 = zext i1 %and_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 826 'zext' 'zext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_32 = add i13 %trunc_ln189_31, i13 %zext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 827 'add' 'add_ln189_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_5003 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_32, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 828 'bitselect' 'tmp_5003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_1923 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_32, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 829 'partselect' 'tmp_1923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.70ns)   --->   "%icmp_ln189_129 = icmp_eq  i7 %tmp_1923, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 830 'icmp' 'icmp_ln189_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_1924 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_32, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 831 'partselect' 'tmp_1924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.70ns)   --->   "%icmp_ln189_130 = icmp_eq  i8 %tmp_1924, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 832 'icmp' 'icmp_ln189_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.70ns)   --->   "%icmp_ln189_131 = icmp_eq  i8 %tmp_1924, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 833 'icmp' 'icmp_ln189_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln190_42 = sext i26 %mul_ln189_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 834 'sext' 'sext_ln190_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln190_43 = sext i13 %padding_mask_9_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 835 'sext' 'sext_ln190_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (2.73ns)   --->   "%mul_ln190_33 = mul i39 %sext_ln190_42, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 836 'mul' 'mul_ln190_33' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_5005 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 837 'bitselect' 'tmp_5005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%trunc_ln189_32 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_33, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 838 'partselect' 'trunc_ln189_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%tmp_5006 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 839 'bitselect' 'tmp_5006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%tmp_5007 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 840 'bitselect' 'tmp_5007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln189_96 = trunc i39 %mul_ln190_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 841 'trunc' 'trunc_ln189_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.79ns)   --->   "%icmp_ln189_132 = icmp_ne  i17 %trunc_ln189_96, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 842 'icmp' 'icmp_ln189_132' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%or_ln189_99 = or i1 %tmp_5006, i1 %icmp_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 843 'or' 'or_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%and_ln189_231 = and i1 %or_ln189_99, i1 %tmp_5007" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 844 'and' 'and_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%zext_ln189_33 = zext i1 %and_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 845 'zext' 'zext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_33 = add i13 %trunc_ln189_32, i13 %zext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 846 'add' 'add_ln189_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_5009 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_33, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 847 'bitselect' 'tmp_5009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_1925 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_33, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 848 'partselect' 'tmp_1925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.70ns)   --->   "%icmp_ln189_133 = icmp_eq  i7 %tmp_1925, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 849 'icmp' 'icmp_ln189_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_1926 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_33, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 850 'partselect' 'tmp_1926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.70ns)   --->   "%icmp_ln189_134 = icmp_eq  i8 %tmp_1926, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 851 'icmp' 'icmp_ln189_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.70ns)   --->   "%icmp_ln189_135 = icmp_eq  i8 %tmp_1926, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 852 'icmp' 'icmp_ln189_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln190_44 = sext i26 %mul_ln189_34" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 853 'sext' 'sext_ln190_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln190_45 = sext i13 %padding_mask_10_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 854 'sext' 'sext_ln190_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (2.73ns)   --->   "%mul_ln190_34 = mul i39 %sext_ln190_44, i39 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 855 'mul' 'mul_ln190_34' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_5013 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 856 'bitselect' 'tmp_5013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%trunc_ln189_33 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_34, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 857 'partselect' 'trunc_ln189_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%tmp_5014 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 858 'bitselect' 'tmp_5014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%tmp_5015 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 859 'bitselect' 'tmp_5015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln189_97 = trunc i39 %mul_ln190_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 860 'trunc' 'trunc_ln189_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.79ns)   --->   "%icmp_ln189_136 = icmp_ne  i17 %trunc_ln189_97, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 861 'icmp' 'icmp_ln189_136' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%or_ln189_102 = or i1 %tmp_5014, i1 %icmp_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 862 'or' 'or_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%and_ln189_238 = and i1 %or_ln189_102, i1 %tmp_5015" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 863 'and' 'and_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%zext_ln189_34 = zext i1 %and_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 864 'zext' 'zext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_34 = add i13 %trunc_ln189_33, i13 %zext_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 865 'add' 'add_ln189_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_5017 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_34, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 866 'bitselect' 'tmp_5017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_1927 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_34, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 867 'partselect' 'tmp_1927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.70ns)   --->   "%icmp_ln189_137 = icmp_eq  i7 %tmp_1927, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 868 'icmp' 'icmp_ln189_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_1928 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_34, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 869 'partselect' 'tmp_1928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.70ns)   --->   "%icmp_ln189_138 = icmp_eq  i8 %tmp_1928, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 870 'icmp' 'icmp_ln189_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.70ns)   --->   "%icmp_ln189_139 = icmp_eq  i8 %tmp_1928, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 871 'icmp' 'icmp_ln189_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln190_46 = sext i26 %mul_ln189_35" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 872 'sext' 'sext_ln190_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln190_47 = sext i13 %padding_mask_11_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 873 'sext' 'sext_ln190_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (2.73ns)   --->   "%mul_ln190_35 = mul i39 %sext_ln190_46, i39 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 874 'mul' 'mul_ln190_35' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_5021 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 875 'bitselect' 'tmp_5021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%trunc_ln189_34 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_35, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 876 'partselect' 'trunc_ln189_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%tmp_5022 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 877 'bitselect' 'tmp_5022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%tmp_5023 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 878 'bitselect' 'tmp_5023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln189_98 = trunc i39 %mul_ln190_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 879 'trunc' 'trunc_ln189_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.79ns)   --->   "%icmp_ln189_140 = icmp_ne  i17 %trunc_ln189_98, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 880 'icmp' 'icmp_ln189_140' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%or_ln189_105 = or i1 %tmp_5022, i1 %icmp_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 881 'or' 'or_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%and_ln189_245 = and i1 %or_ln189_105, i1 %tmp_5023" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 882 'and' 'and_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%zext_ln189_35 = zext i1 %and_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 883 'zext' 'zext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_35 = add i13 %trunc_ln189_34, i13 %zext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 884 'add' 'add_ln189_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_5025 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_35, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 885 'bitselect' 'tmp_5025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_1929 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_35, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 886 'partselect' 'tmp_1929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.70ns)   --->   "%icmp_ln189_141 = icmp_eq  i7 %tmp_1929, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 887 'icmp' 'icmp_ln189_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_1930 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_35, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 888 'partselect' 'tmp_1930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.70ns)   --->   "%icmp_ln189_142 = icmp_eq  i8 %tmp_1930, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 889 'icmp' 'icmp_ln189_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.70ns)   --->   "%icmp_ln189_143 = icmp_eq  i8 %tmp_1930, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 890 'icmp' 'icmp_ln189_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln190_48 = sext i26 %mul_ln189_36" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 891 'sext' 'sext_ln190_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (2.73ns)   --->   "%mul_ln190_36 = mul i39 %sext_ln190_48, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 892 'mul' 'mul_ln190_36' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_5056 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 893 'bitselect' 'tmp_5056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%trunc_ln189_35 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_36, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 894 'partselect' 'trunc_ln189_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%tmp_5057 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 895 'bitselect' 'tmp_5057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%tmp_5058 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 896 'bitselect' 'tmp_5058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln189_99 = trunc i39 %mul_ln190_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 897 'trunc' 'trunc_ln189_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.79ns)   --->   "%icmp_ln189_144 = icmp_ne  i17 %trunc_ln189_99, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 898 'icmp' 'icmp_ln189_144' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%or_ln189_108 = or i1 %tmp_5057, i1 %icmp_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 899 'or' 'or_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%and_ln189_252 = and i1 %or_ln189_108, i1 %tmp_5058" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 900 'and' 'and_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%zext_ln189_36 = zext i1 %and_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 901 'zext' 'zext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_36 = add i13 %trunc_ln189_35, i13 %zext_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 902 'add' 'add_ln189_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_5060 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_36, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 903 'bitselect' 'tmp_5060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_1940 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_36, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 904 'partselect' 'tmp_1940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.70ns)   --->   "%icmp_ln189_145 = icmp_eq  i7 %tmp_1940, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 905 'icmp' 'icmp_ln189_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_1941 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_36, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 906 'partselect' 'tmp_1941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.70ns)   --->   "%icmp_ln189_146 = icmp_eq  i8 %tmp_1941, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 907 'icmp' 'icmp_ln189_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.70ns)   --->   "%icmp_ln189_147 = icmp_eq  i8 %tmp_1941, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 908 'icmp' 'icmp_ln189_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln190_49 = sext i26 %mul_ln189_37" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 909 'sext' 'sext_ln190_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (2.73ns)   --->   "%mul_ln190_37 = mul i39 %sext_ln190_49, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 910 'mul' 'mul_ln190_37' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_5062 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 911 'bitselect' 'tmp_5062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%trunc_ln189_36 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_37, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 912 'partselect' 'trunc_ln189_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%tmp_5063 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 913 'bitselect' 'tmp_5063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%tmp_5064 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 914 'bitselect' 'tmp_5064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln189_100 = trunc i39 %mul_ln190_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 915 'trunc' 'trunc_ln189_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.79ns)   --->   "%icmp_ln189_148 = icmp_ne  i17 %trunc_ln189_100, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 916 'icmp' 'icmp_ln189_148' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%or_ln189_111 = or i1 %tmp_5063, i1 %icmp_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 917 'or' 'or_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%and_ln189_259 = and i1 %or_ln189_111, i1 %tmp_5064" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 918 'and' 'and_ln189_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%zext_ln189_37 = zext i1 %and_ln189_259" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 919 'zext' 'zext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_37 = add i13 %trunc_ln189_36, i13 %zext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 920 'add' 'add_ln189_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_5066 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_37, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 921 'bitselect' 'tmp_5066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_1942 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_37, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 922 'partselect' 'tmp_1942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.70ns)   --->   "%icmp_ln189_149 = icmp_eq  i7 %tmp_1942, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 923 'icmp' 'icmp_ln189_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_1943 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_37, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 924 'partselect' 'tmp_1943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.70ns)   --->   "%icmp_ln189_150 = icmp_eq  i8 %tmp_1943, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 925 'icmp' 'icmp_ln189_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.70ns)   --->   "%icmp_ln189_151 = icmp_eq  i8 %tmp_1943, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 926 'icmp' 'icmp_ln189_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln190_50 = sext i26 %mul_ln189_38" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 927 'sext' 'sext_ln190_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (2.73ns)   --->   "%mul_ln190_38 = mul i39 %sext_ln190_50, i39 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 928 'mul' 'mul_ln190_38' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_5070 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 929 'bitselect' 'tmp_5070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%trunc_ln189_37 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_38, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 930 'partselect' 'trunc_ln189_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%tmp_5071 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 931 'bitselect' 'tmp_5071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%tmp_5072 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 932 'bitselect' 'tmp_5072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln189_101 = trunc i39 %mul_ln190_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 933 'trunc' 'trunc_ln189_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.79ns)   --->   "%icmp_ln189_152 = icmp_ne  i17 %trunc_ln189_101, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 934 'icmp' 'icmp_ln189_152' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%or_ln189_114 = or i1 %tmp_5071, i1 %icmp_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 935 'or' 'or_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%and_ln189_266 = and i1 %or_ln189_114, i1 %tmp_5072" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 936 'and' 'and_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%zext_ln189_38 = zext i1 %and_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 937 'zext' 'zext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_38 = add i13 %trunc_ln189_37, i13 %zext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 938 'add' 'add_ln189_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_5074 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_38, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 939 'bitselect' 'tmp_5074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_1944 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_38, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 940 'partselect' 'tmp_1944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.70ns)   --->   "%icmp_ln189_153 = icmp_eq  i7 %tmp_1944, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 941 'icmp' 'icmp_ln189_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_1945 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_38, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 942 'partselect' 'tmp_1945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.70ns)   --->   "%icmp_ln189_154 = icmp_eq  i8 %tmp_1945, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 943 'icmp' 'icmp_ln189_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.70ns)   --->   "%icmp_ln189_155 = icmp_eq  i8 %tmp_1945, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 944 'icmp' 'icmp_ln189_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln190_51 = sext i26 %mul_ln189_39" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 945 'sext' 'sext_ln190_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (2.73ns)   --->   "%mul_ln190_39 = mul i39 %sext_ln190_51, i39 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 946 'mul' 'mul_ln190_39' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_5078 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 947 'bitselect' 'tmp_5078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%trunc_ln189_38 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_39, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 948 'partselect' 'trunc_ln189_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%tmp_5079 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 949 'bitselect' 'tmp_5079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%tmp_5080 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 950 'bitselect' 'tmp_5080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln189_102 = trunc i39 %mul_ln190_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 951 'trunc' 'trunc_ln189_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.79ns)   --->   "%icmp_ln189_156 = icmp_ne  i17 %trunc_ln189_102, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 952 'icmp' 'icmp_ln189_156' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%or_ln189_117 = or i1 %tmp_5079, i1 %icmp_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 953 'or' 'or_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%and_ln189_273 = and i1 %or_ln189_117, i1 %tmp_5080" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 954 'and' 'and_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%zext_ln189_39 = zext i1 %and_ln189_273" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 955 'zext' 'zext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_39 = add i13 %trunc_ln189_38, i13 %zext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 956 'add' 'add_ln189_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_5082 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_39, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 957 'bitselect' 'tmp_5082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_1946 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_39, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 958 'partselect' 'tmp_1946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.70ns)   --->   "%icmp_ln189_157 = icmp_eq  i7 %tmp_1946, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 959 'icmp' 'icmp_ln189_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_1947 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_39, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 960 'partselect' 'tmp_1947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.70ns)   --->   "%icmp_ln189_158 = icmp_eq  i8 %tmp_1947, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 961 'icmp' 'icmp_ln189_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.70ns)   --->   "%icmp_ln189_159 = icmp_eq  i8 %tmp_1947, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 962 'icmp' 'icmp_ln189_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln190_52 = sext i26 %mul_ln189_40" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 963 'sext' 'sext_ln190_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (2.73ns)   --->   "%mul_ln190_40 = mul i39 %sext_ln190_52, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 964 'mul' 'mul_ln190_40' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_5113 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 965 'bitselect' 'tmp_5113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%trunc_ln189_39 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_40, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 966 'partselect' 'trunc_ln189_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%tmp_5114 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 967 'bitselect' 'tmp_5114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%tmp_5115 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 968 'bitselect' 'tmp_5115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln189_103 = trunc i39 %mul_ln190_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 969 'trunc' 'trunc_ln189_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.79ns)   --->   "%icmp_ln189_160 = icmp_ne  i17 %trunc_ln189_103, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 970 'icmp' 'icmp_ln189_160' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%or_ln189_120 = or i1 %tmp_5114, i1 %icmp_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 971 'or' 'or_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%and_ln189_280 = and i1 %or_ln189_120, i1 %tmp_5115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 972 'and' 'and_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%zext_ln189_40 = zext i1 %and_ln189_280" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 973 'zext' 'zext_ln189_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_40 = add i13 %trunc_ln189_39, i13 %zext_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 974 'add' 'add_ln189_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_5117 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_40, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 975 'bitselect' 'tmp_5117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_1957 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_40, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 976 'partselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.70ns)   --->   "%icmp_ln189_161 = icmp_eq  i7 %tmp_1957, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 977 'icmp' 'icmp_ln189_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_1958 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_40, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 978 'partselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.70ns)   --->   "%icmp_ln189_162 = icmp_eq  i8 %tmp_1958, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 979 'icmp' 'icmp_ln189_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.70ns)   --->   "%icmp_ln189_163 = icmp_eq  i8 %tmp_1958, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 980 'icmp' 'icmp_ln189_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln190_53 = sext i26 %mul_ln189_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 981 'sext' 'sext_ln190_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (2.73ns)   --->   "%mul_ln190_41 = mul i39 %sext_ln190_53, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 982 'mul' 'mul_ln190_41' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_5119 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 983 'bitselect' 'tmp_5119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%trunc_ln189_40 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_41, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 984 'partselect' 'trunc_ln189_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%tmp_5120 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 985 'bitselect' 'tmp_5120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%tmp_5121 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 986 'bitselect' 'tmp_5121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln189_104 = trunc i39 %mul_ln190_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 987 'trunc' 'trunc_ln189_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.79ns)   --->   "%icmp_ln189_164 = icmp_ne  i17 %trunc_ln189_104, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 988 'icmp' 'icmp_ln189_164' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%or_ln189_123 = or i1 %tmp_5120, i1 %icmp_ln189_164" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 989 'or' 'or_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%and_ln189_287 = and i1 %or_ln189_123, i1 %tmp_5121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 990 'and' 'and_ln189_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%zext_ln189_41 = zext i1 %and_ln189_287" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 991 'zext' 'zext_ln189_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_41 = add i13 %trunc_ln189_40, i13 %zext_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 992 'add' 'add_ln189_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_5123 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_41, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 993 'bitselect' 'tmp_5123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_1959 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_41, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 994 'partselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.70ns)   --->   "%icmp_ln189_165 = icmp_eq  i7 %tmp_1959, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 995 'icmp' 'icmp_ln189_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_1960 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_41, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 996 'partselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.70ns)   --->   "%icmp_ln189_166 = icmp_eq  i8 %tmp_1960, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 997 'icmp' 'icmp_ln189_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.70ns)   --->   "%icmp_ln189_167 = icmp_eq  i8 %tmp_1960, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 998 'icmp' 'icmp_ln189_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln190_54 = sext i26 %mul_ln189_42" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 999 'sext' 'sext_ln190_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (2.73ns)   --->   "%mul_ln190_42 = mul i39 %sext_ln190_54, i39 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1000 'mul' 'mul_ln190_42' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_5127 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1001 'bitselect' 'tmp_5127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%trunc_ln189_41 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_42, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1002 'partselect' 'trunc_ln189_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%tmp_5128 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1003 'bitselect' 'tmp_5128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%tmp_5129 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1004 'bitselect' 'tmp_5129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln189_105 = trunc i39 %mul_ln190_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1005 'trunc' 'trunc_ln189_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.79ns)   --->   "%icmp_ln189_168 = icmp_ne  i17 %trunc_ln189_105, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1006 'icmp' 'icmp_ln189_168' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%or_ln189_126 = or i1 %tmp_5128, i1 %icmp_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1007 'or' 'or_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%and_ln189_294 = and i1 %or_ln189_126, i1 %tmp_5129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1008 'and' 'and_ln189_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%zext_ln189_42 = zext i1 %and_ln189_294" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1009 'zext' 'zext_ln189_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_42 = add i13 %trunc_ln189_41, i13 %zext_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1010 'add' 'add_ln189_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_5131 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_42, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1011 'bitselect' 'tmp_5131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_1961 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_42, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1012 'partselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.70ns)   --->   "%icmp_ln189_169 = icmp_eq  i7 %tmp_1961, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1013 'icmp' 'icmp_ln189_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_1962 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_42, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1014 'partselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.70ns)   --->   "%icmp_ln189_170 = icmp_eq  i8 %tmp_1962, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1015 'icmp' 'icmp_ln189_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.70ns)   --->   "%icmp_ln189_171 = icmp_eq  i8 %tmp_1962, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1016 'icmp' 'icmp_ln189_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln190_55 = sext i26 %mul_ln189_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1017 'sext' 'sext_ln190_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (2.73ns)   --->   "%mul_ln190_43 = mul i39 %sext_ln190_55, i39 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1018 'mul' 'mul_ln190_43' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_5135 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1019 'bitselect' 'tmp_5135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%trunc_ln189_42 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_43, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1020 'partselect' 'trunc_ln189_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%tmp_5136 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1021 'bitselect' 'tmp_5136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%tmp_5137 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1022 'bitselect' 'tmp_5137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln189_106 = trunc i39 %mul_ln190_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1023 'trunc' 'trunc_ln189_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.79ns)   --->   "%icmp_ln189_172 = icmp_ne  i17 %trunc_ln189_106, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1024 'icmp' 'icmp_ln189_172' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%or_ln189_129 = or i1 %tmp_5136, i1 %icmp_ln189_172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1025 'or' 'or_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%and_ln189_301 = and i1 %or_ln189_129, i1 %tmp_5137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1026 'and' 'and_ln189_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%zext_ln189_43 = zext i1 %and_ln189_301" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1027 'zext' 'zext_ln189_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_43 = add i13 %trunc_ln189_42, i13 %zext_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1028 'add' 'add_ln189_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_5139 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_43, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1029 'bitselect' 'tmp_5139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_1963 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_43, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1030 'partselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.70ns)   --->   "%icmp_ln189_173 = icmp_eq  i7 %tmp_1963, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1031 'icmp' 'icmp_ln189_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_1964 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_43, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1032 'partselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.70ns)   --->   "%icmp_ln189_174 = icmp_eq  i8 %tmp_1964, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1033 'icmp' 'icmp_ln189_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1034 [1/1] (0.70ns)   --->   "%icmp_ln189_175 = icmp_eq  i8 %tmp_1964, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1034 'icmp' 'icmp_ln189_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln190_56 = sext i26 %mul_ln189_44" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1035 'sext' 'sext_ln190_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (2.73ns)   --->   "%mul_ln190_44 = mul i39 %sext_ln190_56, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1036 'mul' 'mul_ln190_44' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_5170 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1037 'bitselect' 'tmp_5170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%trunc_ln189_43 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_44, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1038 'partselect' 'trunc_ln189_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%tmp_5171 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1039 'bitselect' 'tmp_5171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%tmp_5172 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1040 'bitselect' 'tmp_5172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln189_107 = trunc i39 %mul_ln190_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1041 'trunc' 'trunc_ln189_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.79ns)   --->   "%icmp_ln189_176 = icmp_ne  i17 %trunc_ln189_107, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1042 'icmp' 'icmp_ln189_176' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%or_ln189_132 = or i1 %tmp_5171, i1 %icmp_ln189_176" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1043 'or' 'or_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%and_ln189_308 = and i1 %or_ln189_132, i1 %tmp_5172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1044 'and' 'and_ln189_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%zext_ln189_44 = zext i1 %and_ln189_308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1045 'zext' 'zext_ln189_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_44 = add i13 %trunc_ln189_43, i13 %zext_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1046 'add' 'add_ln189_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_5174 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_44, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1047 'bitselect' 'tmp_5174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_1974 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_44, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1048 'partselect' 'tmp_1974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.70ns)   --->   "%icmp_ln189_177 = icmp_eq  i7 %tmp_1974, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1049 'icmp' 'icmp_ln189_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_1975 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_44, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1050 'partselect' 'tmp_1975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.70ns)   --->   "%icmp_ln189_178 = icmp_eq  i8 %tmp_1975, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1051 'icmp' 'icmp_ln189_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.70ns)   --->   "%icmp_ln189_179 = icmp_eq  i8 %tmp_1975, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1052 'icmp' 'icmp_ln189_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln190_57 = sext i26 %mul_ln189_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1053 'sext' 'sext_ln190_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (2.73ns)   --->   "%mul_ln190_45 = mul i39 %sext_ln190_57, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1054 'mul' 'mul_ln190_45' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_5176 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1055 'bitselect' 'tmp_5176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%trunc_ln189_44 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_45, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1056 'partselect' 'trunc_ln189_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%tmp_5177 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1057 'bitselect' 'tmp_5177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%tmp_5178 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1058 'bitselect' 'tmp_5178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln189_108 = trunc i39 %mul_ln190_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1059 'trunc' 'trunc_ln189_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.79ns)   --->   "%icmp_ln189_180 = icmp_ne  i17 %trunc_ln189_108, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1060 'icmp' 'icmp_ln189_180' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%or_ln189_135 = or i1 %tmp_5177, i1 %icmp_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1061 'or' 'or_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%and_ln189_315 = and i1 %or_ln189_135, i1 %tmp_5178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1062 'and' 'and_ln189_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%zext_ln189_45 = zext i1 %and_ln189_315" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1063 'zext' 'zext_ln189_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_45 = add i13 %trunc_ln189_44, i13 %zext_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1064 'add' 'add_ln189_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_5180 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_45, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1065 'bitselect' 'tmp_5180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_1976 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_45, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1066 'partselect' 'tmp_1976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.70ns)   --->   "%icmp_ln189_181 = icmp_eq  i7 %tmp_1976, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1067 'icmp' 'icmp_ln189_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_1977 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_45, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1068 'partselect' 'tmp_1977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.70ns)   --->   "%icmp_ln189_182 = icmp_eq  i8 %tmp_1977, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1069 'icmp' 'icmp_ln189_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.70ns)   --->   "%icmp_ln189_183 = icmp_eq  i8 %tmp_1977, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1070 'icmp' 'icmp_ln189_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln190_58 = sext i26 %mul_ln189_46" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1071 'sext' 'sext_ln190_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (2.73ns)   --->   "%mul_ln190_46 = mul i39 %sext_ln190_58, i39 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1072 'mul' 'mul_ln190_46' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_5184 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1073 'bitselect' 'tmp_5184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%trunc_ln189_45 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_46, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1074 'partselect' 'trunc_ln189_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%tmp_5185 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1075 'bitselect' 'tmp_5185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%tmp_5186 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1076 'bitselect' 'tmp_5186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln189_109 = trunc i39 %mul_ln190_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1077 'trunc' 'trunc_ln189_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.79ns)   --->   "%icmp_ln189_184 = icmp_ne  i17 %trunc_ln189_109, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1078 'icmp' 'icmp_ln189_184' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%or_ln189_138 = or i1 %tmp_5185, i1 %icmp_ln189_184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1079 'or' 'or_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%and_ln189_322 = and i1 %or_ln189_138, i1 %tmp_5186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1080 'and' 'and_ln189_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%zext_ln189_46 = zext i1 %and_ln189_322" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1081 'zext' 'zext_ln189_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_46 = add i13 %trunc_ln189_45, i13 %zext_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1082 'add' 'add_ln189_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_5188 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_46, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1083 'bitselect' 'tmp_5188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_1978 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_46, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1084 'partselect' 'tmp_1978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1085 [1/1] (0.70ns)   --->   "%icmp_ln189_185 = icmp_eq  i7 %tmp_1978, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1085 'icmp' 'icmp_ln189_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_1979 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_46, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1086 'partselect' 'tmp_1979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (0.70ns)   --->   "%icmp_ln189_186 = icmp_eq  i8 %tmp_1979, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1087 'icmp' 'icmp_ln189_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.70ns)   --->   "%icmp_ln189_187 = icmp_eq  i8 %tmp_1979, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1088 'icmp' 'icmp_ln189_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln190_59 = sext i26 %mul_ln189_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1089 'sext' 'sext_ln190_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (2.73ns)   --->   "%mul_ln190_47 = mul i39 %sext_ln190_59, i39 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1090 'mul' 'mul_ln190_47' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_5192 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1091 'bitselect' 'tmp_5192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%trunc_ln189_46 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_47, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1092 'partselect' 'trunc_ln189_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%tmp_5193 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1093 'bitselect' 'tmp_5193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%tmp_5194 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1094 'bitselect' 'tmp_5194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln189_110 = trunc i39 %mul_ln190_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1095 'trunc' 'trunc_ln189_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.79ns)   --->   "%icmp_ln189_188 = icmp_ne  i17 %trunc_ln189_110, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1096 'icmp' 'icmp_ln189_188' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%or_ln189_141 = or i1 %tmp_5193, i1 %icmp_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1097 'or' 'or_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%and_ln189_329 = and i1 %or_ln189_141, i1 %tmp_5194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1098 'and' 'and_ln189_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%zext_ln189_47 = zext i1 %and_ln189_329" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1099 'zext' 'zext_ln189_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_47 = add i13 %trunc_ln189_46, i13 %zext_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1100 'add' 'add_ln189_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_5196 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_47, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1101 'bitselect' 'tmp_5196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_1980 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_47, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1102 'partselect' 'tmp_1980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.70ns)   --->   "%icmp_ln189_189 = icmp_eq  i7 %tmp_1980, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1103 'icmp' 'icmp_ln189_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_1981 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_47, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1104 'partselect' 'tmp_1981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.70ns)   --->   "%icmp_ln189_190 = icmp_eq  i8 %tmp_1981, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1105 'icmp' 'icmp_ln189_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.70ns)   --->   "%icmp_ln189_191 = icmp_eq  i8 %tmp_1981, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1106 'icmp' 'icmp_ln189_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln190_60 = sext i26 %mul_ln189_48" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1107 'sext' 'sext_ln190_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln190_61 = sext i13 %padding_mask_12_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1108 'sext' 'sext_ln190_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (2.73ns)   --->   "%mul_ln190_48 = mul i39 %sext_ln190_60, i39 %sext_ln190_61" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1109 'mul' 'mul_ln190_48' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_5227 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_48, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1110 'bitselect' 'tmp_5227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%trunc_ln189_47 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_48, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1111 'partselect' 'trunc_ln189_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%tmp_5228 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_48, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1112 'bitselect' 'tmp_5228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%tmp_5229 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_48, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1113 'bitselect' 'tmp_5229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln189_111 = trunc i39 %mul_ln190_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1114 'trunc' 'trunc_ln189_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.79ns)   --->   "%icmp_ln189_192 = icmp_ne  i17 %trunc_ln189_111, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1115 'icmp' 'icmp_ln189_192' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%or_ln189_144 = or i1 %tmp_5228, i1 %icmp_ln189_192" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1116 'or' 'or_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%and_ln189_336 = and i1 %or_ln189_144, i1 %tmp_5229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1117 'and' 'and_ln189_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%zext_ln189_48 = zext i1 %and_ln189_336" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1118 'zext' 'zext_ln189_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_48 = add i13 %trunc_ln189_47, i13 %zext_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1119 'add' 'add_ln189_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_5231 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_48, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1120 'bitselect' 'tmp_5231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_1991 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_48, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1121 'partselect' 'tmp_1991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.70ns)   --->   "%icmp_ln189_193 = icmp_eq  i7 %tmp_1991, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1122 'icmp' 'icmp_ln189_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_1992 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_48, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1123 'partselect' 'tmp_1992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.70ns)   --->   "%icmp_ln189_194 = icmp_eq  i8 %tmp_1992, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1124 'icmp' 'icmp_ln189_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.70ns)   --->   "%icmp_ln189_195 = icmp_eq  i8 %tmp_1992, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1125 'icmp' 'icmp_ln189_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln190_62 = sext i26 %mul_ln189_49" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1126 'sext' 'sext_ln190_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln190_63 = sext i13 %padding_mask_13_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1127 'sext' 'sext_ln190_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (2.73ns)   --->   "%mul_ln190_49 = mul i39 %sext_ln190_62, i39 %sext_ln190_63" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1128 'mul' 'mul_ln190_49' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_5233 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_49, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1129 'bitselect' 'tmp_5233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%trunc_ln189_48 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_49, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1130 'partselect' 'trunc_ln189_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%tmp_5234 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_49, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1131 'bitselect' 'tmp_5234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%tmp_5235 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_49, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1132 'bitselect' 'tmp_5235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln189_112 = trunc i39 %mul_ln190_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1133 'trunc' 'trunc_ln189_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.79ns)   --->   "%icmp_ln189_196 = icmp_ne  i17 %trunc_ln189_112, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1134 'icmp' 'icmp_ln189_196' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%or_ln189_147 = or i1 %tmp_5234, i1 %icmp_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1135 'or' 'or_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%and_ln189_343 = and i1 %or_ln189_147, i1 %tmp_5235" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1136 'and' 'and_ln189_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%zext_ln189_49 = zext i1 %and_ln189_343" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1137 'zext' 'zext_ln189_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_49 = add i13 %trunc_ln189_48, i13 %zext_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1138 'add' 'add_ln189_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_5237 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_49, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1139 'bitselect' 'tmp_5237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_1993 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_49, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1140 'partselect' 'tmp_1993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.70ns)   --->   "%icmp_ln189_197 = icmp_eq  i7 %tmp_1993, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1141 'icmp' 'icmp_ln189_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_1994 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_49, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1142 'partselect' 'tmp_1994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.70ns)   --->   "%icmp_ln189_198 = icmp_eq  i8 %tmp_1994, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1143 'icmp' 'icmp_ln189_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.70ns)   --->   "%icmp_ln189_199 = icmp_eq  i8 %tmp_1994, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1144 'icmp' 'icmp_ln189_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln190_64 = sext i26 %mul_ln189_50" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1145 'sext' 'sext_ln190_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln190_65 = sext i13 %padding_mask_14_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1146 'sext' 'sext_ln190_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (2.73ns)   --->   "%mul_ln190_50 = mul i39 %sext_ln190_64, i39 %sext_ln190_65" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1147 'mul' 'mul_ln190_50' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_5241 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_50, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1148 'bitselect' 'tmp_5241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%trunc_ln189_49 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_50, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1149 'partselect' 'trunc_ln189_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%tmp_5242 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_50, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1150 'bitselect' 'tmp_5242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%tmp_5243 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_50, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1151 'bitselect' 'tmp_5243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln189_113 = trunc i39 %mul_ln190_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1152 'trunc' 'trunc_ln189_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.79ns)   --->   "%icmp_ln189_200 = icmp_ne  i17 %trunc_ln189_113, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1153 'icmp' 'icmp_ln189_200' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%or_ln189_150 = or i1 %tmp_5242, i1 %icmp_ln189_200" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1154 'or' 'or_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%and_ln189_350 = and i1 %or_ln189_150, i1 %tmp_5243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1155 'and' 'and_ln189_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%zext_ln189_50 = zext i1 %and_ln189_350" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1156 'zext' 'zext_ln189_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_50 = add i13 %trunc_ln189_49, i13 %zext_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1157 'add' 'add_ln189_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_5245 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_50, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1158 'bitselect' 'tmp_5245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_1995 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_50, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1159 'partselect' 'tmp_1995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.70ns)   --->   "%icmp_ln189_201 = icmp_eq  i7 %tmp_1995, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1160 'icmp' 'icmp_ln189_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_1996 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_50, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1161 'partselect' 'tmp_1996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.70ns)   --->   "%icmp_ln189_202 = icmp_eq  i8 %tmp_1996, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1162 'icmp' 'icmp_ln189_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.70ns)   --->   "%icmp_ln189_203 = icmp_eq  i8 %tmp_1996, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1163 'icmp' 'icmp_ln189_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln190_66 = sext i26 %mul_ln189_51" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1164 'sext' 'sext_ln190_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln190_67 = sext i13 %padding_mask_15_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1165 'sext' 'sext_ln190_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (2.73ns)   --->   "%mul_ln190_51 = mul i39 %sext_ln190_66, i39 %sext_ln190_67" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1166 'mul' 'mul_ln190_51' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_5249 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_51, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1167 'bitselect' 'tmp_5249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%trunc_ln189_50 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_51, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1168 'partselect' 'trunc_ln189_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%tmp_5250 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_51, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1169 'bitselect' 'tmp_5250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%tmp_5251 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_51, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1170 'bitselect' 'tmp_5251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln189_114 = trunc i39 %mul_ln190_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1171 'trunc' 'trunc_ln189_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.79ns)   --->   "%icmp_ln189_204 = icmp_ne  i17 %trunc_ln189_114, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1172 'icmp' 'icmp_ln189_204' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%or_ln189_153 = or i1 %tmp_5250, i1 %icmp_ln189_204" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1173 'or' 'or_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%and_ln189_357 = and i1 %or_ln189_153, i1 %tmp_5251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1174 'and' 'and_ln189_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%zext_ln189_51 = zext i1 %and_ln189_357" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1175 'zext' 'zext_ln189_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_51 = add i13 %trunc_ln189_50, i13 %zext_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1176 'add' 'add_ln189_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_5253 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_51, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1177 'bitselect' 'tmp_5253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_1997 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_51, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1178 'partselect' 'tmp_1997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.70ns)   --->   "%icmp_ln189_205 = icmp_eq  i7 %tmp_1997, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1179 'icmp' 'icmp_ln189_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_1998 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_51, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1180 'partselect' 'tmp_1998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.70ns)   --->   "%icmp_ln189_206 = icmp_eq  i8 %tmp_1998, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1181 'icmp' 'icmp_ln189_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.70ns)   --->   "%icmp_ln189_207 = icmp_eq  i8 %tmp_1998, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1182 'icmp' 'icmp_ln189_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln190_68 = sext i26 %mul_ln189_52" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1183 'sext' 'sext_ln190_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (2.73ns)   --->   "%mul_ln190_52 = mul i39 %sext_ln190_68, i39 %sext_ln190_61" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1184 'mul' 'mul_ln190_52' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_5284 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_52, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1185 'bitselect' 'tmp_5284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%trunc_ln189_51 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_52, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1186 'partselect' 'trunc_ln189_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%tmp_5285 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_52, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1187 'bitselect' 'tmp_5285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%tmp_5286 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_52, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1188 'bitselect' 'tmp_5286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln189_115 = trunc i39 %mul_ln190_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1189 'trunc' 'trunc_ln189_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.79ns)   --->   "%icmp_ln189_208 = icmp_ne  i17 %trunc_ln189_115, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1190 'icmp' 'icmp_ln189_208' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%or_ln189_156 = or i1 %tmp_5285, i1 %icmp_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1191 'or' 'or_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%and_ln189_364 = and i1 %or_ln189_156, i1 %tmp_5286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1192 'and' 'and_ln189_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%zext_ln189_52 = zext i1 %and_ln189_364" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1193 'zext' 'zext_ln189_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_52 = add i13 %trunc_ln189_51, i13 %zext_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1194 'add' 'add_ln189_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_5288 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_52, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1195 'bitselect' 'tmp_5288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_2008 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_52, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1196 'partselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.70ns)   --->   "%icmp_ln189_209 = icmp_eq  i7 %tmp_2008, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1197 'icmp' 'icmp_ln189_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_2009 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_52, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1198 'partselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.70ns)   --->   "%icmp_ln189_210 = icmp_eq  i8 %tmp_2009, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1199 'icmp' 'icmp_ln189_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (0.70ns)   --->   "%icmp_ln189_211 = icmp_eq  i8 %tmp_2009, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1200 'icmp' 'icmp_ln189_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln190_69 = sext i26 %mul_ln189_53" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1201 'sext' 'sext_ln190_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (2.73ns)   --->   "%mul_ln190_53 = mul i39 %sext_ln190_69, i39 %sext_ln190_63" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1202 'mul' 'mul_ln190_53' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_5290 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_53, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1203 'bitselect' 'tmp_5290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%trunc_ln189_52 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_53, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1204 'partselect' 'trunc_ln189_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%tmp_5291 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_53, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1205 'bitselect' 'tmp_5291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%tmp_5292 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_53, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1206 'bitselect' 'tmp_5292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln189_116 = trunc i39 %mul_ln190_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1207 'trunc' 'trunc_ln189_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.79ns)   --->   "%icmp_ln189_212 = icmp_ne  i17 %trunc_ln189_116, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1208 'icmp' 'icmp_ln189_212' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%or_ln189_159 = or i1 %tmp_5291, i1 %icmp_ln189_212" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1209 'or' 'or_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%and_ln189_371 = and i1 %or_ln189_159, i1 %tmp_5292" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1210 'and' 'and_ln189_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%zext_ln189_53 = zext i1 %and_ln189_371" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1211 'zext' 'zext_ln189_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_53 = add i13 %trunc_ln189_52, i13 %zext_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1212 'add' 'add_ln189_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_5294 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_53, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1213 'bitselect' 'tmp_5294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_2010 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_53, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1214 'partselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.70ns)   --->   "%icmp_ln189_213 = icmp_eq  i7 %tmp_2010, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1215 'icmp' 'icmp_ln189_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_2011 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_53, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1216 'partselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.70ns)   --->   "%icmp_ln189_214 = icmp_eq  i8 %tmp_2011, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1217 'icmp' 'icmp_ln189_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.70ns)   --->   "%icmp_ln189_215 = icmp_eq  i8 %tmp_2011, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1218 'icmp' 'icmp_ln189_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln190_70 = sext i26 %mul_ln189_54" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1219 'sext' 'sext_ln190_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (2.73ns)   --->   "%mul_ln190_54 = mul i39 %sext_ln190_70, i39 %sext_ln190_65" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1220 'mul' 'mul_ln190_54' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_5298 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_54, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1221 'bitselect' 'tmp_5298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%trunc_ln189_53 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_54, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1222 'partselect' 'trunc_ln189_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%tmp_5299 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_54, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1223 'bitselect' 'tmp_5299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%tmp_5300 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_54, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1224 'bitselect' 'tmp_5300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln189_117 = trunc i39 %mul_ln190_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1225 'trunc' 'trunc_ln189_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.79ns)   --->   "%icmp_ln189_216 = icmp_ne  i17 %trunc_ln189_117, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1226 'icmp' 'icmp_ln189_216' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%or_ln189_162 = or i1 %tmp_5299, i1 %icmp_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1227 'or' 'or_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%and_ln189_378 = and i1 %or_ln189_162, i1 %tmp_5300" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1228 'and' 'and_ln189_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%zext_ln189_54 = zext i1 %and_ln189_378" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1229 'zext' 'zext_ln189_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_54 = add i13 %trunc_ln189_53, i13 %zext_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1230 'add' 'add_ln189_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_5302 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_54, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1231 'bitselect' 'tmp_5302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_2012 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_54, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1232 'partselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.70ns)   --->   "%icmp_ln189_217 = icmp_eq  i7 %tmp_2012, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1233 'icmp' 'icmp_ln189_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_2013 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_54, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1234 'partselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.70ns)   --->   "%icmp_ln189_218 = icmp_eq  i8 %tmp_2013, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1235 'icmp' 'icmp_ln189_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.70ns)   --->   "%icmp_ln189_219 = icmp_eq  i8 %tmp_2013, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1236 'icmp' 'icmp_ln189_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln190_71 = sext i26 %mul_ln189_55" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1237 'sext' 'sext_ln190_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (2.73ns)   --->   "%mul_ln190_55 = mul i39 %sext_ln190_71, i39 %sext_ln190_67" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1238 'mul' 'mul_ln190_55' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_5306 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_55, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1239 'bitselect' 'tmp_5306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%trunc_ln189_54 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_55, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1240 'partselect' 'trunc_ln189_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%tmp_5307 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_55, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1241 'bitselect' 'tmp_5307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%tmp_5308 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_55, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1242 'bitselect' 'tmp_5308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln189_118 = trunc i39 %mul_ln190_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1243 'trunc' 'trunc_ln189_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.79ns)   --->   "%icmp_ln189_220 = icmp_ne  i17 %trunc_ln189_118, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1244 'icmp' 'icmp_ln189_220' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%or_ln189_165 = or i1 %tmp_5307, i1 %icmp_ln189_220" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1245 'or' 'or_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%and_ln189_385 = and i1 %or_ln189_165, i1 %tmp_5308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1246 'and' 'and_ln189_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%zext_ln189_55 = zext i1 %and_ln189_385" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1247 'zext' 'zext_ln189_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_55 = add i13 %trunc_ln189_54, i13 %zext_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1248 'add' 'add_ln189_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_5310 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_55, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1249 'bitselect' 'tmp_5310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_2014 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_55, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1250 'partselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.70ns)   --->   "%icmp_ln189_221 = icmp_eq  i7 %tmp_2014, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1251 'icmp' 'icmp_ln189_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_2015 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_55, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1252 'partselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.70ns)   --->   "%icmp_ln189_222 = icmp_eq  i8 %tmp_2015, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1253 'icmp' 'icmp_ln189_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1254 [1/1] (0.70ns)   --->   "%icmp_ln189_223 = icmp_eq  i8 %tmp_2015, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1254 'icmp' 'icmp_ln189_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln190_72 = sext i26 %mul_ln189_56" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1255 'sext' 'sext_ln190_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (2.73ns)   --->   "%mul_ln190_56 = mul i39 %sext_ln190_72, i39 %sext_ln190_61" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1256 'mul' 'mul_ln190_56' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_5341 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_56, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1257 'bitselect' 'tmp_5341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%trunc_ln189_55 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_56, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1258 'partselect' 'trunc_ln189_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%tmp_5342 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_56, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1259 'bitselect' 'tmp_5342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%tmp_5343 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_56, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1260 'bitselect' 'tmp_5343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln189_119 = trunc i39 %mul_ln190_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1261 'trunc' 'trunc_ln189_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.79ns)   --->   "%icmp_ln189_224 = icmp_ne  i17 %trunc_ln189_119, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1262 'icmp' 'icmp_ln189_224' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%or_ln189_168 = or i1 %tmp_5342, i1 %icmp_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1263 'or' 'or_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%and_ln189_392 = and i1 %or_ln189_168, i1 %tmp_5343" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1264 'and' 'and_ln189_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%zext_ln189_56 = zext i1 %and_ln189_392" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1265 'zext' 'zext_ln189_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_56 = add i13 %trunc_ln189_55, i13 %zext_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1266 'add' 'add_ln189_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_5345 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_56, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1267 'bitselect' 'tmp_5345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_2026 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_56, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1268 'partselect' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.70ns)   --->   "%icmp_ln189_225 = icmp_eq  i7 %tmp_2026, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1269 'icmp' 'icmp_ln189_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_2027 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_56, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1270 'partselect' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.70ns)   --->   "%icmp_ln189_226 = icmp_eq  i8 %tmp_2027, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1271 'icmp' 'icmp_ln189_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.70ns)   --->   "%icmp_ln189_227 = icmp_eq  i8 %tmp_2027, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1272 'icmp' 'icmp_ln189_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln190_73 = sext i26 %mul_ln189_57" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1273 'sext' 'sext_ln190_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (2.73ns)   --->   "%mul_ln190_57 = mul i39 %sext_ln190_73, i39 %sext_ln190_63" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1274 'mul' 'mul_ln190_57' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_5347 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_57, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1275 'bitselect' 'tmp_5347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%trunc_ln189_56 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_57, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1276 'partselect' 'trunc_ln189_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%tmp_5348 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_57, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1277 'bitselect' 'tmp_5348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%tmp_5349 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_57, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1278 'bitselect' 'tmp_5349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln189_120 = trunc i39 %mul_ln190_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1279 'trunc' 'trunc_ln189_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.79ns)   --->   "%icmp_ln189_228 = icmp_ne  i17 %trunc_ln189_120, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1280 'icmp' 'icmp_ln189_228' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%or_ln189_171 = or i1 %tmp_5348, i1 %icmp_ln189_228" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1281 'or' 'or_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%and_ln189_399 = and i1 %or_ln189_171, i1 %tmp_5349" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1282 'and' 'and_ln189_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%zext_ln189_57 = zext i1 %and_ln189_399" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1283 'zext' 'zext_ln189_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_57 = add i13 %trunc_ln189_56, i13 %zext_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1284 'add' 'add_ln189_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_5351 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_57, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1285 'bitselect' 'tmp_5351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_2028 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_57, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1286 'partselect' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.70ns)   --->   "%icmp_ln189_229 = icmp_eq  i7 %tmp_2028, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1287 'icmp' 'icmp_ln189_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_2029 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_57, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1288 'partselect' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.70ns)   --->   "%icmp_ln189_230 = icmp_eq  i8 %tmp_2029, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1289 'icmp' 'icmp_ln189_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1290 [1/1] (0.70ns)   --->   "%icmp_ln189_231 = icmp_eq  i8 %tmp_2029, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1290 'icmp' 'icmp_ln189_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln190_74 = sext i26 %mul_ln189_58" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1291 'sext' 'sext_ln190_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (2.73ns)   --->   "%mul_ln190_58 = mul i39 %sext_ln190_74, i39 %sext_ln190_65" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1292 'mul' 'mul_ln190_58' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_5355 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_58, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1293 'bitselect' 'tmp_5355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%trunc_ln189_57 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_58, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1294 'partselect' 'trunc_ln189_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%tmp_5356 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_58, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1295 'bitselect' 'tmp_5356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%tmp_5357 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_58, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1296 'bitselect' 'tmp_5357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln189_121 = trunc i39 %mul_ln190_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1297 'trunc' 'trunc_ln189_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.79ns)   --->   "%icmp_ln189_232 = icmp_ne  i17 %trunc_ln189_121, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1298 'icmp' 'icmp_ln189_232' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%or_ln189_174 = or i1 %tmp_5356, i1 %icmp_ln189_232" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1299 'or' 'or_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%and_ln189_406 = and i1 %or_ln189_174, i1 %tmp_5357" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1300 'and' 'and_ln189_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%zext_ln189_58 = zext i1 %and_ln189_406" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1301 'zext' 'zext_ln189_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_58 = add i13 %trunc_ln189_57, i13 %zext_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1302 'add' 'add_ln189_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_5359 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_58, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1303 'bitselect' 'tmp_5359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_2030 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_58, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1304 'partselect' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.70ns)   --->   "%icmp_ln189_233 = icmp_eq  i7 %tmp_2030, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1305 'icmp' 'icmp_ln189_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_2031 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_58, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1306 'partselect' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.70ns)   --->   "%icmp_ln189_234 = icmp_eq  i8 %tmp_2031, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1307 'icmp' 'icmp_ln189_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.70ns)   --->   "%icmp_ln189_235 = icmp_eq  i8 %tmp_2031, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1308 'icmp' 'icmp_ln189_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln190_75 = sext i26 %mul_ln189_59" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1309 'sext' 'sext_ln190_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (2.73ns)   --->   "%mul_ln190_59 = mul i39 %sext_ln190_75, i39 %sext_ln190_67" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1310 'mul' 'mul_ln190_59' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_5363 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_59, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1311 'bitselect' 'tmp_5363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%trunc_ln189_58 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_59, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1312 'partselect' 'trunc_ln189_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%tmp_5364 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_59, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1313 'bitselect' 'tmp_5364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%tmp_5365 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_59, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1314 'bitselect' 'tmp_5365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln189_122 = trunc i39 %mul_ln190_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1315 'trunc' 'trunc_ln189_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.79ns)   --->   "%icmp_ln189_236 = icmp_ne  i17 %trunc_ln189_122, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1316 'icmp' 'icmp_ln189_236' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%or_ln189_177 = or i1 %tmp_5364, i1 %icmp_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1317 'or' 'or_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%and_ln189_413 = and i1 %or_ln189_177, i1 %tmp_5365" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1318 'and' 'and_ln189_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%zext_ln189_59 = zext i1 %and_ln189_413" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1319 'zext' 'zext_ln189_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_59 = add i13 %trunc_ln189_58, i13 %zext_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1320 'add' 'add_ln189_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_5367 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_59, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1321 'bitselect' 'tmp_5367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_2032 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_59, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1322 'partselect' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.70ns)   --->   "%icmp_ln189_237 = icmp_eq  i7 %tmp_2032, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1323 'icmp' 'icmp_ln189_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_2033 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_59, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1324 'partselect' 'tmp_2033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.70ns)   --->   "%icmp_ln189_238 = icmp_eq  i8 %tmp_2033, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1325 'icmp' 'icmp_ln189_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.70ns)   --->   "%icmp_ln189_239 = icmp_eq  i8 %tmp_2033, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1326 'icmp' 'icmp_ln189_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln190_76 = sext i26 %mul_ln189_60" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1327 'sext' 'sext_ln190_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (2.73ns)   --->   "%mul_ln190_60 = mul i39 %sext_ln190_76, i39 %sext_ln190_61" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1328 'mul' 'mul_ln190_60' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_5398 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_60, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1329 'bitselect' 'tmp_5398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%trunc_ln189_59 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_60, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1330 'partselect' 'trunc_ln189_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%tmp_5399 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_60, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1331 'bitselect' 'tmp_5399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%tmp_5400 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_60, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1332 'bitselect' 'tmp_5400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln189_123 = trunc i39 %mul_ln190_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1333 'trunc' 'trunc_ln189_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.79ns)   --->   "%icmp_ln189_240 = icmp_ne  i17 %trunc_ln189_123, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1334 'icmp' 'icmp_ln189_240' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%or_ln189_180 = or i1 %tmp_5399, i1 %icmp_ln189_240" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1335 'or' 'or_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%and_ln189_420 = and i1 %or_ln189_180, i1 %tmp_5400" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1336 'and' 'and_ln189_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%zext_ln189_60 = zext i1 %and_ln189_420" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1337 'zext' 'zext_ln189_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_60 = add i13 %trunc_ln189_59, i13 %zext_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1338 'add' 'add_ln189_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_5402 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_60, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1339 'bitselect' 'tmp_5402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_2044 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_60, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1340 'partselect' 'tmp_2044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.70ns)   --->   "%icmp_ln189_241 = icmp_eq  i7 %tmp_2044, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1341 'icmp' 'icmp_ln189_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_2045 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_60, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1342 'partselect' 'tmp_2045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.70ns)   --->   "%icmp_ln189_242 = icmp_eq  i8 %tmp_2045, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1343 'icmp' 'icmp_ln189_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.70ns)   --->   "%icmp_ln189_243 = icmp_eq  i8 %tmp_2045, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1344 'icmp' 'icmp_ln189_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln190_77 = sext i26 %mul_ln189_61" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1345 'sext' 'sext_ln190_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (2.73ns)   --->   "%mul_ln190_61 = mul i39 %sext_ln190_77, i39 %sext_ln190_63" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1346 'mul' 'mul_ln190_61' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_5404 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_61, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1347 'bitselect' 'tmp_5404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%trunc_ln189_60 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_61, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1348 'partselect' 'trunc_ln189_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%tmp_5405 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_61, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1349 'bitselect' 'tmp_5405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%tmp_5406 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_61, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1350 'bitselect' 'tmp_5406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln189_124 = trunc i39 %mul_ln190_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1351 'trunc' 'trunc_ln189_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.79ns)   --->   "%icmp_ln189_244 = icmp_ne  i17 %trunc_ln189_124, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1352 'icmp' 'icmp_ln189_244' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%or_ln189_183 = or i1 %tmp_5405, i1 %icmp_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1353 'or' 'or_ln189_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%and_ln189_427 = and i1 %or_ln189_183, i1 %tmp_5406" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1354 'and' 'and_ln189_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%zext_ln189_61 = zext i1 %and_ln189_427" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1355 'zext' 'zext_ln189_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_61 = add i13 %trunc_ln189_60, i13 %zext_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1356 'add' 'add_ln189_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_5408 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_61, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1357 'bitselect' 'tmp_5408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_2046 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_61, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1358 'partselect' 'tmp_2046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (0.70ns)   --->   "%icmp_ln189_245 = icmp_eq  i7 %tmp_2046, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1359 'icmp' 'icmp_ln189_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_2047 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_61, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1360 'partselect' 'tmp_2047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.70ns)   --->   "%icmp_ln189_246 = icmp_eq  i8 %tmp_2047, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1361 'icmp' 'icmp_ln189_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (0.70ns)   --->   "%icmp_ln189_247 = icmp_eq  i8 %tmp_2047, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1362 'icmp' 'icmp_ln189_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln190_78 = sext i26 %mul_ln189_62" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1363 'sext' 'sext_ln190_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (2.73ns)   --->   "%mul_ln190_62 = mul i39 %sext_ln190_78, i39 %sext_ln190_65" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1364 'mul' 'mul_ln190_62' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_5412 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_62, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1365 'bitselect' 'tmp_5412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%trunc_ln189_61 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_62, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1366 'partselect' 'trunc_ln189_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%tmp_5413 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_62, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1367 'bitselect' 'tmp_5413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%tmp_5414 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_62, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1368 'bitselect' 'tmp_5414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln189_125 = trunc i39 %mul_ln190_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1369 'trunc' 'trunc_ln189_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.79ns)   --->   "%icmp_ln189_248 = icmp_ne  i17 %trunc_ln189_125, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1370 'icmp' 'icmp_ln189_248' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%or_ln189_186 = or i1 %tmp_5413, i1 %icmp_ln189_248" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1371 'or' 'or_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%and_ln189_434 = and i1 %or_ln189_186, i1 %tmp_5414" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1372 'and' 'and_ln189_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%zext_ln189_62 = zext i1 %and_ln189_434" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1373 'zext' 'zext_ln189_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_62 = add i13 %trunc_ln189_61, i13 %zext_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1374 'add' 'add_ln189_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_5416 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_62, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1375 'bitselect' 'tmp_5416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_2048 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_62, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1376 'partselect' 'tmp_2048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.70ns)   --->   "%icmp_ln189_249 = icmp_eq  i7 %tmp_2048, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1377 'icmp' 'icmp_ln189_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_2049 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_62, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1378 'partselect' 'tmp_2049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.70ns)   --->   "%icmp_ln189_250 = icmp_eq  i8 %tmp_2049, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1379 'icmp' 'icmp_ln189_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.70ns)   --->   "%icmp_ln189_251 = icmp_eq  i8 %tmp_2049, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1380 'icmp' 'icmp_ln189_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln190_79 = sext i26 %mul_ln189_63" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1381 'sext' 'sext_ln190_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (2.73ns)   --->   "%mul_ln190_63 = mul i39 %sext_ln190_79, i39 %sext_ln190_67" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1382 'mul' 'mul_ln190_63' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_5420 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_63, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1383 'bitselect' 'tmp_5420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%trunc_ln189_62 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_63, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1384 'partselect' 'trunc_ln189_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%tmp_5421 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_63, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1385 'bitselect' 'tmp_5421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%tmp_5422 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_63, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1386 'bitselect' 'tmp_5422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln189_126 = trunc i39 %mul_ln190_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1387 'trunc' 'trunc_ln189_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.79ns)   --->   "%icmp_ln189_252 = icmp_ne  i17 %trunc_ln189_126, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1388 'icmp' 'icmp_ln189_252' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%or_ln189_189 = or i1 %tmp_5421, i1 %icmp_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1389 'or' 'or_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%and_ln189_441 = and i1 %or_ln189_189, i1 %tmp_5422" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1390 'and' 'and_ln189_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%zext_ln189_63 = zext i1 %and_ln189_441" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1391 'zext' 'zext_ln189_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_63 = add i13 %trunc_ln189_62, i13 %zext_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1392 'add' 'add_ln189_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_5424 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_63, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1393 'bitselect' 'tmp_5424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_2050 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_63, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1394 'partselect' 'tmp_2050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.70ns)   --->   "%icmp_ln189_253 = icmp_eq  i7 %tmp_2050, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1395 'icmp' 'icmp_ln189_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_2051 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_63, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1396 'partselect' 'tmp_2051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.70ns)   --->   "%icmp_ln189_254 = icmp_eq  i8 %tmp_2051, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1397 'icmp' 'icmp_ln189_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.70ns)   --->   "%icmp_ln189_255 = icmp_eq  i8 %tmp_2051, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1398 'icmp' 'icmp_ln189_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_4546 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1399 'bitselect' 'tmp_4546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln189 = xor i1 %tmp_4547, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1400 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %tmp_4546, i1 %xor_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1401 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%select_ln189 = select i1 %and_ln189_1, i1 %icmp_ln189_2, i1 %icmp_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1402 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%tmp_4548 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1403 'bitselect' 'tmp_4548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189_256 = xor i1 %tmp_4548, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1404 'xor' 'xor_ln189_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %icmp_ln189_1, i1 %xor_ln189_256" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1405 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%select_ln189_1 = select i1 %and_ln189_1, i1 %and_ln189_2, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1406 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_3 = and i1 %and_ln189_1, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1407 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_1 = xor i1 %select_ln189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1408 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%or_ln189_1 = or i1 %tmp_4547, i1 %xor_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1409 'or' 'or_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1410 'xor' 'xor_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_4 = and i1 %or_ln189_1, i1 %xor_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1411 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %tmp_4547, i1 %select_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1412 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%or_ln189_192 = or i1 %and_ln189_3, i1 %and_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1413 'or' 'or_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%xor_ln189_3 = xor i1 %or_ln189_192, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1414 'xor' 'xor_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_6 = and i1 %tmp, i1 %xor_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1415 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_64)   --->   "%select_ln189_2 = select i1 %and_ln189_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1416 'select' 'select_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_2 = or i1 %and_ln189_4, i1 %and_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1417 'or' 'or_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_64 = select i1 %or_ln189_2, i13 %select_ln189_2, i13 %add_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1418 'select' 'masked_kernel_64' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%tmp_4552 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1419 'bitselect' 'tmp_4552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%xor_ln189_4 = xor i1 %tmp_4553, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1420 'xor' 'xor_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %tmp_4552, i1 %xor_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1421 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%select_ln189_4 = select i1 %and_ln189_8, i1 %icmp_ln189_6, i1 %icmp_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1422 'select' 'select_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%tmp_4554 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1423 'bitselect' 'tmp_4554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%xor_ln189_257 = xor i1 %tmp_4554, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1424 'xor' 'xor_ln189_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%and_ln189_9 = and i1 %icmp_ln189_5, i1 %xor_ln189_257" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1425 'and' 'and_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%select_ln189_5 = select i1 %and_ln189_8, i1 %and_ln189_9, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1426 'select' 'select_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_10 = and i1 %and_ln189_8, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1427 'and' 'and_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_5 = xor i1 %select_ln189_4, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1428 'xor' 'xor_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%or_ln189_4 = or i1 %tmp_4553, i1 %xor_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1429 'or' 'or_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_6 = xor i1 %tmp_4549, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1430 'xor' 'xor_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_11 = and i1 %or_ln189_4, i1 %xor_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1431 'and' 'and_ln189_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_12 = and i1 %tmp_4553, i1 %select_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1432 'and' 'and_ln189_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%or_ln189_193 = or i1 %and_ln189_10, i1 %and_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1433 'or' 'or_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%xor_ln189_7 = xor i1 %or_ln189_193, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1434 'xor' 'xor_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_13 = and i1 %tmp_4549, i1 %xor_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1435 'and' 'and_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel)   --->   "%select_ln189_6 = select i1 %and_ln189_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1436 'select' 'select_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_5 = or i1 %and_ln189_11, i1 %and_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1437 'or' 'or_ln189_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel = select i1 %or_ln189_5, i13 %select_ln189_6, i13 %add_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1438 'select' 'masked_kernel' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i13 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1439 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1440 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [1/1] (0.75ns)   --->   "%sum_1152 = add i13 %masked_kernel, i13 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1441 'add' 'sum_1152' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.75ns)   --->   "%add_ln191 = add i14 %sext_ln191_1, i14 %sext_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1442 'add' 'add_ln191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_4555 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1443 'bitselect' 'tmp_4555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_4556 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1152, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1444 'bitselect' 'tmp_4556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sum_1153)   --->   "%xor_ln191 = xor i1 %tmp_4555, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1445 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node sum_1153)   --->   "%and_ln191 = and i1 %tmp_4556, i1 %xor_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1446 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node sum_1153)   --->   "%xor_ln191_1 = xor i1 %tmp_4555, i1 %tmp_4556" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1447 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node sum_1153)   --->   "%select_ln191 = select i1 %and_ln191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1448 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1153 = select i1 %xor_ln191_1, i13 %select_ln191, i13 %sum_1152" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1449 'select' 'sum_1153' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%tmp_4560 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1450 'bitselect' 'tmp_4560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%xor_ln189_8 = xor i1 %tmp_4561, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1451 'xor' 'xor_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1452 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_15 = and i1 %tmp_4560, i1 %xor_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1452 'and' 'and_ln189_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%select_ln189_8 = select i1 %and_ln189_15, i1 %icmp_ln189_10, i1 %icmp_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1453 'select' 'select_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%tmp_4562 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1454 'bitselect' 'tmp_4562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%xor_ln189_258 = xor i1 %tmp_4562, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1455 'xor' 'xor_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%and_ln189_16 = and i1 %icmp_ln189_9, i1 %xor_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1456 'and' 'and_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%select_ln189_9 = select i1 %and_ln189_15, i1 %and_ln189_16, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1457 'select' 'select_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_17 = and i1 %and_ln189_15, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1458 'and' 'and_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_9 = xor i1 %select_ln189_8, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1459 'xor' 'xor_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%or_ln189_7 = or i1 %tmp_4561, i1 %xor_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1460 'or' 'or_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_10 = xor i1 %tmp_4557, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1461 'xor' 'xor_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_18 = and i1 %or_ln189_7, i1 %xor_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1462 'and' 'and_ln189_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1463 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_19 = and i1 %tmp_4561, i1 %select_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1463 'and' 'and_ln189_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%or_ln189_194 = or i1 %and_ln189_17, i1 %and_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1464 'or' 'or_ln189_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%xor_ln189_11 = xor i1 %or_ln189_194, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1465 'xor' 'xor_ln189_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_20 = and i1 %tmp_4557, i1 %xor_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1466 'and' 'and_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_2)   --->   "%select_ln189_10 = select i1 %and_ln189_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1467 'select' 'select_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_8 = or i1 %and_ln189_18, i1 %and_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1468 'or' 'or_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_2 = select i1 %or_ln189_8, i13 %select_ln189_10, i13 %add_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1469 'select' 'masked_kernel_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i13 %sum_1153" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1470 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i13 %masked_kernel_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1471 'sext' 'sext_ln191_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.75ns)   --->   "%sum_1154 = add i13 %masked_kernel_2, i13 %sum_1153" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1472 'add' 'sum_1154' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.75ns)   --->   "%add_ln191_1 = add i14 %sext_ln191_3, i14 %sext_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1473 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_4563 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_1, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1474 'bitselect' 'tmp_4563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_4564 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1154, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1475 'bitselect' 'tmp_4564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node sum_1155)   --->   "%xor_ln191_2 = xor i1 %tmp_4563, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1476 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node sum_1155)   --->   "%and_ln191_1 = and i1 %tmp_4564, i1 %xor_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1477 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node sum_1155)   --->   "%xor_ln191_3 = xor i1 %tmp_4563, i1 %tmp_4564" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1478 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node sum_1155)   --->   "%select_ln191_2 = select i1 %and_ln191_1, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1479 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1155 = select i1 %xor_ln191_3, i13 %select_ln191_2, i13 %sum_1154" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1480 'select' 'sum_1155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%tmp_4568 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1481 'bitselect' 'tmp_4568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%xor_ln189_12 = xor i1 %tmp_4569, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1482 'xor' 'xor_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_22 = and i1 %tmp_4568, i1 %xor_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1483 'and' 'and_ln189_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%select_ln189_12 = select i1 %and_ln189_22, i1 %icmp_ln189_14, i1 %icmp_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1484 'select' 'select_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%tmp_4570 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1485 'bitselect' 'tmp_4570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%xor_ln189_259 = xor i1 %tmp_4570, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1486 'xor' 'xor_ln189_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%and_ln189_23 = and i1 %icmp_ln189_13, i1 %xor_ln189_259" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1487 'and' 'and_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%select_ln189_13 = select i1 %and_ln189_22, i1 %and_ln189_23, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1488 'select' 'select_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_24 = and i1 %and_ln189_22, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1489 'and' 'and_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_13 = xor i1 %select_ln189_12, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1490 'xor' 'xor_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%or_ln189_10 = or i1 %tmp_4569, i1 %xor_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1491 'or' 'or_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_14 = xor i1 %tmp_4565, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1492 'xor' 'xor_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_25 = and i1 %or_ln189_10, i1 %xor_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1493 'and' 'and_ln189_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_26 = and i1 %tmp_4569, i1 %select_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1494 'and' 'and_ln189_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%or_ln189_195 = or i1 %and_ln189_24, i1 %and_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1495 'or' 'or_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_15 = xor i1 %or_ln189_195, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1496 'xor' 'xor_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_27 = and i1 %tmp_4565, i1 %xor_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1497 'and' 'and_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_3)   --->   "%select_ln189_14 = select i1 %and_ln189_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1498 'select' 'select_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_25, i1 %and_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1499 'or' 'or_ln189_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_3 = select i1 %or_ln189_11, i13 %select_ln189_14, i13 %add_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1500 'select' 'masked_kernel_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%tmp_4603 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1501 'bitselect' 'tmp_4603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%xor_ln189_16 = xor i1 %tmp_4604, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1502 'xor' 'xor_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %tmp_4603, i1 %xor_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1503 'and' 'and_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%select_ln189_16 = select i1 %and_ln189_29, i1 %icmp_ln189_18, i1 %icmp_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1504 'select' 'select_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%tmp_4605 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1505 'bitselect' 'tmp_4605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%xor_ln189_260 = xor i1 %tmp_4605, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1506 'xor' 'xor_ln189_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%and_ln189_30 = and i1 %icmp_ln189_17, i1 %xor_ln189_260" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1507 'and' 'and_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%select_ln189_17 = select i1 %and_ln189_29, i1 %and_ln189_30, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1508 'select' 'select_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_31 = and i1 %and_ln189_29, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1509 'and' 'and_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_17 = xor i1 %select_ln189_16, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1510 'xor' 'xor_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%or_ln189_13 = or i1 %tmp_4604, i1 %xor_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1511 'or' 'or_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_18 = xor i1 %tmp_4600, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1512 'xor' 'xor_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_32 = and i1 %or_ln189_13, i1 %xor_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1513 'and' 'and_ln189_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_33 = and i1 %tmp_4604, i1 %select_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1514 'and' 'and_ln189_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%or_ln189_196 = or i1 %and_ln189_31, i1 %and_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1515 'or' 'or_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%xor_ln189_19 = xor i1 %or_ln189_196, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1516 'xor' 'xor_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_34 = and i1 %tmp_4600, i1 %xor_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1517 'and' 'and_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_65)   --->   "%select_ln189_18 = select i1 %and_ln189_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1518 'select' 'select_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_14 = or i1 %and_ln189_32, i1 %and_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1519 'or' 'or_ln189_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_65 = select i1 %or_ln189_14, i13 %select_ln189_18, i13 %add_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1520 'select' 'masked_kernel_65' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%tmp_4609 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1521 'bitselect' 'tmp_4609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%xor_ln189_20 = xor i1 %tmp_4610, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1522 'xor' 'xor_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_36 = and i1 %tmp_4609, i1 %xor_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1523 'and' 'and_ln189_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%select_ln189_20 = select i1 %and_ln189_36, i1 %icmp_ln189_22, i1 %icmp_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1524 'select' 'select_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%tmp_4611 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1525 'bitselect' 'tmp_4611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_261 = xor i1 %tmp_4611, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1526 'xor' 'xor_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%and_ln189_37 = and i1 %icmp_ln189_21, i1 %xor_ln189_261" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1527 'and' 'and_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%select_ln189_21 = select i1 %and_ln189_36, i1 %and_ln189_37, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1528 'select' 'select_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_38 = and i1 %and_ln189_36, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1529 'and' 'and_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_21 = xor i1 %select_ln189_20, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1530 'xor' 'xor_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%or_ln189_16 = or i1 %tmp_4610, i1 %xor_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1531 'or' 'or_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_22 = xor i1 %tmp_4606, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1532 'xor' 'xor_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_39 = and i1 %or_ln189_16, i1 %xor_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1533 'and' 'and_ln189_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %tmp_4610, i1 %select_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1534 'and' 'and_ln189_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%or_ln189_197 = or i1 %and_ln189_38, i1 %and_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1535 'or' 'or_ln189_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%xor_ln189_23 = xor i1 %or_ln189_197, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1536 'xor' 'xor_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_41 = and i1 %tmp_4606, i1 %xor_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1537 'and' 'and_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_5)   --->   "%select_ln189_22 = select i1 %and_ln189_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1538 'select' 'select_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_17 = or i1 %and_ln189_39, i1 %and_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1539 'or' 'or_ln189_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_5 = select i1 %or_ln189_17, i13 %select_ln189_22, i13 %add_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1540 'select' 'masked_kernel_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i13 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1541 'sext' 'sext_ln191_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1542 'sext' 'sext_ln191_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.75ns)   --->   "%sum_1159 = add i13 %masked_kernel_5, i13 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1543 'add' 'sum_1159' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.75ns)   --->   "%add_ln191_3 = add i14 %sext_ln191_7, i14 %sext_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1544 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_4612 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_3, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1545 'bitselect' 'tmp_4612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_4613 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1159, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1546 'bitselect' 'tmp_4613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node sum_1160)   --->   "%xor_ln191_6 = xor i1 %tmp_4612, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1547 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node sum_1160)   --->   "%and_ln191_3 = and i1 %tmp_4613, i1 %xor_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1548 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node sum_1160)   --->   "%xor_ln191_7 = xor i1 %tmp_4612, i1 %tmp_4613" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1549 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node sum_1160)   --->   "%select_ln191_6 = select i1 %and_ln191_3, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1550 'select' 'select_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1160 = select i1 %xor_ln191_7, i13 %select_ln191_6, i13 %sum_1159" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1551 'select' 'sum_1160' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%tmp_4617 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1552 'bitselect' 'tmp_4617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%xor_ln189_24 = xor i1 %tmp_4618, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1553 'xor' 'xor_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_43 = and i1 %tmp_4617, i1 %xor_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1554 'and' 'and_ln189_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%select_ln189_24 = select i1 %and_ln189_43, i1 %icmp_ln189_26, i1 %icmp_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1555 'select' 'select_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%tmp_4619 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1556 'bitselect' 'tmp_4619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%xor_ln189_262 = xor i1 %tmp_4619, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1557 'xor' 'xor_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%and_ln189_44 = and i1 %icmp_ln189_25, i1 %xor_ln189_262" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1558 'and' 'and_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%select_ln189_25 = select i1 %and_ln189_43, i1 %and_ln189_44, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1559 'select' 'select_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1560 'and' 'and_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_25 = xor i1 %select_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1561 'xor' 'xor_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%or_ln189_19 = or i1 %tmp_4618, i1 %xor_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1562 'or' 'or_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_26 = xor i1 %tmp_4614, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1563 'xor' 'xor_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1564 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_46 = and i1 %or_ln189_19, i1 %xor_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1564 'and' 'and_ln189_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_47 = and i1 %tmp_4618, i1 %select_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1565 'and' 'and_ln189_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%or_ln189_198 = or i1 %and_ln189_45, i1 %and_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1566 'or' 'or_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%xor_ln189_27 = xor i1 %or_ln189_198, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1567 'xor' 'xor_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_48 = and i1 %tmp_4614, i1 %xor_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1568 'and' 'and_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_6)   --->   "%select_ln189_26 = select i1 %and_ln189_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1569 'select' 'select_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_46, i1 %and_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1570 'or' 'or_ln189_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_6 = select i1 %or_ln189_20, i13 %select_ln189_26, i13 %add_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1571 'select' 'masked_kernel_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i13 %sum_1160" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1572 'sext' 'sext_ln191_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i13 %masked_kernel_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1573 'sext' 'sext_ln191_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [1/1] (0.75ns)   --->   "%sum_1161 = add i13 %masked_kernel_6, i13 %sum_1160" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1574 'add' 'sum_1161' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.75ns)   --->   "%add_ln191_4 = add i14 %sext_ln191_9, i14 %sext_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1575 'add' 'add_ln191_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_4620 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_4, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1576 'bitselect' 'tmp_4620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_4621 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1161, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1577 'bitselect' 'tmp_4621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node sum_1162)   --->   "%xor_ln191_8 = xor i1 %tmp_4620, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1578 'xor' 'xor_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node sum_1162)   --->   "%and_ln191_4 = and i1 %tmp_4621, i1 %xor_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1579 'and' 'and_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node sum_1162)   --->   "%xor_ln191_9 = xor i1 %tmp_4620, i1 %tmp_4621" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1580 'xor' 'xor_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node sum_1162)   --->   "%select_ln191_8 = select i1 %and_ln191_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1581 'select' 'select_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1162 = select i1 %xor_ln191_9, i13 %select_ln191_8, i13 %sum_1161" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1582 'select' 'sum_1162' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%tmp_4625 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1583 'bitselect' 'tmp_4625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%xor_ln189_28 = xor i1 %tmp_4626, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1584 'xor' 'xor_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1585 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_50 = and i1 %tmp_4625, i1 %xor_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1585 'and' 'and_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%select_ln189_28 = select i1 %and_ln189_50, i1 %icmp_ln189_30, i1 %icmp_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1586 'select' 'select_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%tmp_4627 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1587 'bitselect' 'tmp_4627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%xor_ln189_263 = xor i1 %tmp_4627, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1588 'xor' 'xor_ln189_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%and_ln189_51 = and i1 %icmp_ln189_29, i1 %xor_ln189_263" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1589 'and' 'and_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%select_ln189_29 = select i1 %and_ln189_50, i1 %and_ln189_51, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1590 'select' 'select_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_52 = and i1 %and_ln189_50, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1591 'and' 'and_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_29 = xor i1 %select_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1592 'xor' 'xor_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%or_ln189_22 = or i1 %tmp_4626, i1 %xor_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1593 'or' 'or_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_30 = xor i1 %tmp_4622, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1594 'xor' 'xor_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_53 = and i1 %or_ln189_22, i1 %xor_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1595 'and' 'and_ln189_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_54 = and i1 %tmp_4626, i1 %select_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1596 'and' 'and_ln189_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%or_ln189_199 = or i1 %and_ln189_52, i1 %and_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1597 'or' 'or_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%xor_ln189_31 = xor i1 %or_ln189_199, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1598 'xor' 'xor_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_55 = and i1 %tmp_4622, i1 %xor_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1599 'and' 'and_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_7)   --->   "%select_ln189_30 = select i1 %and_ln189_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1600 'select' 'select_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1601 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_23 = or i1 %and_ln189_53, i1 %and_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1601 'or' 'or_ln189_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_7 = select i1 %or_ln189_23, i13 %select_ln189_30, i13 %add_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1602 'select' 'masked_kernel_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%tmp_4660 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1603 'bitselect' 'tmp_4660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%xor_ln189_32 = xor i1 %tmp_4661, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1604 'xor' 'xor_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1605 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_57 = and i1 %tmp_4660, i1 %xor_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1605 'and' 'and_ln189_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%select_ln189_32 = select i1 %and_ln189_57, i1 %icmp_ln189_34, i1 %icmp_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1606 'select' 'select_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%tmp_4662 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1607 'bitselect' 'tmp_4662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%xor_ln189_264 = xor i1 %tmp_4662, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1608 'xor' 'xor_ln189_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%and_ln189_58 = and i1 %icmp_ln189_33, i1 %xor_ln189_264" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1609 'and' 'and_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%select_ln189_33 = select i1 %and_ln189_57, i1 %and_ln189_58, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1610 'select' 'select_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_59 = and i1 %and_ln189_57, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1611 'and' 'and_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_33 = xor i1 %select_ln189_32, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1612 'xor' 'xor_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%or_ln189_25 = or i1 %tmp_4661, i1 %xor_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1613 'or' 'or_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_34 = xor i1 %tmp_4657, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1614 'xor' 'xor_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_60 = and i1 %or_ln189_25, i1 %xor_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1615 'and' 'and_ln189_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1616 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_61 = and i1 %tmp_4661, i1 %select_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1616 'and' 'and_ln189_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%or_ln189_200 = or i1 %and_ln189_59, i1 %and_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1617 'or' 'or_ln189_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%xor_ln189_35 = xor i1 %or_ln189_200, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1618 'xor' 'xor_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_62 = and i1 %tmp_4657, i1 %xor_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1619 'and' 'and_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_66)   --->   "%select_ln189_34 = select i1 %and_ln189_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1620 'select' 'select_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1621 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_26 = or i1 %and_ln189_60, i1 %and_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1621 'or' 'or_ln189_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_66 = select i1 %or_ln189_26, i13 %select_ln189_34, i13 %add_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1622 'select' 'masked_kernel_66' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%tmp_4666 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1623 'bitselect' 'tmp_4666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%xor_ln189_36 = xor i1 %tmp_4667, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1624 'xor' 'xor_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1625 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_64 = and i1 %tmp_4666, i1 %xor_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1625 'and' 'and_ln189_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%select_ln189_36 = select i1 %and_ln189_64, i1 %icmp_ln189_38, i1 %icmp_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1626 'select' 'select_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%tmp_4668 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1627 'bitselect' 'tmp_4668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%xor_ln189_265 = xor i1 %tmp_4668, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1628 'xor' 'xor_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%and_ln189_65 = and i1 %icmp_ln189_37, i1 %xor_ln189_265" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1629 'and' 'and_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%select_ln189_37 = select i1 %and_ln189_64, i1 %and_ln189_65, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1630 'select' 'select_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_66 = and i1 %and_ln189_64, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1631 'and' 'and_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_37 = xor i1 %select_ln189_36, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1632 'xor' 'xor_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%or_ln189_28 = or i1 %tmp_4667, i1 %xor_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1633 'or' 'or_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_38 = xor i1 %tmp_4663, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1634 'xor' 'xor_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_67 = and i1 %or_ln189_28, i1 %xor_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1635 'and' 'and_ln189_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1636 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_68 = and i1 %tmp_4667, i1 %select_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1636 'and' 'and_ln189_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%or_ln189_201 = or i1 %and_ln189_66, i1 %and_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1637 'or' 'or_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%xor_ln189_39 = xor i1 %or_ln189_201, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1638 'xor' 'xor_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_69 = and i1 %tmp_4663, i1 %xor_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1639 'and' 'and_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_9)   --->   "%select_ln189_38 = select i1 %and_ln189_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1640 'select' 'select_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_29 = or i1 %and_ln189_67, i1 %and_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1641 'or' 'or_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_9 = select i1 %or_ln189_29, i13 %select_ln189_38, i13 %add_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1642 'select' 'masked_kernel_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i13 %masked_kernel_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1643 'sext' 'sext_ln191_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1644 'sext' 'sext_ln191_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.75ns)   --->   "%sum_1166 = add i13 %masked_kernel_9, i13 %masked_kernel_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1645 'add' 'sum_1166' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.75ns)   --->   "%add_ln191_6 = add i14 %sext_ln191_13, i14 %sext_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1646 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_4669 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_6, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1647 'bitselect' 'tmp_4669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_4670 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1166, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1648 'bitselect' 'tmp_4670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node sum_1167)   --->   "%xor_ln191_12 = xor i1 %tmp_4669, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1649 'xor' 'xor_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node sum_1167)   --->   "%and_ln191_6 = and i1 %tmp_4670, i1 %xor_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1650 'and' 'and_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node sum_1167)   --->   "%xor_ln191_13 = xor i1 %tmp_4669, i1 %tmp_4670" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1651 'xor' 'xor_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node sum_1167)   --->   "%select_ln191_12 = select i1 %and_ln191_6, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1652 'select' 'select_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1167 = select i1 %xor_ln191_13, i13 %select_ln191_12, i13 %sum_1166" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1653 'select' 'sum_1167' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%tmp_4674 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1654 'bitselect' 'tmp_4674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%xor_ln189_40 = xor i1 %tmp_4675, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1655 'xor' 'xor_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1656 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_71 = and i1 %tmp_4674, i1 %xor_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1656 'and' 'and_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%select_ln189_40 = select i1 %and_ln189_71, i1 %icmp_ln189_42, i1 %icmp_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1657 'select' 'select_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%tmp_4676 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1658 'bitselect' 'tmp_4676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%xor_ln189_266 = xor i1 %tmp_4676, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1659 'xor' 'xor_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%and_ln189_72 = and i1 %icmp_ln189_41, i1 %xor_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1660 'and' 'and_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%select_ln189_41 = select i1 %and_ln189_71, i1 %and_ln189_72, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1661 'select' 'select_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_73 = and i1 %and_ln189_71, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1662 'and' 'and_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_41 = xor i1 %select_ln189_40, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1663 'xor' 'xor_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%or_ln189_31 = or i1 %tmp_4675, i1 %xor_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1664 'or' 'or_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_42 = xor i1 %tmp_4671, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1665 'xor' 'xor_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_74 = and i1 %or_ln189_31, i1 %xor_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1666 'and' 'and_ln189_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_75 = and i1 %tmp_4675, i1 %select_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1667 'and' 'and_ln189_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%or_ln189_202 = or i1 %and_ln189_73, i1 %and_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1668 'or' 'or_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%xor_ln189_43 = xor i1 %or_ln189_202, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1669 'xor' 'xor_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_76 = and i1 %tmp_4671, i1 %xor_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1670 'and' 'and_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_10)   --->   "%select_ln189_42 = select i1 %and_ln189_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1671 'select' 'select_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_32 = or i1 %and_ln189_74, i1 %and_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1672 'or' 'or_ln189_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1673 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_10 = select i1 %or_ln189_32, i13 %select_ln189_42, i13 %add_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1673 'select' 'masked_kernel_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i13 %sum_1167" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1674 'sext' 'sext_ln191_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1675 'sext' 'sext_ln191_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.75ns)   --->   "%sum_1168 = add i13 %masked_kernel_10, i13 %sum_1167" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1676 'add' 'sum_1168' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.75ns)   --->   "%add_ln191_7 = add i14 %sext_ln191_15, i14 %sext_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1677 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_4677 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_7, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1678 'bitselect' 'tmp_4677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_4678 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1168, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1679 'bitselect' 'tmp_4678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node sum_1169)   --->   "%xor_ln191_14 = xor i1 %tmp_4677, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1680 'xor' 'xor_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node sum_1169)   --->   "%and_ln191_7 = and i1 %tmp_4678, i1 %xor_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1681 'and' 'and_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node sum_1169)   --->   "%xor_ln191_15 = xor i1 %tmp_4677, i1 %tmp_4678" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1682 'xor' 'xor_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node sum_1169)   --->   "%select_ln191_14 = select i1 %and_ln191_7, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1683 'select' 'select_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1169 = select i1 %xor_ln191_15, i13 %select_ln191_14, i13 %sum_1168" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1684 'select' 'sum_1169' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%tmp_4682 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1685 'bitselect' 'tmp_4682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%xor_ln189_44 = xor i1 %tmp_4683, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1686 'xor' 'xor_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_78 = and i1 %tmp_4682, i1 %xor_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1687 'and' 'and_ln189_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%select_ln189_44 = select i1 %and_ln189_78, i1 %icmp_ln189_46, i1 %icmp_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1688 'select' 'select_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%tmp_4684 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1689 'bitselect' 'tmp_4684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%xor_ln189_267 = xor i1 %tmp_4684, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1690 'xor' 'xor_ln189_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%and_ln189_79 = and i1 %icmp_ln189_45, i1 %xor_ln189_267" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1691 'and' 'and_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%select_ln189_45 = select i1 %and_ln189_78, i1 %and_ln189_79, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1692 'select' 'select_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_80 = and i1 %and_ln189_78, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1693 'and' 'and_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_45 = xor i1 %select_ln189_44, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1694 'xor' 'xor_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%or_ln189_34 = or i1 %tmp_4683, i1 %xor_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1695 'or' 'or_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_46 = xor i1 %tmp_4679, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1696 'xor' 'xor_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1697 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_81 = and i1 %or_ln189_34, i1 %xor_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1697 'and' 'and_ln189_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_82 = and i1 %tmp_4683, i1 %select_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1698 'and' 'and_ln189_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%or_ln189_203 = or i1 %and_ln189_80, i1 %and_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1699 'or' 'or_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%xor_ln189_47 = xor i1 %or_ln189_203, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1700 'xor' 'xor_ln189_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_83 = and i1 %tmp_4679, i1 %xor_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1701 'and' 'and_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_11)   --->   "%select_ln189_46 = select i1 %and_ln189_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1702 'select' 'select_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_35 = or i1 %and_ln189_81, i1 %and_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1703 'or' 'or_ln189_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_11 = select i1 %or_ln189_35, i13 %select_ln189_46, i13 %add_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1704 'select' 'masked_kernel_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%tmp_4717 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1705 'bitselect' 'tmp_4717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%xor_ln189_48 = xor i1 %tmp_4718, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1706 'xor' 'xor_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_85 = and i1 %tmp_4717, i1 %xor_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1707 'and' 'and_ln189_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%select_ln189_48 = select i1 %and_ln189_85, i1 %icmp_ln189_50, i1 %icmp_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1708 'select' 'select_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%tmp_4719 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1709 'bitselect' 'tmp_4719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%xor_ln189_268 = xor i1 %tmp_4719, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1710 'xor' 'xor_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%and_ln189_86 = and i1 %icmp_ln189_49, i1 %xor_ln189_268" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1711 'and' 'and_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%select_ln189_49 = select i1 %and_ln189_85, i1 %and_ln189_86, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1712 'select' 'select_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_87 = and i1 %and_ln189_85, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1713 'and' 'and_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_49 = xor i1 %select_ln189_48, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1714 'xor' 'xor_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%or_ln189_37 = or i1 %tmp_4718, i1 %xor_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1715 'or' 'or_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_50 = xor i1 %tmp_4714, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1716 'xor' 'xor_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_88 = and i1 %or_ln189_37, i1 %xor_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1717 'and' 'and_ln189_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_89 = and i1 %tmp_4718, i1 %select_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1718 'and' 'and_ln189_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%or_ln189_204 = or i1 %and_ln189_87, i1 %and_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1719 'or' 'or_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%xor_ln189_51 = xor i1 %or_ln189_204, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1720 'xor' 'xor_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_90 = and i1 %tmp_4714, i1 %xor_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1721 'and' 'and_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_67)   --->   "%select_ln189_50 = select i1 %and_ln189_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1722 'select' 'select_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_38 = or i1 %and_ln189_88, i1 %and_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1723 'or' 'or_ln189_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_67 = select i1 %or_ln189_38, i13 %select_ln189_50, i13 %add_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1724 'select' 'masked_kernel_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%tmp_4723 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1725 'bitselect' 'tmp_4723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%xor_ln189_52 = xor i1 %tmp_4724, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1726 'xor' 'xor_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_92 = and i1 %tmp_4723, i1 %xor_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1727 'and' 'and_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%select_ln189_52 = select i1 %and_ln189_92, i1 %icmp_ln189_54, i1 %icmp_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1728 'select' 'select_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%tmp_4725 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1729 'bitselect' 'tmp_4725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%xor_ln189_269 = xor i1 %tmp_4725, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1730 'xor' 'xor_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%and_ln189_93 = and i1 %icmp_ln189_53, i1 %xor_ln189_269" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1731 'and' 'and_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%select_ln189_53 = select i1 %and_ln189_92, i1 %and_ln189_93, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1732 'select' 'select_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_94 = and i1 %and_ln189_92, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1733 'and' 'and_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_53 = xor i1 %select_ln189_52, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1734 'xor' 'xor_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%or_ln189_40 = or i1 %tmp_4724, i1 %xor_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1735 'or' 'or_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_54 = xor i1 %tmp_4720, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1736 'xor' 'xor_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1737 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_95 = and i1 %or_ln189_40, i1 %xor_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1737 'and' 'and_ln189_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1738 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_96 = and i1 %tmp_4724, i1 %select_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1738 'and' 'and_ln189_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%or_ln189_205 = or i1 %and_ln189_94, i1 %and_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1739 'or' 'or_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%xor_ln189_55 = xor i1 %or_ln189_205, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1740 'xor' 'xor_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_97 = and i1 %tmp_4720, i1 %xor_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1741 'and' 'and_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_13)   --->   "%select_ln189_54 = select i1 %and_ln189_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1742 'select' 'select_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_41 = or i1 %and_ln189_95, i1 %and_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1743 'or' 'or_ln189_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_13 = select i1 %or_ln189_41, i13 %select_ln189_54, i13 %add_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1744 'select' 'masked_kernel_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i13 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1745 'sext' 'sext_ln191_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln191_19 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1746 'sext' 'sext_ln191_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.75ns)   --->   "%sum_1173 = add i13 %masked_kernel_13, i13 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1747 'add' 'sum_1173' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.75ns)   --->   "%add_ln191_9 = add i14 %sext_ln191_19, i14 %sext_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1748 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_4726 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_9, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1749 'bitselect' 'tmp_4726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_4727 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1173, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1750 'bitselect' 'tmp_4727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node sum_1174)   --->   "%xor_ln191_18 = xor i1 %tmp_4726, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1751 'xor' 'xor_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node sum_1174)   --->   "%and_ln191_9 = and i1 %tmp_4727, i1 %xor_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1752 'and' 'and_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node sum_1174)   --->   "%xor_ln191_19 = xor i1 %tmp_4726, i1 %tmp_4727" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1753 'xor' 'xor_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node sum_1174)   --->   "%select_ln191_18 = select i1 %and_ln191_9, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1754 'select' 'select_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1174 = select i1 %xor_ln191_19, i13 %select_ln191_18, i13 %sum_1173" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1755 'select' 'sum_1174' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%tmp_4731 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1756 'bitselect' 'tmp_4731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%xor_ln189_56 = xor i1 %tmp_4732, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1757 'xor' 'xor_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_99 = and i1 %tmp_4731, i1 %xor_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1758 'and' 'and_ln189_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%select_ln189_56 = select i1 %and_ln189_99, i1 %icmp_ln189_58, i1 %icmp_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1759 'select' 'select_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%tmp_4733 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1760 'bitselect' 'tmp_4733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%xor_ln189_270 = xor i1 %tmp_4733, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1761 'xor' 'xor_ln189_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%and_ln189_100 = and i1 %icmp_ln189_57, i1 %xor_ln189_270" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1762 'and' 'and_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%select_ln189_57 = select i1 %and_ln189_99, i1 %and_ln189_100, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1763 'select' 'select_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_101 = and i1 %and_ln189_99, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1764 'and' 'and_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_57 = xor i1 %select_ln189_56, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1765 'xor' 'xor_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%or_ln189_43 = or i1 %tmp_4732, i1 %xor_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1766 'or' 'or_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_58 = xor i1 %tmp_4728, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1767 'xor' 'xor_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_102 = and i1 %or_ln189_43, i1 %xor_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1768 'and' 'and_ln189_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1769 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_103 = and i1 %tmp_4732, i1 %select_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1769 'and' 'and_ln189_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%or_ln189_206 = or i1 %and_ln189_101, i1 %and_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1770 'or' 'or_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%xor_ln189_59 = xor i1 %or_ln189_206, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1771 'xor' 'xor_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_104 = and i1 %tmp_4728, i1 %xor_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1772 'and' 'and_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_14)   --->   "%select_ln189_58 = select i1 %and_ln189_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1773 'select' 'select_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_44 = or i1 %and_ln189_102, i1 %and_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1774 'or' 'or_ln189_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_14 = select i1 %or_ln189_44, i13 %select_ln189_58, i13 %add_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1775 'select' 'masked_kernel_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln191_20 = sext i13 %sum_1174" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1776 'sext' 'sext_ln191_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln191_21 = sext i13 %masked_kernel_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1777 'sext' 'sext_ln191_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.75ns)   --->   "%sum_1175 = add i13 %masked_kernel_14, i13 %sum_1174" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1778 'add' 'sum_1175' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.75ns)   --->   "%add_ln191_10 = add i14 %sext_ln191_21, i14 %sext_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1779 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_4734 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_10, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1780 'bitselect' 'tmp_4734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_4735 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1175, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1781 'bitselect' 'tmp_4735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node sum_1176)   --->   "%xor_ln191_20 = xor i1 %tmp_4734, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1782 'xor' 'xor_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node sum_1176)   --->   "%and_ln191_10 = and i1 %tmp_4735, i1 %xor_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1783 'and' 'and_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node sum_1176)   --->   "%xor_ln191_21 = xor i1 %tmp_4734, i1 %tmp_4735" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1784 'xor' 'xor_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node sum_1176)   --->   "%select_ln191_20 = select i1 %and_ln191_10, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1785 'select' 'select_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1176 = select i1 %xor_ln191_21, i13 %select_ln191_20, i13 %sum_1175" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1786 'select' 'sum_1176' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%tmp_4739 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1787 'bitselect' 'tmp_4739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%xor_ln189_60 = xor i1 %tmp_4740, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1788 'xor' 'xor_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1789 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_106 = and i1 %tmp_4739, i1 %xor_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1789 'and' 'and_ln189_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%select_ln189_60 = select i1 %and_ln189_106, i1 %icmp_ln189_62, i1 %icmp_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1790 'select' 'select_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%tmp_4741 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1791 'bitselect' 'tmp_4741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%xor_ln189_271 = xor i1 %tmp_4741, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1792 'xor' 'xor_ln189_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%and_ln189_107 = and i1 %icmp_ln189_61, i1 %xor_ln189_271" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1793 'and' 'and_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%select_ln189_61 = select i1 %and_ln189_106, i1 %and_ln189_107, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1794 'select' 'select_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_108 = and i1 %and_ln189_106, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1795 'and' 'and_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_61 = xor i1 %select_ln189_60, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1796 'xor' 'xor_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%or_ln189_46 = or i1 %tmp_4740, i1 %xor_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1797 'or' 'or_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_62 = xor i1 %tmp_4736, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1798 'xor' 'xor_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_109 = and i1 %or_ln189_46, i1 %xor_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1799 'and' 'and_ln189_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_110 = and i1 %tmp_4740, i1 %select_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1800 'and' 'and_ln189_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%or_ln189_207 = or i1 %and_ln189_108, i1 %and_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1801 'or' 'or_ln189_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%xor_ln189_63 = xor i1 %or_ln189_207, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1802 'xor' 'xor_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_111 = and i1 %tmp_4736, i1 %xor_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1803 'and' 'and_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_15)   --->   "%select_ln189_62 = select i1 %and_ln189_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1804 'select' 'select_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_47 = or i1 %and_ln189_109, i1 %and_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1805 'or' 'or_ln189_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_15 = select i1 %or_ln189_47, i13 %select_ln189_62, i13 %add_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1806 'select' 'masked_kernel_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%tmp_4774 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1807 'bitselect' 'tmp_4774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%xor_ln189_64 = xor i1 %tmp_4775, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1808 'xor' 'xor_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_113 = and i1 %tmp_4774, i1 %xor_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1809 'and' 'and_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%select_ln189_64 = select i1 %and_ln189_113, i1 %icmp_ln189_66, i1 %icmp_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1810 'select' 'select_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%tmp_4776 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1811 'bitselect' 'tmp_4776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%xor_ln189_272 = xor i1 %tmp_4776, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1812 'xor' 'xor_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%and_ln189_114 = and i1 %icmp_ln189_65, i1 %xor_ln189_272" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1813 'and' 'and_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%select_ln189_65 = select i1 %and_ln189_113, i1 %and_ln189_114, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1814 'select' 'select_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_115 = and i1 %and_ln189_113, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1815 'and' 'and_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_65 = xor i1 %select_ln189_64, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1816 'xor' 'xor_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%or_ln189_49 = or i1 %tmp_4775, i1 %xor_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1817 'or' 'or_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_66 = xor i1 %tmp_4771, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1818 'xor' 'xor_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1819 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_116 = and i1 %or_ln189_49, i1 %xor_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1819 'and' 'and_ln189_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_117 = and i1 %tmp_4775, i1 %select_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1820 'and' 'and_ln189_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%or_ln189_208 = or i1 %and_ln189_115, i1 %and_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1821 'or' 'or_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%xor_ln189_67 = xor i1 %or_ln189_208, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1822 'xor' 'xor_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_118 = and i1 %tmp_4771, i1 %xor_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1823 'and' 'and_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_68)   --->   "%select_ln189_66 = select i1 %and_ln189_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1824 'select' 'select_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_50 = or i1 %and_ln189_116, i1 %and_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1825 'or' 'or_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_68 = select i1 %or_ln189_50, i13 %select_ln189_66, i13 %add_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1826 'select' 'masked_kernel_68' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%tmp_4780 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1827 'bitselect' 'tmp_4780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%xor_ln189_68 = xor i1 %tmp_4781, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1828 'xor' 'xor_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_120 = and i1 %tmp_4780, i1 %xor_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1829 'and' 'and_ln189_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%select_ln189_68 = select i1 %and_ln189_120, i1 %icmp_ln189_70, i1 %icmp_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1830 'select' 'select_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%tmp_4782 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1831 'bitselect' 'tmp_4782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%xor_ln189_273 = xor i1 %tmp_4782, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1832 'xor' 'xor_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%and_ln189_121 = and i1 %icmp_ln189_69, i1 %xor_ln189_273" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1833 'and' 'and_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%select_ln189_69 = select i1 %and_ln189_120, i1 %and_ln189_121, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1834 'select' 'select_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_122 = and i1 %and_ln189_120, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1835 'and' 'and_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_69 = xor i1 %select_ln189_68, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1836 'xor' 'xor_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%or_ln189_52 = or i1 %tmp_4781, i1 %xor_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1837 'or' 'or_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_70 = xor i1 %tmp_4777, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1838 'xor' 'xor_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_123 = and i1 %or_ln189_52, i1 %xor_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1839 'and' 'and_ln189_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_124 = and i1 %tmp_4781, i1 %select_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1840 'and' 'and_ln189_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%or_ln189_209 = or i1 %and_ln189_122, i1 %and_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1841 'or' 'or_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%xor_ln189_71 = xor i1 %or_ln189_209, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1842 'xor' 'xor_ln189_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_125 = and i1 %tmp_4777, i1 %xor_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1843 'and' 'and_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_17)   --->   "%select_ln189_70 = select i1 %and_ln189_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1844 'select' 'select_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_53 = or i1 %and_ln189_123, i1 %and_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1845 'or' 'or_ln189_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_17 = select i1 %or_ln189_53, i13 %select_ln189_70, i13 %add_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1846 'select' 'masked_kernel_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln191_24 = sext i13 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1847 'sext' 'sext_ln191_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln191_25 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1848 'sext' 'sext_ln191_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.75ns)   --->   "%sum_1180 = add i13 %masked_kernel_17, i13 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1849 'add' 'sum_1180' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1850 [1/1] (0.75ns)   --->   "%add_ln191_12 = add i14 %sext_ln191_25, i14 %sext_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1850 'add' 'add_ln191_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_4783 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_12, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1851 'bitselect' 'tmp_4783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_4784 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1180, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1852 'bitselect' 'tmp_4784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node sum_1181)   --->   "%xor_ln191_24 = xor i1 %tmp_4783, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1853 'xor' 'xor_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node sum_1181)   --->   "%and_ln191_12 = and i1 %tmp_4784, i1 %xor_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1854 'and' 'and_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node sum_1181)   --->   "%xor_ln191_25 = xor i1 %tmp_4783, i1 %tmp_4784" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1855 'xor' 'xor_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node sum_1181)   --->   "%select_ln191_24 = select i1 %and_ln191_12, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1856 'select' 'select_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1181 = select i1 %xor_ln191_25, i13 %select_ln191_24, i13 %sum_1180" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1857 'select' 'sum_1181' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%tmp_4788 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1858 'bitselect' 'tmp_4788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%xor_ln189_72 = xor i1 %tmp_4789, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1859 'xor' 'xor_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_127 = and i1 %tmp_4788, i1 %xor_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1860 'and' 'and_ln189_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%select_ln189_72 = select i1 %and_ln189_127, i1 %icmp_ln189_74, i1 %icmp_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1861 'select' 'select_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%tmp_4790 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1862 'bitselect' 'tmp_4790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%xor_ln189_274 = xor i1 %tmp_4790, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1863 'xor' 'xor_ln189_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%and_ln189_128 = and i1 %icmp_ln189_73, i1 %xor_ln189_274" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1864 'and' 'and_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%select_ln189_73 = select i1 %and_ln189_127, i1 %and_ln189_128, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1865 'select' 'select_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_129 = and i1 %and_ln189_127, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1866 'and' 'and_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_73 = xor i1 %select_ln189_72, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1867 'xor' 'xor_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%or_ln189_55 = or i1 %tmp_4789, i1 %xor_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1868 'or' 'or_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_74 = xor i1 %tmp_4785, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1869 'xor' 'xor_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_130 = and i1 %or_ln189_55, i1 %xor_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1870 'and' 'and_ln189_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_131 = and i1 %tmp_4789, i1 %select_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1871 'and' 'and_ln189_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%or_ln189_210 = or i1 %and_ln189_129, i1 %and_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1872 'or' 'or_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%xor_ln189_75 = xor i1 %or_ln189_210, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1873 'xor' 'xor_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_132 = and i1 %tmp_4785, i1 %xor_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1874 'and' 'and_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_18)   --->   "%select_ln189_74 = select i1 %and_ln189_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1875 'select' 'select_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_56 = or i1 %and_ln189_130, i1 %and_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1876 'or' 'or_ln189_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_18 = select i1 %or_ln189_56, i13 %select_ln189_74, i13 %add_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1877 'select' 'masked_kernel_18' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln191_26 = sext i13 %sum_1181" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1878 'sext' 'sext_ln191_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln191_27 = sext i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1879 'sext' 'sext_ln191_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1880 [1/1] (0.75ns)   --->   "%sum_1182 = add i13 %masked_kernel_18, i13 %sum_1181" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1880 'add' 'sum_1182' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.75ns)   --->   "%add_ln191_13 = add i14 %sext_ln191_27, i14 %sext_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1881 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_4791 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_13, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1882 'bitselect' 'tmp_4791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_4792 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1182, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1883 'bitselect' 'tmp_4792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node sum_1183)   --->   "%xor_ln191_26 = xor i1 %tmp_4791, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1884 'xor' 'xor_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node sum_1183)   --->   "%and_ln191_13 = and i1 %tmp_4792, i1 %xor_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1885 'and' 'and_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node sum_1183)   --->   "%xor_ln191_27 = xor i1 %tmp_4791, i1 %tmp_4792" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1886 'xor' 'xor_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node sum_1183)   --->   "%select_ln191_26 = select i1 %and_ln191_13, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1887 'select' 'select_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1183 = select i1 %xor_ln191_27, i13 %select_ln191_26, i13 %sum_1182" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1888 'select' 'sum_1183' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%tmp_4796 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1889 'bitselect' 'tmp_4796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%xor_ln189_76 = xor i1 %tmp_4797, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1890 'xor' 'xor_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1891 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_134 = and i1 %tmp_4796, i1 %xor_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1891 'and' 'and_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%select_ln189_76 = select i1 %and_ln189_134, i1 %icmp_ln189_78, i1 %icmp_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1892 'select' 'select_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%tmp_4798 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1893 'bitselect' 'tmp_4798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%xor_ln189_275 = xor i1 %tmp_4798, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1894 'xor' 'xor_ln189_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%and_ln189_135 = and i1 %icmp_ln189_77, i1 %xor_ln189_275" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1895 'and' 'and_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%select_ln189_77 = select i1 %and_ln189_134, i1 %and_ln189_135, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1896 'select' 'select_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_136 = and i1 %and_ln189_134, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1897 'and' 'and_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_77 = xor i1 %select_ln189_76, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1898 'xor' 'xor_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%or_ln189_58 = or i1 %tmp_4797, i1 %xor_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1899 'or' 'or_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_78 = xor i1 %tmp_4793, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1900 'xor' 'xor_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_137 = and i1 %or_ln189_58, i1 %xor_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1901 'and' 'and_ln189_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_138 = and i1 %tmp_4797, i1 %select_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1902 'and' 'and_ln189_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%or_ln189_211 = or i1 %and_ln189_136, i1 %and_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1903 'or' 'or_ln189_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%xor_ln189_79 = xor i1 %or_ln189_211, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1904 'xor' 'xor_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_139 = and i1 %tmp_4793, i1 %xor_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1905 'and' 'and_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_19)   --->   "%select_ln189_78 = select i1 %and_ln189_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1906 'select' 'select_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_59 = or i1 %and_ln189_137, i1 %and_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1907 'or' 'or_ln189_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_19 = select i1 %or_ln189_59, i13 %select_ln189_78, i13 %add_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1908 'select' 'masked_kernel_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%tmp_4831 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1909 'bitselect' 'tmp_4831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%xor_ln189_80 = xor i1 %tmp_4832, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1910 'xor' 'xor_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_141 = and i1 %tmp_4831, i1 %xor_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1911 'and' 'and_ln189_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%select_ln189_80 = select i1 %and_ln189_141, i1 %icmp_ln189_82, i1 %icmp_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1912 'select' 'select_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%tmp_4833 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1913 'bitselect' 'tmp_4833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%xor_ln189_276 = xor i1 %tmp_4833, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1914 'xor' 'xor_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%and_ln189_142 = and i1 %icmp_ln189_81, i1 %xor_ln189_276" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1915 'and' 'and_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%select_ln189_81 = select i1 %and_ln189_141, i1 %and_ln189_142, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1916 'select' 'select_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_143 = and i1 %and_ln189_141, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1917 'and' 'and_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_81 = xor i1 %select_ln189_80, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1918 'xor' 'xor_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%or_ln189_61 = or i1 %tmp_4832, i1 %xor_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1919 'or' 'or_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_82 = xor i1 %tmp_4828, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1920 'xor' 'xor_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_144 = and i1 %or_ln189_61, i1 %xor_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1921 'and' 'and_ln189_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_145 = and i1 %tmp_4832, i1 %select_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1922 'and' 'and_ln189_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%or_ln189_212 = or i1 %and_ln189_143, i1 %and_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1923 'or' 'or_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%xor_ln189_83 = xor i1 %or_ln189_212, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1924 'xor' 'xor_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_146 = and i1 %tmp_4828, i1 %xor_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1925 'and' 'and_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_69)   --->   "%select_ln189_82 = select i1 %and_ln189_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1926 'select' 'select_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1927 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_62 = or i1 %and_ln189_144, i1 %and_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1927 'or' 'or_ln189_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_69 = select i1 %or_ln189_62, i13 %select_ln189_82, i13 %add_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1928 'select' 'masked_kernel_69' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%tmp_4837 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1929 'bitselect' 'tmp_4837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%xor_ln189_84 = xor i1 %tmp_4838, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1930 'xor' 'xor_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1931 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_148 = and i1 %tmp_4837, i1 %xor_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1931 'and' 'and_ln189_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%select_ln189_84 = select i1 %and_ln189_148, i1 %icmp_ln189_86, i1 %icmp_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1932 'select' 'select_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%tmp_4839 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1933 'bitselect' 'tmp_4839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%xor_ln189_277 = xor i1 %tmp_4839, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1934 'xor' 'xor_ln189_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%and_ln189_149 = and i1 %icmp_ln189_85, i1 %xor_ln189_277" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1935 'and' 'and_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%select_ln189_85 = select i1 %and_ln189_148, i1 %and_ln189_149, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1936 'select' 'select_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_150 = and i1 %and_ln189_148, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1937 'and' 'and_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_85 = xor i1 %select_ln189_84, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1938 'xor' 'xor_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%or_ln189_64 = or i1 %tmp_4838, i1 %xor_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1939 'or' 'or_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_86 = xor i1 %tmp_4834, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1940 'xor' 'xor_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_151 = and i1 %or_ln189_64, i1 %xor_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1941 'and' 'and_ln189_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_152 = and i1 %tmp_4838, i1 %select_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1942 'and' 'and_ln189_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%or_ln189_213 = or i1 %and_ln189_150, i1 %and_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1943 'or' 'or_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%xor_ln189_87 = xor i1 %or_ln189_213, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1944 'xor' 'xor_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_153 = and i1 %tmp_4834, i1 %xor_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1945 'and' 'and_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_21)   --->   "%select_ln189_86 = select i1 %and_ln189_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1946 'select' 'select_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_65 = or i1 %and_ln189_151, i1 %and_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1947 'or' 'or_ln189_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_21 = select i1 %or_ln189_65, i13 %select_ln189_86, i13 %add_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1948 'select' 'masked_kernel_21' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln191_30 = sext i13 %masked_kernel_69" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1949 'sext' 'sext_ln191_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln191_31 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1950 'sext' 'sext_ln191_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.75ns)   --->   "%sum_1187 = add i13 %masked_kernel_21, i13 %masked_kernel_69" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1951 'add' 'sum_1187' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.75ns)   --->   "%add_ln191_15 = add i14 %sext_ln191_31, i14 %sext_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1952 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_4840 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_15, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1953 'bitselect' 'tmp_4840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_4841 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1187, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1954 'bitselect' 'tmp_4841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node sum_1188)   --->   "%xor_ln191_30 = xor i1 %tmp_4840, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1955 'xor' 'xor_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node sum_1188)   --->   "%and_ln191_15 = and i1 %tmp_4841, i1 %xor_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1956 'and' 'and_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node sum_1188)   --->   "%xor_ln191_31 = xor i1 %tmp_4840, i1 %tmp_4841" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1957 'xor' 'xor_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node sum_1188)   --->   "%select_ln191_30 = select i1 %and_ln191_15, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1958 'select' 'select_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1188 = select i1 %xor_ln191_31, i13 %select_ln191_30, i13 %sum_1187" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1959 'select' 'sum_1188' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%tmp_4845 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1960 'bitselect' 'tmp_4845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%xor_ln189_88 = xor i1 %tmp_4846, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1961 'xor' 'xor_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_155 = and i1 %tmp_4845, i1 %xor_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1962 'and' 'and_ln189_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%select_ln189_88 = select i1 %and_ln189_155, i1 %icmp_ln189_90, i1 %icmp_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1963 'select' 'select_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%tmp_4847 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1964 'bitselect' 'tmp_4847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%xor_ln189_278 = xor i1 %tmp_4847, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1965 'xor' 'xor_ln189_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%and_ln189_156 = and i1 %icmp_ln189_89, i1 %xor_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1966 'and' 'and_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%select_ln189_89 = select i1 %and_ln189_155, i1 %and_ln189_156, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1967 'select' 'select_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_157 = and i1 %and_ln189_155, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1968 'and' 'and_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_89 = xor i1 %select_ln189_88, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1969 'xor' 'xor_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%or_ln189_67 = or i1 %tmp_4846, i1 %xor_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1970 'or' 'or_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_90 = xor i1 %tmp_4842, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1971 'xor' 'xor_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_158 = and i1 %or_ln189_67, i1 %xor_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1972 'and' 'and_ln189_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_159 = and i1 %tmp_4846, i1 %select_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1973 'and' 'and_ln189_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%or_ln189_214 = or i1 %and_ln189_157, i1 %and_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1974 'or' 'or_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%xor_ln189_91 = xor i1 %or_ln189_214, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1975 'xor' 'xor_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_160 = and i1 %tmp_4842, i1 %xor_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1976 'and' 'and_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_22)   --->   "%select_ln189_90 = select i1 %and_ln189_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1977 'select' 'select_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_68 = or i1 %and_ln189_158, i1 %and_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1978 'or' 'or_ln189_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1979 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_22 = select i1 %or_ln189_68, i13 %select_ln189_90, i13 %add_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1979 'select' 'masked_kernel_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln191_32 = sext i13 %sum_1188" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1980 'sext' 'sext_ln191_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln191_33 = sext i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1981 'sext' 'sext_ln191_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.75ns)   --->   "%sum_1189 = add i13 %masked_kernel_22, i13 %sum_1188" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1982 'add' 'sum_1189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.75ns)   --->   "%add_ln191_16 = add i14 %sext_ln191_33, i14 %sext_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1983 'add' 'add_ln191_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_4848 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_16, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1984 'bitselect' 'tmp_4848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_4849 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1189, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1985 'bitselect' 'tmp_4849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node sum_1190)   --->   "%xor_ln191_32 = xor i1 %tmp_4848, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1986 'xor' 'xor_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node sum_1190)   --->   "%and_ln191_16 = and i1 %tmp_4849, i1 %xor_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1987 'and' 'and_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node sum_1190)   --->   "%xor_ln191_33 = xor i1 %tmp_4848, i1 %tmp_4849" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1988 'xor' 'xor_ln191_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node sum_1190)   --->   "%select_ln191_32 = select i1 %and_ln191_16, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1989 'select' 'select_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1190 = select i1 %xor_ln191_33, i13 %select_ln191_32, i13 %sum_1189" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1990 'select' 'sum_1190' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%tmp_4853 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1991 'bitselect' 'tmp_4853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%xor_ln189_92 = xor i1 %tmp_4854, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1992 'xor' 'xor_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_162 = and i1 %tmp_4853, i1 %xor_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1993 'and' 'and_ln189_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%select_ln189_92 = select i1 %and_ln189_162, i1 %icmp_ln189_94, i1 %icmp_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1994 'select' 'select_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%tmp_4855 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1995 'bitselect' 'tmp_4855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%xor_ln189_279 = xor i1 %tmp_4855, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1996 'xor' 'xor_ln189_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%and_ln189_163 = and i1 %icmp_ln189_93, i1 %xor_ln189_279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1997 'and' 'and_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%select_ln189_93 = select i1 %and_ln189_162, i1 %and_ln189_163, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1998 'select' 'select_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_164 = and i1 %and_ln189_162, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1999 'and' 'and_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_93 = xor i1 %select_ln189_92, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2000 'xor' 'xor_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%or_ln189_70 = or i1 %tmp_4854, i1 %xor_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2001 'or' 'or_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_94 = xor i1 %tmp_4850, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2002 'xor' 'xor_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_165 = and i1 %or_ln189_70, i1 %xor_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2003 'and' 'and_ln189_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_166 = and i1 %tmp_4854, i1 %select_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2004 'and' 'and_ln189_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%or_ln189_215 = or i1 %and_ln189_164, i1 %and_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2005 'or' 'or_ln189_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%xor_ln189_95 = xor i1 %or_ln189_215, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2006 'xor' 'xor_ln189_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_167 = and i1 %tmp_4850, i1 %xor_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2007 'and' 'and_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_23)   --->   "%select_ln189_94 = select i1 %and_ln189_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2008 'select' 'select_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_71 = or i1 %and_ln189_165, i1 %and_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2009 'or' 'or_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_23 = select i1 %or_ln189_71, i13 %select_ln189_94, i13 %add_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2010 'select' 'masked_kernel_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%tmp_4888 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2011 'bitselect' 'tmp_4888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%xor_ln189_96 = xor i1 %tmp_4889, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2012 'xor' 'xor_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_169 = and i1 %tmp_4888, i1 %xor_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2013 'and' 'and_ln189_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%select_ln189_96 = select i1 %and_ln189_169, i1 %icmp_ln189_98, i1 %icmp_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2014 'select' 'select_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%tmp_4890 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2015 'bitselect' 'tmp_4890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%xor_ln189_280 = xor i1 %tmp_4890, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2016 'xor' 'xor_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%and_ln189_170 = and i1 %icmp_ln189_97, i1 %xor_ln189_280" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2017 'and' 'and_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%select_ln189_97 = select i1 %and_ln189_169, i1 %and_ln189_170, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2018 'select' 'select_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_171 = and i1 %and_ln189_169, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2019 'and' 'and_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_97 = xor i1 %select_ln189_96, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2020 'xor' 'xor_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%or_ln189_73 = or i1 %tmp_4889, i1 %xor_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2021 'or' 'or_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_98 = xor i1 %tmp_4885, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2022 'xor' 'xor_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_172 = and i1 %or_ln189_73, i1 %xor_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2023 'and' 'and_ln189_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2024 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_173 = and i1 %tmp_4889, i1 %select_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2024 'and' 'and_ln189_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%or_ln189_216 = or i1 %and_ln189_171, i1 %and_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2025 'or' 'or_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%xor_ln189_99 = xor i1 %or_ln189_216, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2026 'xor' 'xor_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_174 = and i1 %tmp_4885, i1 %xor_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2027 'and' 'and_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_70)   --->   "%select_ln189_98 = select i1 %and_ln189_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2028 'select' 'select_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_74 = or i1 %and_ln189_172, i1 %and_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2029 'or' 'or_ln189_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_70 = select i1 %or_ln189_74, i13 %select_ln189_98, i13 %add_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2030 'select' 'masked_kernel_70' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%tmp_4894 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2031 'bitselect' 'tmp_4894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%xor_ln189_100 = xor i1 %tmp_4895, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2032 'xor' 'xor_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_176 = and i1 %tmp_4894, i1 %xor_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2033 'and' 'and_ln189_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%select_ln189_100 = select i1 %and_ln189_176, i1 %icmp_ln189_102, i1 %icmp_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2034 'select' 'select_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%tmp_4896 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2035 'bitselect' 'tmp_4896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%xor_ln189_281 = xor i1 %tmp_4896, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2036 'xor' 'xor_ln189_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%and_ln189_177 = and i1 %icmp_ln189_101, i1 %xor_ln189_281" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2037 'and' 'and_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%select_ln189_101 = select i1 %and_ln189_176, i1 %and_ln189_177, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2038 'select' 'select_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_178 = and i1 %and_ln189_176, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2039 'and' 'and_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_101 = xor i1 %select_ln189_100, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2040 'xor' 'xor_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%or_ln189_76 = or i1 %tmp_4895, i1 %xor_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2041 'or' 'or_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_102 = xor i1 %tmp_4891, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2042 'xor' 'xor_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2043 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_179 = and i1 %or_ln189_76, i1 %xor_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2043 'and' 'and_ln189_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2044 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_180 = and i1 %tmp_4895, i1 %select_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2044 'and' 'and_ln189_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%or_ln189_217 = or i1 %and_ln189_178, i1 %and_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2045 'or' 'or_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%xor_ln189_103 = xor i1 %or_ln189_217, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2046 'xor' 'xor_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_181 = and i1 %tmp_4891, i1 %xor_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2047 'and' 'and_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_25)   --->   "%select_ln189_102 = select i1 %and_ln189_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2048 'select' 'select_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_77 = or i1 %and_ln189_179, i1 %and_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2049 'or' 'or_ln189_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_25 = select i1 %or_ln189_77, i13 %select_ln189_102, i13 %add_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2050 'select' 'masked_kernel_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln191_36 = sext i13 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2051 'sext' 'sext_ln191_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln191_37 = sext i13 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2052 'sext' 'sext_ln191_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2053 [1/1] (0.75ns)   --->   "%sum_1194 = add i13 %masked_kernel_25, i13 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2053 'add' 'sum_1194' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.75ns)   --->   "%add_ln191_18 = add i14 %sext_ln191_37, i14 %sext_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2054 'add' 'add_ln191_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_4897 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_18, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2055 'bitselect' 'tmp_4897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_4898 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1194, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2056 'bitselect' 'tmp_4898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node sum_1195)   --->   "%xor_ln191_36 = xor i1 %tmp_4897, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2057 'xor' 'xor_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node sum_1195)   --->   "%and_ln191_18 = and i1 %tmp_4898, i1 %xor_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2058 'and' 'and_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node sum_1195)   --->   "%xor_ln191_37 = xor i1 %tmp_4897, i1 %tmp_4898" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2059 'xor' 'xor_ln191_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node sum_1195)   --->   "%select_ln191_36 = select i1 %and_ln191_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2060 'select' 'select_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1195 = select i1 %xor_ln191_37, i13 %select_ln191_36, i13 %sum_1194" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2061 'select' 'sum_1195' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%tmp_4902 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2062 'bitselect' 'tmp_4902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%xor_ln189_104 = xor i1 %tmp_4903, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2063 'xor' 'xor_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_183 = and i1 %tmp_4902, i1 %xor_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2064 'and' 'and_ln189_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%select_ln189_104 = select i1 %and_ln189_183, i1 %icmp_ln189_106, i1 %icmp_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2065 'select' 'select_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%tmp_4904 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2066 'bitselect' 'tmp_4904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%xor_ln189_282 = xor i1 %tmp_4904, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2067 'xor' 'xor_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%and_ln189_184 = and i1 %icmp_ln189_105, i1 %xor_ln189_282" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2068 'and' 'and_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%select_ln189_105 = select i1 %and_ln189_183, i1 %and_ln189_184, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2069 'select' 'select_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_185 = and i1 %and_ln189_183, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2070 'and' 'and_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_105 = xor i1 %select_ln189_104, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2071 'xor' 'xor_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%or_ln189_79 = or i1 %tmp_4903, i1 %xor_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2072 'or' 'or_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_106 = xor i1 %tmp_4899, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2073 'xor' 'xor_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_186 = and i1 %or_ln189_79, i1 %xor_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2074 'and' 'and_ln189_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_187 = and i1 %tmp_4903, i1 %select_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2075 'and' 'and_ln189_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%or_ln189_218 = or i1 %and_ln189_185, i1 %and_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2076 'or' 'or_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%xor_ln189_107 = xor i1 %or_ln189_218, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2077 'xor' 'xor_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_188 = and i1 %tmp_4899, i1 %xor_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2078 'and' 'and_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_26)   --->   "%select_ln189_106 = select i1 %and_ln189_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2079 'select' 'select_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2080 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_80 = or i1 %and_ln189_186, i1 %and_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2080 'or' 'or_ln189_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_26 = select i1 %or_ln189_80, i13 %select_ln189_106, i13 %add_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2081 'select' 'masked_kernel_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln191_38 = sext i13 %sum_1195" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2082 'sext' 'sext_ln191_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln191_39 = sext i13 %masked_kernel_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2083 'sext' 'sext_ln191_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.75ns)   --->   "%sum_1196 = add i13 %masked_kernel_26, i13 %sum_1195" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2084 'add' 'sum_1196' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.75ns)   --->   "%add_ln191_19 = add i14 %sext_ln191_39, i14 %sext_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2085 'add' 'add_ln191_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp_4905 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_19, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2086 'bitselect' 'tmp_4905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_4906 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1196, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2087 'bitselect' 'tmp_4906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node sum_1197)   --->   "%xor_ln191_38 = xor i1 %tmp_4905, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2088 'xor' 'xor_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node sum_1197)   --->   "%and_ln191_19 = and i1 %tmp_4906, i1 %xor_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2089 'and' 'and_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node sum_1197)   --->   "%xor_ln191_39 = xor i1 %tmp_4905, i1 %tmp_4906" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2090 'xor' 'xor_ln191_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node sum_1197)   --->   "%select_ln191_38 = select i1 %and_ln191_19, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2091 'select' 'select_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1197 = select i1 %xor_ln191_39, i13 %select_ln191_38, i13 %sum_1196" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2092 'select' 'sum_1197' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%tmp_4910 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2093 'bitselect' 'tmp_4910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%xor_ln189_108 = xor i1 %tmp_4911, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2094 'xor' 'xor_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_190 = and i1 %tmp_4910, i1 %xor_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2095 'and' 'and_ln189_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%select_ln189_108 = select i1 %and_ln189_190, i1 %icmp_ln189_110, i1 %icmp_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2096 'select' 'select_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%tmp_4912 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2097 'bitselect' 'tmp_4912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%xor_ln189_283 = xor i1 %tmp_4912, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2098 'xor' 'xor_ln189_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%and_ln189_191 = and i1 %icmp_ln189_109, i1 %xor_ln189_283" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2099 'and' 'and_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%select_ln189_109 = select i1 %and_ln189_190, i1 %and_ln189_191, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2100 'select' 'select_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_192 = and i1 %and_ln189_190, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2101 'and' 'and_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_109 = xor i1 %select_ln189_108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2102 'xor' 'xor_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%or_ln189_82 = or i1 %tmp_4911, i1 %xor_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2103 'or' 'or_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_110 = xor i1 %tmp_4907, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2104 'xor' 'xor_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_193 = and i1 %or_ln189_82, i1 %xor_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2105 'and' 'and_ln189_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_194 = and i1 %tmp_4911, i1 %select_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2106 'and' 'and_ln189_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%or_ln189_219 = or i1 %and_ln189_192, i1 %and_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2107 'or' 'or_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%xor_ln189_111 = xor i1 %or_ln189_219, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2108 'xor' 'xor_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_195 = and i1 %tmp_4907, i1 %xor_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2109 'and' 'and_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_27)   --->   "%select_ln189_110 = select i1 %and_ln189_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2110 'select' 'select_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_83 = or i1 %and_ln189_193, i1 %and_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2111 'or' 'or_ln189_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_27 = select i1 %or_ln189_83, i13 %select_ln189_110, i13 %add_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2112 'select' 'masked_kernel_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%tmp_4945 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2113 'bitselect' 'tmp_4945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%xor_ln189_112 = xor i1 %tmp_4946, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2114 'xor' 'xor_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_197 = and i1 %tmp_4945, i1 %xor_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2115 'and' 'and_ln189_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%select_ln189_112 = select i1 %and_ln189_197, i1 %icmp_ln189_114, i1 %icmp_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2116 'select' 'select_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%tmp_4947 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2117 'bitselect' 'tmp_4947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%xor_ln189_284 = xor i1 %tmp_4947, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2118 'xor' 'xor_ln189_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%and_ln189_198 = and i1 %icmp_ln189_113, i1 %xor_ln189_284" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2119 'and' 'and_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%select_ln189_113 = select i1 %and_ln189_197, i1 %and_ln189_198, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2120 'select' 'select_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_199 = and i1 %and_ln189_197, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2121 'and' 'and_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_113 = xor i1 %select_ln189_112, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2122 'xor' 'xor_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%or_ln189_85 = or i1 %tmp_4946, i1 %xor_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2123 'or' 'or_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_114 = xor i1 %tmp_4942, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2124 'xor' 'xor_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_200 = and i1 %or_ln189_85, i1 %xor_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2125 'and' 'and_ln189_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_201 = and i1 %tmp_4946, i1 %select_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2126 'and' 'and_ln189_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%or_ln189_220 = or i1 %and_ln189_199, i1 %and_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2127 'or' 'or_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%xor_ln189_115 = xor i1 %or_ln189_220, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2128 'xor' 'xor_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_202 = and i1 %tmp_4942, i1 %xor_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2129 'and' 'and_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_71)   --->   "%select_ln189_114 = select i1 %and_ln189_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2130 'select' 'select_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2131 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_86 = or i1 %and_ln189_200, i1 %and_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2131 'or' 'or_ln189_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_71 = select i1 %or_ln189_86, i13 %select_ln189_114, i13 %add_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2132 'select' 'masked_kernel_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%tmp_4951 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2133 'bitselect' 'tmp_4951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%xor_ln189_116 = xor i1 %tmp_4952, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2134 'xor' 'xor_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_204 = and i1 %tmp_4951, i1 %xor_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2135 'and' 'and_ln189_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%select_ln189_116 = select i1 %and_ln189_204, i1 %icmp_ln189_118, i1 %icmp_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2136 'select' 'select_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%tmp_4953 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2137 'bitselect' 'tmp_4953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%xor_ln189_285 = xor i1 %tmp_4953, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2138 'xor' 'xor_ln189_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%and_ln189_205 = and i1 %icmp_ln189_117, i1 %xor_ln189_285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2139 'and' 'and_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%select_ln189_117 = select i1 %and_ln189_204, i1 %and_ln189_205, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2140 'select' 'select_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_206 = and i1 %and_ln189_204, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2141 'and' 'and_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_117 = xor i1 %select_ln189_116, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2142 'xor' 'xor_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%or_ln189_88 = or i1 %tmp_4952, i1 %xor_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2143 'or' 'or_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_118 = xor i1 %tmp_4948, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2144 'xor' 'xor_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_207 = and i1 %or_ln189_88, i1 %xor_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2145 'and' 'and_ln189_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_208 = and i1 %tmp_4952, i1 %select_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2146 'and' 'and_ln189_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%or_ln189_221 = or i1 %and_ln189_206, i1 %and_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2147 'or' 'or_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%xor_ln189_119 = xor i1 %or_ln189_221, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2148 'xor' 'xor_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_209 = and i1 %tmp_4948, i1 %xor_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2149 'and' 'and_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_29)   --->   "%select_ln189_118 = select i1 %and_ln189_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2150 'select' 'select_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_89 = or i1 %and_ln189_207, i1 %and_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2151 'or' 'or_ln189_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2152 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_29 = select i1 %or_ln189_89, i13 %select_ln189_118, i13 %add_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2152 'select' 'masked_kernel_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln191_42 = sext i13 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2153 'sext' 'sext_ln191_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln191_43 = sext i13 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2154 'sext' 'sext_ln191_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2155 [1/1] (0.75ns)   --->   "%sum_1201 = add i13 %masked_kernel_29, i13 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2155 'add' 'sum_1201' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2156 [1/1] (0.75ns)   --->   "%add_ln191_21 = add i14 %sext_ln191_43, i14 %sext_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2156 'add' 'add_ln191_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_4954 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_21, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2157 'bitselect' 'tmp_4954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.00ns)   --->   "%tmp_4955 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1201, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2158 'bitselect' 'tmp_4955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node sum_1202)   --->   "%xor_ln191_42 = xor i1 %tmp_4954, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2159 'xor' 'xor_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node sum_1202)   --->   "%and_ln191_21 = and i1 %tmp_4955, i1 %xor_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2160 'and' 'and_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node sum_1202)   --->   "%xor_ln191_43 = xor i1 %tmp_4954, i1 %tmp_4955" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2161 'xor' 'xor_ln191_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node sum_1202)   --->   "%select_ln191_42 = select i1 %and_ln191_21, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2162 'select' 'select_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1202 = select i1 %xor_ln191_43, i13 %select_ln191_42, i13 %sum_1201" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2163 'select' 'sum_1202' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%tmp_4959 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2164 'bitselect' 'tmp_4959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%xor_ln189_120 = xor i1 %tmp_4960, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2165 'xor' 'xor_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_211 = and i1 %tmp_4959, i1 %xor_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2166 'and' 'and_ln189_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%select_ln189_120 = select i1 %and_ln189_211, i1 %icmp_ln189_122, i1 %icmp_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2167 'select' 'select_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%tmp_4961 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2168 'bitselect' 'tmp_4961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%xor_ln189_286 = xor i1 %tmp_4961, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2169 'xor' 'xor_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%and_ln189_212 = and i1 %icmp_ln189_121, i1 %xor_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2170 'and' 'and_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%select_ln189_121 = select i1 %and_ln189_211, i1 %and_ln189_212, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2171 'select' 'select_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_213 = and i1 %and_ln189_211, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2172 'and' 'and_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_121 = xor i1 %select_ln189_120, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2173 'xor' 'xor_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%or_ln189_91 = or i1 %tmp_4960, i1 %xor_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2174 'or' 'or_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_122 = xor i1 %tmp_4956, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2175 'xor' 'xor_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2176 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_214 = and i1 %or_ln189_91, i1 %xor_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2176 'and' 'and_ln189_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_215 = and i1 %tmp_4960, i1 %select_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2177 'and' 'and_ln189_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%or_ln189_222 = or i1 %and_ln189_213, i1 %and_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2178 'or' 'or_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%xor_ln189_123 = xor i1 %or_ln189_222, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2179 'xor' 'xor_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_216 = and i1 %tmp_4956, i1 %xor_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2180 'and' 'and_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_30)   --->   "%select_ln189_122 = select i1 %and_ln189_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2181 'select' 'select_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_92 = or i1 %and_ln189_214, i1 %and_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2182 'or' 'or_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_30 = select i1 %or_ln189_92, i13 %select_ln189_122, i13 %add_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2183 'select' 'masked_kernel_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln191_44 = sext i13 %sum_1202" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2184 'sext' 'sext_ln191_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln191_45 = sext i13 %masked_kernel_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2185 'sext' 'sext_ln191_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.75ns)   --->   "%sum_1203 = add i13 %masked_kernel_30, i13 %sum_1202" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2186 'add' 'sum_1203' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2187 [1/1] (0.75ns)   --->   "%add_ln191_22 = add i14 %sext_ln191_45, i14 %sext_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2187 'add' 'add_ln191_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_4962 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_22, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2188 'bitselect' 'tmp_4962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_4963 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1203, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2189 'bitselect' 'tmp_4963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node sum_1204)   --->   "%xor_ln191_44 = xor i1 %tmp_4962, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2190 'xor' 'xor_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node sum_1204)   --->   "%and_ln191_22 = and i1 %tmp_4963, i1 %xor_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2191 'and' 'and_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node sum_1204)   --->   "%xor_ln191_45 = xor i1 %tmp_4962, i1 %tmp_4963" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2192 'xor' 'xor_ln191_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node sum_1204)   --->   "%select_ln191_44 = select i1 %and_ln191_22, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2193 'select' 'select_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1204 = select i1 %xor_ln191_45, i13 %select_ln191_44, i13 %sum_1203" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2194 'select' 'sum_1204' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%tmp_4967 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2195 'bitselect' 'tmp_4967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%xor_ln189_124 = xor i1 %tmp_4968, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2196 'xor' 'xor_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_218 = and i1 %tmp_4967, i1 %xor_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2197 'and' 'and_ln189_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%select_ln189_124 = select i1 %and_ln189_218, i1 %icmp_ln189_126, i1 %icmp_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2198 'select' 'select_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%tmp_4969 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2199 'bitselect' 'tmp_4969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%xor_ln189_287 = xor i1 %tmp_4969, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2200 'xor' 'xor_ln189_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%and_ln189_219 = and i1 %icmp_ln189_125, i1 %xor_ln189_287" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2201 'and' 'and_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%select_ln189_125 = select i1 %and_ln189_218, i1 %and_ln189_219, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2202 'select' 'select_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_220 = and i1 %and_ln189_218, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2203 'and' 'and_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_125 = xor i1 %select_ln189_124, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2204 'xor' 'xor_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%or_ln189_94 = or i1 %tmp_4968, i1 %xor_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2205 'or' 'or_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_126 = xor i1 %tmp_4964, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2206 'xor' 'xor_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_221 = and i1 %or_ln189_94, i1 %xor_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2207 'and' 'and_ln189_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_222 = and i1 %tmp_4968, i1 %select_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2208 'and' 'and_ln189_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%or_ln189_223 = or i1 %and_ln189_220, i1 %and_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2209 'or' 'or_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%xor_ln189_127 = xor i1 %or_ln189_223, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2210 'xor' 'xor_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_223 = and i1 %tmp_4964, i1 %xor_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2211 'and' 'and_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_31)   --->   "%select_ln189_126 = select i1 %and_ln189_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2212 'select' 'select_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_95 = or i1 %and_ln189_221, i1 %and_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2213 'or' 'or_ln189_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_31 = select i1 %or_ln189_95, i13 %select_ln189_126, i13 %add_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2214 'select' 'masked_kernel_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_225)   --->   "%tmp_5002 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2215 'bitselect' 'tmp_5002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_225)   --->   "%xor_ln189_128 = xor i1 %tmp_5003, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2216 'xor' 'xor_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_225 = and i1 %tmp_5002, i1 %xor_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2217 'and' 'and_ln189_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%select_ln189_128 = select i1 %and_ln189_225, i1 %icmp_ln189_130, i1 %icmp_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2218 'select' 'select_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%tmp_5004 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2219 'bitselect' 'tmp_5004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%xor_ln189_288 = xor i1 %tmp_5004, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2220 'xor' 'xor_ln189_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%and_ln189_226 = and i1 %icmp_ln189_129, i1 %xor_ln189_288" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2221 'and' 'and_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%select_ln189_129 = select i1 %and_ln189_225, i1 %and_ln189_226, i1 %icmp_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2222 'select' 'select_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%and_ln189_227 = and i1 %and_ln189_225, i1 %icmp_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2223 'and' 'and_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%xor_ln189_129 = xor i1 %select_ln189_128, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2224 'xor' 'xor_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%or_ln189_97 = or i1 %tmp_5003, i1 %xor_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2225 'or' 'or_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%xor_ln189_130 = xor i1 %tmp_4999, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2226 'xor' 'xor_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_228 = and i1 %or_ln189_97, i1 %xor_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2227 'and' 'and_ln189_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2228 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_229 = and i1 %tmp_5003, i1 %select_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2228 'and' 'and_ln189_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%or_ln189_224 = or i1 %and_ln189_227, i1 %and_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2229 'or' 'or_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%xor_ln189_131 = xor i1 %or_ln189_224, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2230 'xor' 'xor_ln189_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%and_ln189_230 = and i1 %tmp_4999, i1 %xor_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2231 'and' 'and_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_72)   --->   "%select_ln189_130 = select i1 %and_ln189_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2232 'select' 'select_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_98 = or i1 %and_ln189_228, i1 %and_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2233 'or' 'or_ln189_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2234 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_72 = select i1 %or_ln189_98, i13 %select_ln189_130, i13 %add_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2234 'select' 'masked_kernel_72' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_232)   --->   "%tmp_5008 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2235 'bitselect' 'tmp_5008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_232)   --->   "%xor_ln189_132 = xor i1 %tmp_5009, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2236 'xor' 'xor_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2237 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_232 = and i1 %tmp_5008, i1 %xor_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2237 'and' 'and_ln189_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%select_ln189_132 = select i1 %and_ln189_232, i1 %icmp_ln189_134, i1 %icmp_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2238 'select' 'select_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%tmp_5010 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2239 'bitselect' 'tmp_5010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%xor_ln189_289 = xor i1 %tmp_5010, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2240 'xor' 'xor_ln189_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%and_ln189_233 = and i1 %icmp_ln189_133, i1 %xor_ln189_289" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2241 'and' 'and_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%select_ln189_133 = select i1 %and_ln189_232, i1 %and_ln189_233, i1 %icmp_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2242 'select' 'select_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%and_ln189_234 = and i1 %and_ln189_232, i1 %icmp_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2243 'and' 'and_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%xor_ln189_133 = xor i1 %select_ln189_132, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2244 'xor' 'xor_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%or_ln189_100 = or i1 %tmp_5009, i1 %xor_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2245 'or' 'or_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%xor_ln189_134 = xor i1 %tmp_5005, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2246 'xor' 'xor_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_235 = and i1 %or_ln189_100, i1 %xor_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2247 'and' 'and_ln189_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_236 = and i1 %tmp_5009, i1 %select_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2248 'and' 'and_ln189_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%or_ln189_225 = or i1 %and_ln189_234, i1 %and_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2249 'or' 'or_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%xor_ln189_135 = xor i1 %or_ln189_225, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2250 'xor' 'xor_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%and_ln189_237 = and i1 %tmp_5005, i1 %xor_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2251 'and' 'and_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_33)   --->   "%select_ln189_134 = select i1 %and_ln189_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2252 'select' 'select_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2253 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_101 = or i1 %and_ln189_235, i1 %and_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2253 'or' 'or_ln189_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_33 = select i1 %or_ln189_101, i13 %select_ln189_134, i13 %add_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2254 'select' 'masked_kernel_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln191_48 = sext i13 %masked_kernel_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2255 'sext' 'sext_ln191_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln191_49 = sext i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2256 'sext' 'sext_ln191_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.75ns)   --->   "%sum_1208 = add i13 %masked_kernel_33, i13 %masked_kernel_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2257 'add' 'sum_1208' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.75ns)   --->   "%add_ln191_24 = add i14 %sext_ln191_49, i14 %sext_ln191_48" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2258 'add' 'add_ln191_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_5011 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_24, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2259 'bitselect' 'tmp_5011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_5012 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1208, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2260 'bitselect' 'tmp_5012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node sum_1209)   --->   "%xor_ln191_48 = xor i1 %tmp_5011, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2261 'xor' 'xor_ln191_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node sum_1209)   --->   "%and_ln191_24 = and i1 %tmp_5012, i1 %xor_ln191_48" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2262 'and' 'and_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node sum_1209)   --->   "%xor_ln191_49 = xor i1 %tmp_5011, i1 %tmp_5012" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2263 'xor' 'xor_ln191_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node sum_1209)   --->   "%select_ln191_48 = select i1 %and_ln191_24, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2264 'select' 'select_ln191_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2265 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1209 = select i1 %xor_ln191_49, i13 %select_ln191_48, i13 %sum_1208" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2265 'select' 'sum_1209' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_239)   --->   "%tmp_5016 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2266 'bitselect' 'tmp_5016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_239)   --->   "%xor_ln189_136 = xor i1 %tmp_5017, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2267 'xor' 'xor_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_239 = and i1 %tmp_5016, i1 %xor_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2268 'and' 'and_ln189_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%select_ln189_136 = select i1 %and_ln189_239, i1 %icmp_ln189_138, i1 %icmp_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2269 'select' 'select_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%tmp_5018 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2270 'bitselect' 'tmp_5018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%xor_ln189_290 = xor i1 %tmp_5018, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2271 'xor' 'xor_ln189_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%and_ln189_240 = and i1 %icmp_ln189_137, i1 %xor_ln189_290" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2272 'and' 'and_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%select_ln189_137 = select i1 %and_ln189_239, i1 %and_ln189_240, i1 %icmp_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2273 'select' 'select_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%and_ln189_241 = and i1 %and_ln189_239, i1 %icmp_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2274 'and' 'and_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%xor_ln189_137 = xor i1 %select_ln189_136, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2275 'xor' 'xor_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%or_ln189_103 = or i1 %tmp_5017, i1 %xor_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2276 'or' 'or_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%xor_ln189_138 = xor i1 %tmp_5013, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2277 'xor' 'xor_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_242 = and i1 %or_ln189_103, i1 %xor_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2278 'and' 'and_ln189_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_243 = and i1 %tmp_5017, i1 %select_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2279 'and' 'and_ln189_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%or_ln189_226 = or i1 %and_ln189_241, i1 %and_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2280 'or' 'or_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%xor_ln189_139 = xor i1 %or_ln189_226, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2281 'xor' 'xor_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%and_ln189_244 = and i1 %tmp_5013, i1 %xor_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2282 'and' 'and_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_34)   --->   "%select_ln189_138 = select i1 %and_ln189_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2283 'select' 'select_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2284 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_104 = or i1 %and_ln189_242, i1 %and_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2284 'or' 'or_ln189_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_34 = select i1 %or_ln189_104, i13 %select_ln189_138, i13 %add_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2285 'select' 'masked_kernel_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln191_50 = sext i13 %sum_1209" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2286 'sext' 'sext_ln191_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln191_51 = sext i13 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2287 'sext' 'sext_ln191_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.75ns)   --->   "%sum_1210 = add i13 %masked_kernel_34, i13 %sum_1209" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2288 'add' 'sum_1210' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2289 [1/1] (0.75ns)   --->   "%add_ln191_25 = add i14 %sext_ln191_51, i14 %sext_ln191_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2289 'add' 'add_ln191_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_5019 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_25, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2290 'bitselect' 'tmp_5019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_5020 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1210, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2291 'bitselect' 'tmp_5020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node sum_1211)   --->   "%xor_ln191_50 = xor i1 %tmp_5019, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2292 'xor' 'xor_ln191_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node sum_1211)   --->   "%and_ln191_25 = and i1 %tmp_5020, i1 %xor_ln191_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2293 'and' 'and_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node sum_1211)   --->   "%xor_ln191_51 = xor i1 %tmp_5019, i1 %tmp_5020" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2294 'xor' 'xor_ln191_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node sum_1211)   --->   "%select_ln191_50 = select i1 %and_ln191_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2295 'select' 'select_ln191_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1211 = select i1 %xor_ln191_51, i13 %select_ln191_50, i13 %sum_1210" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2296 'select' 'sum_1211' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_246)   --->   "%tmp_5024 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2297 'bitselect' 'tmp_5024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_246)   --->   "%xor_ln189_140 = xor i1 %tmp_5025, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2298 'xor' 'xor_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_246 = and i1 %tmp_5024, i1 %xor_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2299 'and' 'and_ln189_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%select_ln189_140 = select i1 %and_ln189_246, i1 %icmp_ln189_142, i1 %icmp_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2300 'select' 'select_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%tmp_5026 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2301 'bitselect' 'tmp_5026' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%xor_ln189_291 = xor i1 %tmp_5026, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2302 'xor' 'xor_ln189_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%and_ln189_247 = and i1 %icmp_ln189_141, i1 %xor_ln189_291" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2303 'and' 'and_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%select_ln189_141 = select i1 %and_ln189_246, i1 %and_ln189_247, i1 %icmp_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2304 'select' 'select_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%and_ln189_248 = and i1 %and_ln189_246, i1 %icmp_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2305 'and' 'and_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%xor_ln189_141 = xor i1 %select_ln189_140, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2306 'xor' 'xor_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%or_ln189_106 = or i1 %tmp_5025, i1 %xor_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2307 'or' 'or_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%xor_ln189_142 = xor i1 %tmp_5021, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2308 'xor' 'xor_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2309 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_249 = and i1 %or_ln189_106, i1 %xor_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2309 'and' 'and_ln189_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2310 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_250 = and i1 %tmp_5025, i1 %select_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2310 'and' 'and_ln189_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%or_ln189_227 = or i1 %and_ln189_248, i1 %and_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2311 'or' 'or_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%xor_ln189_143 = xor i1 %or_ln189_227, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2312 'xor' 'xor_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%and_ln189_251 = and i1 %tmp_5021, i1 %xor_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2313 'and' 'and_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_35)   --->   "%select_ln189_142 = select i1 %and_ln189_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2314 'select' 'select_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_107 = or i1 %and_ln189_249, i1 %and_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2315 'or' 'or_ln189_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_35 = select i1 %or_ln189_107, i13 %select_ln189_142, i13 %add_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2316 'select' 'masked_kernel_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_253)   --->   "%tmp_5059 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2317 'bitselect' 'tmp_5059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_253)   --->   "%xor_ln189_144 = xor i1 %tmp_5060, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2318 'xor' 'xor_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_253 = and i1 %tmp_5059, i1 %xor_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2319 'and' 'and_ln189_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%select_ln189_144 = select i1 %and_ln189_253, i1 %icmp_ln189_146, i1 %icmp_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2320 'select' 'select_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%tmp_5061 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2321 'bitselect' 'tmp_5061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%xor_ln189_292 = xor i1 %tmp_5061, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2322 'xor' 'xor_ln189_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%and_ln189_254 = and i1 %icmp_ln189_145, i1 %xor_ln189_292" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2323 'and' 'and_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%select_ln189_145 = select i1 %and_ln189_253, i1 %and_ln189_254, i1 %icmp_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2324 'select' 'select_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%and_ln189_255 = and i1 %and_ln189_253, i1 %icmp_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2325 'and' 'and_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%xor_ln189_145 = xor i1 %select_ln189_144, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2326 'xor' 'xor_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%or_ln189_109 = or i1 %tmp_5060, i1 %xor_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2327 'or' 'or_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%xor_ln189_146 = xor i1 %tmp_5056, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2328 'xor' 'xor_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2329 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_256 = and i1 %or_ln189_109, i1 %xor_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2329 'and' 'and_ln189_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2330 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_257 = and i1 %tmp_5060, i1 %select_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2330 'and' 'and_ln189_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%or_ln189_228 = or i1 %and_ln189_255, i1 %and_ln189_257" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2331 'or' 'or_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%xor_ln189_147 = xor i1 %or_ln189_228, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2332 'xor' 'xor_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%and_ln189_258 = and i1 %tmp_5056, i1 %xor_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2333 'and' 'and_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_73)   --->   "%select_ln189_146 = select i1 %and_ln189_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2334 'select' 'select_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_110 = or i1 %and_ln189_256, i1 %and_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2335 'or' 'or_ln189_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_73 = select i1 %or_ln189_110, i13 %select_ln189_146, i13 %add_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2336 'select' 'masked_kernel_73' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_260)   --->   "%tmp_5065 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2337 'bitselect' 'tmp_5065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_260)   --->   "%xor_ln189_148 = xor i1 %tmp_5066, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2338 'xor' 'xor_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_260 = and i1 %tmp_5065, i1 %xor_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2339 'and' 'and_ln189_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%select_ln189_148 = select i1 %and_ln189_260, i1 %icmp_ln189_150, i1 %icmp_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2340 'select' 'select_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%tmp_5067 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2341 'bitselect' 'tmp_5067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%xor_ln189_293 = xor i1 %tmp_5067, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2342 'xor' 'xor_ln189_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%and_ln189_261 = and i1 %icmp_ln189_149, i1 %xor_ln189_293" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2343 'and' 'and_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%select_ln189_149 = select i1 %and_ln189_260, i1 %and_ln189_261, i1 %icmp_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2344 'select' 'select_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%and_ln189_262 = and i1 %and_ln189_260, i1 %icmp_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2345 'and' 'and_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%xor_ln189_149 = xor i1 %select_ln189_148, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2346 'xor' 'xor_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%or_ln189_112 = or i1 %tmp_5066, i1 %xor_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2347 'or' 'or_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%xor_ln189_150 = xor i1 %tmp_5062, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2348 'xor' 'xor_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_263 = and i1 %or_ln189_112, i1 %xor_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2349 'and' 'and_ln189_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_264 = and i1 %tmp_5066, i1 %select_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2350 'and' 'and_ln189_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%or_ln189_229 = or i1 %and_ln189_262, i1 %and_ln189_264" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2351 'or' 'or_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%xor_ln189_151 = xor i1 %or_ln189_229, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2352 'xor' 'xor_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%and_ln189_265 = and i1 %tmp_5062, i1 %xor_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2353 'and' 'and_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_37)   --->   "%select_ln189_150 = select i1 %and_ln189_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2354 'select' 'select_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_113 = or i1 %and_ln189_263, i1 %and_ln189_265" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2355 'or' 'or_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_37 = select i1 %or_ln189_113, i13 %select_ln189_150, i13 %add_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2356 'select' 'masked_kernel_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln191_54 = sext i13 %masked_kernel_73" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2357 'sext' 'sext_ln191_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln191_55 = sext i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2358 'sext' 'sext_ln191_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (0.75ns)   --->   "%sum_1215 = add i13 %masked_kernel_37, i13 %masked_kernel_73" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2359 'add' 'sum_1215' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.75ns)   --->   "%add_ln191_27 = add i14 %sext_ln191_55, i14 %sext_ln191_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2360 'add' 'add_ln191_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_5068 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_27, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2361 'bitselect' 'tmp_5068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_5069 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1215, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2362 'bitselect' 'tmp_5069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node sum_1216)   --->   "%xor_ln191_54 = xor i1 %tmp_5068, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2363 'xor' 'xor_ln191_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node sum_1216)   --->   "%and_ln191_27 = and i1 %tmp_5069, i1 %xor_ln191_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2364 'and' 'and_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node sum_1216)   --->   "%xor_ln191_55 = xor i1 %tmp_5068, i1 %tmp_5069" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2365 'xor' 'xor_ln191_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node sum_1216)   --->   "%select_ln191_54 = select i1 %and_ln191_27, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2366 'select' 'select_ln191_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1216 = select i1 %xor_ln191_55, i13 %select_ln191_54, i13 %sum_1215" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2367 'select' 'sum_1216' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_267)   --->   "%tmp_5073 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2368 'bitselect' 'tmp_5073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_267)   --->   "%xor_ln189_152 = xor i1 %tmp_5074, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2369 'xor' 'xor_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_267 = and i1 %tmp_5073, i1 %xor_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2370 'and' 'and_ln189_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%select_ln189_152 = select i1 %and_ln189_267, i1 %icmp_ln189_154, i1 %icmp_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2371 'select' 'select_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%tmp_5075 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2372 'bitselect' 'tmp_5075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%xor_ln189_294 = xor i1 %tmp_5075, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2373 'xor' 'xor_ln189_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%and_ln189_268 = and i1 %icmp_ln189_153, i1 %xor_ln189_294" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2374 'and' 'and_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%select_ln189_153 = select i1 %and_ln189_267, i1 %and_ln189_268, i1 %icmp_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2375 'select' 'select_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%and_ln189_269 = and i1 %and_ln189_267, i1 %icmp_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2376 'and' 'and_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%xor_ln189_153 = xor i1 %select_ln189_152, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2377 'xor' 'xor_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%or_ln189_115 = or i1 %tmp_5074, i1 %xor_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2378 'or' 'or_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%xor_ln189_154 = xor i1 %tmp_5070, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2379 'xor' 'xor_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_270 = and i1 %or_ln189_115, i1 %xor_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2380 'and' 'and_ln189_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2381 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_271 = and i1 %tmp_5074, i1 %select_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2381 'and' 'and_ln189_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%or_ln189_230 = or i1 %and_ln189_269, i1 %and_ln189_271" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2382 'or' 'or_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%xor_ln189_155 = xor i1 %or_ln189_230, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2383 'xor' 'xor_ln189_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%and_ln189_272 = and i1 %tmp_5070, i1 %xor_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2384 'and' 'and_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_38)   --->   "%select_ln189_154 = select i1 %and_ln189_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2385 'select' 'select_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_116 = or i1 %and_ln189_270, i1 %and_ln189_272" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2386 'or' 'or_ln189_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2387 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_38 = select i1 %or_ln189_116, i13 %select_ln189_154, i13 %add_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2387 'select' 'masked_kernel_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln191_56 = sext i13 %sum_1216" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2388 'sext' 'sext_ln191_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln191_57 = sext i13 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2389 'sext' 'sext_ln191_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.75ns)   --->   "%sum_1217 = add i13 %masked_kernel_38, i13 %sum_1216" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2390 'add' 'sum_1217' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2391 [1/1] (0.75ns)   --->   "%add_ln191_28 = add i14 %sext_ln191_57, i14 %sext_ln191_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2391 'add' 'add_ln191_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_5076 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_28, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2392 'bitselect' 'tmp_5076' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_5077 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1217, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2393 'bitselect' 'tmp_5077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node sum_1218)   --->   "%xor_ln191_56 = xor i1 %tmp_5076, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2394 'xor' 'xor_ln191_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node sum_1218)   --->   "%and_ln191_28 = and i1 %tmp_5077, i1 %xor_ln191_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2395 'and' 'and_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node sum_1218)   --->   "%xor_ln191_57 = xor i1 %tmp_5076, i1 %tmp_5077" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2396 'xor' 'xor_ln191_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node sum_1218)   --->   "%select_ln191_56 = select i1 %and_ln191_28, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2397 'select' 'select_ln191_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1218 = select i1 %xor_ln191_57, i13 %select_ln191_56, i13 %sum_1217" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2398 'select' 'sum_1218' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_274)   --->   "%tmp_5081 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2399 'bitselect' 'tmp_5081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_274)   --->   "%xor_ln189_156 = xor i1 %tmp_5082, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2400 'xor' 'xor_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_274 = and i1 %tmp_5081, i1 %xor_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2401 'and' 'and_ln189_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%select_ln189_156 = select i1 %and_ln189_274, i1 %icmp_ln189_158, i1 %icmp_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2402 'select' 'select_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%tmp_5083 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2403 'bitselect' 'tmp_5083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%xor_ln189_295 = xor i1 %tmp_5083, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2404 'xor' 'xor_ln189_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%and_ln189_275 = and i1 %icmp_ln189_157, i1 %xor_ln189_295" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2405 'and' 'and_ln189_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%select_ln189_157 = select i1 %and_ln189_274, i1 %and_ln189_275, i1 %icmp_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2406 'select' 'select_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%and_ln189_276 = and i1 %and_ln189_274, i1 %icmp_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2407 'and' 'and_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%xor_ln189_157 = xor i1 %select_ln189_156, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2408 'xor' 'xor_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%or_ln189_118 = or i1 %tmp_5082, i1 %xor_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2409 'or' 'or_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%xor_ln189_158 = xor i1 %tmp_5078, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2410 'xor' 'xor_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_277 = and i1 %or_ln189_118, i1 %xor_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2411 'and' 'and_ln189_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_278 = and i1 %tmp_5082, i1 %select_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2412 'and' 'and_ln189_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%or_ln189_231 = or i1 %and_ln189_276, i1 %and_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2413 'or' 'or_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%xor_ln189_159 = xor i1 %or_ln189_231, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2414 'xor' 'xor_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%and_ln189_279 = and i1 %tmp_5078, i1 %xor_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2415 'and' 'and_ln189_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_39)   --->   "%select_ln189_158 = select i1 %and_ln189_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2416 'select' 'select_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_119 = or i1 %and_ln189_277, i1 %and_ln189_279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2417 'or' 'or_ln189_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_39 = select i1 %or_ln189_119, i13 %select_ln189_158, i13 %add_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2418 'select' 'masked_kernel_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_281)   --->   "%tmp_5116 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2419 'bitselect' 'tmp_5116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_281)   --->   "%xor_ln189_160 = xor i1 %tmp_5117, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2420 'xor' 'xor_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_281 = and i1 %tmp_5116, i1 %xor_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2421 'and' 'and_ln189_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%select_ln189_160 = select i1 %and_ln189_281, i1 %icmp_ln189_162, i1 %icmp_ln189_163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2422 'select' 'select_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%tmp_5118 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2423 'bitselect' 'tmp_5118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%xor_ln189_296 = xor i1 %tmp_5118, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2424 'xor' 'xor_ln189_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%and_ln189_282 = and i1 %icmp_ln189_161, i1 %xor_ln189_296" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2425 'and' 'and_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%select_ln189_161 = select i1 %and_ln189_281, i1 %and_ln189_282, i1 %icmp_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2426 'select' 'select_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%and_ln189_283 = and i1 %and_ln189_281, i1 %icmp_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2427 'and' 'and_ln189_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%xor_ln189_161 = xor i1 %select_ln189_160, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2428 'xor' 'xor_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%or_ln189_121 = or i1 %tmp_5117, i1 %xor_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2429 'or' 'or_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%xor_ln189_162 = xor i1 %tmp_5113, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2430 'xor' 'xor_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_284 = and i1 %or_ln189_121, i1 %xor_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2431 'and' 'and_ln189_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_285 = and i1 %tmp_5117, i1 %select_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2432 'and' 'and_ln189_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%or_ln189_232 = or i1 %and_ln189_283, i1 %and_ln189_285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2433 'or' 'or_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%xor_ln189_163 = xor i1 %or_ln189_232, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2434 'xor' 'xor_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%and_ln189_286 = and i1 %tmp_5113, i1 %xor_ln189_163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2435 'and' 'and_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_74)   --->   "%select_ln189_162 = select i1 %and_ln189_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2436 'select' 'select_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_122 = or i1 %and_ln189_284, i1 %and_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2437 'or' 'or_ln189_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2438 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_74 = select i1 %or_ln189_122, i13 %select_ln189_162, i13 %add_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2438 'select' 'masked_kernel_74' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_288)   --->   "%tmp_5122 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2439 'bitselect' 'tmp_5122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_288)   --->   "%xor_ln189_164 = xor i1 %tmp_5123, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2440 'xor' 'xor_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_288 = and i1 %tmp_5122, i1 %xor_ln189_164" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2441 'and' 'and_ln189_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%select_ln189_164 = select i1 %and_ln189_288, i1 %icmp_ln189_166, i1 %icmp_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2442 'select' 'select_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%tmp_5124 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2443 'bitselect' 'tmp_5124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%xor_ln189_297 = xor i1 %tmp_5124, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2444 'xor' 'xor_ln189_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%and_ln189_289 = and i1 %icmp_ln189_165, i1 %xor_ln189_297" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2445 'and' 'and_ln189_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%select_ln189_165 = select i1 %and_ln189_288, i1 %and_ln189_289, i1 %icmp_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2446 'select' 'select_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%and_ln189_290 = and i1 %and_ln189_288, i1 %icmp_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2447 'and' 'and_ln189_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%xor_ln189_165 = xor i1 %select_ln189_164, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2448 'xor' 'xor_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%or_ln189_124 = or i1 %tmp_5123, i1 %xor_ln189_165" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2449 'or' 'or_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%xor_ln189_166 = xor i1 %tmp_5119, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2450 'xor' 'xor_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2451 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_291 = and i1 %or_ln189_124, i1 %xor_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2451 'and' 'and_ln189_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_292 = and i1 %tmp_5123, i1 %select_ln189_165" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2452 'and' 'and_ln189_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%or_ln189_233 = or i1 %and_ln189_290, i1 %and_ln189_292" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2453 'or' 'or_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%xor_ln189_167 = xor i1 %or_ln189_233, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2454 'xor' 'xor_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%and_ln189_293 = and i1 %tmp_5119, i1 %xor_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2455 'and' 'and_ln189_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_41)   --->   "%select_ln189_166 = select i1 %and_ln189_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2456 'select' 'select_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2457 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_125 = or i1 %and_ln189_291, i1 %and_ln189_293" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2457 'or' 'or_ln189_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2458 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_41 = select i1 %or_ln189_125, i13 %select_ln189_166, i13 %add_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2458 'select' 'masked_kernel_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln191_60 = sext i13 %masked_kernel_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2459 'sext' 'sext_ln191_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln191_61 = sext i13 %masked_kernel_41" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2460 'sext' 'sext_ln191_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.75ns)   --->   "%sum_1222 = add i13 %masked_kernel_41, i13 %masked_kernel_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2461 'add' 'sum_1222' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2462 [1/1] (0.75ns)   --->   "%add_ln191_30 = add i14 %sext_ln191_61, i14 %sext_ln191_60" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2462 'add' 'add_ln191_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_5125 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_30, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2463 'bitselect' 'tmp_5125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_5126 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1222, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2464 'bitselect' 'tmp_5126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node sum_1223)   --->   "%xor_ln191_60 = xor i1 %tmp_5125, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2465 'xor' 'xor_ln191_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node sum_1223)   --->   "%and_ln191_30 = and i1 %tmp_5126, i1 %xor_ln191_60" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2466 'and' 'and_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node sum_1223)   --->   "%xor_ln191_61 = xor i1 %tmp_5125, i1 %tmp_5126" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2467 'xor' 'xor_ln191_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node sum_1223)   --->   "%select_ln191_60 = select i1 %and_ln191_30, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2468 'select' 'select_ln191_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2469 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1223 = select i1 %xor_ln191_61, i13 %select_ln191_60, i13 %sum_1222" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2469 'select' 'sum_1223' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_295)   --->   "%tmp_5130 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2470 'bitselect' 'tmp_5130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_295)   --->   "%xor_ln189_168 = xor i1 %tmp_5131, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2471 'xor' 'xor_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_295 = and i1 %tmp_5130, i1 %xor_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2472 'and' 'and_ln189_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%select_ln189_168 = select i1 %and_ln189_295, i1 %icmp_ln189_170, i1 %icmp_ln189_171" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2473 'select' 'select_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%tmp_5132 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2474 'bitselect' 'tmp_5132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%xor_ln189_298 = xor i1 %tmp_5132, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2475 'xor' 'xor_ln189_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%and_ln189_296 = and i1 %icmp_ln189_169, i1 %xor_ln189_298" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2476 'and' 'and_ln189_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%select_ln189_169 = select i1 %and_ln189_295, i1 %and_ln189_296, i1 %icmp_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2477 'select' 'select_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%and_ln189_297 = and i1 %and_ln189_295, i1 %icmp_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2478 'and' 'and_ln189_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%xor_ln189_169 = xor i1 %select_ln189_168, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2479 'xor' 'xor_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%or_ln189_127 = or i1 %tmp_5131, i1 %xor_ln189_169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2480 'or' 'or_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%xor_ln189_170 = xor i1 %tmp_5127, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2481 'xor' 'xor_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2482 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_298 = and i1 %or_ln189_127, i1 %xor_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2482 'and' 'and_ln189_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_299 = and i1 %tmp_5131, i1 %select_ln189_169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2483 'and' 'and_ln189_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%or_ln189_234 = or i1 %and_ln189_297, i1 %and_ln189_299" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2484 'or' 'or_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%xor_ln189_171 = xor i1 %or_ln189_234, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2485 'xor' 'xor_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%and_ln189_300 = and i1 %tmp_5127, i1 %xor_ln189_171" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2486 'and' 'and_ln189_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_42)   --->   "%select_ln189_170 = select i1 %and_ln189_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2487 'select' 'select_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_128 = or i1 %and_ln189_298, i1 %and_ln189_300" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2488 'or' 'or_ln189_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2489 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_42 = select i1 %or_ln189_128, i13 %select_ln189_170, i13 %add_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2489 'select' 'masked_kernel_42' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln191_62 = sext i13 %sum_1223" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2490 'sext' 'sext_ln191_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln191_63 = sext i13 %masked_kernel_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2491 'sext' 'sext_ln191_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2492 [1/1] (0.75ns)   --->   "%sum_1224 = add i13 %masked_kernel_42, i13 %sum_1223" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2492 'add' 'sum_1224' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2493 [1/1] (0.75ns)   --->   "%add_ln191_31 = add i14 %sext_ln191_63, i14 %sext_ln191_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2493 'add' 'add_ln191_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_5133 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_31, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2494 'bitselect' 'tmp_5133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_5134 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1224, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2495 'bitselect' 'tmp_5134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node sum_1225)   --->   "%xor_ln191_62 = xor i1 %tmp_5133, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2496 'xor' 'xor_ln191_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node sum_1225)   --->   "%and_ln191_31 = and i1 %tmp_5134, i1 %xor_ln191_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2497 'and' 'and_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node sum_1225)   --->   "%xor_ln191_63 = xor i1 %tmp_5133, i1 %tmp_5134" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2498 'xor' 'xor_ln191_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node sum_1225)   --->   "%select_ln191_62 = select i1 %and_ln191_31, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2499 'select' 'select_ln191_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1225 = select i1 %xor_ln191_63, i13 %select_ln191_62, i13 %sum_1224" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2500 'select' 'sum_1225' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_302)   --->   "%tmp_5138 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2501 'bitselect' 'tmp_5138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_302)   --->   "%xor_ln189_172 = xor i1 %tmp_5139, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2502 'xor' 'xor_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2503 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_302 = and i1 %tmp_5138, i1 %xor_ln189_172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2503 'and' 'and_ln189_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%select_ln189_172 = select i1 %and_ln189_302, i1 %icmp_ln189_174, i1 %icmp_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2504 'select' 'select_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%tmp_5140 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2505 'bitselect' 'tmp_5140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%xor_ln189_299 = xor i1 %tmp_5140, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2506 'xor' 'xor_ln189_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%and_ln189_303 = and i1 %icmp_ln189_173, i1 %xor_ln189_299" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2507 'and' 'and_ln189_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%select_ln189_173 = select i1 %and_ln189_302, i1 %and_ln189_303, i1 %icmp_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2508 'select' 'select_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%and_ln189_304 = and i1 %and_ln189_302, i1 %icmp_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2509 'and' 'and_ln189_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%xor_ln189_173 = xor i1 %select_ln189_172, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2510 'xor' 'xor_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%or_ln189_130 = or i1 %tmp_5139, i1 %xor_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2511 'or' 'or_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%xor_ln189_174 = xor i1 %tmp_5135, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2512 'xor' 'xor_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_305 = and i1 %or_ln189_130, i1 %xor_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2513 'and' 'and_ln189_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_306 = and i1 %tmp_5139, i1 %select_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2514 'and' 'and_ln189_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%or_ln189_235 = or i1 %and_ln189_304, i1 %and_ln189_306" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2515 'or' 'or_ln189_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%xor_ln189_175 = xor i1 %or_ln189_235, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2516 'xor' 'xor_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%and_ln189_307 = and i1 %tmp_5135, i1 %xor_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2517 'and' 'and_ln189_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_43)   --->   "%select_ln189_174 = select i1 %and_ln189_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2518 'select' 'select_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2519 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_131 = or i1 %and_ln189_305, i1 %and_ln189_307" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2519 'or' 'or_ln189_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_43 = select i1 %or_ln189_131, i13 %select_ln189_174, i13 %add_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2520 'select' 'masked_kernel_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_309)   --->   "%tmp_5173 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2521 'bitselect' 'tmp_5173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_309)   --->   "%xor_ln189_176 = xor i1 %tmp_5174, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2522 'xor' 'xor_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2523 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_309 = and i1 %tmp_5173, i1 %xor_ln189_176" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2523 'and' 'and_ln189_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%select_ln189_176 = select i1 %and_ln189_309, i1 %icmp_ln189_178, i1 %icmp_ln189_179" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2524 'select' 'select_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%tmp_5175 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2525 'bitselect' 'tmp_5175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%xor_ln189_300 = xor i1 %tmp_5175, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2526 'xor' 'xor_ln189_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%and_ln189_310 = and i1 %icmp_ln189_177, i1 %xor_ln189_300" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2527 'and' 'and_ln189_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%select_ln189_177 = select i1 %and_ln189_309, i1 %and_ln189_310, i1 %icmp_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2528 'select' 'select_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%and_ln189_311 = and i1 %and_ln189_309, i1 %icmp_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2529 'and' 'and_ln189_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%xor_ln189_177 = xor i1 %select_ln189_176, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2530 'xor' 'xor_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%or_ln189_133 = or i1 %tmp_5174, i1 %xor_ln189_177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2531 'or' 'or_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%xor_ln189_178 = xor i1 %tmp_5170, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2532 'xor' 'xor_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_312 = and i1 %or_ln189_133, i1 %xor_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2533 'and' 'and_ln189_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_313 = and i1 %tmp_5174, i1 %select_ln189_177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2534 'and' 'and_ln189_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%or_ln189_236 = or i1 %and_ln189_311, i1 %and_ln189_313" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2535 'or' 'or_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%xor_ln189_179 = xor i1 %or_ln189_236, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2536 'xor' 'xor_ln189_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%and_ln189_314 = and i1 %tmp_5170, i1 %xor_ln189_179" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2537 'and' 'and_ln189_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_75)   --->   "%select_ln189_178 = select i1 %and_ln189_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2538 'select' 'select_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_134 = or i1 %and_ln189_312, i1 %and_ln189_314" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2539 'or' 'or_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_75 = select i1 %or_ln189_134, i13 %select_ln189_178, i13 %add_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2540 'select' 'masked_kernel_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_316)   --->   "%tmp_5179 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2541 'bitselect' 'tmp_5179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_316)   --->   "%xor_ln189_180 = xor i1 %tmp_5180, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2542 'xor' 'xor_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2543 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_316 = and i1 %tmp_5179, i1 %xor_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2543 'and' 'and_ln189_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%select_ln189_180 = select i1 %and_ln189_316, i1 %icmp_ln189_182, i1 %icmp_ln189_183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2544 'select' 'select_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%tmp_5181 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2545 'bitselect' 'tmp_5181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%xor_ln189_301 = xor i1 %tmp_5181, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2546 'xor' 'xor_ln189_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%and_ln189_317 = and i1 %icmp_ln189_181, i1 %xor_ln189_301" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2547 'and' 'and_ln189_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%select_ln189_181 = select i1 %and_ln189_316, i1 %and_ln189_317, i1 %icmp_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2548 'select' 'select_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%and_ln189_318 = and i1 %and_ln189_316, i1 %icmp_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2549 'and' 'and_ln189_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%xor_ln189_181 = xor i1 %select_ln189_180, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2550 'xor' 'xor_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%or_ln189_136 = or i1 %tmp_5180, i1 %xor_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2551 'or' 'or_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%xor_ln189_182 = xor i1 %tmp_5176, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2552 'xor' 'xor_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_319 = and i1 %or_ln189_136, i1 %xor_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2553 'and' 'and_ln189_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_320 = and i1 %tmp_5180, i1 %select_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2554 'and' 'and_ln189_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%or_ln189_237 = or i1 %and_ln189_318, i1 %and_ln189_320" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2555 'or' 'or_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%xor_ln189_183 = xor i1 %or_ln189_237, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2556 'xor' 'xor_ln189_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%and_ln189_321 = and i1 %tmp_5176, i1 %xor_ln189_183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2557 'and' 'and_ln189_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_45)   --->   "%select_ln189_182 = select i1 %and_ln189_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2558 'select' 'select_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_137 = or i1 %and_ln189_319, i1 %and_ln189_321" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2559 'or' 'or_ln189_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_45 = select i1 %or_ln189_137, i13 %select_ln189_182, i13 %add_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2560 'select' 'masked_kernel_45' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln191_66 = sext i13 %masked_kernel_75" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2561 'sext' 'sext_ln191_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln191_67 = sext i13 %masked_kernel_45" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2562 'sext' 'sext_ln191_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2563 [1/1] (0.75ns)   --->   "%sum_1229 = add i13 %masked_kernel_45, i13 %masked_kernel_75" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2563 'add' 'sum_1229' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2564 [1/1] (0.75ns)   --->   "%add_ln191_33 = add i14 %sext_ln191_67, i14 %sext_ln191_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2564 'add' 'add_ln191_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_5182 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_33, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2565 'bitselect' 'tmp_5182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_5183 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1229, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2566 'bitselect' 'tmp_5183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node sum_1230)   --->   "%xor_ln191_66 = xor i1 %tmp_5182, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2567 'xor' 'xor_ln191_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node sum_1230)   --->   "%and_ln191_33 = and i1 %tmp_5183, i1 %xor_ln191_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2568 'and' 'and_ln191_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node sum_1230)   --->   "%xor_ln191_67 = xor i1 %tmp_5182, i1 %tmp_5183" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2569 'xor' 'xor_ln191_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node sum_1230)   --->   "%select_ln191_66 = select i1 %and_ln191_33, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2570 'select' 'select_ln191_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2571 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1230 = select i1 %xor_ln191_67, i13 %select_ln191_66, i13 %sum_1229" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2571 'select' 'sum_1230' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_323)   --->   "%tmp_5187 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2572 'bitselect' 'tmp_5187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_323)   --->   "%xor_ln189_184 = xor i1 %tmp_5188, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2573 'xor' 'xor_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2574 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_323 = and i1 %tmp_5187, i1 %xor_ln189_184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2574 'and' 'and_ln189_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%select_ln189_184 = select i1 %and_ln189_323, i1 %icmp_ln189_186, i1 %icmp_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2575 'select' 'select_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%tmp_5189 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2576 'bitselect' 'tmp_5189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%xor_ln189_302 = xor i1 %tmp_5189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2577 'xor' 'xor_ln189_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%and_ln189_324 = and i1 %icmp_ln189_185, i1 %xor_ln189_302" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2578 'and' 'and_ln189_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%select_ln189_185 = select i1 %and_ln189_323, i1 %and_ln189_324, i1 %icmp_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2579 'select' 'select_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%and_ln189_325 = and i1 %and_ln189_323, i1 %icmp_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2580 'and' 'and_ln189_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%xor_ln189_185 = xor i1 %select_ln189_184, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2581 'xor' 'xor_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%or_ln189_139 = or i1 %tmp_5188, i1 %xor_ln189_185" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2582 'or' 'or_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%xor_ln189_186 = xor i1 %tmp_5184, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2583 'xor' 'xor_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2584 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_326 = and i1 %or_ln189_139, i1 %xor_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2584 'and' 'and_ln189_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2585 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_327 = and i1 %tmp_5188, i1 %select_ln189_185" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2585 'and' 'and_ln189_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%or_ln189_238 = or i1 %and_ln189_325, i1 %and_ln189_327" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2586 'or' 'or_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%xor_ln189_187 = xor i1 %or_ln189_238, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2587 'xor' 'xor_ln189_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%and_ln189_328 = and i1 %tmp_5184, i1 %xor_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2588 'and' 'and_ln189_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_46)   --->   "%select_ln189_186 = select i1 %and_ln189_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2589 'select' 'select_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2590 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_140 = or i1 %and_ln189_326, i1 %and_ln189_328" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2590 'or' 'or_ln189_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2591 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_46 = select i1 %or_ln189_140, i13 %select_ln189_186, i13 %add_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2591 'select' 'masked_kernel_46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln191_68 = sext i13 %sum_1230" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2592 'sext' 'sext_ln191_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln191_69 = sext i13 %masked_kernel_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2593 'sext' 'sext_ln191_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2594 [1/1] (0.75ns)   --->   "%sum_1231 = add i13 %masked_kernel_46, i13 %sum_1230" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2594 'add' 'sum_1231' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2595 [1/1] (0.75ns)   --->   "%add_ln191_34 = add i14 %sext_ln191_69, i14 %sext_ln191_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2595 'add' 'add_ln191_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_5190 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_34, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2596 'bitselect' 'tmp_5190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2597 [1/1] (0.00ns)   --->   "%tmp_5191 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1231, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2597 'bitselect' 'tmp_5191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node sum_1232)   --->   "%xor_ln191_68 = xor i1 %tmp_5190, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2598 'xor' 'xor_ln191_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node sum_1232)   --->   "%and_ln191_34 = and i1 %tmp_5191, i1 %xor_ln191_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2599 'and' 'and_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node sum_1232)   --->   "%xor_ln191_69 = xor i1 %tmp_5190, i1 %tmp_5191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2600 'xor' 'xor_ln191_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node sum_1232)   --->   "%select_ln191_68 = select i1 %and_ln191_34, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2601 'select' 'select_ln191_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2602 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1232 = select i1 %xor_ln191_69, i13 %select_ln191_68, i13 %sum_1231" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2602 'select' 'sum_1232' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_330)   --->   "%tmp_5195 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2603 'bitselect' 'tmp_5195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_330)   --->   "%xor_ln189_188 = xor i1 %tmp_5196, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2604 'xor' 'xor_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2605 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_330 = and i1 %tmp_5195, i1 %xor_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2605 'and' 'and_ln189_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%select_ln189_188 = select i1 %and_ln189_330, i1 %icmp_ln189_190, i1 %icmp_ln189_191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2606 'select' 'select_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%tmp_5197 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2607 'bitselect' 'tmp_5197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%xor_ln189_303 = xor i1 %tmp_5197, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2608 'xor' 'xor_ln189_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%and_ln189_331 = and i1 %icmp_ln189_189, i1 %xor_ln189_303" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2609 'and' 'and_ln189_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%select_ln189_189 = select i1 %and_ln189_330, i1 %and_ln189_331, i1 %icmp_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2610 'select' 'select_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%and_ln189_332 = and i1 %and_ln189_330, i1 %icmp_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2611 'and' 'and_ln189_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%xor_ln189_189 = xor i1 %select_ln189_188, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2612 'xor' 'xor_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%or_ln189_142 = or i1 %tmp_5196, i1 %xor_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2613 'or' 'or_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%xor_ln189_190 = xor i1 %tmp_5192, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2614 'xor' 'xor_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2615 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_333 = and i1 %or_ln189_142, i1 %xor_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2615 'and' 'and_ln189_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2616 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_334 = and i1 %tmp_5196, i1 %select_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2616 'and' 'and_ln189_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%or_ln189_239 = or i1 %and_ln189_332, i1 %and_ln189_334" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2617 'or' 'or_ln189_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%xor_ln189_191 = xor i1 %or_ln189_239, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2618 'xor' 'xor_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%and_ln189_335 = and i1 %tmp_5192, i1 %xor_ln189_191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2619 'and' 'and_ln189_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_47)   --->   "%select_ln189_190 = select i1 %and_ln189_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2620 'select' 'select_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2621 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_143 = or i1 %and_ln189_333, i1 %and_ln189_335" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2621 'or' 'or_ln189_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2622 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_47 = select i1 %or_ln189_143, i13 %select_ln189_190, i13 %add_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2622 'select' 'masked_kernel_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_337)   --->   "%tmp_5230 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_48, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2623 'bitselect' 'tmp_5230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_337)   --->   "%xor_ln189_192 = xor i1 %tmp_5231, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2624 'xor' 'xor_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2625 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_337 = and i1 %tmp_5230, i1 %xor_ln189_192" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2625 'and' 'and_ln189_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%select_ln189_192 = select i1 %and_ln189_337, i1 %icmp_ln189_194, i1 %icmp_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2626 'select' 'select_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%tmp_5232 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_48, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2627 'bitselect' 'tmp_5232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%xor_ln189_304 = xor i1 %tmp_5232, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2628 'xor' 'xor_ln189_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%and_ln189_338 = and i1 %icmp_ln189_193, i1 %xor_ln189_304" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2629 'and' 'and_ln189_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%select_ln189_193 = select i1 %and_ln189_337, i1 %and_ln189_338, i1 %icmp_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2630 'select' 'select_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%and_ln189_339 = and i1 %and_ln189_337, i1 %icmp_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2631 'and' 'and_ln189_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%xor_ln189_193 = xor i1 %select_ln189_192, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2632 'xor' 'xor_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%or_ln189_145 = or i1 %tmp_5231, i1 %xor_ln189_193" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2633 'or' 'or_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%xor_ln189_194 = xor i1 %tmp_5227, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2634 'xor' 'xor_ln189_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2635 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_340 = and i1 %or_ln189_145, i1 %xor_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2635 'and' 'and_ln189_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2636 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_341 = and i1 %tmp_5231, i1 %select_ln189_193" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2636 'and' 'and_ln189_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%or_ln189_240 = or i1 %and_ln189_339, i1 %and_ln189_341" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2637 'or' 'or_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%xor_ln189_195 = xor i1 %or_ln189_240, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2638 'xor' 'xor_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%and_ln189_342 = and i1 %tmp_5227, i1 %xor_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2639 'and' 'and_ln189_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_76)   --->   "%select_ln189_194 = select i1 %and_ln189_340, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2640 'select' 'select_ln189_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2641 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_146 = or i1 %and_ln189_340, i1 %and_ln189_342" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2641 'or' 'or_ln189_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2642 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_76 = select i1 %or_ln189_146, i13 %select_ln189_194, i13 %add_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2642 'select' 'masked_kernel_76' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_344)   --->   "%tmp_5236 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_49, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2643 'bitselect' 'tmp_5236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_344)   --->   "%xor_ln189_196 = xor i1 %tmp_5237, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2644 'xor' 'xor_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2645 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_344 = and i1 %tmp_5236, i1 %xor_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2645 'and' 'and_ln189_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%select_ln189_196 = select i1 %and_ln189_344, i1 %icmp_ln189_198, i1 %icmp_ln189_199" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2646 'select' 'select_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%tmp_5238 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_49, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2647 'bitselect' 'tmp_5238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%xor_ln189_305 = xor i1 %tmp_5238, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2648 'xor' 'xor_ln189_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%and_ln189_345 = and i1 %icmp_ln189_197, i1 %xor_ln189_305" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2649 'and' 'and_ln189_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%select_ln189_197 = select i1 %and_ln189_344, i1 %and_ln189_345, i1 %icmp_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2650 'select' 'select_ln189_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%and_ln189_346 = and i1 %and_ln189_344, i1 %icmp_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2651 'and' 'and_ln189_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%xor_ln189_197 = xor i1 %select_ln189_196, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2652 'xor' 'xor_ln189_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%or_ln189_148 = or i1 %tmp_5237, i1 %xor_ln189_197" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2653 'or' 'or_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%xor_ln189_198 = xor i1 %tmp_5233, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2654 'xor' 'xor_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_347 = and i1 %or_ln189_148, i1 %xor_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2655 'and' 'and_ln189_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2656 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_348 = and i1 %tmp_5237, i1 %select_ln189_197" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2656 'and' 'and_ln189_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%or_ln189_241 = or i1 %and_ln189_346, i1 %and_ln189_348" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2657 'or' 'or_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%xor_ln189_199 = xor i1 %or_ln189_241, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2658 'xor' 'xor_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%and_ln189_349 = and i1 %tmp_5233, i1 %xor_ln189_199" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2659 'and' 'and_ln189_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_49)   --->   "%select_ln189_198 = select i1 %and_ln189_347, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2660 'select' 'select_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2661 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_149 = or i1 %and_ln189_347, i1 %and_ln189_349" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2661 'or' 'or_ln189_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2662 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_49 = select i1 %or_ln189_149, i13 %select_ln189_198, i13 %add_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2662 'select' 'masked_kernel_49' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln191_72 = sext i13 %masked_kernel_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2663 'sext' 'sext_ln191_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln191_73 = sext i13 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2664 'sext' 'sext_ln191_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2665 [1/1] (0.75ns)   --->   "%sum_1236 = add i13 %masked_kernel_49, i13 %masked_kernel_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2665 'add' 'sum_1236' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2666 [1/1] (0.75ns)   --->   "%add_ln191_36 = add i14 %sext_ln191_73, i14 %sext_ln191_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2666 'add' 'add_ln191_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2667 [1/1] (0.00ns)   --->   "%tmp_5239 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_36, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2667 'bitselect' 'tmp_5239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_5240 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1236, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2668 'bitselect' 'tmp_5240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node sum_1237)   --->   "%xor_ln191_72 = xor i1 %tmp_5239, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2669 'xor' 'xor_ln191_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node sum_1237)   --->   "%and_ln191_36 = and i1 %tmp_5240, i1 %xor_ln191_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2670 'and' 'and_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node sum_1237)   --->   "%xor_ln191_73 = xor i1 %tmp_5239, i1 %tmp_5240" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2671 'xor' 'xor_ln191_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node sum_1237)   --->   "%select_ln191_72 = select i1 %and_ln191_36, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2672 'select' 'select_ln191_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2673 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1237 = select i1 %xor_ln191_73, i13 %select_ln191_72, i13 %sum_1236" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2673 'select' 'sum_1237' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_351)   --->   "%tmp_5244 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_50, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2674 'bitselect' 'tmp_5244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_351)   --->   "%xor_ln189_200 = xor i1 %tmp_5245, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2675 'xor' 'xor_ln189_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2676 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_351 = and i1 %tmp_5244, i1 %xor_ln189_200" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2676 'and' 'and_ln189_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%select_ln189_200 = select i1 %and_ln189_351, i1 %icmp_ln189_202, i1 %icmp_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2677 'select' 'select_ln189_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%tmp_5246 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_50, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2678 'bitselect' 'tmp_5246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%xor_ln189_306 = xor i1 %tmp_5246, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2679 'xor' 'xor_ln189_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%and_ln189_352 = and i1 %icmp_ln189_201, i1 %xor_ln189_306" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2680 'and' 'and_ln189_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%select_ln189_201 = select i1 %and_ln189_351, i1 %and_ln189_352, i1 %icmp_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2681 'select' 'select_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%and_ln189_353 = and i1 %and_ln189_351, i1 %icmp_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2682 'and' 'and_ln189_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%xor_ln189_201 = xor i1 %select_ln189_200, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2683 'xor' 'xor_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%or_ln189_151 = or i1 %tmp_5245, i1 %xor_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2684 'or' 'or_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%xor_ln189_202 = xor i1 %tmp_5241, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2685 'xor' 'xor_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2686 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_354 = and i1 %or_ln189_151, i1 %xor_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2686 'and' 'and_ln189_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2687 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_355 = and i1 %tmp_5245, i1 %select_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2687 'and' 'and_ln189_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%or_ln189_242 = or i1 %and_ln189_353, i1 %and_ln189_355" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2688 'or' 'or_ln189_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%xor_ln189_203 = xor i1 %or_ln189_242, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2689 'xor' 'xor_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%and_ln189_356 = and i1 %tmp_5241, i1 %xor_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2690 'and' 'and_ln189_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_50)   --->   "%select_ln189_202 = select i1 %and_ln189_354, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2691 'select' 'select_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2692 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_152 = or i1 %and_ln189_354, i1 %and_ln189_356" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2692 'or' 'or_ln189_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2693 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_50 = select i1 %or_ln189_152, i13 %select_ln189_202, i13 %add_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2693 'select' 'masked_kernel_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln191_74 = sext i13 %sum_1237" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2694 'sext' 'sext_ln191_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln191_75 = sext i13 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2695 'sext' 'sext_ln191_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2696 [1/1] (0.75ns)   --->   "%sum_1238 = add i13 %masked_kernel_50, i13 %sum_1237" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2696 'add' 'sum_1238' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2697 [1/1] (0.75ns)   --->   "%add_ln191_37 = add i14 %sext_ln191_75, i14 %sext_ln191_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2697 'add' 'add_ln191_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2698 [1/1] (0.00ns)   --->   "%tmp_5247 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_37, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2698 'bitselect' 'tmp_5247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_5248 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1238, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2699 'bitselect' 'tmp_5248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node sum_1239)   --->   "%xor_ln191_74 = xor i1 %tmp_5247, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2700 'xor' 'xor_ln191_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node sum_1239)   --->   "%and_ln191_37 = and i1 %tmp_5248, i1 %xor_ln191_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2701 'and' 'and_ln191_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node sum_1239)   --->   "%xor_ln191_75 = xor i1 %tmp_5247, i1 %tmp_5248" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2702 'xor' 'xor_ln191_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node sum_1239)   --->   "%select_ln191_74 = select i1 %and_ln191_37, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2703 'select' 'select_ln191_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2704 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1239 = select i1 %xor_ln191_75, i13 %select_ln191_74, i13 %sum_1238" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2704 'select' 'sum_1239' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_358)   --->   "%tmp_5252 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_51, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2705 'bitselect' 'tmp_5252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_358)   --->   "%xor_ln189_204 = xor i1 %tmp_5253, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2706 'xor' 'xor_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2707 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_358 = and i1 %tmp_5252, i1 %xor_ln189_204" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2707 'and' 'and_ln189_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%select_ln189_204 = select i1 %and_ln189_358, i1 %icmp_ln189_206, i1 %icmp_ln189_207" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2708 'select' 'select_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%tmp_5254 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_51, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2709 'bitselect' 'tmp_5254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%xor_ln189_307 = xor i1 %tmp_5254, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2710 'xor' 'xor_ln189_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%and_ln189_359 = and i1 %icmp_ln189_205, i1 %xor_ln189_307" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2711 'and' 'and_ln189_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%select_ln189_205 = select i1 %and_ln189_358, i1 %and_ln189_359, i1 %icmp_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2712 'select' 'select_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%and_ln189_360 = and i1 %and_ln189_358, i1 %icmp_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2713 'and' 'and_ln189_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%xor_ln189_205 = xor i1 %select_ln189_204, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2714 'xor' 'xor_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%or_ln189_154 = or i1 %tmp_5253, i1 %xor_ln189_205" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2715 'or' 'or_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%xor_ln189_206 = xor i1 %tmp_5249, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2716 'xor' 'xor_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2717 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_361 = and i1 %or_ln189_154, i1 %xor_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2717 'and' 'and_ln189_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2718 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_362 = and i1 %tmp_5253, i1 %select_ln189_205" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2718 'and' 'and_ln189_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%or_ln189_243 = or i1 %and_ln189_360, i1 %and_ln189_362" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2719 'or' 'or_ln189_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%xor_ln189_207 = xor i1 %or_ln189_243, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2720 'xor' 'xor_ln189_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%and_ln189_363 = and i1 %tmp_5249, i1 %xor_ln189_207" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2721 'and' 'and_ln189_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_51)   --->   "%select_ln189_206 = select i1 %and_ln189_361, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2722 'select' 'select_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2723 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_155 = or i1 %and_ln189_361, i1 %and_ln189_363" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2723 'or' 'or_ln189_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2724 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_51 = select i1 %or_ln189_155, i13 %select_ln189_206, i13 %add_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2724 'select' 'masked_kernel_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_365)   --->   "%tmp_5287 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_52, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2725 'bitselect' 'tmp_5287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_365)   --->   "%xor_ln189_208 = xor i1 %tmp_5288, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2726 'xor' 'xor_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_365 = and i1 %tmp_5287, i1 %xor_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2727 'and' 'and_ln189_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%select_ln189_208 = select i1 %and_ln189_365, i1 %icmp_ln189_210, i1 %icmp_ln189_211" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2728 'select' 'select_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%tmp_5289 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_52, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2729 'bitselect' 'tmp_5289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%xor_ln189_308 = xor i1 %tmp_5289, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2730 'xor' 'xor_ln189_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%and_ln189_366 = and i1 %icmp_ln189_209, i1 %xor_ln189_308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2731 'and' 'and_ln189_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%select_ln189_209 = select i1 %and_ln189_365, i1 %and_ln189_366, i1 %icmp_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2732 'select' 'select_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%and_ln189_367 = and i1 %and_ln189_365, i1 %icmp_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2733 'and' 'and_ln189_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%xor_ln189_209 = xor i1 %select_ln189_208, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2734 'xor' 'xor_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%or_ln189_157 = or i1 %tmp_5288, i1 %xor_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2735 'or' 'or_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%xor_ln189_210 = xor i1 %tmp_5284, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2736 'xor' 'xor_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2737 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_368 = and i1 %or_ln189_157, i1 %xor_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2737 'and' 'and_ln189_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2738 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_369 = and i1 %tmp_5288, i1 %select_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2738 'and' 'and_ln189_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%or_ln189_244 = or i1 %and_ln189_367, i1 %and_ln189_369" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2739 'or' 'or_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%xor_ln189_211 = xor i1 %or_ln189_244, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2740 'xor' 'xor_ln189_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%and_ln189_370 = and i1 %tmp_5284, i1 %xor_ln189_211" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2741 'and' 'and_ln189_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_77)   --->   "%select_ln189_210 = select i1 %and_ln189_368, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2742 'select' 'select_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_158 = or i1 %and_ln189_368, i1 %and_ln189_370" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2743 'or' 'or_ln189_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2744 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_77 = select i1 %or_ln189_158, i13 %select_ln189_210, i13 %add_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2744 'select' 'masked_kernel_77' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_372)   --->   "%tmp_5293 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_53, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2745 'bitselect' 'tmp_5293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_372)   --->   "%xor_ln189_212 = xor i1 %tmp_5294, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2746 'xor' 'xor_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_372 = and i1 %tmp_5293, i1 %xor_ln189_212" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2747 'and' 'and_ln189_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%select_ln189_212 = select i1 %and_ln189_372, i1 %icmp_ln189_214, i1 %icmp_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2748 'select' 'select_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%tmp_5295 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_53, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2749 'bitselect' 'tmp_5295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%xor_ln189_309 = xor i1 %tmp_5295, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2750 'xor' 'xor_ln189_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%and_ln189_373 = and i1 %icmp_ln189_213, i1 %xor_ln189_309" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2751 'and' 'and_ln189_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%select_ln189_213 = select i1 %and_ln189_372, i1 %and_ln189_373, i1 %icmp_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2752 'select' 'select_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%and_ln189_374 = and i1 %and_ln189_372, i1 %icmp_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2753 'and' 'and_ln189_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%xor_ln189_213 = xor i1 %select_ln189_212, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2754 'xor' 'xor_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%or_ln189_160 = or i1 %tmp_5294, i1 %xor_ln189_213" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2755 'or' 'or_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%xor_ln189_214 = xor i1 %tmp_5290, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2756 'xor' 'xor_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2757 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_375 = and i1 %or_ln189_160, i1 %xor_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2757 'and' 'and_ln189_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2758 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_376 = and i1 %tmp_5294, i1 %select_ln189_213" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2758 'and' 'and_ln189_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%or_ln189_245 = or i1 %and_ln189_374, i1 %and_ln189_376" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2759 'or' 'or_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%xor_ln189_215 = xor i1 %or_ln189_245, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2760 'xor' 'xor_ln189_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%and_ln189_377 = and i1 %tmp_5290, i1 %xor_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2761 'and' 'and_ln189_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_53)   --->   "%select_ln189_214 = select i1 %and_ln189_375, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2762 'select' 'select_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2763 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_161 = or i1 %and_ln189_375, i1 %and_ln189_377" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2763 'or' 'or_ln189_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2764 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_53 = select i1 %or_ln189_161, i13 %select_ln189_214, i13 %add_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2764 'select' 'masked_kernel_53' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln191_78 = sext i13 %masked_kernel_77" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2765 'sext' 'sext_ln191_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln191_79 = sext i13 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2766 'sext' 'sext_ln191_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2767 [1/1] (0.75ns)   --->   "%sum_1243 = add i13 %masked_kernel_53, i13 %masked_kernel_77" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2767 'add' 'sum_1243' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2768 [1/1] (0.75ns)   --->   "%add_ln191_39 = add i14 %sext_ln191_79, i14 %sext_ln191_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2768 'add' 'add_ln191_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_5296 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_39, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2769 'bitselect' 'tmp_5296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_5297 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1243, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2770 'bitselect' 'tmp_5297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node sum_1244)   --->   "%xor_ln191_78 = xor i1 %tmp_5296, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2771 'xor' 'xor_ln191_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node sum_1244)   --->   "%and_ln191_39 = and i1 %tmp_5297, i1 %xor_ln191_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2772 'and' 'and_ln191_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node sum_1244)   --->   "%xor_ln191_79 = xor i1 %tmp_5296, i1 %tmp_5297" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2773 'xor' 'xor_ln191_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node sum_1244)   --->   "%select_ln191_78 = select i1 %and_ln191_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2774 'select' 'select_ln191_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2775 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1244 = select i1 %xor_ln191_79, i13 %select_ln191_78, i13 %sum_1243" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2775 'select' 'sum_1244' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_379)   --->   "%tmp_5301 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_54, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2776 'bitselect' 'tmp_5301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_379)   --->   "%xor_ln189_216 = xor i1 %tmp_5302, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2777 'xor' 'xor_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2778 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_379 = and i1 %tmp_5301, i1 %xor_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2778 'and' 'and_ln189_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%select_ln189_216 = select i1 %and_ln189_379, i1 %icmp_ln189_218, i1 %icmp_ln189_219" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2779 'select' 'select_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%tmp_5303 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_54, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2780 'bitselect' 'tmp_5303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%xor_ln189_310 = xor i1 %tmp_5303, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2781 'xor' 'xor_ln189_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%and_ln189_380 = and i1 %icmp_ln189_217, i1 %xor_ln189_310" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2782 'and' 'and_ln189_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%select_ln189_217 = select i1 %and_ln189_379, i1 %and_ln189_380, i1 %icmp_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2783 'select' 'select_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%and_ln189_381 = and i1 %and_ln189_379, i1 %icmp_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2784 'and' 'and_ln189_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%xor_ln189_217 = xor i1 %select_ln189_216, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2785 'xor' 'xor_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%or_ln189_163 = or i1 %tmp_5302, i1 %xor_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2786 'or' 'or_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%xor_ln189_218 = xor i1 %tmp_5298, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2787 'xor' 'xor_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2788 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_382 = and i1 %or_ln189_163, i1 %xor_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2788 'and' 'and_ln189_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_383 = and i1 %tmp_5302, i1 %select_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2789 'and' 'and_ln189_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%or_ln189_246 = or i1 %and_ln189_381, i1 %and_ln189_383" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2790 'or' 'or_ln189_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%xor_ln189_219 = xor i1 %or_ln189_246, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2791 'xor' 'xor_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%and_ln189_384 = and i1 %tmp_5298, i1 %xor_ln189_219" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2792 'and' 'and_ln189_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_54)   --->   "%select_ln189_218 = select i1 %and_ln189_382, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2793 'select' 'select_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2794 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_164 = or i1 %and_ln189_382, i1 %and_ln189_384" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2794 'or' 'or_ln189_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2795 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_54 = select i1 %or_ln189_164, i13 %select_ln189_218, i13 %add_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2795 'select' 'masked_kernel_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln191_80 = sext i13 %sum_1244" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2796 'sext' 'sext_ln191_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln191_81 = sext i13 %masked_kernel_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2797 'sext' 'sext_ln191_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2798 [1/1] (0.75ns)   --->   "%sum_1245 = add i13 %masked_kernel_54, i13 %sum_1244" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2798 'add' 'sum_1245' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2799 [1/1] (0.75ns)   --->   "%add_ln191_40 = add i14 %sext_ln191_81, i14 %sext_ln191_80" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2799 'add' 'add_ln191_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2800 [1/1] (0.00ns)   --->   "%tmp_5304 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_40, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2800 'bitselect' 'tmp_5304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_5305 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1245, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2801 'bitselect' 'tmp_5305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node sum_1246)   --->   "%xor_ln191_80 = xor i1 %tmp_5304, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2802 'xor' 'xor_ln191_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node sum_1246)   --->   "%and_ln191_40 = and i1 %tmp_5305, i1 %xor_ln191_80" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2803 'and' 'and_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node sum_1246)   --->   "%xor_ln191_81 = xor i1 %tmp_5304, i1 %tmp_5305" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2804 'xor' 'xor_ln191_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node sum_1246)   --->   "%select_ln191_80 = select i1 %and_ln191_40, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2805 'select' 'select_ln191_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2806 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1246 = select i1 %xor_ln191_81, i13 %select_ln191_80, i13 %sum_1245" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2806 'select' 'sum_1246' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_386)   --->   "%tmp_5309 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_55, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2807 'bitselect' 'tmp_5309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_386)   --->   "%xor_ln189_220 = xor i1 %tmp_5310, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2808 'xor' 'xor_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2809 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_386 = and i1 %tmp_5309, i1 %xor_ln189_220" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2809 'and' 'and_ln189_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%select_ln189_220 = select i1 %and_ln189_386, i1 %icmp_ln189_222, i1 %icmp_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2810 'select' 'select_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%tmp_5311 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_55, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2811 'bitselect' 'tmp_5311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%xor_ln189_311 = xor i1 %tmp_5311, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2812 'xor' 'xor_ln189_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%and_ln189_387 = and i1 %icmp_ln189_221, i1 %xor_ln189_311" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2813 'and' 'and_ln189_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%select_ln189_221 = select i1 %and_ln189_386, i1 %and_ln189_387, i1 %icmp_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2814 'select' 'select_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%and_ln189_388 = and i1 %and_ln189_386, i1 %icmp_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2815 'and' 'and_ln189_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%xor_ln189_221 = xor i1 %select_ln189_220, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2816 'xor' 'xor_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%or_ln189_166 = or i1 %tmp_5310, i1 %xor_ln189_221" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2817 'or' 'or_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%xor_ln189_222 = xor i1 %tmp_5306, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2818 'xor' 'xor_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2819 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_389 = and i1 %or_ln189_166, i1 %xor_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2819 'and' 'and_ln189_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_390 = and i1 %tmp_5310, i1 %select_ln189_221" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2820 'and' 'and_ln189_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%or_ln189_247 = or i1 %and_ln189_388, i1 %and_ln189_390" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2821 'or' 'or_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%xor_ln189_223 = xor i1 %or_ln189_247, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2822 'xor' 'xor_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%and_ln189_391 = and i1 %tmp_5306, i1 %xor_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2823 'and' 'and_ln189_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_55)   --->   "%select_ln189_222 = select i1 %and_ln189_389, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2824 'select' 'select_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2825 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_167 = or i1 %and_ln189_389, i1 %and_ln189_391" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2825 'or' 'or_ln189_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2826 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_55 = select i1 %or_ln189_167, i13 %select_ln189_222, i13 %add_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2826 'select' 'masked_kernel_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_393)   --->   "%tmp_5344 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_56, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2827 'bitselect' 'tmp_5344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_393)   --->   "%xor_ln189_224 = xor i1 %tmp_5345, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2828 'xor' 'xor_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2829 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_393 = and i1 %tmp_5344, i1 %xor_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2829 'and' 'and_ln189_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%select_ln189_224 = select i1 %and_ln189_393, i1 %icmp_ln189_226, i1 %icmp_ln189_227" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2830 'select' 'select_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%tmp_5346 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_56, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2831 'bitselect' 'tmp_5346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%xor_ln189_312 = xor i1 %tmp_5346, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2832 'xor' 'xor_ln189_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%and_ln189_394 = and i1 %icmp_ln189_225, i1 %xor_ln189_312" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2833 'and' 'and_ln189_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%select_ln189_225 = select i1 %and_ln189_393, i1 %and_ln189_394, i1 %icmp_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2834 'select' 'select_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%and_ln189_395 = and i1 %and_ln189_393, i1 %icmp_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2835 'and' 'and_ln189_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%xor_ln189_225 = xor i1 %select_ln189_224, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2836 'xor' 'xor_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%or_ln189_169 = or i1 %tmp_5345, i1 %xor_ln189_225" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2837 'or' 'or_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%xor_ln189_226 = xor i1 %tmp_5341, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2838 'xor' 'xor_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_396 = and i1 %or_ln189_169, i1 %xor_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2839 'and' 'and_ln189_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_397 = and i1 %tmp_5345, i1 %select_ln189_225" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2840 'and' 'and_ln189_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%or_ln189_248 = or i1 %and_ln189_395, i1 %and_ln189_397" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2841 'or' 'or_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%xor_ln189_227 = xor i1 %or_ln189_248, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2842 'xor' 'xor_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%and_ln189_398 = and i1 %tmp_5341, i1 %xor_ln189_227" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2843 'and' 'and_ln189_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_78)   --->   "%select_ln189_226 = select i1 %and_ln189_396, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2844 'select' 'select_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2845 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_170 = or i1 %and_ln189_396, i1 %and_ln189_398" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2845 'or' 'or_ln189_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2846 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_78 = select i1 %or_ln189_170, i13 %select_ln189_226, i13 %add_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2846 'select' 'masked_kernel_78' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_400)   --->   "%tmp_5350 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_57, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2847 'bitselect' 'tmp_5350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_400)   --->   "%xor_ln189_228 = xor i1 %tmp_5351, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2848 'xor' 'xor_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2849 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_400 = and i1 %tmp_5350, i1 %xor_ln189_228" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2849 'and' 'and_ln189_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%select_ln189_228 = select i1 %and_ln189_400, i1 %icmp_ln189_230, i1 %icmp_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2850 'select' 'select_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%tmp_5352 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_57, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2851 'bitselect' 'tmp_5352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%xor_ln189_313 = xor i1 %tmp_5352, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2852 'xor' 'xor_ln189_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%and_ln189_401 = and i1 %icmp_ln189_229, i1 %xor_ln189_313" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2853 'and' 'and_ln189_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%select_ln189_229 = select i1 %and_ln189_400, i1 %and_ln189_401, i1 %icmp_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2854 'select' 'select_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%and_ln189_402 = and i1 %and_ln189_400, i1 %icmp_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2855 'and' 'and_ln189_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%xor_ln189_229 = xor i1 %select_ln189_228, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2856 'xor' 'xor_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%or_ln189_172 = or i1 %tmp_5351, i1 %xor_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2857 'or' 'or_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%xor_ln189_230 = xor i1 %tmp_5347, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2858 'xor' 'xor_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2859 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_403 = and i1 %or_ln189_172, i1 %xor_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2859 'and' 'and_ln189_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_404 = and i1 %tmp_5351, i1 %select_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2860 'and' 'and_ln189_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%or_ln189_249 = or i1 %and_ln189_402, i1 %and_ln189_404" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2861 'or' 'or_ln189_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%xor_ln189_231 = xor i1 %or_ln189_249, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2862 'xor' 'xor_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%and_ln189_405 = and i1 %tmp_5347, i1 %xor_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2863 'and' 'and_ln189_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_57)   --->   "%select_ln189_230 = select i1 %and_ln189_403, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2864 'select' 'select_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2865 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_173 = or i1 %and_ln189_403, i1 %and_ln189_405" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2865 'or' 'or_ln189_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2866 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_57 = select i1 %or_ln189_173, i13 %select_ln189_230, i13 %add_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2866 'select' 'masked_kernel_57' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln191_84 = sext i13 %masked_kernel_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2867 'sext' 'sext_ln191_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln191_85 = sext i13 %masked_kernel_57" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2868 'sext' 'sext_ln191_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2869 [1/1] (0.75ns)   --->   "%sum_1250 = add i13 %masked_kernel_57, i13 %masked_kernel_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2869 'add' 'sum_1250' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2870 [1/1] (0.75ns)   --->   "%add_ln191_42 = add i14 %sext_ln191_85, i14 %sext_ln191_84" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2870 'add' 'add_ln191_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2871 [1/1] (0.00ns)   --->   "%tmp_5353 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_42, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2871 'bitselect' 'tmp_5353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_5354 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1250, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2872 'bitselect' 'tmp_5354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node sum_1251)   --->   "%xor_ln191_84 = xor i1 %tmp_5353, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2873 'xor' 'xor_ln191_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node sum_1251)   --->   "%and_ln191_42 = and i1 %tmp_5354, i1 %xor_ln191_84" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2874 'and' 'and_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node sum_1251)   --->   "%xor_ln191_85 = xor i1 %tmp_5353, i1 %tmp_5354" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2875 'xor' 'xor_ln191_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node sum_1251)   --->   "%select_ln191_84 = select i1 %and_ln191_42, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2876 'select' 'select_ln191_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2877 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1251 = select i1 %xor_ln191_85, i13 %select_ln191_84, i13 %sum_1250" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2877 'select' 'sum_1251' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_407)   --->   "%tmp_5358 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_58, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2878 'bitselect' 'tmp_5358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_407)   --->   "%xor_ln189_232 = xor i1 %tmp_5359, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2879 'xor' 'xor_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2880 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_407 = and i1 %tmp_5358, i1 %xor_ln189_232" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2880 'and' 'and_ln189_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%select_ln189_232 = select i1 %and_ln189_407, i1 %icmp_ln189_234, i1 %icmp_ln189_235" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2881 'select' 'select_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%tmp_5360 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_58, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2882 'bitselect' 'tmp_5360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%xor_ln189_314 = xor i1 %tmp_5360, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2883 'xor' 'xor_ln189_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%and_ln189_408 = and i1 %icmp_ln189_233, i1 %xor_ln189_314" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2884 'and' 'and_ln189_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%select_ln189_233 = select i1 %and_ln189_407, i1 %and_ln189_408, i1 %icmp_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2885 'select' 'select_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%and_ln189_409 = and i1 %and_ln189_407, i1 %icmp_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2886 'and' 'and_ln189_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%xor_ln189_233 = xor i1 %select_ln189_232, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2887 'xor' 'xor_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%or_ln189_175 = or i1 %tmp_5359, i1 %xor_ln189_233" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2888 'or' 'or_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%xor_ln189_234 = xor i1 %tmp_5355, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2889 'xor' 'xor_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2890 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_410 = and i1 %or_ln189_175, i1 %xor_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2890 'and' 'and_ln189_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2891 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_411 = and i1 %tmp_5359, i1 %select_ln189_233" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2891 'and' 'and_ln189_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%or_ln189_250 = or i1 %and_ln189_409, i1 %and_ln189_411" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2892 'or' 'or_ln189_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%xor_ln189_235 = xor i1 %or_ln189_250, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2893 'xor' 'xor_ln189_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%and_ln189_412 = and i1 %tmp_5355, i1 %xor_ln189_235" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2894 'and' 'and_ln189_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_58)   --->   "%select_ln189_234 = select i1 %and_ln189_410, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2895 'select' 'select_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2896 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_176 = or i1 %and_ln189_410, i1 %and_ln189_412" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2896 'or' 'or_ln189_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2897 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_58 = select i1 %or_ln189_176, i13 %select_ln189_234, i13 %add_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2897 'select' 'masked_kernel_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln191_86 = sext i13 %sum_1251" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2898 'sext' 'sext_ln191_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln191_87 = sext i13 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2899 'sext' 'sext_ln191_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2900 [1/1] (0.75ns)   --->   "%sum_1252 = add i13 %masked_kernel_58, i13 %sum_1251" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2900 'add' 'sum_1252' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2901 [1/1] (0.75ns)   --->   "%add_ln191_43 = add i14 %sext_ln191_87, i14 %sext_ln191_86" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2901 'add' 'add_ln191_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_5361 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_43, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2902 'bitselect' 'tmp_5361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_5362 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1252, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2903 'bitselect' 'tmp_5362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node sum_1253)   --->   "%xor_ln191_86 = xor i1 %tmp_5361, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2904 'xor' 'xor_ln191_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node sum_1253)   --->   "%and_ln191_43 = and i1 %tmp_5362, i1 %xor_ln191_86" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2905 'and' 'and_ln191_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node sum_1253)   --->   "%xor_ln191_87 = xor i1 %tmp_5361, i1 %tmp_5362" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2906 'xor' 'xor_ln191_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node sum_1253)   --->   "%select_ln191_86 = select i1 %and_ln191_43, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2907 'select' 'select_ln191_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1253 = select i1 %xor_ln191_87, i13 %select_ln191_86, i13 %sum_1252" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2908 'select' 'sum_1253' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_414)   --->   "%tmp_5366 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_59, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2909 'bitselect' 'tmp_5366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_414)   --->   "%xor_ln189_236 = xor i1 %tmp_5367, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2910 'xor' 'xor_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2911 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_414 = and i1 %tmp_5366, i1 %xor_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2911 'and' 'and_ln189_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%select_ln189_236 = select i1 %and_ln189_414, i1 %icmp_ln189_238, i1 %icmp_ln189_239" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2912 'select' 'select_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%tmp_5368 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_59, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2913 'bitselect' 'tmp_5368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%xor_ln189_315 = xor i1 %tmp_5368, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2914 'xor' 'xor_ln189_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%and_ln189_415 = and i1 %icmp_ln189_237, i1 %xor_ln189_315" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2915 'and' 'and_ln189_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%select_ln189_237 = select i1 %and_ln189_414, i1 %and_ln189_415, i1 %icmp_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2916 'select' 'select_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%and_ln189_416 = and i1 %and_ln189_414, i1 %icmp_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2917 'and' 'and_ln189_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%xor_ln189_237 = xor i1 %select_ln189_236, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2918 'xor' 'xor_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%or_ln189_178 = or i1 %tmp_5367, i1 %xor_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2919 'or' 'or_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%xor_ln189_238 = xor i1 %tmp_5363, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2920 'xor' 'xor_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2921 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_417 = and i1 %or_ln189_178, i1 %xor_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2921 'and' 'and_ln189_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2922 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_418 = and i1 %tmp_5367, i1 %select_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2922 'and' 'and_ln189_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%or_ln189_251 = or i1 %and_ln189_416, i1 %and_ln189_418" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2923 'or' 'or_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%xor_ln189_239 = xor i1 %or_ln189_251, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2924 'xor' 'xor_ln189_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%and_ln189_419 = and i1 %tmp_5363, i1 %xor_ln189_239" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2925 'and' 'and_ln189_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_59)   --->   "%select_ln189_238 = select i1 %and_ln189_417, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2926 'select' 'select_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2927 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_179 = or i1 %and_ln189_417, i1 %and_ln189_419" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2927 'or' 'or_ln189_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2928 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_59 = select i1 %or_ln189_179, i13 %select_ln189_238, i13 %add_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2928 'select' 'masked_kernel_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_421)   --->   "%tmp_5401 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_60, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2929 'bitselect' 'tmp_5401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_421)   --->   "%xor_ln189_240 = xor i1 %tmp_5402, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2930 'xor' 'xor_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2931 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_421 = and i1 %tmp_5401, i1 %xor_ln189_240" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2931 'and' 'and_ln189_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%select_ln189_240 = select i1 %and_ln189_421, i1 %icmp_ln189_242, i1 %icmp_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2932 'select' 'select_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%tmp_5403 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_60, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2933 'bitselect' 'tmp_5403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%xor_ln189_316 = xor i1 %tmp_5403, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2934 'xor' 'xor_ln189_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%and_ln189_422 = and i1 %icmp_ln189_241, i1 %xor_ln189_316" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2935 'and' 'and_ln189_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%select_ln189_241 = select i1 %and_ln189_421, i1 %and_ln189_422, i1 %icmp_ln189_242" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2936 'select' 'select_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%and_ln189_423 = and i1 %and_ln189_421, i1 %icmp_ln189_242" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2937 'and' 'and_ln189_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%xor_ln189_241 = xor i1 %select_ln189_240, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2938 'xor' 'xor_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%or_ln189_181 = or i1 %tmp_5402, i1 %xor_ln189_241" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2939 'or' 'or_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%xor_ln189_242 = xor i1 %tmp_5398, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2940 'xor' 'xor_ln189_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2941 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_424 = and i1 %or_ln189_181, i1 %xor_ln189_242" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2941 'and' 'and_ln189_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2942 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_425 = and i1 %tmp_5402, i1 %select_ln189_241" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2942 'and' 'and_ln189_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%or_ln189_252 = or i1 %and_ln189_423, i1 %and_ln189_425" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2943 'or' 'or_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%xor_ln189_243 = xor i1 %or_ln189_252, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2944 'xor' 'xor_ln189_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%and_ln189_426 = and i1 %tmp_5398, i1 %xor_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2945 'and' 'and_ln189_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_79)   --->   "%select_ln189_242 = select i1 %and_ln189_424, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2946 'select' 'select_ln189_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2947 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_182 = or i1 %and_ln189_424, i1 %and_ln189_426" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2947 'or' 'or_ln189_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2948 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_79 = select i1 %or_ln189_182, i13 %select_ln189_242, i13 %add_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2948 'select' 'masked_kernel_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_428)   --->   "%tmp_5407 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_61, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2949 'bitselect' 'tmp_5407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_428)   --->   "%xor_ln189_244 = xor i1 %tmp_5408, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2950 'xor' 'xor_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2951 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_428 = and i1 %tmp_5407, i1 %xor_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2951 'and' 'and_ln189_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%select_ln189_244 = select i1 %and_ln189_428, i1 %icmp_ln189_246, i1 %icmp_ln189_247" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2952 'select' 'select_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%tmp_5409 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_61, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2953 'bitselect' 'tmp_5409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%xor_ln189_317 = xor i1 %tmp_5409, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2954 'xor' 'xor_ln189_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%and_ln189_429 = and i1 %icmp_ln189_245, i1 %xor_ln189_317" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2955 'and' 'and_ln189_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%select_ln189_245 = select i1 %and_ln189_428, i1 %and_ln189_429, i1 %icmp_ln189_246" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2956 'select' 'select_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%and_ln189_430 = and i1 %and_ln189_428, i1 %icmp_ln189_246" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2957 'and' 'and_ln189_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%xor_ln189_245 = xor i1 %select_ln189_244, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2958 'xor' 'xor_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%or_ln189_184 = or i1 %tmp_5408, i1 %xor_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2959 'or' 'or_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%xor_ln189_246 = xor i1 %tmp_5404, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2960 'xor' 'xor_ln189_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2961 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_431 = and i1 %or_ln189_184, i1 %xor_ln189_246" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2961 'and' 'and_ln189_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2962 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_432 = and i1 %tmp_5408, i1 %select_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2962 'and' 'and_ln189_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%or_ln189_253 = or i1 %and_ln189_430, i1 %and_ln189_432" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2963 'or' 'or_ln189_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%xor_ln189_247 = xor i1 %or_ln189_253, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2964 'xor' 'xor_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%and_ln189_433 = and i1 %tmp_5404, i1 %xor_ln189_247" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2965 'and' 'and_ln189_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_61)   --->   "%select_ln189_246 = select i1 %and_ln189_431, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2966 'select' 'select_ln189_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2967 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_185 = or i1 %and_ln189_431, i1 %and_ln189_433" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2967 'or' 'or_ln189_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2968 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_61 = select i1 %or_ln189_185, i13 %select_ln189_246, i13 %add_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2968 'select' 'masked_kernel_61' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln191_90 = sext i13 %masked_kernel_79" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2969 'sext' 'sext_ln191_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln191_91 = sext i13 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2970 'sext' 'sext_ln191_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2971 [1/1] (0.75ns)   --->   "%sum_1257 = add i13 %masked_kernel_61, i13 %masked_kernel_79" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2971 'add' 'sum_1257' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2972 [1/1] (0.75ns)   --->   "%add_ln191_45 = add i14 %sext_ln191_91, i14 %sext_ln191_90" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2972 'add' 'add_ln191_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2973 [1/1] (0.00ns)   --->   "%tmp_5410 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_45, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2973 'bitselect' 'tmp_5410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.00ns)   --->   "%tmp_5411 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1257, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2974 'bitselect' 'tmp_5411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node sum_1258)   --->   "%xor_ln191_90 = xor i1 %tmp_5410, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2975 'xor' 'xor_ln191_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node sum_1258)   --->   "%and_ln191_45 = and i1 %tmp_5411, i1 %xor_ln191_90" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2976 'and' 'and_ln191_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node sum_1258)   --->   "%xor_ln191_91 = xor i1 %tmp_5410, i1 %tmp_5411" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2977 'xor' 'xor_ln191_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node sum_1258)   --->   "%select_ln191_90 = select i1 %and_ln191_45, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2978 'select' 'select_ln191_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2979 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1258 = select i1 %xor_ln191_91, i13 %select_ln191_90, i13 %sum_1257" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2979 'select' 'sum_1258' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_435)   --->   "%tmp_5415 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_62, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2980 'bitselect' 'tmp_5415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_435)   --->   "%xor_ln189_248 = xor i1 %tmp_5416, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2981 'xor' 'xor_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2982 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_435 = and i1 %tmp_5415, i1 %xor_ln189_248" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2982 'and' 'and_ln189_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%select_ln189_248 = select i1 %and_ln189_435, i1 %icmp_ln189_250, i1 %icmp_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2983 'select' 'select_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%tmp_5417 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_62, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2984 'bitselect' 'tmp_5417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%xor_ln189_318 = xor i1 %tmp_5417, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2985 'xor' 'xor_ln189_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%and_ln189_436 = and i1 %icmp_ln189_249, i1 %xor_ln189_318" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2986 'and' 'and_ln189_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%select_ln189_249 = select i1 %and_ln189_435, i1 %and_ln189_436, i1 %icmp_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2987 'select' 'select_ln189_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%and_ln189_437 = and i1 %and_ln189_435, i1 %icmp_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2988 'and' 'and_ln189_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%xor_ln189_249 = xor i1 %select_ln189_248, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2989 'xor' 'xor_ln189_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%or_ln189_187 = or i1 %tmp_5416, i1 %xor_ln189_249" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2990 'or' 'or_ln189_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%xor_ln189_250 = xor i1 %tmp_5412, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2991 'xor' 'xor_ln189_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2992 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_438 = and i1 %or_ln189_187, i1 %xor_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2992 'and' 'and_ln189_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2993 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_439 = and i1 %tmp_5416, i1 %select_ln189_249" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2993 'and' 'and_ln189_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%or_ln189_254 = or i1 %and_ln189_437, i1 %and_ln189_439" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2994 'or' 'or_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%xor_ln189_251 = xor i1 %or_ln189_254, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2995 'xor' 'xor_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%and_ln189_440 = and i1 %tmp_5412, i1 %xor_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2996 'and' 'and_ln189_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_62)   --->   "%select_ln189_250 = select i1 %and_ln189_438, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2997 'select' 'select_ln189_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2998 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_188 = or i1 %and_ln189_438, i1 %and_ln189_440" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2998 'or' 'or_ln189_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2999 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_62 = select i1 %or_ln189_188, i13 %select_ln189_250, i13 %add_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2999 'select' 'masked_kernel_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3000 [1/1] (0.00ns)   --->   "%sext_ln191_92 = sext i13 %sum_1258" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3000 'sext' 'sext_ln191_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln191_93 = sext i13 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3001 'sext' 'sext_ln191_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3002 [1/1] (0.75ns)   --->   "%sum_1259 = add i13 %masked_kernel_62, i13 %sum_1258" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3002 'add' 'sum_1259' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3003 [1/1] (0.75ns)   --->   "%add_ln191_46 = add i14 %sext_ln191_93, i14 %sext_ln191_92" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3003 'add' 'add_ln191_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3004 [1/1] (0.00ns)   --->   "%tmp_5418 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_46, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3004 'bitselect' 'tmp_5418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3005 [1/1] (0.00ns)   --->   "%tmp_5419 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1259, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3005 'bitselect' 'tmp_5419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node sum_1260)   --->   "%xor_ln191_92 = xor i1 %tmp_5418, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3006 'xor' 'xor_ln191_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node sum_1260)   --->   "%and_ln191_46 = and i1 %tmp_5419, i1 %xor_ln191_92" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3007 'and' 'and_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node sum_1260)   --->   "%xor_ln191_93 = xor i1 %tmp_5418, i1 %tmp_5419" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3008 'xor' 'xor_ln191_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node sum_1260)   --->   "%select_ln191_92 = select i1 %and_ln191_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3009 'select' 'select_ln191_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3010 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1260 = select i1 %xor_ln191_93, i13 %select_ln191_92, i13 %sum_1259" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3010 'select' 'sum_1260' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_442)   --->   "%tmp_5423 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_63, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3011 'bitselect' 'tmp_5423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_442)   --->   "%xor_ln189_252 = xor i1 %tmp_5424, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3012 'xor' 'xor_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_442 = and i1 %tmp_5423, i1 %xor_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3013 'and' 'and_ln189_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%select_ln189_252 = select i1 %and_ln189_442, i1 %icmp_ln189_254, i1 %icmp_ln189_255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3014 'select' 'select_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%tmp_5425 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_63, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3015 'bitselect' 'tmp_5425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%xor_ln189_319 = xor i1 %tmp_5425, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3016 'xor' 'xor_ln189_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%and_ln189_443 = and i1 %icmp_ln189_253, i1 %xor_ln189_319" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3017 'and' 'and_ln189_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%select_ln189_253 = select i1 %and_ln189_442, i1 %and_ln189_443, i1 %icmp_ln189_254" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3018 'select' 'select_ln189_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%and_ln189_444 = and i1 %and_ln189_442, i1 %icmp_ln189_254" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3019 'and' 'and_ln189_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%xor_ln189_253 = xor i1 %select_ln189_252, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3020 'xor' 'xor_ln189_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%or_ln189_190 = or i1 %tmp_5424, i1 %xor_ln189_253" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3021 'or' 'or_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%xor_ln189_254 = xor i1 %tmp_5420, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3022 'xor' 'xor_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_445 = and i1 %or_ln189_190, i1 %xor_ln189_254" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3023 'and' 'and_ln189_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3024 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_446 = and i1 %tmp_5424, i1 %select_ln189_253" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3024 'and' 'and_ln189_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%or_ln189_255 = or i1 %and_ln189_444, i1 %and_ln189_446" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3025 'or' 'or_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%xor_ln189_255 = xor i1 %or_ln189_255, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3026 'xor' 'xor_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%and_ln189_447 = and i1 %tmp_5420, i1 %xor_ln189_255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3027 'and' 'and_ln189_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_63)   --->   "%select_ln189_254 = select i1 %and_ln189_445, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3028 'select' 'select_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3029 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_191 = or i1 %and_ln189_445, i1 %and_ln189_447" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3029 'or' 'or_ln189_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3030 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_63 = select i1 %or_ln189_191, i13 %select_ln189_254, i13 %add_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3030 'select' 'masked_kernel_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i13 %sum_1155" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3031 'sext' 'sext_ln191_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3032 'sext' 'sext_ln191_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3033 [1/1] (0.75ns)   --->   "%sum_1156 = add i13 %masked_kernel_3, i13 %sum_1155" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3033 'add' 'sum_1156' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3034 [1/1] (0.75ns)   --->   "%add_ln191_2 = add i14 %sext_ln191_5, i14 %sext_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3034 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3035 [1/1] (0.00ns)   --->   "%tmp_4571 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_2, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3035 'bitselect' 'tmp_4571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3036 [1/1] (0.00ns)   --->   "%tmp_4572 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1156, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3036 'bitselect' 'tmp_4572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node sum_1157)   --->   "%xor_ln191_4 = xor i1 %tmp_4571, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3037 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node sum_1157)   --->   "%and_ln191_2 = and i1 %tmp_4572, i1 %xor_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3038 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node sum_1157)   --->   "%xor_ln191_5 = xor i1 %tmp_4571, i1 %tmp_4572" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3039 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node sum_1157)   --->   "%select_ln191_4 = select i1 %and_ln191_2, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3040 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3041 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1157 = select i1 %xor_ln191_5, i13 %select_ln191_4, i13 %sum_1156" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3041 'select' 'sum_1157' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3042 [1/1] (0.00ns)   --->   "%tmp_1766 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1157, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3042 'partselect' 'tmp_1766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i11 %tmp_1766" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3043 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_4573 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1157, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3044 'bitselect' 'tmp_4573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i13 %sum_1157" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3045 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%tmp_1795 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3046 'bitconcatenate' 'tmp_1795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (0.71ns)   --->   "%icmp_ln193 = icmp_eq  i9 %tmp_1795, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3047 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3048 [1/1] (0.73ns)   --->   "%add_ln193 = add i12 %sext_ln193, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3048 'add' 'add_ln193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln193 = select i1 %icmp_ln193, i12 %sext_ln193, i12 %add_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3049 'select' 'select_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3050 [1/1] (0.29ns) (out node of the LUT)   --->   "%index = select i1 %tmp_4573, i12 %select_ln193, i12 %sext_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3050 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i12 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3051 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_4574 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3052 'bitselect' 'tmp_4574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3053 [1/1] (0.30ns)   --->   "%index_64 = select i1 %tmp_4574, i11 0, i11 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3053 'select' 'index_64' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3054 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i11 %index_64" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3054 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_4575 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_64, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3055 'bitselect' 'tmp_4575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.30ns)   --->   "%index_65 = select i1 %tmp_4575, i10 1023, i10 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3056 'select' 'index_65' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3057 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_65" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3057 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3058 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3058 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3059 [2/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3059 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i13 %sum_1162" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3060 'sext' 'sext_ln191_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3061 'sext' 'sext_ln191_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3062 [1/1] (0.75ns)   --->   "%sum_1163 = add i13 %masked_kernel_7, i13 %sum_1162" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3062 'add' 'sum_1163' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.75ns)   --->   "%add_ln191_5 = add i14 %sext_ln191_11, i14 %sext_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3063 'add' 'add_ln191_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_4628 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_5, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3064 'bitselect' 'tmp_4628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_4629 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1163, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3065 'bitselect' 'tmp_4629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node sum_1164)   --->   "%xor_ln191_10 = xor i1 %tmp_4628, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3066 'xor' 'xor_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node sum_1164)   --->   "%and_ln191_5 = and i1 %tmp_4629, i1 %xor_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3067 'and' 'and_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node sum_1164)   --->   "%xor_ln191_11 = xor i1 %tmp_4628, i1 %tmp_4629" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3068 'xor' 'xor_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node sum_1164)   --->   "%select_ln191_10 = select i1 %and_ln191_5, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3069 'select' 'select_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1164 = select i1 %xor_ln191_11, i13 %select_ln191_10, i13 %sum_1163" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3070 'select' 'sum_1164' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3071 [1/1] (0.00ns)   --->   "%tmp_1768 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1164, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3071 'partselect' 'tmp_1768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i11 %tmp_1768" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3072 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node index_66)   --->   "%tmp_4630 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1164, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3073 'bitselect' 'tmp_4630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3074 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i13 %sum_1164" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3074 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3075 [1/1] (0.00ns)   --->   "%tmp_1812 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_3, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3075 'bitconcatenate' 'tmp_1812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3076 [1/1] (0.71ns)   --->   "%icmp_ln193_1 = icmp_eq  i9 %tmp_1812, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3076 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3077 [1/1] (0.73ns)   --->   "%add_ln193_1 = add i12 %sext_ln193_1, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3077 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node index_66)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i12 %sext_ln193_1, i12 %add_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3078 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3079 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_66 = select i1 %tmp_4630, i12 %select_ln193_1, i12 %sext_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3079 'select' 'index_66' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3080 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i12 %index_66" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3080 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3081 [1/1] (0.00ns)   --->   "%tmp_4631 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_66, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3081 'bitselect' 'tmp_4631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (0.30ns)   --->   "%index_67 = select i1 %tmp_4631, i11 0, i11 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3082 'select' 'index_67' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3083 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i11 %index_67" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3083 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3084 [1/1] (0.00ns)   --->   "%tmp_4632 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_67, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3084 'bitselect' 'tmp_4632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (0.30ns)   --->   "%index_68 = select i1 %tmp_4632, i10 1023, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3085 'select' 'index_68' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_68" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3086 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3087 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3088 [2/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3088 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i13 %sum_1169" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3089 'sext' 'sext_ln191_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln191_17 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3090 'sext' 'sext_ln191_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3091 [1/1] (0.75ns)   --->   "%sum_1170 = add i13 %masked_kernel_11, i13 %sum_1169" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3091 'add' 'sum_1170' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.75ns)   --->   "%add_ln191_8 = add i14 %sext_ln191_17, i14 %sext_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3092 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_4685 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_8, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3093 'bitselect' 'tmp_4685' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_4686 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1170, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3094 'bitselect' 'tmp_4686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node sum_1171)   --->   "%xor_ln191_16 = xor i1 %tmp_4685, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3095 'xor' 'xor_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node sum_1171)   --->   "%and_ln191_8 = and i1 %tmp_4686, i1 %xor_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3096 'and' 'and_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node sum_1171)   --->   "%xor_ln191_17 = xor i1 %tmp_4685, i1 %tmp_4686" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3097 'xor' 'xor_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node sum_1171)   --->   "%select_ln191_16 = select i1 %and_ln191_8, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3098 'select' 'select_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3099 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1171 = select i1 %xor_ln191_17, i13 %select_ln191_16, i13 %sum_1170" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3099 'select' 'sum_1171' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_1770 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1171, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3100 'partselect' 'tmp_1770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i11 %tmp_1770" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3101 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node index_69)   --->   "%tmp_4687 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1171, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3102 'bitselect' 'tmp_4687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i13 %sum_1171" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3103 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%tmp_1829 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_6, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3104 'bitconcatenate' 'tmp_1829' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (0.71ns)   --->   "%icmp_ln193_2 = icmp_eq  i9 %tmp_1829, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3105 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3106 [1/1] (0.73ns)   --->   "%add_ln193_2 = add i12 %sext_ln193_2, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3106 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node index_69)   --->   "%select_ln193_2 = select i1 %icmp_ln193_2, i12 %sext_ln193_2, i12 %add_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3107 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3108 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_69 = select i1 %tmp_4687, i12 %select_ln193_2, i12 %sext_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3108 'select' 'index_69' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3109 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i12 %index_69" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3109 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_4688 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_69, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3110 'bitselect' 'tmp_4688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3111 [1/1] (0.30ns)   --->   "%index_70 = select i1 %tmp_4688, i11 0, i11 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3111 'select' 'index_70' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3112 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i11 %index_70" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3112 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_4689 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_70, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3113 'bitselect' 'tmp_4689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3114 [1/1] (0.30ns)   --->   "%index_71 = select i1 %tmp_4689, i10 1023, i10 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3114 'select' 'index_71' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_71" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3115 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3116 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3116 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3117 [2/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3117 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln191_22 = sext i13 %sum_1176" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3118 'sext' 'sext_ln191_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln191_23 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3119 'sext' 'sext_ln191_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3120 [1/1] (0.75ns)   --->   "%sum_1177 = add i13 %masked_kernel_15, i13 %sum_1176" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3120 'add' 'sum_1177' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3121 [1/1] (0.75ns)   --->   "%add_ln191_11 = add i14 %sext_ln191_23, i14 %sext_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3121 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3122 [1/1] (0.00ns)   --->   "%tmp_4742 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_11, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3122 'bitselect' 'tmp_4742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3123 [1/1] (0.00ns)   --->   "%tmp_4743 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1177, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3123 'bitselect' 'tmp_4743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node sum_1178)   --->   "%xor_ln191_22 = xor i1 %tmp_4742, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3124 'xor' 'xor_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node sum_1178)   --->   "%and_ln191_11 = and i1 %tmp_4743, i1 %xor_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3125 'and' 'and_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node sum_1178)   --->   "%xor_ln191_23 = xor i1 %tmp_4742, i1 %tmp_4743" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3126 'xor' 'xor_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node sum_1178)   --->   "%select_ln191_22 = select i1 %and_ln191_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3127 'select' 'select_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3128 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1178 = select i1 %xor_ln191_23, i13 %select_ln191_22, i13 %sum_1177" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3128 'select' 'sum_1178' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_1772 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1178, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3129 'partselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i11 %tmp_1772" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3130 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node index_72)   --->   "%tmp_4744 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1178, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3131 'bitselect' 'tmp_4744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3132 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i13 %sum_1178" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3132 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3133 [1/1] (0.00ns)   --->   "%tmp_1846 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_9, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3133 'bitconcatenate' 'tmp_1846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3134 [1/1] (0.71ns)   --->   "%icmp_ln193_3 = icmp_eq  i9 %tmp_1846, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3134 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3135 [1/1] (0.73ns)   --->   "%add_ln193_3 = add i12 %sext_ln193_3, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3135 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node index_72)   --->   "%select_ln193_3 = select i1 %icmp_ln193_3, i12 %sext_ln193_3, i12 %add_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3136 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3137 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_72 = select i1 %tmp_4744, i12 %select_ln193_3, i12 %sext_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3137 'select' 'index_72' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i12 %index_72" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3138 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_4745 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_72, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3139 'bitselect' 'tmp_4745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3140 [1/1] (0.30ns)   --->   "%index_73 = select i1 %tmp_4745, i11 0, i11 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3140 'select' 'index_73' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3141 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i11 %index_73" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3141 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3142 [1/1] (0.00ns)   --->   "%tmp_4746 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_73, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3142 'bitselect' 'tmp_4746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3143 [1/1] (0.30ns)   --->   "%index_74 = select i1 %tmp_4746, i10 1023, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3143 'select' 'index_74' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_74" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3144 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3145 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3145 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3146 [2/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3146 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln191_28 = sext i13 %sum_1183" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3147 'sext' 'sext_ln191_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln191_29 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3148 'sext' 'sext_ln191_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3149 [1/1] (0.75ns)   --->   "%sum_1184 = add i13 %masked_kernel_19, i13 %sum_1183" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3149 'add' 'sum_1184' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3150 [1/1] (0.75ns)   --->   "%add_ln191_14 = add i14 %sext_ln191_29, i14 %sext_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3150 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_4799 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_14, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3151 'bitselect' 'tmp_4799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_4800 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1184, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3152 'bitselect' 'tmp_4800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node sum_1185)   --->   "%xor_ln191_28 = xor i1 %tmp_4799, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3153 'xor' 'xor_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node sum_1185)   --->   "%and_ln191_14 = and i1 %tmp_4800, i1 %xor_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3154 'and' 'and_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node sum_1185)   --->   "%xor_ln191_29 = xor i1 %tmp_4799, i1 %tmp_4800" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3155 'xor' 'xor_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node sum_1185)   --->   "%select_ln191_28 = select i1 %and_ln191_14, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3156 'select' 'select_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3157 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1185 = select i1 %xor_ln191_29, i13 %select_ln191_28, i13 %sum_1184" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3157 'select' 'sum_1185' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_1774 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1185, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3158 'partselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln193_4 = sext i11 %tmp_1774" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3159 'sext' 'sext_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node index_75)   --->   "%tmp_4801 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1185, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3160 'bitselect' 'tmp_4801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3161 [1/1] (0.00ns)   --->   "%trunc_ln193_12 = trunc i13 %sum_1185" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3161 'trunc' 'trunc_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_1863 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_12, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3162 'bitconcatenate' 'tmp_1863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3163 [1/1] (0.71ns)   --->   "%icmp_ln193_4 = icmp_eq  i9 %tmp_1863, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3163 'icmp' 'icmp_ln193_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3164 [1/1] (0.73ns)   --->   "%add_ln193_4 = add i12 %sext_ln193_4, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3164 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node index_75)   --->   "%select_ln193_4 = select i1 %icmp_ln193_4, i12 %sext_ln193_4, i12 %add_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3165 'select' 'select_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_75 = select i1 %tmp_4801, i12 %select_ln193_4, i12 %sext_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3166 'select' 'index_75' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3167 [1/1] (0.00ns)   --->   "%trunc_ln193_13 = trunc i12 %index_75" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3167 'trunc' 'trunc_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_4802 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_75, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3168 'bitselect' 'tmp_4802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3169 [1/1] (0.30ns)   --->   "%index_76 = select i1 %tmp_4802, i11 0, i11 %trunc_ln193_13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3169 'select' 'index_76' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3170 [1/1] (0.00ns)   --->   "%trunc_ln193_14 = trunc i11 %index_76" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3170 'trunc' 'trunc_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_4803 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_76, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3171 'bitselect' 'tmp_4803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3172 [1/1] (0.30ns)   --->   "%index_77 = select i1 %tmp_4803, i10 1023, i10 %trunc_ln193_14" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3172 'select' 'index_77' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i10 %index_77" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3173 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3174 [1/1] (0.00ns)   --->   "%inv_table_addr_4 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3174 'getelementptr' 'inv_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3175 [2/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3175 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln191_34 = sext i13 %sum_1190" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3176 'sext' 'sext_ln191_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln191_35 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3177 'sext' 'sext_ln191_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3178 [1/1] (0.75ns)   --->   "%sum_1191 = add i13 %masked_kernel_23, i13 %sum_1190" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3178 'add' 'sum_1191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3179 [1/1] (0.75ns)   --->   "%add_ln191_17 = add i14 %sext_ln191_35, i14 %sext_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3179 'add' 'add_ln191_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3180 [1/1] (0.00ns)   --->   "%tmp_4856 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_17, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3180 'bitselect' 'tmp_4856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_4857 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1191, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3181 'bitselect' 'tmp_4857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node sum_1192)   --->   "%xor_ln191_34 = xor i1 %tmp_4856, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3182 'xor' 'xor_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node sum_1192)   --->   "%and_ln191_17 = and i1 %tmp_4857, i1 %xor_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3183 'and' 'and_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node sum_1192)   --->   "%xor_ln191_35 = xor i1 %tmp_4856, i1 %tmp_4857" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3184 'xor' 'xor_ln191_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node sum_1192)   --->   "%select_ln191_34 = select i1 %and_ln191_17, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3185 'select' 'select_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3186 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1192 = select i1 %xor_ln191_35, i13 %select_ln191_34, i13 %sum_1191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3186 'select' 'sum_1192' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_1776 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1192, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3187 'partselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln193_5 = sext i11 %tmp_1776" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3188 'sext' 'sext_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node index_78)   --->   "%tmp_4858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1192, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3189 'bitselect' 'tmp_4858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3190 [1/1] (0.00ns)   --->   "%trunc_ln193_15 = trunc i13 %sum_1192" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3190 'trunc' 'trunc_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3191 [1/1] (0.00ns)   --->   "%tmp_1880 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_15, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3191 'bitconcatenate' 'tmp_1880' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3192 [1/1] (0.71ns)   --->   "%icmp_ln193_5 = icmp_eq  i9 %tmp_1880, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3192 'icmp' 'icmp_ln193_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3193 [1/1] (0.73ns)   --->   "%add_ln193_5 = add i12 %sext_ln193_5, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3193 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node index_78)   --->   "%select_ln193_5 = select i1 %icmp_ln193_5, i12 %sext_ln193_5, i12 %add_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3194 'select' 'select_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3195 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_78 = select i1 %tmp_4858, i12 %select_ln193_5, i12 %sext_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3195 'select' 'index_78' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3196 [1/1] (0.00ns)   --->   "%trunc_ln193_16 = trunc i12 %index_78" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3196 'trunc' 'trunc_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3197 [1/1] (0.00ns)   --->   "%tmp_4859 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_78, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3197 'bitselect' 'tmp_4859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3198 [1/1] (0.30ns)   --->   "%index_79 = select i1 %tmp_4859, i11 0, i11 %trunc_ln193_16" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3198 'select' 'index_79' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3199 [1/1] (0.00ns)   --->   "%trunc_ln193_17 = trunc i11 %index_79" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3199 'trunc' 'trunc_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_4860 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_79, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3200 'bitselect' 'tmp_4860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3201 [1/1] (0.30ns)   --->   "%index_80 = select i1 %tmp_4860, i10 1023, i10 %trunc_ln193_17" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3201 'select' 'index_80' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln196_5 = zext i10 %index_80" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3202 'zext' 'zext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3203 [1/1] (0.00ns)   --->   "%inv_table_addr_5 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3203 'getelementptr' 'inv_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3204 [2/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3204 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln191_40 = sext i13 %sum_1197" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3205 'sext' 'sext_ln191_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln191_41 = sext i13 %masked_kernel_27" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3206 'sext' 'sext_ln191_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3207 [1/1] (0.75ns)   --->   "%sum_1198 = add i13 %masked_kernel_27, i13 %sum_1197" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3207 'add' 'sum_1198' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3208 [1/1] (0.75ns)   --->   "%add_ln191_20 = add i14 %sext_ln191_41, i14 %sext_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3208 'add' 'add_ln191_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3209 [1/1] (0.00ns)   --->   "%tmp_4913 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_20, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3209 'bitselect' 'tmp_4913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3210 [1/1] (0.00ns)   --->   "%tmp_4914 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1198, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3210 'bitselect' 'tmp_4914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node sum_1199)   --->   "%xor_ln191_40 = xor i1 %tmp_4913, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3211 'xor' 'xor_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node sum_1199)   --->   "%and_ln191_20 = and i1 %tmp_4914, i1 %xor_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3212 'and' 'and_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node sum_1199)   --->   "%xor_ln191_41 = xor i1 %tmp_4913, i1 %tmp_4914" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3213 'xor' 'xor_ln191_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node sum_1199)   --->   "%select_ln191_40 = select i1 %and_ln191_20, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3214 'select' 'select_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3215 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1199 = select i1 %xor_ln191_41, i13 %select_ln191_40, i13 %sum_1198" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3215 'select' 'sum_1199' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3216 [1/1] (0.00ns)   --->   "%tmp_1778 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1199, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3216 'partselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln193_6 = sext i11 %tmp_1778" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3217 'sext' 'sext_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node index_81)   --->   "%tmp_4915 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1199, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3218 'bitselect' 'tmp_4915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3219 [1/1] (0.00ns)   --->   "%trunc_ln193_18 = trunc i13 %sum_1199" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3219 'trunc' 'trunc_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3220 [1/1] (0.00ns)   --->   "%tmp_1897 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_18, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3220 'bitconcatenate' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3221 [1/1] (0.71ns)   --->   "%icmp_ln193_6 = icmp_eq  i9 %tmp_1897, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3221 'icmp' 'icmp_ln193_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.73ns)   --->   "%add_ln193_6 = add i12 %sext_ln193_6, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3222 'add' 'add_ln193_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node index_81)   --->   "%select_ln193_6 = select i1 %icmp_ln193_6, i12 %sext_ln193_6, i12 %add_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3223 'select' 'select_ln193_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3224 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_81 = select i1 %tmp_4915, i12 %select_ln193_6, i12 %sext_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3224 'select' 'index_81' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3225 [1/1] (0.00ns)   --->   "%trunc_ln193_19 = trunc i12 %index_81" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3225 'trunc' 'trunc_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3226 [1/1] (0.00ns)   --->   "%tmp_4916 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_81, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3226 'bitselect' 'tmp_4916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3227 [1/1] (0.30ns)   --->   "%index_82 = select i1 %tmp_4916, i11 0, i11 %trunc_ln193_19" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3227 'select' 'index_82' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3228 [1/1] (0.00ns)   --->   "%trunc_ln193_20 = trunc i11 %index_82" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3228 'trunc' 'trunc_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3229 [1/1] (0.00ns)   --->   "%tmp_4917 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_82, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3229 'bitselect' 'tmp_4917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3230 [1/1] (0.30ns)   --->   "%index_83 = select i1 %tmp_4917, i10 1023, i10 %trunc_ln193_20" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3230 'select' 'index_83' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3231 [1/1] (0.00ns)   --->   "%zext_ln196_6 = zext i10 %index_83" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3231 'zext' 'zext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3232 [1/1] (0.00ns)   --->   "%inv_table_addr_6 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3232 'getelementptr' 'inv_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3233 [2/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3233 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln191_46 = sext i13 %sum_1204" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3234 'sext' 'sext_ln191_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln191_47 = sext i13 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3235 'sext' 'sext_ln191_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3236 [1/1] (0.75ns)   --->   "%sum_1205 = add i13 %masked_kernel_31, i13 %sum_1204" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3236 'add' 'sum_1205' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.75ns)   --->   "%add_ln191_23 = add i14 %sext_ln191_47, i14 %sext_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3237 'add' 'add_ln191_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3238 [1/1] (0.00ns)   --->   "%tmp_4970 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_23, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3238 'bitselect' 'tmp_4970' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_4971 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1205, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3239 'bitselect' 'tmp_4971' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node sum_1206)   --->   "%xor_ln191_46 = xor i1 %tmp_4970, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3240 'xor' 'xor_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node sum_1206)   --->   "%and_ln191_23 = and i1 %tmp_4971, i1 %xor_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3241 'and' 'and_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node sum_1206)   --->   "%xor_ln191_47 = xor i1 %tmp_4970, i1 %tmp_4971" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3242 'xor' 'xor_ln191_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node sum_1206)   --->   "%select_ln191_46 = select i1 %and_ln191_23, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3243 'select' 'select_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3244 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1206 = select i1 %xor_ln191_47, i13 %select_ln191_46, i13 %sum_1205" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3244 'select' 'sum_1206' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_1780 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1206, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3245 'partselect' 'tmp_1780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln193_7 = sext i11 %tmp_1780" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3246 'sext' 'sext_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node index_84)   --->   "%tmp_4972 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1206, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3247 'bitselect' 'tmp_4972' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3248 [1/1] (0.00ns)   --->   "%trunc_ln193_21 = trunc i13 %sum_1206" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3248 'trunc' 'trunc_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3249 [1/1] (0.00ns)   --->   "%tmp_1914 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_21, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3249 'bitconcatenate' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3250 [1/1] (0.71ns)   --->   "%icmp_ln193_7 = icmp_eq  i9 %tmp_1914, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3250 'icmp' 'icmp_ln193_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3251 [1/1] (0.73ns)   --->   "%add_ln193_7 = add i12 %sext_ln193_7, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3251 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node index_84)   --->   "%select_ln193_7 = select i1 %icmp_ln193_7, i12 %sext_ln193_7, i12 %add_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3252 'select' 'select_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3253 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_84 = select i1 %tmp_4972, i12 %select_ln193_7, i12 %sext_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3253 'select' 'index_84' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3254 [1/1] (0.00ns)   --->   "%trunc_ln193_22 = trunc i12 %index_84" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3254 'trunc' 'trunc_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3255 [1/1] (0.00ns)   --->   "%tmp_4973 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_84, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3255 'bitselect' 'tmp_4973' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3256 [1/1] (0.30ns)   --->   "%index_85 = select i1 %tmp_4973, i11 0, i11 %trunc_ln193_22" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3256 'select' 'index_85' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3257 [1/1] (0.00ns)   --->   "%trunc_ln193_23 = trunc i11 %index_85" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3257 'trunc' 'trunc_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_4974 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_85, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3258 'bitselect' 'tmp_4974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3259 [1/1] (0.30ns)   --->   "%index_86 = select i1 %tmp_4974, i10 1023, i10 %trunc_ln193_23" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3259 'select' 'index_86' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3260 [1/1] (0.00ns)   --->   "%zext_ln196_7 = zext i10 %index_86" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3260 'zext' 'zext_ln196_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3261 [1/1] (0.00ns)   --->   "%inv_table_addr_7 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3261 'getelementptr' 'inv_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3262 [2/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3262 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln191_52 = sext i13 %sum_1211" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3263 'sext' 'sext_ln191_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln191_53 = sext i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3264 'sext' 'sext_ln191_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3265 [1/1] (0.75ns)   --->   "%sum_1212 = add i13 %masked_kernel_35, i13 %sum_1211" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3265 'add' 'sum_1212' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3266 [1/1] (0.75ns)   --->   "%add_ln191_26 = add i14 %sext_ln191_53, i14 %sext_ln191_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3266 'add' 'add_ln191_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3267 [1/1] (0.00ns)   --->   "%tmp_5027 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_26, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3267 'bitselect' 'tmp_5027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_5028 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1212, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3268 'bitselect' 'tmp_5028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node sum_1213)   --->   "%xor_ln191_52 = xor i1 %tmp_5027, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3269 'xor' 'xor_ln191_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node sum_1213)   --->   "%and_ln191_26 = and i1 %tmp_5028, i1 %xor_ln191_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3270 'and' 'and_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node sum_1213)   --->   "%xor_ln191_53 = xor i1 %tmp_5027, i1 %tmp_5028" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3271 'xor' 'xor_ln191_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node sum_1213)   --->   "%select_ln191_52 = select i1 %and_ln191_26, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3272 'select' 'select_ln191_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3273 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1213 = select i1 %xor_ln191_53, i13 %select_ln191_52, i13 %sum_1212" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3273 'select' 'sum_1213' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3274 [1/1] (0.00ns)   --->   "%tmp_1782 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1213, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3274 'partselect' 'tmp_1782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln193_8 = sext i11 %tmp_1782" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3275 'sext' 'sext_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node index_87)   --->   "%tmp_5029 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1213, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3276 'bitselect' 'tmp_5029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3277 [1/1] (0.00ns)   --->   "%trunc_ln193_24 = trunc i13 %sum_1213" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3277 'trunc' 'trunc_ln193_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_1931 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_24, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3278 'bitconcatenate' 'tmp_1931' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3279 [1/1] (0.71ns)   --->   "%icmp_ln193_8 = icmp_eq  i9 %tmp_1931, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3279 'icmp' 'icmp_ln193_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3280 [1/1] (0.73ns)   --->   "%add_ln193_8 = add i12 %sext_ln193_8, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3280 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node index_87)   --->   "%select_ln193_8 = select i1 %icmp_ln193_8, i12 %sext_ln193_8, i12 %add_ln193_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3281 'select' 'select_ln193_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3282 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_87 = select i1 %tmp_5029, i12 %select_ln193_8, i12 %sext_ln193_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3282 'select' 'index_87' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3283 [1/1] (0.00ns)   --->   "%trunc_ln193_25 = trunc i12 %index_87" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3283 'trunc' 'trunc_ln193_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_5030 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_87, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3284 'bitselect' 'tmp_5030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3285 [1/1] (0.30ns)   --->   "%index_88 = select i1 %tmp_5030, i11 0, i11 %trunc_ln193_25" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3285 'select' 'index_88' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3286 [1/1] (0.00ns)   --->   "%trunc_ln193_26 = trunc i11 %index_88" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3286 'trunc' 'trunc_ln193_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3287 [1/1] (0.00ns)   --->   "%tmp_5031 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_88, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3287 'bitselect' 'tmp_5031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3288 [1/1] (0.30ns)   --->   "%index_89 = select i1 %tmp_5031, i10 1023, i10 %trunc_ln193_26" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3288 'select' 'index_89' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3289 [1/1] (0.00ns)   --->   "%zext_ln196_8 = zext i10 %index_89" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3289 'zext' 'zext_ln196_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3290 [1/1] (0.00ns)   --->   "%inv_table_addr_8 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3290 'getelementptr' 'inv_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3291 [2/2] (1.17ns)   --->   "%denom_8 = load i10 %inv_table_addr_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3291 'load' 'denom_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln191_58 = sext i13 %sum_1218" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3292 'sext' 'sext_ln191_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln191_59 = sext i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3293 'sext' 'sext_ln191_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3294 [1/1] (0.75ns)   --->   "%sum_1219 = add i13 %masked_kernel_39, i13 %sum_1218" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3294 'add' 'sum_1219' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3295 [1/1] (0.75ns)   --->   "%add_ln191_29 = add i14 %sext_ln191_59, i14 %sext_ln191_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3295 'add' 'add_ln191_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_5084 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_29, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3296 'bitselect' 'tmp_5084' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3297 [1/1] (0.00ns)   --->   "%tmp_5085 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1219, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3297 'bitselect' 'tmp_5085' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node sum_1220)   --->   "%xor_ln191_58 = xor i1 %tmp_5084, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3298 'xor' 'xor_ln191_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node sum_1220)   --->   "%and_ln191_29 = and i1 %tmp_5085, i1 %xor_ln191_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3299 'and' 'and_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node sum_1220)   --->   "%xor_ln191_59 = xor i1 %tmp_5084, i1 %tmp_5085" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3300 'xor' 'xor_ln191_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node sum_1220)   --->   "%select_ln191_58 = select i1 %and_ln191_29, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3301 'select' 'select_ln191_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3302 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1220 = select i1 %xor_ln191_59, i13 %select_ln191_58, i13 %sum_1219" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3302 'select' 'sum_1220' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_1784 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1220, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3303 'partselect' 'tmp_1784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln193_9 = sext i11 %tmp_1784" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3304 'sext' 'sext_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node index_90)   --->   "%tmp_5086 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1220, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3305 'bitselect' 'tmp_5086' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3306 [1/1] (0.00ns)   --->   "%trunc_ln193_27 = trunc i13 %sum_1220" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3306 'trunc' 'trunc_ln193_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3307 [1/1] (0.00ns)   --->   "%tmp_1948 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_27, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3307 'bitconcatenate' 'tmp_1948' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3308 [1/1] (0.71ns)   --->   "%icmp_ln193_9 = icmp_eq  i9 %tmp_1948, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3308 'icmp' 'icmp_ln193_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3309 [1/1] (0.73ns)   --->   "%add_ln193_9 = add i12 %sext_ln193_9, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3309 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node index_90)   --->   "%select_ln193_9 = select i1 %icmp_ln193_9, i12 %sext_ln193_9, i12 %add_ln193_9" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3310 'select' 'select_ln193_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3311 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_90 = select i1 %tmp_5086, i12 %select_ln193_9, i12 %sext_ln193_9" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3311 'select' 'index_90' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3312 [1/1] (0.00ns)   --->   "%trunc_ln193_28 = trunc i12 %index_90" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3312 'trunc' 'trunc_ln193_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3313 [1/1] (0.00ns)   --->   "%tmp_5087 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_90, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3313 'bitselect' 'tmp_5087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3314 [1/1] (0.30ns)   --->   "%index_91 = select i1 %tmp_5087, i11 0, i11 %trunc_ln193_28" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3314 'select' 'index_91' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3315 [1/1] (0.00ns)   --->   "%trunc_ln193_29 = trunc i11 %index_91" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3315 'trunc' 'trunc_ln193_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_5088 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_91, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3316 'bitselect' 'tmp_5088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3317 [1/1] (0.30ns)   --->   "%index_92 = select i1 %tmp_5088, i10 1023, i10 %trunc_ln193_29" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3317 'select' 'index_92' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3318 [1/1] (0.00ns)   --->   "%zext_ln196_9 = zext i10 %index_92" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3318 'zext' 'zext_ln196_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3319 [1/1] (0.00ns)   --->   "%inv_table_addr_9 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3319 'getelementptr' 'inv_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3320 [2/2] (1.17ns)   --->   "%denom_9 = load i10 %inv_table_addr_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3320 'load' 'denom_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3321 [1/1] (0.00ns)   --->   "%sext_ln191_64 = sext i13 %sum_1225" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3321 'sext' 'sext_ln191_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln191_65 = sext i13 %masked_kernel_43" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3322 'sext' 'sext_ln191_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3323 [1/1] (0.75ns)   --->   "%sum_1226 = add i13 %masked_kernel_43, i13 %sum_1225" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3323 'add' 'sum_1226' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3324 [1/1] (0.75ns)   --->   "%add_ln191_32 = add i14 %sext_ln191_65, i14 %sext_ln191_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3324 'add' 'add_ln191_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3325 [1/1] (0.00ns)   --->   "%tmp_5141 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_32, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3325 'bitselect' 'tmp_5141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3326 [1/1] (0.00ns)   --->   "%tmp_5142 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1226, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3326 'bitselect' 'tmp_5142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node sum_1227)   --->   "%xor_ln191_64 = xor i1 %tmp_5141, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3327 'xor' 'xor_ln191_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node sum_1227)   --->   "%and_ln191_32 = and i1 %tmp_5142, i1 %xor_ln191_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3328 'and' 'and_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node sum_1227)   --->   "%xor_ln191_65 = xor i1 %tmp_5141, i1 %tmp_5142" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3329 'xor' 'xor_ln191_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node sum_1227)   --->   "%select_ln191_64 = select i1 %and_ln191_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3330 'select' 'select_ln191_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3331 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1227 = select i1 %xor_ln191_65, i13 %select_ln191_64, i13 %sum_1226" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3331 'select' 'sum_1227' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3332 [1/1] (0.00ns)   --->   "%tmp_1786 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1227, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3332 'partselect' 'tmp_1786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln193_10 = sext i11 %tmp_1786" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3333 'sext' 'sext_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node index_93)   --->   "%tmp_5143 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1227, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3334 'bitselect' 'tmp_5143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3335 [1/1] (0.00ns)   --->   "%trunc_ln193_30 = trunc i13 %sum_1227" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3335 'trunc' 'trunc_ln193_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3336 [1/1] (0.00ns)   --->   "%tmp_1965 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_30, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3336 'bitconcatenate' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3337 [1/1] (0.71ns)   --->   "%icmp_ln193_10 = icmp_eq  i9 %tmp_1965, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3337 'icmp' 'icmp_ln193_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3338 [1/1] (0.73ns)   --->   "%add_ln193_10 = add i12 %sext_ln193_10, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3338 'add' 'add_ln193_10' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node index_93)   --->   "%select_ln193_10 = select i1 %icmp_ln193_10, i12 %sext_ln193_10, i12 %add_ln193_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3339 'select' 'select_ln193_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3340 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_93 = select i1 %tmp_5143, i12 %select_ln193_10, i12 %sext_ln193_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3340 'select' 'index_93' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3341 [1/1] (0.00ns)   --->   "%trunc_ln193_31 = trunc i12 %index_93" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3341 'trunc' 'trunc_ln193_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3342 [1/1] (0.00ns)   --->   "%tmp_5144 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_93, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3342 'bitselect' 'tmp_5144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (0.30ns)   --->   "%index_94 = select i1 %tmp_5144, i11 0, i11 %trunc_ln193_31" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3343 'select' 'index_94' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln193_32 = trunc i11 %index_94" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3344 'trunc' 'trunc_ln193_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_5145 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_94, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3345 'bitselect' 'tmp_5145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3346 [1/1] (0.30ns)   --->   "%index_95 = select i1 %tmp_5145, i10 1023, i10 %trunc_ln193_32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3346 'select' 'index_95' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln196_10 = zext i10 %index_95" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3347 'zext' 'zext_ln196_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3348 [1/1] (0.00ns)   --->   "%inv_table_addr_10 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3348 'getelementptr' 'inv_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3349 [2/2] (1.17ns)   --->   "%denom_10 = load i10 %inv_table_addr_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3349 'load' 'denom_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln191_70 = sext i13 %sum_1232" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3350 'sext' 'sext_ln191_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln191_71 = sext i13 %masked_kernel_47" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3351 'sext' 'sext_ln191_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3352 [1/1] (0.75ns)   --->   "%sum_1233 = add i13 %masked_kernel_47, i13 %sum_1232" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3352 'add' 'sum_1233' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3353 [1/1] (0.75ns)   --->   "%add_ln191_35 = add i14 %sext_ln191_71, i14 %sext_ln191_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3353 'add' 'add_ln191_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3354 [1/1] (0.00ns)   --->   "%tmp_5198 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_35, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3354 'bitselect' 'tmp_5198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_5199 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1233, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3355 'bitselect' 'tmp_5199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node sum_1234)   --->   "%xor_ln191_70 = xor i1 %tmp_5198, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3356 'xor' 'xor_ln191_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node sum_1234)   --->   "%and_ln191_35 = and i1 %tmp_5199, i1 %xor_ln191_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3357 'and' 'and_ln191_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node sum_1234)   --->   "%xor_ln191_71 = xor i1 %tmp_5198, i1 %tmp_5199" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3358 'xor' 'xor_ln191_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node sum_1234)   --->   "%select_ln191_70 = select i1 %and_ln191_35, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3359 'select' 'select_ln191_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3360 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1234 = select i1 %xor_ln191_71, i13 %select_ln191_70, i13 %sum_1233" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3360 'select' 'sum_1234' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_1788 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1234, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3361 'partselect' 'tmp_1788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln193_11 = sext i11 %tmp_1788" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3362 'sext' 'sext_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node index_96)   --->   "%tmp_5200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1234, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3363 'bitselect' 'tmp_5200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3364 [1/1] (0.00ns)   --->   "%trunc_ln193_33 = trunc i13 %sum_1234" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3364 'trunc' 'trunc_ln193_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_1982 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_33, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3365 'bitconcatenate' 'tmp_1982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3366 [1/1] (0.71ns)   --->   "%icmp_ln193_11 = icmp_eq  i9 %tmp_1982, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3366 'icmp' 'icmp_ln193_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3367 [1/1] (0.73ns)   --->   "%add_ln193_11 = add i12 %sext_ln193_11, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3367 'add' 'add_ln193_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node index_96)   --->   "%select_ln193_11 = select i1 %icmp_ln193_11, i12 %sext_ln193_11, i12 %add_ln193_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3368 'select' 'select_ln193_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3369 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_96 = select i1 %tmp_5200, i12 %select_ln193_11, i12 %sext_ln193_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3369 'select' 'index_96' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3370 [1/1] (0.00ns)   --->   "%trunc_ln193_34 = trunc i12 %index_96" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3370 'trunc' 'trunc_ln193_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3371 [1/1] (0.00ns)   --->   "%tmp_5201 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_96, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3371 'bitselect' 'tmp_5201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3372 [1/1] (0.30ns)   --->   "%index_97 = select i1 %tmp_5201, i11 0, i11 %trunc_ln193_34" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3372 'select' 'index_97' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3373 [1/1] (0.00ns)   --->   "%trunc_ln193_35 = trunc i11 %index_97" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3373 'trunc' 'trunc_ln193_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3374 [1/1] (0.00ns)   --->   "%tmp_5202 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_97, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3374 'bitselect' 'tmp_5202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3375 [1/1] (0.30ns)   --->   "%index_98 = select i1 %tmp_5202, i10 1023, i10 %trunc_ln193_35" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3375 'select' 'index_98' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln196_11 = zext i10 %index_98" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3376 'zext' 'zext_ln196_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3377 [1/1] (0.00ns)   --->   "%inv_table_addr_11 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3377 'getelementptr' 'inv_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3378 [2/2] (1.17ns)   --->   "%denom_11 = load i10 %inv_table_addr_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3378 'load' 'denom_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln191_76 = sext i13 %sum_1239" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3379 'sext' 'sext_ln191_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln191_77 = sext i13 %masked_kernel_51" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3380 'sext' 'sext_ln191_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3381 [1/1] (0.75ns)   --->   "%sum_1240 = add i13 %masked_kernel_51, i13 %sum_1239" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3381 'add' 'sum_1240' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3382 [1/1] (0.75ns)   --->   "%add_ln191_38 = add i14 %sext_ln191_77, i14 %sext_ln191_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3382 'add' 'add_ln191_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3383 [1/1] (0.00ns)   --->   "%tmp_5255 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_38, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3383 'bitselect' 'tmp_5255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3384 [1/1] (0.00ns)   --->   "%tmp_5256 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1240, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3384 'bitselect' 'tmp_5256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node sum_1241)   --->   "%xor_ln191_76 = xor i1 %tmp_5255, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3385 'xor' 'xor_ln191_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node sum_1241)   --->   "%and_ln191_38 = and i1 %tmp_5256, i1 %xor_ln191_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3386 'and' 'and_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node sum_1241)   --->   "%xor_ln191_77 = xor i1 %tmp_5255, i1 %tmp_5256" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3387 'xor' 'xor_ln191_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node sum_1241)   --->   "%select_ln191_76 = select i1 %and_ln191_38, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3388 'select' 'select_ln191_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3389 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1241 = select i1 %xor_ln191_77, i13 %select_ln191_76, i13 %sum_1240" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3389 'select' 'sum_1241' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3390 [1/1] (0.00ns)   --->   "%tmp_1790 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1241, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3390 'partselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln193_12 = sext i11 %tmp_1790" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3391 'sext' 'sext_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node index_99)   --->   "%tmp_5257 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1241, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3392 'bitselect' 'tmp_5257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3393 [1/1] (0.00ns)   --->   "%trunc_ln193_36 = trunc i13 %sum_1241" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3393 'trunc' 'trunc_ln193_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3394 [1/1] (0.00ns)   --->   "%tmp_1999 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_36, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3394 'bitconcatenate' 'tmp_1999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3395 [1/1] (0.71ns)   --->   "%icmp_ln193_12 = icmp_eq  i9 %tmp_1999, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3395 'icmp' 'icmp_ln193_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3396 [1/1] (0.73ns)   --->   "%add_ln193_12 = add i12 %sext_ln193_12, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3396 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node index_99)   --->   "%select_ln193_12 = select i1 %icmp_ln193_12, i12 %sext_ln193_12, i12 %add_ln193_12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3397 'select' 'select_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3398 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_99 = select i1 %tmp_5257, i12 %select_ln193_12, i12 %sext_ln193_12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3398 'select' 'index_99' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3399 [1/1] (0.00ns)   --->   "%trunc_ln193_37 = trunc i12 %index_99" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3399 'trunc' 'trunc_ln193_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3400 [1/1] (0.00ns)   --->   "%tmp_5258 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_99, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3400 'bitselect' 'tmp_5258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3401 [1/1] (0.30ns)   --->   "%index_100 = select i1 %tmp_5258, i11 0, i11 %trunc_ln193_37" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3401 'select' 'index_100' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3402 [1/1] (0.00ns)   --->   "%trunc_ln193_38 = trunc i11 %index_100" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3402 'trunc' 'trunc_ln193_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3403 [1/1] (0.00ns)   --->   "%tmp_5259 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_100, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3403 'bitselect' 'tmp_5259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3404 [1/1] (0.30ns)   --->   "%index_101 = select i1 %tmp_5259, i10 1023, i10 %trunc_ln193_38" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3404 'select' 'index_101' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3405 [1/1] (0.00ns)   --->   "%zext_ln196_12 = zext i10 %index_101" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3405 'zext' 'zext_ln196_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3406 [1/1] (0.00ns)   --->   "%inv_table_addr_12 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3406 'getelementptr' 'inv_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3407 [2/2] (1.17ns)   --->   "%denom_12 = load i10 %inv_table_addr_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3407 'load' 'denom_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln191_82 = sext i13 %sum_1246" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3408 'sext' 'sext_ln191_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln191_83 = sext i13 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3409 'sext' 'sext_ln191_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3410 [1/1] (0.75ns)   --->   "%sum_1247 = add i13 %masked_kernel_55, i13 %sum_1246" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3410 'add' 'sum_1247' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3411 [1/1] (0.75ns)   --->   "%add_ln191_41 = add i14 %sext_ln191_83, i14 %sext_ln191_82" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3411 'add' 'add_ln191_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3412 [1/1] (0.00ns)   --->   "%tmp_5312 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_41, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3412 'bitselect' 'tmp_5312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_5313 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1247, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3413 'bitselect' 'tmp_5313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node sum_1248)   --->   "%xor_ln191_82 = xor i1 %tmp_5312, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3414 'xor' 'xor_ln191_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node sum_1248)   --->   "%and_ln191_41 = and i1 %tmp_5313, i1 %xor_ln191_82" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3415 'and' 'and_ln191_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node sum_1248)   --->   "%xor_ln191_83 = xor i1 %tmp_5312, i1 %tmp_5313" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3416 'xor' 'xor_ln191_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node sum_1248)   --->   "%select_ln191_82 = select i1 %and_ln191_41, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3417 'select' 'select_ln191_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3418 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1248 = select i1 %xor_ln191_83, i13 %select_ln191_82, i13 %sum_1247" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3418 'select' 'sum_1248' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3419 [1/1] (0.00ns)   --->   "%tmp_2016 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1248, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3419 'partselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln193_13 = sext i11 %tmp_2016" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3420 'sext' 'sext_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node index_102)   --->   "%tmp_5314 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1248, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3421 'bitselect' 'tmp_5314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3422 [1/1] (0.00ns)   --->   "%trunc_ln193_39 = trunc i13 %sum_1248" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3422 'trunc' 'trunc_ln193_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3423 [1/1] (0.00ns)   --->   "%tmp_2017 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_39, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3423 'bitconcatenate' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3424 [1/1] (0.71ns)   --->   "%icmp_ln193_13 = icmp_eq  i9 %tmp_2017, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3424 'icmp' 'icmp_ln193_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3425 [1/1] (0.73ns)   --->   "%add_ln193_13 = add i12 %sext_ln193_13, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3425 'add' 'add_ln193_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node index_102)   --->   "%select_ln193_13 = select i1 %icmp_ln193_13, i12 %sext_ln193_13, i12 %add_ln193_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3426 'select' 'select_ln193_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3427 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_102 = select i1 %tmp_5314, i12 %select_ln193_13, i12 %sext_ln193_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3427 'select' 'index_102' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3428 [1/1] (0.00ns)   --->   "%trunc_ln193_40 = trunc i12 %index_102" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3428 'trunc' 'trunc_ln193_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3429 [1/1] (0.00ns)   --->   "%tmp_5315 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_102, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3429 'bitselect' 'tmp_5315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3430 [1/1] (0.30ns)   --->   "%index_103 = select i1 %tmp_5315, i11 0, i11 %trunc_ln193_40" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3430 'select' 'index_103' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3431 [1/1] (0.00ns)   --->   "%trunc_ln193_41 = trunc i11 %index_103" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3431 'trunc' 'trunc_ln193_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_5316 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_103, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3432 'bitselect' 'tmp_5316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3433 [1/1] (0.30ns)   --->   "%index_104 = select i1 %tmp_5316, i10 1023, i10 %trunc_ln193_41" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3433 'select' 'index_104' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3434 [1/1] (0.00ns)   --->   "%zext_ln196_13 = zext i10 %index_104" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3434 'zext' 'zext_ln196_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3435 [1/1] (0.00ns)   --->   "%inv_table_addr_13 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3435 'getelementptr' 'inv_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3436 [2/2] (1.17ns)   --->   "%denom_13 = load i10 %inv_table_addr_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3436 'load' 'denom_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln191_88 = sext i13 %sum_1253" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3437 'sext' 'sext_ln191_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln191_89 = sext i13 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3438 'sext' 'sext_ln191_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3439 [1/1] (0.75ns)   --->   "%sum_1254 = add i13 %masked_kernel_59, i13 %sum_1253" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3439 'add' 'sum_1254' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3440 [1/1] (0.75ns)   --->   "%add_ln191_44 = add i14 %sext_ln191_89, i14 %sext_ln191_88" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3440 'add' 'add_ln191_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3441 [1/1] (0.00ns)   --->   "%tmp_5369 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_44, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3441 'bitselect' 'tmp_5369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3442 [1/1] (0.00ns)   --->   "%tmp_5370 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1254, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3442 'bitselect' 'tmp_5370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node sum_1255)   --->   "%xor_ln191_88 = xor i1 %tmp_5369, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3443 'xor' 'xor_ln191_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node sum_1255)   --->   "%and_ln191_44 = and i1 %tmp_5370, i1 %xor_ln191_88" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3444 'and' 'and_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node sum_1255)   --->   "%xor_ln191_89 = xor i1 %tmp_5369, i1 %tmp_5370" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3445 'xor' 'xor_ln191_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node sum_1255)   --->   "%select_ln191_88 = select i1 %and_ln191_44, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3446 'select' 'select_ln191_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3447 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1255 = select i1 %xor_ln191_89, i13 %select_ln191_88, i13 %sum_1254" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3447 'select' 'sum_1255' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_2034 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1255, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3448 'partselect' 'tmp_2034' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln193_14 = sext i11 %tmp_2034" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3449 'sext' 'sext_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node index_105)   --->   "%tmp_5371 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1255, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3450 'bitselect' 'tmp_5371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3451 [1/1] (0.00ns)   --->   "%trunc_ln193_42 = trunc i13 %sum_1255" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3451 'trunc' 'trunc_ln193_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3452 [1/1] (0.00ns)   --->   "%tmp_2035 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_42, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3452 'bitconcatenate' 'tmp_2035' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3453 [1/1] (0.71ns)   --->   "%icmp_ln193_14 = icmp_eq  i9 %tmp_2035, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3453 'icmp' 'icmp_ln193_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3454 [1/1] (0.73ns)   --->   "%add_ln193_14 = add i12 %sext_ln193_14, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3454 'add' 'add_ln193_14' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node index_105)   --->   "%select_ln193_14 = select i1 %icmp_ln193_14, i12 %sext_ln193_14, i12 %add_ln193_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3455 'select' 'select_ln193_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3456 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_105 = select i1 %tmp_5371, i12 %select_ln193_14, i12 %sext_ln193_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3456 'select' 'index_105' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3457 [1/1] (0.00ns)   --->   "%trunc_ln193_43 = trunc i12 %index_105" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3457 'trunc' 'trunc_ln193_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3458 [1/1] (0.00ns)   --->   "%tmp_5372 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_105, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3458 'bitselect' 'tmp_5372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3459 [1/1] (0.30ns)   --->   "%index_106 = select i1 %tmp_5372, i11 0, i11 %trunc_ln193_43" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3459 'select' 'index_106' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3460 [1/1] (0.00ns)   --->   "%trunc_ln193_44 = trunc i11 %index_106" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3460 'trunc' 'trunc_ln193_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3461 [1/1] (0.00ns)   --->   "%tmp_5373 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_106, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3461 'bitselect' 'tmp_5373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3462 [1/1] (0.30ns)   --->   "%index_107 = select i1 %tmp_5373, i10 1023, i10 %trunc_ln193_44" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3462 'select' 'index_107' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln196_14 = zext i10 %index_107" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3463 'zext' 'zext_ln196_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3464 [1/1] (0.00ns)   --->   "%inv_table_addr_14 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3464 'getelementptr' 'inv_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3465 [2/2] (1.17ns)   --->   "%denom_14 = load i10 %inv_table_addr_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3465 'load' 'denom_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln191_94 = sext i13 %sum_1260" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3466 'sext' 'sext_ln191_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln191_95 = sext i13 %masked_kernel_63" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3467 'sext' 'sext_ln191_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3468 [1/1] (0.75ns)   --->   "%sum_1261 = add i13 %masked_kernel_63, i13 %sum_1260" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3468 'add' 'sum_1261' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3469 [1/1] (0.75ns)   --->   "%add_ln191_47 = add i14 %sext_ln191_95, i14 %sext_ln191_94" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3469 'add' 'add_ln191_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3470 [1/1] (0.00ns)   --->   "%tmp_5426 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_47, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3470 'bitselect' 'tmp_5426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3471 [1/1] (0.00ns)   --->   "%tmp_5427 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1261, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3471 'bitselect' 'tmp_5427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node sum_1262)   --->   "%xor_ln191_94 = xor i1 %tmp_5426, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3472 'xor' 'xor_ln191_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node sum_1262)   --->   "%and_ln191_47 = and i1 %tmp_5427, i1 %xor_ln191_94" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3473 'and' 'and_ln191_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node sum_1262)   --->   "%xor_ln191_95 = xor i1 %tmp_5426, i1 %tmp_5427" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3474 'xor' 'xor_ln191_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node sum_1262)   --->   "%select_ln191_94 = select i1 %and_ln191_47, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3475 'select' 'select_ln191_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3476 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_1262 = select i1 %xor_ln191_95, i13 %select_ln191_94, i13 %sum_1261" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3476 'select' 'sum_1262' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3477 [1/1] (0.00ns)   --->   "%tmp_2052 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_1262, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3477 'partselect' 'tmp_2052' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln193_15 = sext i11 %tmp_2052" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3478 'sext' 'sext_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node index_108)   --->   "%tmp_5428 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1262, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3479 'bitselect' 'tmp_5428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3480 [1/1] (0.00ns)   --->   "%trunc_ln193_45 = trunc i13 %sum_1262" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3480 'trunc' 'trunc_ln193_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3481 [1/1] (0.00ns)   --->   "%tmp_2053 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_45, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3481 'bitconcatenate' 'tmp_2053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3482 [1/1] (0.71ns)   --->   "%icmp_ln193_15 = icmp_eq  i9 %tmp_2053, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3482 'icmp' 'icmp_ln193_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3483 [1/1] (0.73ns)   --->   "%add_ln193_15 = add i12 %sext_ln193_15, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3483 'add' 'add_ln193_15' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node index_108)   --->   "%select_ln193_15 = select i1 %icmp_ln193_15, i12 %sext_ln193_15, i12 %add_ln193_15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3484 'select' 'select_ln193_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3485 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_108 = select i1 %tmp_5428, i12 %select_ln193_15, i12 %sext_ln193_15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3485 'select' 'index_108' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3486 [1/1] (0.00ns)   --->   "%trunc_ln193_46 = trunc i12 %index_108" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3486 'trunc' 'trunc_ln193_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3487 [1/1] (0.00ns)   --->   "%tmp_5429 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_108, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3487 'bitselect' 'tmp_5429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3488 [1/1] (0.30ns)   --->   "%index_109 = select i1 %tmp_5429, i11 0, i11 %trunc_ln193_46" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3488 'select' 'index_109' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3489 [1/1] (0.00ns)   --->   "%trunc_ln193_47 = trunc i11 %index_109" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3489 'trunc' 'trunc_ln193_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_5430 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_109, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3490 'bitselect' 'tmp_5430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3491 [1/1] (0.30ns)   --->   "%index_110 = select i1 %tmp_5430, i10 1023, i10 %trunc_ln193_47" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3491 'select' 'index_110' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3492 [1/1] (0.00ns)   --->   "%zext_ln196_15 = zext i10 %index_110" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3492 'zext' 'zext_ln196_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3493 [1/1] (0.00ns)   --->   "%inv_table_addr_15 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3493 'getelementptr' 'inv_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3494 [2/2] (1.17ns)   --->   "%denom_15 = load i10 %inv_table_addr_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3494 'load' 'denom_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 3495 [1/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3495 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3496 [1/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3496 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3497 [1/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3497 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3498 [1/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3498 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3499 [1/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3499 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3500 [1/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3500 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3501 [1/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3501 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3502 [1/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3502 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3503 [1/2] (1.17ns)   --->   "%denom_8 = load i10 %inv_table_addr_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3503 'load' 'denom_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3504 [1/2] (1.17ns)   --->   "%denom_9 = load i10 %inv_table_addr_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3504 'load' 'denom_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3505 [1/2] (1.17ns)   --->   "%denom_10 = load i10 %inv_table_addr_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3505 'load' 'denom_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3506 [1/2] (1.17ns)   --->   "%denom_11 = load i10 %inv_table_addr_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3506 'load' 'denom_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3507 [1/2] (1.17ns)   --->   "%denom_12 = load i10 %inv_table_addr_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3507 'load' 'denom_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3508 [1/2] (1.17ns)   --->   "%denom_13 = load i10 %inv_table_addr_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3508 'load' 'denom_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3509 [1/2] (1.17ns)   --->   "%denom_14 = load i10 %inv_table_addr_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3509 'load' 'denom_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3510 [1/2] (1.17ns)   --->   "%denom_15 = load i10 %inv_table_addr_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3510 'load' 'denom_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3511 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3512 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %denom" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3512 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3513 [1/1] (1.89ns)   --->   "%mul_ln199 = mul i24 %zext_ln199, i24 %sext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3513 'mul' 'mul_ln199' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_4576 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3514 'bitselect' 'tmp_4576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%trunc_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3515 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_4577 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3516 'bitselect' 'tmp_4577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_4578 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3517 'bitselect' 'tmp_4578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i24 %mul_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3518 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3519 [1/1] (0.70ns)   --->   "%icmp_ln199 = icmp_ne  i5 %trunc_ln199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3519 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%tmp_4579 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3520 'bitselect' 'tmp_4579' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%or_ln199 = or i1 %tmp_4577, i1 %icmp_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3521 'or' 'or_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%and_ln199 = and i1 %or_ln199, i1 %tmp_4578" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3522 'and' 'and_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%zext_ln199_1 = zext i1 %and_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3523 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3524 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199 = add i13 %trunc_ln5, i13 %zext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3524 'add' 'add_ln199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3525 [1/1] (0.00ns)   --->   "%tmp_4580 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3525 'bitselect' 'tmp_4580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%xor_ln199 = xor i1 %tmp_4580, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3526 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %tmp_4579, i1 %xor_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3527 'and' 'and_ln199_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3528 [1/1] (0.00ns)   --->   "%tmp_1796 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3528 'partselect' 'tmp_1796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3529 [1/1] (0.70ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %tmp_1796, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3529 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3530 [1/1] (0.00ns)   --->   "%tmp_1797 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3530 'partselect' 'tmp_1797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3531 [1/1] (0.70ns)   --->   "%icmp_ln199_2 = icmp_eq  i5 %tmp_1797, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3531 'icmp' 'icmp_ln199_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3532 [1/1] (0.70ns)   --->   "%icmp_ln199_3 = icmp_eq  i5 %tmp_1797, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3532 'icmp' 'icmp_ln199_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%select_ln199 = select i1 %and_ln199_1, i1 %icmp_ln199_2, i1 %icmp_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3533 'select' 'select_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%tmp_4581 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3534 'bitselect' 'tmp_4581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%xor_ln199_256 = xor i1 %tmp_4581, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3535 'xor' 'xor_ln199_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%and_ln199_2 = and i1 %icmp_ln199_1, i1 %xor_ln199_256" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3536 'and' 'and_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%select_ln199_1 = select i1 %and_ln199_1, i1 %and_ln199_2, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3537 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_3 = and i1 %and_ln199_1, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3538 'and' 'and_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_1 = xor i1 %select_ln199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3539 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%or_ln199_1 = or i1 %tmp_4580, i1 %xor_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3540 'or' 'or_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_2 = xor i1 %tmp_4576, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3541 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3542 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %or_ln199_1, i1 %xor_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3542 'and' 'and_ln199_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3543 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_5 = and i1 %tmp_4580, i1 %select_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3543 'and' 'and_ln199_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%or_ln199_192 = or i1 %and_ln199_3, i1 %and_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3544 'or' 'or_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%xor_ln199_3 = xor i1 %or_ln199_192, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3545 'xor' 'xor_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_6 = and i1 %tmp_4576, i1 %xor_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3546 'and' 'and_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_3)   --->   "%select_ln199_2 = select i1 %and_ln199_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3547 'select' 'select_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3548 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_2 = or i1 %and_ln199_4, i1 %and_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3548 'or' 'or_ln199_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3549 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_3 = select i1 %or_ln199_2, i13 %select_ln199_2, i13 %add_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3549 'select' 'select_ln199_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3550 'sext' 'sext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3551 [1/1] (1.89ns)   --->   "%mul_ln199_1 = mul i24 %zext_ln199, i24 %sext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3551 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3552 [1/1] (0.00ns)   --->   "%tmp_4582 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3552 'bitselect' 'tmp_4582' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%trunc_ln199_1 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_1, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3553 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_4583 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3554 'bitselect' 'tmp_4583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_4584 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3555 'bitselect' 'tmp_4584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3556 [1/1] (0.00ns)   --->   "%trunc_ln199_64 = trunc i24 %mul_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3556 'trunc' 'trunc_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3557 [1/1] (0.70ns)   --->   "%icmp_ln199_4 = icmp_ne  i5 %trunc_ln199_64, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3557 'icmp' 'icmp_ln199_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%tmp_4585 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3558 'bitselect' 'tmp_4585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%or_ln199_3 = or i1 %tmp_4583, i1 %icmp_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3559 'or' 'or_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%and_ln199_7 = and i1 %or_ln199_3, i1 %tmp_4584" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3560 'and' 'and_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%zext_ln199_2 = zext i1 %and_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3561 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3562 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_1 = add i13 %trunc_ln199_1, i13 %zext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3562 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3563 [1/1] (0.00ns)   --->   "%tmp_4586 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_1, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3563 'bitselect' 'tmp_4586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%xor_ln199_4 = xor i1 %tmp_4586, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3564 'xor' 'xor_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3565 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_8 = and i1 %tmp_4585, i1 %xor_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3565 'and' 'and_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_1798 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_1, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3566 'partselect' 'tmp_1798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3567 [1/1] (0.70ns)   --->   "%icmp_ln199_5 = icmp_eq  i4 %tmp_1798, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3567 'icmp' 'icmp_ln199_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3568 [1/1] (0.00ns)   --->   "%tmp_1799 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_1, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3568 'partselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3569 [1/1] (0.70ns)   --->   "%icmp_ln199_6 = icmp_eq  i5 %tmp_1799, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3569 'icmp' 'icmp_ln199_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3570 [1/1] (0.70ns)   --->   "%icmp_ln199_7 = icmp_eq  i5 %tmp_1799, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3570 'icmp' 'icmp_ln199_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%select_ln199_4 = select i1 %and_ln199_8, i1 %icmp_ln199_6, i1 %icmp_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3571 'select' 'select_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%tmp_4587 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3572 'bitselect' 'tmp_4587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%xor_ln199_257 = xor i1 %tmp_4587, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3573 'xor' 'xor_ln199_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%and_ln199_9 = and i1 %icmp_ln199_5, i1 %xor_ln199_257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3574 'and' 'and_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%select_ln199_5 = select i1 %and_ln199_8, i1 %and_ln199_9, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3575 'select' 'select_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_10 = and i1 %and_ln199_8, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3576 'and' 'and_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_5 = xor i1 %select_ln199_4, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3577 'xor' 'xor_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%or_ln199_4 = or i1 %tmp_4586, i1 %xor_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3578 'or' 'or_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_6 = xor i1 %tmp_4582, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3579 'xor' 'xor_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_11 = and i1 %or_ln199_4, i1 %xor_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3580 'and' 'and_ln199_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3581 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_12 = and i1 %tmp_4586, i1 %select_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3581 'and' 'and_ln199_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%or_ln199_193 = or i1 %and_ln199_10, i1 %and_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3582 'or' 'or_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%xor_ln199_7 = xor i1 %or_ln199_193, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3583 'xor' 'xor_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_13 = and i1 %tmp_4582, i1 %xor_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3584 'and' 'and_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_7)   --->   "%select_ln199_6 = select i1 %and_ln199_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3585 'select' 'select_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3586 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_5 = or i1 %and_ln199_11, i1 %and_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3586 'or' 'or_ln199_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3587 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_7 = select i1 %or_ln199_5, i13 %select_ln199_6, i13 %add_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3587 'select' 'select_ln199_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i13 %masked_kernel_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3588 'sext' 'sext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3589 [1/1] (1.89ns)   --->   "%mul_ln199_2 = mul i24 %zext_ln199, i24 %sext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3589 'mul' 'mul_ln199_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3590 [1/1] (0.00ns)   --->   "%tmp_4588 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3590 'bitselect' 'tmp_4588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%trunc_ln199_2 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_2, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3591 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_4589 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3592 'bitselect' 'tmp_4589' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_4590 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3593 'bitselect' 'tmp_4590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3594 [1/1] (0.00ns)   --->   "%trunc_ln199_65 = trunc i24 %mul_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3594 'trunc' 'trunc_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3595 [1/1] (0.70ns)   --->   "%icmp_ln199_8 = icmp_ne  i5 %trunc_ln199_65, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3595 'icmp' 'icmp_ln199_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%tmp_4591 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3596 'bitselect' 'tmp_4591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%or_ln199_6 = or i1 %tmp_4589, i1 %icmp_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3597 'or' 'or_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%and_ln199_14 = and i1 %or_ln199_6, i1 %tmp_4590" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3598 'and' 'and_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%zext_ln199_3 = zext i1 %and_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3599 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3600 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_2 = add i13 %trunc_ln199_2, i13 %zext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3600 'add' 'add_ln199_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3601 [1/1] (0.00ns)   --->   "%tmp_4592 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_2, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3601 'bitselect' 'tmp_4592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%xor_ln199_8 = xor i1 %tmp_4592, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3602 'xor' 'xor_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_15 = and i1 %tmp_4591, i1 %xor_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3603 'and' 'and_ln199_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3604 [1/1] (0.00ns)   --->   "%tmp_1800 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_2, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3604 'partselect' 'tmp_1800' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3605 [1/1] (0.70ns)   --->   "%icmp_ln199_9 = icmp_eq  i4 %tmp_1800, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3605 'icmp' 'icmp_ln199_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_1801 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_2, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3606 'partselect' 'tmp_1801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3607 [1/1] (0.70ns)   --->   "%icmp_ln199_10 = icmp_eq  i5 %tmp_1801, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3607 'icmp' 'icmp_ln199_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3608 [1/1] (0.70ns)   --->   "%icmp_ln199_11 = icmp_eq  i5 %tmp_1801, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3608 'icmp' 'icmp_ln199_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%select_ln199_8 = select i1 %and_ln199_15, i1 %icmp_ln199_10, i1 %icmp_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3609 'select' 'select_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%tmp_4593 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3610 'bitselect' 'tmp_4593' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%xor_ln199_258 = xor i1 %tmp_4593, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3611 'xor' 'xor_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%and_ln199_16 = and i1 %icmp_ln199_9, i1 %xor_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3612 'and' 'and_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%select_ln199_9 = select i1 %and_ln199_15, i1 %and_ln199_16, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3613 'select' 'select_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_17 = and i1 %and_ln199_15, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3614 'and' 'and_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_9 = xor i1 %select_ln199_8, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3615 'xor' 'xor_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%or_ln199_7 = or i1 %tmp_4592, i1 %xor_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3616 'or' 'or_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_10 = xor i1 %tmp_4588, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3617 'xor' 'xor_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3618 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_18 = and i1 %or_ln199_7, i1 %xor_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3618 'and' 'and_ln199_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_19 = and i1 %tmp_4592, i1 %select_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3619 'and' 'and_ln199_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%or_ln199_194 = or i1 %and_ln199_17, i1 %and_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3620 'or' 'or_ln199_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%xor_ln199_11 = xor i1 %or_ln199_194, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3621 'xor' 'xor_ln199_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_20 = and i1 %tmp_4588, i1 %xor_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3622 'and' 'and_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_11)   --->   "%select_ln199_10 = select i1 %and_ln199_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3623 'select' 'select_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3624 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_8 = or i1 %and_ln199_18, i1 %and_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3624 'or' 'or_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3625 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_11 = select i1 %or_ln199_8, i13 %select_ln199_10, i13 %add_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3625 'select' 'select_ln199_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln199_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3626 'sext' 'sext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3627 [1/1] (1.89ns)   --->   "%mul_ln199_3 = mul i24 %zext_ln199, i24 %sext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3627 'mul' 'mul_ln199_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3628 [1/1] (0.00ns)   --->   "%tmp_4594 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3628 'bitselect' 'tmp_4594' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%trunc_ln199_3 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_3, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3629 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_4595 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3630 'bitselect' 'tmp_4595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_4596 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3631 'bitselect' 'tmp_4596' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3632 [1/1] (0.00ns)   --->   "%trunc_ln199_66 = trunc i24 %mul_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3632 'trunc' 'trunc_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3633 [1/1] (0.70ns)   --->   "%icmp_ln199_12 = icmp_ne  i5 %trunc_ln199_66, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3633 'icmp' 'icmp_ln199_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%tmp_4597 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3634 'bitselect' 'tmp_4597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%or_ln199_9 = or i1 %tmp_4595, i1 %icmp_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3635 'or' 'or_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%and_ln199_21 = and i1 %or_ln199_9, i1 %tmp_4596" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3636 'and' 'and_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%zext_ln199_4 = zext i1 %and_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3637 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3638 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_3 = add i13 %trunc_ln199_3, i13 %zext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3638 'add' 'add_ln199_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3639 [1/1] (0.00ns)   --->   "%tmp_4598 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_3, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3639 'bitselect' 'tmp_4598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%xor_ln199_12 = xor i1 %tmp_4598, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3640 'xor' 'xor_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3641 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_22 = and i1 %tmp_4597, i1 %xor_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3641 'and' 'and_ln199_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3642 [1/1] (0.00ns)   --->   "%tmp_1802 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_3, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3642 'partselect' 'tmp_1802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3643 [1/1] (0.70ns)   --->   "%icmp_ln199_13 = icmp_eq  i4 %tmp_1802, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3643 'icmp' 'icmp_ln199_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3644 [1/1] (0.00ns)   --->   "%tmp_1803 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_3, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3644 'partselect' 'tmp_1803' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3645 [1/1] (0.70ns)   --->   "%icmp_ln199_14 = icmp_eq  i5 %tmp_1803, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3645 'icmp' 'icmp_ln199_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3646 [1/1] (0.70ns)   --->   "%icmp_ln199_15 = icmp_eq  i5 %tmp_1803, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3646 'icmp' 'icmp_ln199_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%select_ln199_12 = select i1 %and_ln199_22, i1 %icmp_ln199_14, i1 %icmp_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3647 'select' 'select_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%tmp_4599 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3648 'bitselect' 'tmp_4599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%xor_ln199_259 = xor i1 %tmp_4599, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3649 'xor' 'xor_ln199_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%and_ln199_23 = and i1 %icmp_ln199_13, i1 %xor_ln199_259" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3650 'and' 'and_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%select_ln199_13 = select i1 %and_ln199_22, i1 %and_ln199_23, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3651 'select' 'select_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_24 = and i1 %and_ln199_22, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3652 'and' 'and_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_13 = xor i1 %select_ln199_12, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3653 'xor' 'xor_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%or_ln199_10 = or i1 %tmp_4598, i1 %xor_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3654 'or' 'or_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_14 = xor i1 %tmp_4594, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3655 'xor' 'xor_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3656 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_25 = and i1 %or_ln199_10, i1 %xor_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3656 'and' 'and_ln199_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3657 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_26 = and i1 %tmp_4598, i1 %select_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3657 'and' 'and_ln199_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%or_ln199_195 = or i1 %and_ln199_24, i1 %and_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3658 'or' 'or_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%xor_ln199_15 = xor i1 %or_ln199_195, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3659 'xor' 'xor_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_27 = and i1 %tmp_4594, i1 %xor_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3660 'and' 'and_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_15)   --->   "%select_ln199_14 = select i1 %and_ln199_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3661 'select' 'select_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3662 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_11 = or i1 %and_ln199_25, i1 %and_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3662 'or' 'or_ln199_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3663 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_15 = select i1 %or_ln199_11, i13 %select_ln199_14, i13 %add_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3663 'select' 'select_ln199_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln199_4 = sext i13 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3664 'sext' 'sext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3665 [1/1] (0.00ns)   --->   "%zext_ln199_5 = zext i11 %denom_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3665 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3666 [1/1] (1.89ns)   --->   "%mul_ln199_4 = mul i24 %zext_ln199_5, i24 %sext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3666 'mul' 'mul_ln199_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3667 [1/1] (0.00ns)   --->   "%tmp_4633 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3667 'bitselect' 'tmp_4633' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%trunc_ln199_4 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_4, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3668 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_4634 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3669 'bitselect' 'tmp_4634' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_4635 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3670 'bitselect' 'tmp_4635' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3671 [1/1] (0.00ns)   --->   "%trunc_ln199_67 = trunc i24 %mul_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3671 'trunc' 'trunc_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3672 [1/1] (0.70ns)   --->   "%icmp_ln199_16 = icmp_ne  i5 %trunc_ln199_67, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3672 'icmp' 'icmp_ln199_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%tmp_4636 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3673 'bitselect' 'tmp_4636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%or_ln199_12 = or i1 %tmp_4634, i1 %icmp_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3674 'or' 'or_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%and_ln199_28 = and i1 %or_ln199_12, i1 %tmp_4635" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3675 'and' 'and_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%zext_ln199_6 = zext i1 %and_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3676 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3677 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_4 = add i13 %trunc_ln199_4, i13 %zext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3677 'add' 'add_ln199_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3678 [1/1] (0.00ns)   --->   "%tmp_4637 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_4, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3678 'bitselect' 'tmp_4637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%xor_ln199_16 = xor i1 %tmp_4637, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3679 'xor' 'xor_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3680 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_29 = and i1 %tmp_4636, i1 %xor_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3680 'and' 'and_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3681 [1/1] (0.00ns)   --->   "%tmp_1813 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_4, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3681 'partselect' 'tmp_1813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3682 [1/1] (0.70ns)   --->   "%icmp_ln199_17 = icmp_eq  i4 %tmp_1813, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3682 'icmp' 'icmp_ln199_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3683 [1/1] (0.00ns)   --->   "%tmp_1814 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_4, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3683 'partselect' 'tmp_1814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3684 [1/1] (0.70ns)   --->   "%icmp_ln199_18 = icmp_eq  i5 %tmp_1814, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3684 'icmp' 'icmp_ln199_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3685 [1/1] (0.70ns)   --->   "%icmp_ln199_19 = icmp_eq  i5 %tmp_1814, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3685 'icmp' 'icmp_ln199_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%select_ln199_16 = select i1 %and_ln199_29, i1 %icmp_ln199_18, i1 %icmp_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3686 'select' 'select_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%tmp_4638 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3687 'bitselect' 'tmp_4638' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%xor_ln199_260 = xor i1 %tmp_4638, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3688 'xor' 'xor_ln199_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%and_ln199_30 = and i1 %icmp_ln199_17, i1 %xor_ln199_260" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3689 'and' 'and_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%select_ln199_17 = select i1 %and_ln199_29, i1 %and_ln199_30, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3690 'select' 'select_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_31 = and i1 %and_ln199_29, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3691 'and' 'and_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_17 = xor i1 %select_ln199_16, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3692 'xor' 'xor_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%or_ln199_13 = or i1 %tmp_4637, i1 %xor_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3693 'or' 'or_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_18 = xor i1 %tmp_4633, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3694 'xor' 'xor_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3695 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_32 = and i1 %or_ln199_13, i1 %xor_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3695 'and' 'and_ln199_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3696 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_33 = and i1 %tmp_4637, i1 %select_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3696 'and' 'and_ln199_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%or_ln199_196 = or i1 %and_ln199_31, i1 %and_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3697 'or' 'or_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%xor_ln199_19 = xor i1 %or_ln199_196, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3698 'xor' 'xor_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_34 = and i1 %tmp_4633, i1 %xor_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3699 'and' 'and_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_19)   --->   "%select_ln199_18 = select i1 %and_ln199_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3700 'select' 'select_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3701 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_14 = or i1 %and_ln199_32, i1 %and_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3701 'or' 'or_ln199_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3702 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_19 = select i1 %or_ln199_14, i13 %select_ln199_18, i13 %add_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3702 'select' 'select_ln199_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln199_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3703 'sext' 'sext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3704 [1/1] (1.89ns)   --->   "%mul_ln199_5 = mul i24 %zext_ln199_5, i24 %sext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3704 'mul' 'mul_ln199_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3705 [1/1] (0.00ns)   --->   "%tmp_4639 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3705 'bitselect' 'tmp_4639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%trunc_ln199_5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_5, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3706 'partselect' 'trunc_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_4640 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3707 'bitselect' 'tmp_4640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_4641 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3708 'bitselect' 'tmp_4641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3709 [1/1] (0.00ns)   --->   "%trunc_ln199_68 = trunc i24 %mul_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3709 'trunc' 'trunc_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3710 [1/1] (0.70ns)   --->   "%icmp_ln199_20 = icmp_ne  i5 %trunc_ln199_68, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3710 'icmp' 'icmp_ln199_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%tmp_4642 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3711 'bitselect' 'tmp_4642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3712 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%or_ln199_15 = or i1 %tmp_4640, i1 %icmp_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3712 'or' 'or_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%and_ln199_35 = and i1 %or_ln199_15, i1 %tmp_4641" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3713 'and' 'and_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%zext_ln199_7 = zext i1 %and_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3714 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3715 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_5 = add i13 %trunc_ln199_5, i13 %zext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3715 'add' 'add_ln199_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3716 [1/1] (0.00ns)   --->   "%tmp_4643 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_5, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3716 'bitselect' 'tmp_4643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%xor_ln199_20 = xor i1 %tmp_4643, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3717 'xor' 'xor_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3718 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_36 = and i1 %tmp_4642, i1 %xor_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3718 'and' 'and_ln199_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3719 [1/1] (0.00ns)   --->   "%tmp_1815 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_5, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3719 'partselect' 'tmp_1815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3720 [1/1] (0.70ns)   --->   "%icmp_ln199_21 = icmp_eq  i4 %tmp_1815, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3720 'icmp' 'icmp_ln199_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3721 [1/1] (0.00ns)   --->   "%tmp_1816 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_5, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3721 'partselect' 'tmp_1816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3722 [1/1] (0.70ns)   --->   "%icmp_ln199_22 = icmp_eq  i5 %tmp_1816, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3722 'icmp' 'icmp_ln199_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3723 [1/1] (0.70ns)   --->   "%icmp_ln199_23 = icmp_eq  i5 %tmp_1816, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3723 'icmp' 'icmp_ln199_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%select_ln199_20 = select i1 %and_ln199_36, i1 %icmp_ln199_22, i1 %icmp_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3724 'select' 'select_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%tmp_4644 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3725 'bitselect' 'tmp_4644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%xor_ln199_261 = xor i1 %tmp_4644, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3726 'xor' 'xor_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%and_ln199_37 = and i1 %icmp_ln199_21, i1 %xor_ln199_261" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3727 'and' 'and_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%select_ln199_21 = select i1 %and_ln199_36, i1 %and_ln199_37, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3728 'select' 'select_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_38 = and i1 %and_ln199_36, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3729 'and' 'and_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_21 = xor i1 %select_ln199_20, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3730 'xor' 'xor_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%or_ln199_16 = or i1 %tmp_4643, i1 %xor_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3731 'or' 'or_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_22 = xor i1 %tmp_4639, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3732 'xor' 'xor_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3733 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_39 = and i1 %or_ln199_16, i1 %xor_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3733 'and' 'and_ln199_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_40 = and i1 %tmp_4643, i1 %select_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3734 'and' 'and_ln199_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%or_ln199_197 = or i1 %and_ln199_38, i1 %and_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3735 'or' 'or_ln199_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%xor_ln199_23 = xor i1 %or_ln199_197, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3736 'xor' 'xor_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_41 = and i1 %tmp_4639, i1 %xor_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3737 'and' 'and_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_23)   --->   "%select_ln199_22 = select i1 %and_ln199_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3738 'select' 'select_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3739 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_17 = or i1 %and_ln199_39, i1 %and_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3739 'or' 'or_ln199_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3740 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_23 = select i1 %or_ln199_17, i13 %select_ln199_22, i13 %add_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3740 'select' 'select_ln199_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln199_6 = sext i13 %masked_kernel_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3741 'sext' 'sext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3742 [1/1] (1.89ns)   --->   "%mul_ln199_6 = mul i24 %zext_ln199_5, i24 %sext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3742 'mul' 'mul_ln199_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3743 [1/1] (0.00ns)   --->   "%tmp_4645 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3743 'bitselect' 'tmp_4645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%trunc_ln199_6 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_6, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3744 'partselect' 'trunc_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_4646 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3745 'bitselect' 'tmp_4646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_4647 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3746 'bitselect' 'tmp_4647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3747 [1/1] (0.00ns)   --->   "%trunc_ln199_69 = trunc i24 %mul_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3747 'trunc' 'trunc_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3748 [1/1] (0.70ns)   --->   "%icmp_ln199_24 = icmp_ne  i5 %trunc_ln199_69, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3748 'icmp' 'icmp_ln199_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%tmp_4648 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3749 'bitselect' 'tmp_4648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%or_ln199_18 = or i1 %tmp_4646, i1 %icmp_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3750 'or' 'or_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%and_ln199_42 = and i1 %or_ln199_18, i1 %tmp_4647" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3751 'and' 'and_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%zext_ln199_8 = zext i1 %and_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3752 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3753 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_6 = add i13 %trunc_ln199_6, i13 %zext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3753 'add' 'add_ln199_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3754 [1/1] (0.00ns)   --->   "%tmp_4649 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_6, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3754 'bitselect' 'tmp_4649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%xor_ln199_24 = xor i1 %tmp_4649, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3755 'xor' 'xor_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3756 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_43 = and i1 %tmp_4648, i1 %xor_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3756 'and' 'and_ln199_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3757 [1/1] (0.00ns)   --->   "%tmp_1817 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_6, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3757 'partselect' 'tmp_1817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3758 [1/1] (0.70ns)   --->   "%icmp_ln199_25 = icmp_eq  i4 %tmp_1817, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3758 'icmp' 'icmp_ln199_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3759 [1/1] (0.00ns)   --->   "%tmp_1818 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_6, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3759 'partselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3760 [1/1] (0.70ns)   --->   "%icmp_ln199_26 = icmp_eq  i5 %tmp_1818, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3760 'icmp' 'icmp_ln199_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3761 [1/1] (0.70ns)   --->   "%icmp_ln199_27 = icmp_eq  i5 %tmp_1818, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3761 'icmp' 'icmp_ln199_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%select_ln199_24 = select i1 %and_ln199_43, i1 %icmp_ln199_26, i1 %icmp_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3762 'select' 'select_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%tmp_4650 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3763 'bitselect' 'tmp_4650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%xor_ln199_262 = xor i1 %tmp_4650, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3764 'xor' 'xor_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%and_ln199_44 = and i1 %icmp_ln199_25, i1 %xor_ln199_262" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3765 'and' 'and_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%select_ln199_25 = select i1 %and_ln199_43, i1 %and_ln199_44, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3766 'select' 'select_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_45 = and i1 %and_ln199_43, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3767 'and' 'and_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_25 = xor i1 %select_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3768 'xor' 'xor_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%or_ln199_19 = or i1 %tmp_4649, i1 %xor_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3769 'or' 'or_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_26 = xor i1 %tmp_4645, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3770 'xor' 'xor_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3771 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_46 = and i1 %or_ln199_19, i1 %xor_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3771 'and' 'and_ln199_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3772 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_47 = and i1 %tmp_4649, i1 %select_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3772 'and' 'and_ln199_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%or_ln199_198 = or i1 %and_ln199_45, i1 %and_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3773 'or' 'or_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%xor_ln199_27 = xor i1 %or_ln199_198, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3774 'xor' 'xor_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_48 = and i1 %tmp_4645, i1 %xor_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3775 'and' 'and_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_27)   --->   "%select_ln199_26 = select i1 %and_ln199_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3776 'select' 'select_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3777 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_20 = or i1 %and_ln199_46, i1 %and_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3777 'or' 'or_ln199_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3778 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_27 = select i1 %or_ln199_20, i13 %select_ln199_26, i13 %add_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3778 'select' 'select_ln199_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln199_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3779 'sext' 'sext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3780 [1/1] (1.89ns)   --->   "%mul_ln199_7 = mul i24 %zext_ln199_5, i24 %sext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3780 'mul' 'mul_ln199_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3781 [1/1] (0.00ns)   --->   "%tmp_4651 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3781 'bitselect' 'tmp_4651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%trunc_ln199_7 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_7, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3782 'partselect' 'trunc_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_4652 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3783 'bitselect' 'tmp_4652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_4653 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3784 'bitselect' 'tmp_4653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3785 [1/1] (0.00ns)   --->   "%trunc_ln199_70 = trunc i24 %mul_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3785 'trunc' 'trunc_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3786 [1/1] (0.70ns)   --->   "%icmp_ln199_28 = icmp_ne  i5 %trunc_ln199_70, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3786 'icmp' 'icmp_ln199_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%tmp_4654 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3787 'bitselect' 'tmp_4654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%or_ln199_21 = or i1 %tmp_4652, i1 %icmp_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3788 'or' 'or_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%and_ln199_49 = and i1 %or_ln199_21, i1 %tmp_4653" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3789 'and' 'and_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%zext_ln199_9 = zext i1 %and_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3790 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3791 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_7 = add i13 %trunc_ln199_7, i13 %zext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3791 'add' 'add_ln199_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3792 [1/1] (0.00ns)   --->   "%tmp_4655 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_7, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3792 'bitselect' 'tmp_4655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%xor_ln199_28 = xor i1 %tmp_4655, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3793 'xor' 'xor_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3794 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_50 = and i1 %tmp_4654, i1 %xor_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3794 'and' 'and_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3795 [1/1] (0.00ns)   --->   "%tmp_1819 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_7, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3795 'partselect' 'tmp_1819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3796 [1/1] (0.70ns)   --->   "%icmp_ln199_29 = icmp_eq  i4 %tmp_1819, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3796 'icmp' 'icmp_ln199_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3797 [1/1] (0.00ns)   --->   "%tmp_1820 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_7, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3797 'partselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3798 [1/1] (0.70ns)   --->   "%icmp_ln199_30 = icmp_eq  i5 %tmp_1820, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3798 'icmp' 'icmp_ln199_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3799 [1/1] (0.70ns)   --->   "%icmp_ln199_31 = icmp_eq  i5 %tmp_1820, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3799 'icmp' 'icmp_ln199_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%select_ln199_28 = select i1 %and_ln199_50, i1 %icmp_ln199_30, i1 %icmp_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3800 'select' 'select_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%tmp_4656 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3801 'bitselect' 'tmp_4656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%xor_ln199_263 = xor i1 %tmp_4656, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3802 'xor' 'xor_ln199_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%and_ln199_51 = and i1 %icmp_ln199_29, i1 %xor_ln199_263" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3803 'and' 'and_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%select_ln199_29 = select i1 %and_ln199_50, i1 %and_ln199_51, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3804 'select' 'select_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_52 = and i1 %and_ln199_50, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3805 'and' 'and_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_29 = xor i1 %select_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3806 'xor' 'xor_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%or_ln199_22 = or i1 %tmp_4655, i1 %xor_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3807 'or' 'or_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_30 = xor i1 %tmp_4651, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3808 'xor' 'xor_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3809 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_53 = and i1 %or_ln199_22, i1 %xor_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3809 'and' 'and_ln199_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3810 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_54 = and i1 %tmp_4655, i1 %select_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3810 'and' 'and_ln199_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%or_ln199_199 = or i1 %and_ln199_52, i1 %and_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3811 'or' 'or_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%xor_ln199_31 = xor i1 %or_ln199_199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3812 'xor' 'xor_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_55 = and i1 %tmp_4651, i1 %xor_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3813 'and' 'and_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_31)   --->   "%select_ln199_30 = select i1 %and_ln199_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3814 'select' 'select_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3815 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_23 = or i1 %and_ln199_53, i1 %and_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3815 'or' 'or_ln199_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3816 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_31 = select i1 %or_ln199_23, i13 %select_ln199_30, i13 %add_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3816 'select' 'select_ln199_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln199_8 = sext i13 %masked_kernel_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3817 'sext' 'sext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln199_10 = zext i11 %denom_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3818 'zext' 'zext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3819 [1/1] (1.89ns)   --->   "%mul_ln199_8 = mul i24 %zext_ln199_10, i24 %sext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3819 'mul' 'mul_ln199_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_4690 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3820 'bitselect' 'tmp_4690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%trunc_ln199_8 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_8, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3821 'partselect' 'trunc_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_4691 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3822 'bitselect' 'tmp_4691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_4692 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3823 'bitselect' 'tmp_4692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3824 [1/1] (0.00ns)   --->   "%trunc_ln199_71 = trunc i24 %mul_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3824 'trunc' 'trunc_ln199_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3825 [1/1] (0.70ns)   --->   "%icmp_ln199_32 = icmp_ne  i5 %trunc_ln199_71, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3825 'icmp' 'icmp_ln199_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%tmp_4693 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3826 'bitselect' 'tmp_4693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%or_ln199_24 = or i1 %tmp_4691, i1 %icmp_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3827 'or' 'or_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%and_ln199_56 = and i1 %or_ln199_24, i1 %tmp_4692" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3828 'and' 'and_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%zext_ln199_11 = zext i1 %and_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3829 'zext' 'zext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3830 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_8 = add i13 %trunc_ln199_8, i13 %zext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3830 'add' 'add_ln199_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3831 [1/1] (0.00ns)   --->   "%tmp_4694 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_8, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3831 'bitselect' 'tmp_4694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%xor_ln199_32 = xor i1 %tmp_4694, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3832 'xor' 'xor_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3833 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_57 = and i1 %tmp_4693, i1 %xor_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3833 'and' 'and_ln199_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_1830 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_8, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3834 'partselect' 'tmp_1830' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3835 [1/1] (0.70ns)   --->   "%icmp_ln199_33 = icmp_eq  i4 %tmp_1830, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3835 'icmp' 'icmp_ln199_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3836 [1/1] (0.00ns)   --->   "%tmp_1831 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_8, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3836 'partselect' 'tmp_1831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3837 [1/1] (0.70ns)   --->   "%icmp_ln199_34 = icmp_eq  i5 %tmp_1831, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3837 'icmp' 'icmp_ln199_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3838 [1/1] (0.70ns)   --->   "%icmp_ln199_35 = icmp_eq  i5 %tmp_1831, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3838 'icmp' 'icmp_ln199_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%select_ln199_32 = select i1 %and_ln199_57, i1 %icmp_ln199_34, i1 %icmp_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3839 'select' 'select_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%tmp_4695 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3840 'bitselect' 'tmp_4695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%xor_ln199_264 = xor i1 %tmp_4695, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3841 'xor' 'xor_ln199_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%and_ln199_58 = and i1 %icmp_ln199_33, i1 %xor_ln199_264" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3842 'and' 'and_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%select_ln199_33 = select i1 %and_ln199_57, i1 %and_ln199_58, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3843 'select' 'select_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_59 = and i1 %and_ln199_57, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3844 'and' 'and_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_33 = xor i1 %select_ln199_32, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3845 'xor' 'xor_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%or_ln199_25 = or i1 %tmp_4694, i1 %xor_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3846 'or' 'or_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_34 = xor i1 %tmp_4690, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3847 'xor' 'xor_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3848 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_60 = and i1 %or_ln199_25, i1 %xor_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3848 'and' 'and_ln199_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3849 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_61 = and i1 %tmp_4694, i1 %select_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3849 'and' 'and_ln199_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%or_ln199_200 = or i1 %and_ln199_59, i1 %and_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3850 'or' 'or_ln199_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%xor_ln199_35 = xor i1 %or_ln199_200, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3851 'xor' 'xor_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_62 = and i1 %tmp_4690, i1 %xor_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3852 'and' 'and_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_35)   --->   "%select_ln199_34 = select i1 %and_ln199_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3853 'select' 'select_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3854 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_26 = or i1 %and_ln199_60, i1 %and_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3854 'or' 'or_ln199_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3855 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_35 = select i1 %or_ln199_26, i13 %select_ln199_34, i13 %add_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3855 'select' 'select_ln199_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln199_9 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3856 'sext' 'sext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3857 [1/1] (1.89ns)   --->   "%mul_ln199_9 = mul i24 %zext_ln199_10, i24 %sext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3857 'mul' 'mul_ln199_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3858 [1/1] (0.00ns)   --->   "%tmp_4696 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3858 'bitselect' 'tmp_4696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%trunc_ln199_9 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_9, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3859 'partselect' 'trunc_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_4697 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3860 'bitselect' 'tmp_4697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_4698 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3861 'bitselect' 'tmp_4698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3862 [1/1] (0.00ns)   --->   "%trunc_ln199_72 = trunc i24 %mul_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3862 'trunc' 'trunc_ln199_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3863 [1/1] (0.70ns)   --->   "%icmp_ln199_36 = icmp_ne  i5 %trunc_ln199_72, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3863 'icmp' 'icmp_ln199_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%tmp_4699 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3864 'bitselect' 'tmp_4699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%or_ln199_27 = or i1 %tmp_4697, i1 %icmp_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3865 'or' 'or_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%and_ln199_63 = and i1 %or_ln199_27, i1 %tmp_4698" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3866 'and' 'and_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%zext_ln199_12 = zext i1 %and_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3867 'zext' 'zext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3868 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_9 = add i13 %trunc_ln199_9, i13 %zext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3868 'add' 'add_ln199_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3869 [1/1] (0.00ns)   --->   "%tmp_4700 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_9, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3869 'bitselect' 'tmp_4700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%xor_ln199_36 = xor i1 %tmp_4700, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3870 'xor' 'xor_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3871 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_64 = and i1 %tmp_4699, i1 %xor_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3871 'and' 'and_ln199_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3872 [1/1] (0.00ns)   --->   "%tmp_1832 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_9, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3872 'partselect' 'tmp_1832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3873 [1/1] (0.70ns)   --->   "%icmp_ln199_37 = icmp_eq  i4 %tmp_1832, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3873 'icmp' 'icmp_ln199_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_1833 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_9, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3874 'partselect' 'tmp_1833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3875 [1/1] (0.70ns)   --->   "%icmp_ln199_38 = icmp_eq  i5 %tmp_1833, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3875 'icmp' 'icmp_ln199_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3876 [1/1] (0.70ns)   --->   "%icmp_ln199_39 = icmp_eq  i5 %tmp_1833, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3876 'icmp' 'icmp_ln199_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%select_ln199_36 = select i1 %and_ln199_64, i1 %icmp_ln199_38, i1 %icmp_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3877 'select' 'select_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%tmp_4701 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3878 'bitselect' 'tmp_4701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%xor_ln199_265 = xor i1 %tmp_4701, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3879 'xor' 'xor_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%and_ln199_65 = and i1 %icmp_ln199_37, i1 %xor_ln199_265" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3880 'and' 'and_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%select_ln199_37 = select i1 %and_ln199_64, i1 %and_ln199_65, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3881 'select' 'select_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_66 = and i1 %and_ln199_64, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3882 'and' 'and_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_37 = xor i1 %select_ln199_36, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3883 'xor' 'xor_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%or_ln199_28 = or i1 %tmp_4700, i1 %xor_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3884 'or' 'or_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_38 = xor i1 %tmp_4696, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3885 'xor' 'xor_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3886 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_67 = and i1 %or_ln199_28, i1 %xor_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3886 'and' 'and_ln199_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3887 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_68 = and i1 %tmp_4700, i1 %select_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3887 'and' 'and_ln199_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%or_ln199_201 = or i1 %and_ln199_66, i1 %and_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3888 'or' 'or_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%xor_ln199_39 = xor i1 %or_ln199_201, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3889 'xor' 'xor_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_69 = and i1 %tmp_4696, i1 %xor_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3890 'and' 'and_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_39)   --->   "%select_ln199_38 = select i1 %and_ln199_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3891 'select' 'select_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3892 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_29 = or i1 %and_ln199_67, i1 %and_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3892 'or' 'or_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3893 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_39 = select i1 %or_ln199_29, i13 %select_ln199_38, i13 %add_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3893 'select' 'select_ln199_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln199_10 = sext i13 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3894 'sext' 'sext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3895 [1/1] (1.89ns)   --->   "%mul_ln199_10 = mul i24 %zext_ln199_10, i24 %sext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3895 'mul' 'mul_ln199_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3896 [1/1] (0.00ns)   --->   "%tmp_4702 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3896 'bitselect' 'tmp_4702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%trunc_ln199_s = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_10, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3897 'partselect' 'trunc_ln199_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_4703 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3898 'bitselect' 'tmp_4703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_4704 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3899 'bitselect' 'tmp_4704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3900 [1/1] (0.00ns)   --->   "%trunc_ln199_73 = trunc i24 %mul_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3900 'trunc' 'trunc_ln199_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3901 [1/1] (0.70ns)   --->   "%icmp_ln199_40 = icmp_ne  i5 %trunc_ln199_73, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3901 'icmp' 'icmp_ln199_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%tmp_4705 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3902 'bitselect' 'tmp_4705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%or_ln199_30 = or i1 %tmp_4703, i1 %icmp_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3903 'or' 'or_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%and_ln199_70 = and i1 %or_ln199_30, i1 %tmp_4704" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3904 'and' 'and_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%zext_ln199_13 = zext i1 %and_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3905 'zext' 'zext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3906 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_10 = add i13 %trunc_ln199_s, i13 %zext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3906 'add' 'add_ln199_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3907 [1/1] (0.00ns)   --->   "%tmp_4706 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_10, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3907 'bitselect' 'tmp_4706' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%xor_ln199_40 = xor i1 %tmp_4706, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3908 'xor' 'xor_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3909 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_71 = and i1 %tmp_4705, i1 %xor_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3909 'and' 'and_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3910 [1/1] (0.00ns)   --->   "%tmp_1834 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_10, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3910 'partselect' 'tmp_1834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3911 [1/1] (0.70ns)   --->   "%icmp_ln199_41 = icmp_eq  i4 %tmp_1834, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3911 'icmp' 'icmp_ln199_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3912 [1/1] (0.00ns)   --->   "%tmp_1835 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_10, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3912 'partselect' 'tmp_1835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3913 [1/1] (0.70ns)   --->   "%icmp_ln199_42 = icmp_eq  i5 %tmp_1835, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3913 'icmp' 'icmp_ln199_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3914 [1/1] (0.70ns)   --->   "%icmp_ln199_43 = icmp_eq  i5 %tmp_1835, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3914 'icmp' 'icmp_ln199_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%select_ln199_40 = select i1 %and_ln199_71, i1 %icmp_ln199_42, i1 %icmp_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3915 'select' 'select_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%tmp_4707 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3916 'bitselect' 'tmp_4707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%xor_ln199_266 = xor i1 %tmp_4707, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3917 'xor' 'xor_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%and_ln199_72 = and i1 %icmp_ln199_41, i1 %xor_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3918 'and' 'and_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%select_ln199_41 = select i1 %and_ln199_71, i1 %and_ln199_72, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3919 'select' 'select_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_73 = and i1 %and_ln199_71, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3920 'and' 'and_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_41 = xor i1 %select_ln199_40, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3921 'xor' 'xor_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%or_ln199_31 = or i1 %tmp_4706, i1 %xor_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3922 'or' 'or_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_42 = xor i1 %tmp_4702, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3923 'xor' 'xor_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3924 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_74 = and i1 %or_ln199_31, i1 %xor_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3924 'and' 'and_ln199_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3925 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_75 = and i1 %tmp_4706, i1 %select_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3925 'and' 'and_ln199_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%or_ln199_202 = or i1 %and_ln199_73, i1 %and_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3926 'or' 'or_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%xor_ln199_43 = xor i1 %or_ln199_202, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3927 'xor' 'xor_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_76 = and i1 %tmp_4702, i1 %xor_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3928 'and' 'and_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_43)   --->   "%select_ln199_42 = select i1 %and_ln199_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3929 'select' 'select_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3930 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_32 = or i1 %and_ln199_74, i1 %and_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3930 'or' 'or_ln199_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3931 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_43 = select i1 %or_ln199_32, i13 %select_ln199_42, i13 %add_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3931 'select' 'select_ln199_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln199_11 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3932 'sext' 'sext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3933 [1/1] (1.89ns)   --->   "%mul_ln199_11 = mul i24 %zext_ln199_10, i24 %sext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3933 'mul' 'mul_ln199_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3934 [1/1] (0.00ns)   --->   "%tmp_4708 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3934 'bitselect' 'tmp_4708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%trunc_ln199_10 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_11, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3935 'partselect' 'trunc_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_4709 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3936 'bitselect' 'tmp_4709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_4710 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3937 'bitselect' 'tmp_4710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3938 [1/1] (0.00ns)   --->   "%trunc_ln199_74 = trunc i24 %mul_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3938 'trunc' 'trunc_ln199_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3939 [1/1] (0.70ns)   --->   "%icmp_ln199_44 = icmp_ne  i5 %trunc_ln199_74, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3939 'icmp' 'icmp_ln199_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%tmp_4711 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3940 'bitselect' 'tmp_4711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%or_ln199_33 = or i1 %tmp_4709, i1 %icmp_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3941 'or' 'or_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%and_ln199_77 = and i1 %or_ln199_33, i1 %tmp_4710" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3942 'and' 'and_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%zext_ln199_14 = zext i1 %and_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3943 'zext' 'zext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3944 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_11 = add i13 %trunc_ln199_10, i13 %zext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3944 'add' 'add_ln199_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3945 [1/1] (0.00ns)   --->   "%tmp_4712 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_11, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3945 'bitselect' 'tmp_4712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%xor_ln199_44 = xor i1 %tmp_4712, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3946 'xor' 'xor_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3947 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_78 = and i1 %tmp_4711, i1 %xor_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3947 'and' 'and_ln199_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3948 [1/1] (0.00ns)   --->   "%tmp_1836 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_11, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3948 'partselect' 'tmp_1836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3949 [1/1] (0.70ns)   --->   "%icmp_ln199_45 = icmp_eq  i4 %tmp_1836, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3949 'icmp' 'icmp_ln199_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3950 [1/1] (0.00ns)   --->   "%tmp_1837 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_11, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3950 'partselect' 'tmp_1837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3951 [1/1] (0.70ns)   --->   "%icmp_ln199_46 = icmp_eq  i5 %tmp_1837, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3951 'icmp' 'icmp_ln199_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3952 [1/1] (0.70ns)   --->   "%icmp_ln199_47 = icmp_eq  i5 %tmp_1837, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3952 'icmp' 'icmp_ln199_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%select_ln199_44 = select i1 %and_ln199_78, i1 %icmp_ln199_46, i1 %icmp_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3953 'select' 'select_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%tmp_4713 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3954 'bitselect' 'tmp_4713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%xor_ln199_267 = xor i1 %tmp_4713, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3955 'xor' 'xor_ln199_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%and_ln199_79 = and i1 %icmp_ln199_45, i1 %xor_ln199_267" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3956 'and' 'and_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%select_ln199_45 = select i1 %and_ln199_78, i1 %and_ln199_79, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3957 'select' 'select_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_80 = and i1 %and_ln199_78, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3958 'and' 'and_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_45 = xor i1 %select_ln199_44, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3959 'xor' 'xor_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%or_ln199_34 = or i1 %tmp_4712, i1 %xor_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3960 'or' 'or_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_46 = xor i1 %tmp_4708, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3961 'xor' 'xor_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3962 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_81 = and i1 %or_ln199_34, i1 %xor_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3962 'and' 'and_ln199_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3963 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_82 = and i1 %tmp_4712, i1 %select_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3963 'and' 'and_ln199_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%or_ln199_203 = or i1 %and_ln199_80, i1 %and_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3964 'or' 'or_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%xor_ln199_47 = xor i1 %or_ln199_203, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3965 'xor' 'xor_ln199_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_83 = and i1 %tmp_4708, i1 %xor_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3966 'and' 'and_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_47)   --->   "%select_ln199_46 = select i1 %and_ln199_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3967 'select' 'select_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3968 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_35 = or i1 %and_ln199_81, i1 %and_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3968 'or' 'or_ln199_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3969 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_47 = select i1 %or_ln199_35, i13 %select_ln199_46, i13 %add_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3969 'select' 'select_ln199_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln199_12 = sext i13 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3970 'sext' 'sext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln199_15 = zext i11 %denom_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3971 'zext' 'zext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3972 [1/1] (1.89ns)   --->   "%mul_ln199_12 = mul i24 %zext_ln199_15, i24 %sext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3972 'mul' 'mul_ln199_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3973 [1/1] (0.00ns)   --->   "%tmp_4747 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3973 'bitselect' 'tmp_4747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%trunc_ln199_11 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_12, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3974 'partselect' 'trunc_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_4748 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3975 'bitselect' 'tmp_4748' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_4749 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3976 'bitselect' 'tmp_4749' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3977 [1/1] (0.00ns)   --->   "%trunc_ln199_75 = trunc i24 %mul_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3977 'trunc' 'trunc_ln199_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3978 [1/1] (0.70ns)   --->   "%icmp_ln199_48 = icmp_ne  i5 %trunc_ln199_75, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3978 'icmp' 'icmp_ln199_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%tmp_4750 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3979 'bitselect' 'tmp_4750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%or_ln199_36 = or i1 %tmp_4748, i1 %icmp_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3980 'or' 'or_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%and_ln199_84 = and i1 %or_ln199_36, i1 %tmp_4749" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3981 'and' 'and_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%zext_ln199_16 = zext i1 %and_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3982 'zext' 'zext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3983 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_12 = add i13 %trunc_ln199_11, i13 %zext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3983 'add' 'add_ln199_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3984 [1/1] (0.00ns)   --->   "%tmp_4751 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_12, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3984 'bitselect' 'tmp_4751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%xor_ln199_48 = xor i1 %tmp_4751, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3985 'xor' 'xor_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3986 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_85 = and i1 %tmp_4750, i1 %xor_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3986 'and' 'and_ln199_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3987 [1/1] (0.00ns)   --->   "%tmp_1847 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_12, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3987 'partselect' 'tmp_1847' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3988 [1/1] (0.70ns)   --->   "%icmp_ln199_49 = icmp_eq  i4 %tmp_1847, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3988 'icmp' 'icmp_ln199_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3989 [1/1] (0.00ns)   --->   "%tmp_1848 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_12, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3989 'partselect' 'tmp_1848' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3990 [1/1] (0.70ns)   --->   "%icmp_ln199_50 = icmp_eq  i5 %tmp_1848, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3990 'icmp' 'icmp_ln199_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3991 [1/1] (0.70ns)   --->   "%icmp_ln199_51 = icmp_eq  i5 %tmp_1848, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3991 'icmp' 'icmp_ln199_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%select_ln199_48 = select i1 %and_ln199_85, i1 %icmp_ln199_50, i1 %icmp_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3992 'select' 'select_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%tmp_4752 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3993 'bitselect' 'tmp_4752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%xor_ln199_268 = xor i1 %tmp_4752, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3994 'xor' 'xor_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%and_ln199_86 = and i1 %icmp_ln199_49, i1 %xor_ln199_268" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3995 'and' 'and_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%select_ln199_49 = select i1 %and_ln199_85, i1 %and_ln199_86, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3996 'select' 'select_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_87 = and i1 %and_ln199_85, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3997 'and' 'and_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_49 = xor i1 %select_ln199_48, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3998 'xor' 'xor_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%or_ln199_37 = or i1 %tmp_4751, i1 %xor_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3999 'or' 'or_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_50 = xor i1 %tmp_4747, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4000 'xor' 'xor_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4001 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_88 = and i1 %or_ln199_37, i1 %xor_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4001 'and' 'and_ln199_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4002 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_89 = and i1 %tmp_4751, i1 %select_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4002 'and' 'and_ln199_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%or_ln199_204 = or i1 %and_ln199_87, i1 %and_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4003 'or' 'or_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%xor_ln199_51 = xor i1 %or_ln199_204, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4004 'xor' 'xor_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_90 = and i1 %tmp_4747, i1 %xor_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4005 'and' 'and_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_51)   --->   "%select_ln199_50 = select i1 %and_ln199_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4006 'select' 'select_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4007 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_38 = or i1 %and_ln199_88, i1 %and_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4007 'or' 'or_ln199_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4008 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_51 = select i1 %or_ln199_38, i13 %select_ln199_50, i13 %add_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4008 'select' 'select_ln199_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln199_13 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4009 'sext' 'sext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4010 [1/1] (1.89ns)   --->   "%mul_ln199_13 = mul i24 %zext_ln199_15, i24 %sext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4010 'mul' 'mul_ln199_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4011 [1/1] (0.00ns)   --->   "%tmp_4753 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4011 'bitselect' 'tmp_4753' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%trunc_ln199_12 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_13, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4012 'partselect' 'trunc_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_4754 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4013 'bitselect' 'tmp_4754' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_4755 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4014 'bitselect' 'tmp_4755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4015 [1/1] (0.00ns)   --->   "%trunc_ln199_76 = trunc i24 %mul_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4015 'trunc' 'trunc_ln199_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4016 [1/1] (0.70ns)   --->   "%icmp_ln199_52 = icmp_ne  i5 %trunc_ln199_76, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4016 'icmp' 'icmp_ln199_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%tmp_4756 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4017 'bitselect' 'tmp_4756' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%or_ln199_39 = or i1 %tmp_4754, i1 %icmp_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4018 'or' 'or_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%and_ln199_91 = and i1 %or_ln199_39, i1 %tmp_4755" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4019 'and' 'and_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%zext_ln199_17 = zext i1 %and_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4020 'zext' 'zext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4021 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_13 = add i13 %trunc_ln199_12, i13 %zext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4021 'add' 'add_ln199_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_4757 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_13, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4022 'bitselect' 'tmp_4757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%xor_ln199_52 = xor i1 %tmp_4757, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4023 'xor' 'xor_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4024 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_92 = and i1 %tmp_4756, i1 %xor_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4024 'and' 'and_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_1849 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_13, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4025 'partselect' 'tmp_1849' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4026 [1/1] (0.70ns)   --->   "%icmp_ln199_53 = icmp_eq  i4 %tmp_1849, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4026 'icmp' 'icmp_ln199_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4027 [1/1] (0.00ns)   --->   "%tmp_1850 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_13, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4027 'partselect' 'tmp_1850' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4028 [1/1] (0.70ns)   --->   "%icmp_ln199_54 = icmp_eq  i5 %tmp_1850, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4028 'icmp' 'icmp_ln199_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4029 [1/1] (0.70ns)   --->   "%icmp_ln199_55 = icmp_eq  i5 %tmp_1850, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4029 'icmp' 'icmp_ln199_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%select_ln199_52 = select i1 %and_ln199_92, i1 %icmp_ln199_54, i1 %icmp_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4030 'select' 'select_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%tmp_4758 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4031 'bitselect' 'tmp_4758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%xor_ln199_269 = xor i1 %tmp_4758, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4032 'xor' 'xor_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%and_ln199_93 = and i1 %icmp_ln199_53, i1 %xor_ln199_269" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4033 'and' 'and_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%select_ln199_53 = select i1 %and_ln199_92, i1 %and_ln199_93, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4034 'select' 'select_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_94 = and i1 %and_ln199_92, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4035 'and' 'and_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_53 = xor i1 %select_ln199_52, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4036 'xor' 'xor_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%or_ln199_40 = or i1 %tmp_4757, i1 %xor_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4037 'or' 'or_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_54 = xor i1 %tmp_4753, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4038 'xor' 'xor_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_95 = and i1 %or_ln199_40, i1 %xor_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4039 'and' 'and_ln199_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4040 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_96 = and i1 %tmp_4757, i1 %select_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4040 'and' 'and_ln199_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%or_ln199_205 = or i1 %and_ln199_94, i1 %and_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4041 'or' 'or_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%xor_ln199_55 = xor i1 %or_ln199_205, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4042 'xor' 'xor_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_97 = and i1 %tmp_4753, i1 %xor_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4043 'and' 'and_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_55)   --->   "%select_ln199_54 = select i1 %and_ln199_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4044 'select' 'select_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4045 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_41 = or i1 %and_ln199_95, i1 %and_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4045 'or' 'or_ln199_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4046 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_55 = select i1 %or_ln199_41, i13 %select_ln199_54, i13 %add_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4046 'select' 'select_ln199_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln199_14 = sext i13 %masked_kernel_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4047 'sext' 'sext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4048 [1/1] (1.89ns)   --->   "%mul_ln199_14 = mul i24 %zext_ln199_15, i24 %sext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4048 'mul' 'mul_ln199_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4049 [1/1] (0.00ns)   --->   "%tmp_4759 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4049 'bitselect' 'tmp_4759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%trunc_ln199_13 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_14, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4050 'partselect' 'trunc_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_4760 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4051 'bitselect' 'tmp_4760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_4761 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4052 'bitselect' 'tmp_4761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4053 [1/1] (0.00ns)   --->   "%trunc_ln199_77 = trunc i24 %mul_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4053 'trunc' 'trunc_ln199_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4054 [1/1] (0.70ns)   --->   "%icmp_ln199_56 = icmp_ne  i5 %trunc_ln199_77, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4054 'icmp' 'icmp_ln199_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%tmp_4762 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4055 'bitselect' 'tmp_4762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%or_ln199_42 = or i1 %tmp_4760, i1 %icmp_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4056 'or' 'or_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%and_ln199_98 = and i1 %or_ln199_42, i1 %tmp_4761" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4057 'and' 'and_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%zext_ln199_18 = zext i1 %and_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4058 'zext' 'zext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4059 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_14 = add i13 %trunc_ln199_13, i13 %zext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4059 'add' 'add_ln199_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_4763 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_14, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4060 'bitselect' 'tmp_4763' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%xor_ln199_56 = xor i1 %tmp_4763, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4061 'xor' 'xor_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4062 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_99 = and i1 %tmp_4762, i1 %xor_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4062 'and' 'and_ln199_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4063 [1/1] (0.00ns)   --->   "%tmp_1851 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_14, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4063 'partselect' 'tmp_1851' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4064 [1/1] (0.70ns)   --->   "%icmp_ln199_57 = icmp_eq  i4 %tmp_1851, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4064 'icmp' 'icmp_ln199_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4065 [1/1] (0.00ns)   --->   "%tmp_1852 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_14, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4065 'partselect' 'tmp_1852' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4066 [1/1] (0.70ns)   --->   "%icmp_ln199_58 = icmp_eq  i5 %tmp_1852, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4066 'icmp' 'icmp_ln199_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4067 [1/1] (0.70ns)   --->   "%icmp_ln199_59 = icmp_eq  i5 %tmp_1852, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4067 'icmp' 'icmp_ln199_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%select_ln199_56 = select i1 %and_ln199_99, i1 %icmp_ln199_58, i1 %icmp_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4068 'select' 'select_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%tmp_4764 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4069 'bitselect' 'tmp_4764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%xor_ln199_270 = xor i1 %tmp_4764, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4070 'xor' 'xor_ln199_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%and_ln199_100 = and i1 %icmp_ln199_57, i1 %xor_ln199_270" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4071 'and' 'and_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%select_ln199_57 = select i1 %and_ln199_99, i1 %and_ln199_100, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4072 'select' 'select_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_101 = and i1 %and_ln199_99, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4073 'and' 'and_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_57 = xor i1 %select_ln199_56, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4074 'xor' 'xor_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%or_ln199_43 = or i1 %tmp_4763, i1 %xor_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4075 'or' 'or_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_58 = xor i1 %tmp_4759, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4076 'xor' 'xor_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4077 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_102 = and i1 %or_ln199_43, i1 %xor_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4077 'and' 'and_ln199_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4078 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_103 = and i1 %tmp_4763, i1 %select_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4078 'and' 'and_ln199_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%or_ln199_206 = or i1 %and_ln199_101, i1 %and_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4079 'or' 'or_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%xor_ln199_59 = xor i1 %or_ln199_206, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4080 'xor' 'xor_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_104 = and i1 %tmp_4759, i1 %xor_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4081 'and' 'and_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_59)   --->   "%select_ln199_58 = select i1 %and_ln199_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4082 'select' 'select_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4083 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_44 = or i1 %and_ln199_102, i1 %and_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4083 'or' 'or_ln199_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4084 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_59 = select i1 %or_ln199_44, i13 %select_ln199_58, i13 %add_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4084 'select' 'select_ln199_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln199_15 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4085 'sext' 'sext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4086 [1/1] (1.89ns)   --->   "%mul_ln199_15 = mul i24 %zext_ln199_15, i24 %sext_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4086 'mul' 'mul_ln199_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4087 [1/1] (0.00ns)   --->   "%tmp_4765 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4087 'bitselect' 'tmp_4765' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%trunc_ln199_14 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_15, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4088 'partselect' 'trunc_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_4766 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4089 'bitselect' 'tmp_4766' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_4767 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4090 'bitselect' 'tmp_4767' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4091 [1/1] (0.00ns)   --->   "%trunc_ln199_78 = trunc i24 %mul_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4091 'trunc' 'trunc_ln199_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4092 [1/1] (0.70ns)   --->   "%icmp_ln199_60 = icmp_ne  i5 %trunc_ln199_78, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4092 'icmp' 'icmp_ln199_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%tmp_4768 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4093 'bitselect' 'tmp_4768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%or_ln199_45 = or i1 %tmp_4766, i1 %icmp_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4094 'or' 'or_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%and_ln199_105 = and i1 %or_ln199_45, i1 %tmp_4767" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4095 'and' 'and_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%zext_ln199_19 = zext i1 %and_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4096 'zext' 'zext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4097 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_15 = add i13 %trunc_ln199_14, i13 %zext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4097 'add' 'add_ln199_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4098 [1/1] (0.00ns)   --->   "%tmp_4769 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_15, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4098 'bitselect' 'tmp_4769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%xor_ln199_60 = xor i1 %tmp_4769, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4099 'xor' 'xor_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_106 = and i1 %tmp_4768, i1 %xor_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4100 'and' 'and_ln199_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4101 [1/1] (0.00ns)   --->   "%tmp_1853 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_15, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4101 'partselect' 'tmp_1853' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4102 [1/1] (0.70ns)   --->   "%icmp_ln199_61 = icmp_eq  i4 %tmp_1853, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4102 'icmp' 'icmp_ln199_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4103 [1/1] (0.00ns)   --->   "%tmp_1854 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_15, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4103 'partselect' 'tmp_1854' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4104 [1/1] (0.70ns)   --->   "%icmp_ln199_62 = icmp_eq  i5 %tmp_1854, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4104 'icmp' 'icmp_ln199_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4105 [1/1] (0.70ns)   --->   "%icmp_ln199_63 = icmp_eq  i5 %tmp_1854, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4105 'icmp' 'icmp_ln199_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%select_ln199_60 = select i1 %and_ln199_106, i1 %icmp_ln199_62, i1 %icmp_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4106 'select' 'select_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%tmp_4770 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4107 'bitselect' 'tmp_4770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%xor_ln199_271 = xor i1 %tmp_4770, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4108 'xor' 'xor_ln199_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%and_ln199_107 = and i1 %icmp_ln199_61, i1 %xor_ln199_271" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4109 'and' 'and_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%select_ln199_61 = select i1 %and_ln199_106, i1 %and_ln199_107, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4110 'select' 'select_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_108 = and i1 %and_ln199_106, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4111 'and' 'and_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_61 = xor i1 %select_ln199_60, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4112 'xor' 'xor_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%or_ln199_46 = or i1 %tmp_4769, i1 %xor_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4113 'or' 'or_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_62 = xor i1 %tmp_4765, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4114 'xor' 'xor_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_109 = and i1 %or_ln199_46, i1 %xor_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4115 'and' 'and_ln199_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4116 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_110 = and i1 %tmp_4769, i1 %select_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4116 'and' 'and_ln199_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%or_ln199_207 = or i1 %and_ln199_108, i1 %and_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4117 'or' 'or_ln199_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%xor_ln199_63 = xor i1 %or_ln199_207, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4118 'xor' 'xor_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_111 = and i1 %tmp_4765, i1 %xor_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4119 'and' 'and_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_63)   --->   "%select_ln199_62 = select i1 %and_ln199_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4120 'select' 'select_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4121 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_47 = or i1 %and_ln199_109, i1 %and_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4121 'or' 'or_ln199_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4122 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_63 = select i1 %or_ln199_47, i13 %select_ln199_62, i13 %add_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4122 'select' 'select_ln199_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln199_16 = sext i13 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4123 'sext' 'sext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4124 [1/1] (0.00ns)   --->   "%zext_ln199_20 = zext i11 %denom_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4124 'zext' 'zext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4125 [1/1] (1.89ns)   --->   "%mul_ln199_16 = mul i24 %zext_ln199_20, i24 %sext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4125 'mul' 'mul_ln199_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4126 [1/1] (0.00ns)   --->   "%tmp_4804 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4126 'bitselect' 'tmp_4804' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%trunc_ln199_15 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_16, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4127 'partselect' 'trunc_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_4805 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4128 'bitselect' 'tmp_4805' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_4806 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4129 'bitselect' 'tmp_4806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4130 [1/1] (0.00ns)   --->   "%trunc_ln199_79 = trunc i24 %mul_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4130 'trunc' 'trunc_ln199_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4131 [1/1] (0.70ns)   --->   "%icmp_ln199_64 = icmp_ne  i5 %trunc_ln199_79, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4131 'icmp' 'icmp_ln199_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%tmp_4807 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4132 'bitselect' 'tmp_4807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%or_ln199_48 = or i1 %tmp_4805, i1 %icmp_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4133 'or' 'or_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%and_ln199_112 = and i1 %or_ln199_48, i1 %tmp_4806" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4134 'and' 'and_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%zext_ln199_21 = zext i1 %and_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4135 'zext' 'zext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4136 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_16 = add i13 %trunc_ln199_15, i13 %zext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4136 'add' 'add_ln199_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4137 [1/1] (0.00ns)   --->   "%tmp_4808 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_16, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4137 'bitselect' 'tmp_4808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%xor_ln199_64 = xor i1 %tmp_4808, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4138 'xor' 'xor_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_113 = and i1 %tmp_4807, i1 %xor_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4139 'and' 'and_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4140 [1/1] (0.00ns)   --->   "%tmp_1864 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_16, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4140 'partselect' 'tmp_1864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4141 [1/1] (0.70ns)   --->   "%icmp_ln199_65 = icmp_eq  i4 %tmp_1864, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4141 'icmp' 'icmp_ln199_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4142 [1/1] (0.00ns)   --->   "%tmp_1865 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_16, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4142 'partselect' 'tmp_1865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4143 [1/1] (0.70ns)   --->   "%icmp_ln199_66 = icmp_eq  i5 %tmp_1865, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4143 'icmp' 'icmp_ln199_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4144 [1/1] (0.70ns)   --->   "%icmp_ln199_67 = icmp_eq  i5 %tmp_1865, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4144 'icmp' 'icmp_ln199_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%select_ln199_64 = select i1 %and_ln199_113, i1 %icmp_ln199_66, i1 %icmp_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4145 'select' 'select_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%tmp_4809 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4146 'bitselect' 'tmp_4809' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%xor_ln199_272 = xor i1 %tmp_4809, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4147 'xor' 'xor_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%and_ln199_114 = and i1 %icmp_ln199_65, i1 %xor_ln199_272" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4148 'and' 'and_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%select_ln199_65 = select i1 %and_ln199_113, i1 %and_ln199_114, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4149 'select' 'select_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_115 = and i1 %and_ln199_113, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4150 'and' 'and_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_65 = xor i1 %select_ln199_64, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4151 'xor' 'xor_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%or_ln199_49 = or i1 %tmp_4808, i1 %xor_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4152 'or' 'or_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_66 = xor i1 %tmp_4804, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4153 'xor' 'xor_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4154 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_116 = and i1 %or_ln199_49, i1 %xor_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4154 'and' 'and_ln199_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4155 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_117 = and i1 %tmp_4808, i1 %select_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4155 'and' 'and_ln199_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%or_ln199_208 = or i1 %and_ln199_115, i1 %and_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4156 'or' 'or_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%xor_ln199_67 = xor i1 %or_ln199_208, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4157 'xor' 'xor_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_118 = and i1 %tmp_4804, i1 %xor_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4158 'and' 'and_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_67)   --->   "%select_ln199_66 = select i1 %and_ln199_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4159 'select' 'select_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4160 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_50 = or i1 %and_ln199_116, i1 %and_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4160 'or' 'or_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4161 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_67 = select i1 %or_ln199_50, i13 %select_ln199_66, i13 %add_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4161 'select' 'select_ln199_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln199_17 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4162 'sext' 'sext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4163 [1/1] (1.89ns)   --->   "%mul_ln199_17 = mul i24 %zext_ln199_20, i24 %sext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4163 'mul' 'mul_ln199_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4164 [1/1] (0.00ns)   --->   "%tmp_4810 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4164 'bitselect' 'tmp_4810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%trunc_ln199_16 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_17, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4165 'partselect' 'trunc_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_4811 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4166 'bitselect' 'tmp_4811' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_4812 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4167 'bitselect' 'tmp_4812' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4168 [1/1] (0.00ns)   --->   "%trunc_ln199_80 = trunc i24 %mul_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4168 'trunc' 'trunc_ln199_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4169 [1/1] (0.70ns)   --->   "%icmp_ln199_68 = icmp_ne  i5 %trunc_ln199_80, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4169 'icmp' 'icmp_ln199_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%tmp_4813 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4170 'bitselect' 'tmp_4813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%or_ln199_51 = or i1 %tmp_4811, i1 %icmp_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4171 'or' 'or_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%and_ln199_119 = and i1 %or_ln199_51, i1 %tmp_4812" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4172 'and' 'and_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%zext_ln199_22 = zext i1 %and_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4173 'zext' 'zext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4174 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_17 = add i13 %trunc_ln199_16, i13 %zext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4174 'add' 'add_ln199_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_4814 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_17, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4175 'bitselect' 'tmp_4814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%xor_ln199_68 = xor i1 %tmp_4814, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4176 'xor' 'xor_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_120 = and i1 %tmp_4813, i1 %xor_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4177 'and' 'and_ln199_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4178 [1/1] (0.00ns)   --->   "%tmp_1866 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_17, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4178 'partselect' 'tmp_1866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4179 [1/1] (0.70ns)   --->   "%icmp_ln199_69 = icmp_eq  i4 %tmp_1866, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4179 'icmp' 'icmp_ln199_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4180 [1/1] (0.00ns)   --->   "%tmp_1867 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_17, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4180 'partselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4181 [1/1] (0.70ns)   --->   "%icmp_ln199_70 = icmp_eq  i5 %tmp_1867, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4181 'icmp' 'icmp_ln199_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4182 [1/1] (0.70ns)   --->   "%icmp_ln199_71 = icmp_eq  i5 %tmp_1867, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4182 'icmp' 'icmp_ln199_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%select_ln199_68 = select i1 %and_ln199_120, i1 %icmp_ln199_70, i1 %icmp_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4183 'select' 'select_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%tmp_4815 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4184 'bitselect' 'tmp_4815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%xor_ln199_273 = xor i1 %tmp_4815, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4185 'xor' 'xor_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%and_ln199_121 = and i1 %icmp_ln199_69, i1 %xor_ln199_273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4186 'and' 'and_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%select_ln199_69 = select i1 %and_ln199_120, i1 %and_ln199_121, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4187 'select' 'select_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_122 = and i1 %and_ln199_120, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4188 'and' 'and_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_69 = xor i1 %select_ln199_68, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4189 'xor' 'xor_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%or_ln199_52 = or i1 %tmp_4814, i1 %xor_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4190 'or' 'or_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_70 = xor i1 %tmp_4810, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4191 'xor' 'xor_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4192 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_123 = and i1 %or_ln199_52, i1 %xor_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4192 'and' 'and_ln199_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4193 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_124 = and i1 %tmp_4814, i1 %select_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4193 'and' 'and_ln199_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%or_ln199_209 = or i1 %and_ln199_122, i1 %and_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4194 'or' 'or_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%xor_ln199_71 = xor i1 %or_ln199_209, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4195 'xor' 'xor_ln199_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_125 = and i1 %tmp_4810, i1 %xor_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4196 'and' 'and_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_71)   --->   "%select_ln199_70 = select i1 %and_ln199_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4197 'select' 'select_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4198 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_53 = or i1 %and_ln199_123, i1 %and_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4198 'or' 'or_ln199_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4199 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_71 = select i1 %or_ln199_53, i13 %select_ln199_70, i13 %add_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4199 'select' 'select_ln199_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln199_18 = sext i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4200 'sext' 'sext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4201 [1/1] (1.89ns)   --->   "%mul_ln199_18 = mul i24 %zext_ln199_20, i24 %sext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4201 'mul' 'mul_ln199_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4202 [1/1] (0.00ns)   --->   "%tmp_4816 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4202 'bitselect' 'tmp_4816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%trunc_ln199_17 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_18, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4203 'partselect' 'trunc_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_4817 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4204 'bitselect' 'tmp_4817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_4818 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4205 'bitselect' 'tmp_4818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln199_81 = trunc i24 %mul_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4206 'trunc' 'trunc_ln199_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4207 [1/1] (0.70ns)   --->   "%icmp_ln199_72 = icmp_ne  i5 %trunc_ln199_81, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4207 'icmp' 'icmp_ln199_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%tmp_4819 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4208 'bitselect' 'tmp_4819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%or_ln199_54 = or i1 %tmp_4817, i1 %icmp_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4209 'or' 'or_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%and_ln199_126 = and i1 %or_ln199_54, i1 %tmp_4818" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4210 'and' 'and_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%zext_ln199_23 = zext i1 %and_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4211 'zext' 'zext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4212 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_18 = add i13 %trunc_ln199_17, i13 %zext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4212 'add' 'add_ln199_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_4820 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_18, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4213 'bitselect' 'tmp_4820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%xor_ln199_72 = xor i1 %tmp_4820, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4214 'xor' 'xor_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4215 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_127 = and i1 %tmp_4819, i1 %xor_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4215 'and' 'and_ln199_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4216 [1/1] (0.00ns)   --->   "%tmp_1868 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_18, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4216 'partselect' 'tmp_1868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4217 [1/1] (0.70ns)   --->   "%icmp_ln199_73 = icmp_eq  i4 %tmp_1868, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4217 'icmp' 'icmp_ln199_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4218 [1/1] (0.00ns)   --->   "%tmp_1869 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_18, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4218 'partselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4219 [1/1] (0.70ns)   --->   "%icmp_ln199_74 = icmp_eq  i5 %tmp_1869, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4219 'icmp' 'icmp_ln199_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4220 [1/1] (0.70ns)   --->   "%icmp_ln199_75 = icmp_eq  i5 %tmp_1869, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4220 'icmp' 'icmp_ln199_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%select_ln199_72 = select i1 %and_ln199_127, i1 %icmp_ln199_74, i1 %icmp_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4221 'select' 'select_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%tmp_4821 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4222 'bitselect' 'tmp_4821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%xor_ln199_274 = xor i1 %tmp_4821, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4223 'xor' 'xor_ln199_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%and_ln199_128 = and i1 %icmp_ln199_73, i1 %xor_ln199_274" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4224 'and' 'and_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%select_ln199_73 = select i1 %and_ln199_127, i1 %and_ln199_128, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4225 'select' 'select_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_129 = and i1 %and_ln199_127, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4226 'and' 'and_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_73 = xor i1 %select_ln199_72, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4227 'xor' 'xor_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%or_ln199_55 = or i1 %tmp_4820, i1 %xor_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4228 'or' 'or_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_74 = xor i1 %tmp_4816, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4229 'xor' 'xor_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4230 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_130 = and i1 %or_ln199_55, i1 %xor_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4230 'and' 'and_ln199_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_131 = and i1 %tmp_4820, i1 %select_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4231 'and' 'and_ln199_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%or_ln199_210 = or i1 %and_ln199_129, i1 %and_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4232 'or' 'or_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%xor_ln199_75 = xor i1 %or_ln199_210, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4233 'xor' 'xor_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_132 = and i1 %tmp_4816, i1 %xor_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4234 'and' 'and_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_75)   --->   "%select_ln199_74 = select i1 %and_ln199_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4235 'select' 'select_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4236 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_56 = or i1 %and_ln199_130, i1 %and_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4236 'or' 'or_ln199_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4237 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_75 = select i1 %or_ln199_56, i13 %select_ln199_74, i13 %add_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4237 'select' 'select_ln199_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln199_19 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4238 'sext' 'sext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4239 [1/1] (1.89ns)   --->   "%mul_ln199_19 = mul i24 %zext_ln199_20, i24 %sext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4239 'mul' 'mul_ln199_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4240 [1/1] (0.00ns)   --->   "%tmp_4822 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4240 'bitselect' 'tmp_4822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%trunc_ln199_18 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_19, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4241 'partselect' 'trunc_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_4823 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4242 'bitselect' 'tmp_4823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_4824 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4243 'bitselect' 'tmp_4824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4244 [1/1] (0.00ns)   --->   "%trunc_ln199_82 = trunc i24 %mul_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4244 'trunc' 'trunc_ln199_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4245 [1/1] (0.70ns)   --->   "%icmp_ln199_76 = icmp_ne  i5 %trunc_ln199_82, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4245 'icmp' 'icmp_ln199_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%tmp_4825 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4246 'bitselect' 'tmp_4825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%or_ln199_57 = or i1 %tmp_4823, i1 %icmp_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4247 'or' 'or_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%and_ln199_133 = and i1 %or_ln199_57, i1 %tmp_4824" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4248 'and' 'and_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%zext_ln199_24 = zext i1 %and_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4249 'zext' 'zext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4250 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_19 = add i13 %trunc_ln199_18, i13 %zext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4250 'add' 'add_ln199_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4251 [1/1] (0.00ns)   --->   "%tmp_4826 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_19, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4251 'bitselect' 'tmp_4826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%xor_ln199_76 = xor i1 %tmp_4826, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4252 'xor' 'xor_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4253 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_134 = and i1 %tmp_4825, i1 %xor_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4253 'and' 'and_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4254 [1/1] (0.00ns)   --->   "%tmp_1870 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_19, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4254 'partselect' 'tmp_1870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4255 [1/1] (0.70ns)   --->   "%icmp_ln199_77 = icmp_eq  i4 %tmp_1870, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4255 'icmp' 'icmp_ln199_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4256 [1/1] (0.00ns)   --->   "%tmp_1871 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_19, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4256 'partselect' 'tmp_1871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4257 [1/1] (0.70ns)   --->   "%icmp_ln199_78 = icmp_eq  i5 %tmp_1871, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4257 'icmp' 'icmp_ln199_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4258 [1/1] (0.70ns)   --->   "%icmp_ln199_79 = icmp_eq  i5 %tmp_1871, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4258 'icmp' 'icmp_ln199_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%select_ln199_76 = select i1 %and_ln199_134, i1 %icmp_ln199_78, i1 %icmp_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4259 'select' 'select_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%tmp_4827 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4260 'bitselect' 'tmp_4827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%xor_ln199_275 = xor i1 %tmp_4827, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4261 'xor' 'xor_ln199_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%and_ln199_135 = and i1 %icmp_ln199_77, i1 %xor_ln199_275" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4262 'and' 'and_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%select_ln199_77 = select i1 %and_ln199_134, i1 %and_ln199_135, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4263 'select' 'select_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_136 = and i1 %and_ln199_134, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4264 'and' 'and_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_77 = xor i1 %select_ln199_76, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4265 'xor' 'xor_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%or_ln199_58 = or i1 %tmp_4826, i1 %xor_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4266 'or' 'or_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_78 = xor i1 %tmp_4822, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4267 'xor' 'xor_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4268 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_137 = and i1 %or_ln199_58, i1 %xor_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4268 'and' 'and_ln199_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4269 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_138 = and i1 %tmp_4826, i1 %select_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4269 'and' 'and_ln199_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%or_ln199_211 = or i1 %and_ln199_136, i1 %and_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4270 'or' 'or_ln199_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%xor_ln199_79 = xor i1 %or_ln199_211, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4271 'xor' 'xor_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_139 = and i1 %tmp_4822, i1 %xor_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4272 'and' 'and_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_79)   --->   "%select_ln199_78 = select i1 %and_ln199_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4273 'select' 'select_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4274 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_59 = or i1 %and_ln199_137, i1 %and_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4274 'or' 'or_ln199_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4275 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_79 = select i1 %or_ln199_59, i13 %select_ln199_78, i13 %add_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4275 'select' 'select_ln199_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln199_20 = sext i13 %masked_kernel_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4276 'sext' 'sext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4277 [1/1] (0.00ns)   --->   "%zext_ln199_25 = zext i11 %denom_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4277 'zext' 'zext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4278 [1/1] (1.89ns)   --->   "%mul_ln199_20 = mul i24 %zext_ln199_25, i24 %sext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4278 'mul' 'mul_ln199_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4279 [1/1] (0.00ns)   --->   "%tmp_4861 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4279 'bitselect' 'tmp_4861' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%trunc_ln199_19 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_20, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4280 'partselect' 'trunc_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_4862 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4281 'bitselect' 'tmp_4862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_4863 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4282 'bitselect' 'tmp_4863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4283 [1/1] (0.00ns)   --->   "%trunc_ln199_83 = trunc i24 %mul_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4283 'trunc' 'trunc_ln199_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4284 [1/1] (0.70ns)   --->   "%icmp_ln199_80 = icmp_ne  i5 %trunc_ln199_83, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4284 'icmp' 'icmp_ln199_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%tmp_4864 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4285 'bitselect' 'tmp_4864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%or_ln199_60 = or i1 %tmp_4862, i1 %icmp_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4286 'or' 'or_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%and_ln199_140 = and i1 %or_ln199_60, i1 %tmp_4863" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4287 'and' 'and_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%zext_ln199_26 = zext i1 %and_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4288 'zext' 'zext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4289 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_20 = add i13 %trunc_ln199_19, i13 %zext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4289 'add' 'add_ln199_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_4865 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_20, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4290 'bitselect' 'tmp_4865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%xor_ln199_80 = xor i1 %tmp_4865, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4291 'xor' 'xor_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4292 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_141 = and i1 %tmp_4864, i1 %xor_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4292 'and' 'and_ln199_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4293 [1/1] (0.00ns)   --->   "%tmp_1881 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_20, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4293 'partselect' 'tmp_1881' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4294 [1/1] (0.70ns)   --->   "%icmp_ln199_81 = icmp_eq  i4 %tmp_1881, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4294 'icmp' 'icmp_ln199_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4295 [1/1] (0.00ns)   --->   "%tmp_1882 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_20, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4295 'partselect' 'tmp_1882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4296 [1/1] (0.70ns)   --->   "%icmp_ln199_82 = icmp_eq  i5 %tmp_1882, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4296 'icmp' 'icmp_ln199_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4297 [1/1] (0.70ns)   --->   "%icmp_ln199_83 = icmp_eq  i5 %tmp_1882, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4297 'icmp' 'icmp_ln199_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%select_ln199_80 = select i1 %and_ln199_141, i1 %icmp_ln199_82, i1 %icmp_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4298 'select' 'select_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%tmp_4866 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4299 'bitselect' 'tmp_4866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%xor_ln199_276 = xor i1 %tmp_4866, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4300 'xor' 'xor_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%and_ln199_142 = and i1 %icmp_ln199_81, i1 %xor_ln199_276" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4301 'and' 'and_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%select_ln199_81 = select i1 %and_ln199_141, i1 %and_ln199_142, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4302 'select' 'select_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_143 = and i1 %and_ln199_141, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4303 'and' 'and_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_81 = xor i1 %select_ln199_80, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4304 'xor' 'xor_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%or_ln199_61 = or i1 %tmp_4865, i1 %xor_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4305 'or' 'or_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_82 = xor i1 %tmp_4861, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4306 'xor' 'xor_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_144 = and i1 %or_ln199_61, i1 %xor_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4307 'and' 'and_ln199_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4308 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_145 = and i1 %tmp_4865, i1 %select_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4308 'and' 'and_ln199_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%or_ln199_212 = or i1 %and_ln199_143, i1 %and_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4309 'or' 'or_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%xor_ln199_83 = xor i1 %or_ln199_212, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4310 'xor' 'xor_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_146 = and i1 %tmp_4861, i1 %xor_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4311 'and' 'and_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_83)   --->   "%select_ln199_82 = select i1 %and_ln199_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4312 'select' 'select_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4313 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_62 = or i1 %and_ln199_144, i1 %and_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4313 'or' 'or_ln199_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4314 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_83 = select i1 %or_ln199_62, i13 %select_ln199_82, i13 %add_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4314 'select' 'select_ln199_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4315 [1/1] (0.00ns)   --->   "%sext_ln199_21 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4315 'sext' 'sext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4316 [1/1] (1.89ns)   --->   "%mul_ln199_21 = mul i24 %zext_ln199_25, i24 %sext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4316 'mul' 'mul_ln199_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4317 [1/1] (0.00ns)   --->   "%tmp_4867 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4317 'bitselect' 'tmp_4867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%trunc_ln199_20 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_21, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4318 'partselect' 'trunc_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_4868 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4319 'bitselect' 'tmp_4868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_4869 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4320 'bitselect' 'tmp_4869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4321 [1/1] (0.00ns)   --->   "%trunc_ln199_84 = trunc i24 %mul_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4321 'trunc' 'trunc_ln199_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4322 [1/1] (0.70ns)   --->   "%icmp_ln199_84 = icmp_ne  i5 %trunc_ln199_84, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4322 'icmp' 'icmp_ln199_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%tmp_4870 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4323 'bitselect' 'tmp_4870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%or_ln199_63 = or i1 %tmp_4868, i1 %icmp_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4324 'or' 'or_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%and_ln199_147 = and i1 %or_ln199_63, i1 %tmp_4869" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4325 'and' 'and_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%zext_ln199_27 = zext i1 %and_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4326 'zext' 'zext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4327 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_21 = add i13 %trunc_ln199_20, i13 %zext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4327 'add' 'add_ln199_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_4871 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_21, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4328 'bitselect' 'tmp_4871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%xor_ln199_84 = xor i1 %tmp_4871, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4329 'xor' 'xor_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_148 = and i1 %tmp_4870, i1 %xor_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4330 'and' 'and_ln199_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4331 [1/1] (0.00ns)   --->   "%tmp_1883 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_21, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4331 'partselect' 'tmp_1883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4332 [1/1] (0.70ns)   --->   "%icmp_ln199_85 = icmp_eq  i4 %tmp_1883, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4332 'icmp' 'icmp_ln199_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4333 [1/1] (0.00ns)   --->   "%tmp_1884 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_21, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4333 'partselect' 'tmp_1884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4334 [1/1] (0.70ns)   --->   "%icmp_ln199_86 = icmp_eq  i5 %tmp_1884, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4334 'icmp' 'icmp_ln199_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4335 [1/1] (0.70ns)   --->   "%icmp_ln199_87 = icmp_eq  i5 %tmp_1884, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4335 'icmp' 'icmp_ln199_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%select_ln199_84 = select i1 %and_ln199_148, i1 %icmp_ln199_86, i1 %icmp_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4336 'select' 'select_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%tmp_4872 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4337 'bitselect' 'tmp_4872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%xor_ln199_277 = xor i1 %tmp_4872, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4338 'xor' 'xor_ln199_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%and_ln199_149 = and i1 %icmp_ln199_85, i1 %xor_ln199_277" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4339 'and' 'and_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%select_ln199_85 = select i1 %and_ln199_148, i1 %and_ln199_149, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4340 'select' 'select_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_150 = and i1 %and_ln199_148, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4341 'and' 'and_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_85 = xor i1 %select_ln199_84, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4342 'xor' 'xor_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%or_ln199_64 = or i1 %tmp_4871, i1 %xor_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4343 'or' 'or_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_86 = xor i1 %tmp_4867, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4344 'xor' 'xor_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4345 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_151 = and i1 %or_ln199_64, i1 %xor_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4345 'and' 'and_ln199_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4346 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_152 = and i1 %tmp_4871, i1 %select_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4346 'and' 'and_ln199_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%or_ln199_213 = or i1 %and_ln199_150, i1 %and_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4347 'or' 'or_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%xor_ln199_87 = xor i1 %or_ln199_213, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4348 'xor' 'xor_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_153 = and i1 %tmp_4867, i1 %xor_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4349 'and' 'and_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_87)   --->   "%select_ln199_86 = select i1 %and_ln199_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4350 'select' 'select_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4351 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_65 = or i1 %and_ln199_151, i1 %and_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4351 'or' 'or_ln199_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4352 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_87 = select i1 %or_ln199_65, i13 %select_ln199_86, i13 %add_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4352 'select' 'select_ln199_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln199_22 = sext i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4353 'sext' 'sext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4354 [1/1] (1.89ns)   --->   "%mul_ln199_22 = mul i24 %zext_ln199_25, i24 %sext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4354 'mul' 'mul_ln199_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4355 [1/1] (0.00ns)   --->   "%tmp_4873 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4355 'bitselect' 'tmp_4873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%trunc_ln199_21 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_22, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4356 'partselect' 'trunc_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_4874 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4357 'bitselect' 'tmp_4874' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_4875 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4358 'bitselect' 'tmp_4875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4359 [1/1] (0.00ns)   --->   "%trunc_ln199_85 = trunc i24 %mul_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4359 'trunc' 'trunc_ln199_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4360 [1/1] (0.70ns)   --->   "%icmp_ln199_88 = icmp_ne  i5 %trunc_ln199_85, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4360 'icmp' 'icmp_ln199_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%tmp_4876 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4361 'bitselect' 'tmp_4876' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%or_ln199_66 = or i1 %tmp_4874, i1 %icmp_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4362 'or' 'or_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%and_ln199_154 = and i1 %or_ln199_66, i1 %tmp_4875" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4363 'and' 'and_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%zext_ln199_28 = zext i1 %and_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4364 'zext' 'zext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4365 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_22 = add i13 %trunc_ln199_21, i13 %zext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4365 'add' 'add_ln199_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4366 [1/1] (0.00ns)   --->   "%tmp_4877 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_22, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4366 'bitselect' 'tmp_4877' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%xor_ln199_88 = xor i1 %tmp_4877, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4367 'xor' 'xor_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_155 = and i1 %tmp_4876, i1 %xor_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4368 'and' 'and_ln199_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4369 [1/1] (0.00ns)   --->   "%tmp_1885 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_22, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4369 'partselect' 'tmp_1885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4370 [1/1] (0.70ns)   --->   "%icmp_ln199_89 = icmp_eq  i4 %tmp_1885, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4370 'icmp' 'icmp_ln199_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4371 [1/1] (0.00ns)   --->   "%tmp_1886 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_22, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4371 'partselect' 'tmp_1886' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4372 [1/1] (0.70ns)   --->   "%icmp_ln199_90 = icmp_eq  i5 %tmp_1886, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4372 'icmp' 'icmp_ln199_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4373 [1/1] (0.70ns)   --->   "%icmp_ln199_91 = icmp_eq  i5 %tmp_1886, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4373 'icmp' 'icmp_ln199_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%select_ln199_88 = select i1 %and_ln199_155, i1 %icmp_ln199_90, i1 %icmp_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4374 'select' 'select_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%tmp_4878 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4375 'bitselect' 'tmp_4878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%xor_ln199_278 = xor i1 %tmp_4878, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4376 'xor' 'xor_ln199_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%and_ln199_156 = and i1 %icmp_ln199_89, i1 %xor_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4377 'and' 'and_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%select_ln199_89 = select i1 %and_ln199_155, i1 %and_ln199_156, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4378 'select' 'select_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_157 = and i1 %and_ln199_155, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4379 'and' 'and_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_89 = xor i1 %select_ln199_88, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4380 'xor' 'xor_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%or_ln199_67 = or i1 %tmp_4877, i1 %xor_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4381 'or' 'or_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_90 = xor i1 %tmp_4873, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4382 'xor' 'xor_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_158 = and i1 %or_ln199_67, i1 %xor_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4383 'and' 'and_ln199_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4384 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_159 = and i1 %tmp_4877, i1 %select_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4384 'and' 'and_ln199_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%or_ln199_214 = or i1 %and_ln199_157, i1 %and_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4385 'or' 'or_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%xor_ln199_91 = xor i1 %or_ln199_214, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4386 'xor' 'xor_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_160 = and i1 %tmp_4873, i1 %xor_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4387 'and' 'and_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_91)   --->   "%select_ln199_90 = select i1 %and_ln199_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4388 'select' 'select_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4389 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_68 = or i1 %and_ln199_158, i1 %and_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4389 'or' 'or_ln199_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4390 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_91 = select i1 %or_ln199_68, i13 %select_ln199_90, i13 %add_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4390 'select' 'select_ln199_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln199_23 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4391 'sext' 'sext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4392 [1/1] (1.89ns)   --->   "%mul_ln199_23 = mul i24 %zext_ln199_25, i24 %sext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4392 'mul' 'mul_ln199_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4393 [1/1] (0.00ns)   --->   "%tmp_4879 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4393 'bitselect' 'tmp_4879' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%trunc_ln199_22 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_23, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4394 'partselect' 'trunc_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_4880 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4395 'bitselect' 'tmp_4880' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_4881 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4396 'bitselect' 'tmp_4881' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4397 [1/1] (0.00ns)   --->   "%trunc_ln199_86 = trunc i24 %mul_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4397 'trunc' 'trunc_ln199_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4398 [1/1] (0.70ns)   --->   "%icmp_ln199_92 = icmp_ne  i5 %trunc_ln199_86, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4398 'icmp' 'icmp_ln199_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%tmp_4882 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4399 'bitselect' 'tmp_4882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%or_ln199_69 = or i1 %tmp_4880, i1 %icmp_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4400 'or' 'or_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%and_ln199_161 = and i1 %or_ln199_69, i1 %tmp_4881" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4401 'and' 'and_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%zext_ln199_29 = zext i1 %and_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4402 'zext' 'zext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4403 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_23 = add i13 %trunc_ln199_22, i13 %zext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4403 'add' 'add_ln199_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4404 [1/1] (0.00ns)   --->   "%tmp_4883 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_23, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4404 'bitselect' 'tmp_4883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%xor_ln199_92 = xor i1 %tmp_4883, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4405 'xor' 'xor_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4406 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_162 = and i1 %tmp_4882, i1 %xor_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4406 'and' 'and_ln199_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4407 [1/1] (0.00ns)   --->   "%tmp_1887 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_23, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4407 'partselect' 'tmp_1887' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4408 [1/1] (0.70ns)   --->   "%icmp_ln199_93 = icmp_eq  i4 %tmp_1887, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4408 'icmp' 'icmp_ln199_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4409 [1/1] (0.00ns)   --->   "%tmp_1888 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_23, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4409 'partselect' 'tmp_1888' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4410 [1/1] (0.70ns)   --->   "%icmp_ln199_94 = icmp_eq  i5 %tmp_1888, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4410 'icmp' 'icmp_ln199_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4411 [1/1] (0.70ns)   --->   "%icmp_ln199_95 = icmp_eq  i5 %tmp_1888, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4411 'icmp' 'icmp_ln199_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%select_ln199_92 = select i1 %and_ln199_162, i1 %icmp_ln199_94, i1 %icmp_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4412 'select' 'select_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%tmp_4884 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4413 'bitselect' 'tmp_4884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%xor_ln199_279 = xor i1 %tmp_4884, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4414 'xor' 'xor_ln199_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%and_ln199_163 = and i1 %icmp_ln199_93, i1 %xor_ln199_279" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4415 'and' 'and_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%select_ln199_93 = select i1 %and_ln199_162, i1 %and_ln199_163, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4416 'select' 'select_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_164 = and i1 %and_ln199_162, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4417 'and' 'and_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_93 = xor i1 %select_ln199_92, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4418 'xor' 'xor_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%or_ln199_70 = or i1 %tmp_4883, i1 %xor_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4419 'or' 'or_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_94 = xor i1 %tmp_4879, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4420 'xor' 'xor_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4421 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_165 = and i1 %or_ln199_70, i1 %xor_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4421 'and' 'and_ln199_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4422 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_166 = and i1 %tmp_4883, i1 %select_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4422 'and' 'and_ln199_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%or_ln199_215 = or i1 %and_ln199_164, i1 %and_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4423 'or' 'or_ln199_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%xor_ln199_95 = xor i1 %or_ln199_215, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4424 'xor' 'xor_ln199_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_167 = and i1 %tmp_4879, i1 %xor_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4425 'and' 'and_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_95)   --->   "%select_ln199_94 = select i1 %and_ln199_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4426 'select' 'select_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4427 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_71 = or i1 %and_ln199_165, i1 %and_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4427 'or' 'or_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4428 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_95 = select i1 %or_ln199_71, i13 %select_ln199_94, i13 %add_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4428 'select' 'select_ln199_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln199_24 = sext i13 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4429 'sext' 'sext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4430 [1/1] (0.00ns)   --->   "%zext_ln199_30 = zext i11 %denom_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4430 'zext' 'zext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4431 [1/1] (1.89ns)   --->   "%mul_ln199_24 = mul i24 %zext_ln199_30, i24 %sext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4431 'mul' 'mul_ln199_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4432 [1/1] (0.00ns)   --->   "%tmp_4918 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4432 'bitselect' 'tmp_4918' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%trunc_ln199_23 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_24, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4433 'partselect' 'trunc_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_4919 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4434 'bitselect' 'tmp_4919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_4920 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4435 'bitselect' 'tmp_4920' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4436 [1/1] (0.00ns)   --->   "%trunc_ln199_87 = trunc i24 %mul_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4436 'trunc' 'trunc_ln199_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4437 [1/1] (0.70ns)   --->   "%icmp_ln199_96 = icmp_ne  i5 %trunc_ln199_87, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4437 'icmp' 'icmp_ln199_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%tmp_4921 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4438 'bitselect' 'tmp_4921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%or_ln199_72 = or i1 %tmp_4919, i1 %icmp_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4439 'or' 'or_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%and_ln199_168 = and i1 %or_ln199_72, i1 %tmp_4920" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4440 'and' 'and_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%zext_ln199_31 = zext i1 %and_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4441 'zext' 'zext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4442 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_24 = add i13 %trunc_ln199_23, i13 %zext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4442 'add' 'add_ln199_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4443 [1/1] (0.00ns)   --->   "%tmp_4922 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_24, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4443 'bitselect' 'tmp_4922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%xor_ln199_96 = xor i1 %tmp_4922, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4444 'xor' 'xor_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4445 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_169 = and i1 %tmp_4921, i1 %xor_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4445 'and' 'and_ln199_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4446 [1/1] (0.00ns)   --->   "%tmp_1898 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_24, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4446 'partselect' 'tmp_1898' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4447 [1/1] (0.70ns)   --->   "%icmp_ln199_97 = icmp_eq  i4 %tmp_1898, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4447 'icmp' 'icmp_ln199_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4448 [1/1] (0.00ns)   --->   "%tmp_1899 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_24, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4448 'partselect' 'tmp_1899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4449 [1/1] (0.70ns)   --->   "%icmp_ln199_98 = icmp_eq  i5 %tmp_1899, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4449 'icmp' 'icmp_ln199_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4450 [1/1] (0.70ns)   --->   "%icmp_ln199_99 = icmp_eq  i5 %tmp_1899, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4450 'icmp' 'icmp_ln199_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%select_ln199_96 = select i1 %and_ln199_169, i1 %icmp_ln199_98, i1 %icmp_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4451 'select' 'select_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%tmp_4923 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4452 'bitselect' 'tmp_4923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%xor_ln199_280 = xor i1 %tmp_4923, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4453 'xor' 'xor_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%and_ln199_170 = and i1 %icmp_ln199_97, i1 %xor_ln199_280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4454 'and' 'and_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%select_ln199_97 = select i1 %and_ln199_169, i1 %and_ln199_170, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4455 'select' 'select_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_171 = and i1 %and_ln199_169, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4456 'and' 'and_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_97 = xor i1 %select_ln199_96, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4457 'xor' 'xor_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%or_ln199_73 = or i1 %tmp_4922, i1 %xor_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4458 'or' 'or_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_98 = xor i1 %tmp_4918, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4459 'xor' 'xor_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_172 = and i1 %or_ln199_73, i1 %xor_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4460 'and' 'and_ln199_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_173 = and i1 %tmp_4922, i1 %select_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4461 'and' 'and_ln199_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%or_ln199_216 = or i1 %and_ln199_171, i1 %and_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4462 'or' 'or_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%xor_ln199_99 = xor i1 %or_ln199_216, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4463 'xor' 'xor_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4464 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_174 = and i1 %tmp_4918, i1 %xor_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4464 'and' 'and_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_99)   --->   "%select_ln199_98 = select i1 %and_ln199_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4465 'select' 'select_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_74 = or i1 %and_ln199_172, i1 %and_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4466 'or' 'or_ln199_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4467 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_99 = select i1 %or_ln199_74, i13 %select_ln199_98, i13 %add_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4467 'select' 'select_ln199_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln199_25 = sext i13 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4468 'sext' 'sext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4469 [1/1] (1.89ns)   --->   "%mul_ln199_25 = mul i24 %zext_ln199_30, i24 %sext_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4469 'mul' 'mul_ln199_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4470 [1/1] (0.00ns)   --->   "%tmp_4924 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4470 'bitselect' 'tmp_4924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%trunc_ln199_24 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_25, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4471 'partselect' 'trunc_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_4925 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4472 'bitselect' 'tmp_4925' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_4926 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4473 'bitselect' 'tmp_4926' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4474 [1/1] (0.00ns)   --->   "%trunc_ln199_88 = trunc i24 %mul_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4474 'trunc' 'trunc_ln199_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4475 [1/1] (0.70ns)   --->   "%icmp_ln199_100 = icmp_ne  i5 %trunc_ln199_88, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4475 'icmp' 'icmp_ln199_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%tmp_4927 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4476 'bitselect' 'tmp_4927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%or_ln199_75 = or i1 %tmp_4925, i1 %icmp_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4477 'or' 'or_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%and_ln199_175 = and i1 %or_ln199_75, i1 %tmp_4926" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4478 'and' 'and_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%zext_ln199_32 = zext i1 %and_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4479 'zext' 'zext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4480 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_25 = add i13 %trunc_ln199_24, i13 %zext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4480 'add' 'add_ln199_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4481 [1/1] (0.00ns)   --->   "%tmp_4928 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_25, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4481 'bitselect' 'tmp_4928' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%xor_ln199_100 = xor i1 %tmp_4928, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4482 'xor' 'xor_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_176 = and i1 %tmp_4927, i1 %xor_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4483 'and' 'and_ln199_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4484 [1/1] (0.00ns)   --->   "%tmp_1900 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_25, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4484 'partselect' 'tmp_1900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4485 [1/1] (0.70ns)   --->   "%icmp_ln199_101 = icmp_eq  i4 %tmp_1900, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4485 'icmp' 'icmp_ln199_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4486 [1/1] (0.00ns)   --->   "%tmp_1901 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_25, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4486 'partselect' 'tmp_1901' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4487 [1/1] (0.70ns)   --->   "%icmp_ln199_102 = icmp_eq  i5 %tmp_1901, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4487 'icmp' 'icmp_ln199_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4488 [1/1] (0.70ns)   --->   "%icmp_ln199_103 = icmp_eq  i5 %tmp_1901, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4488 'icmp' 'icmp_ln199_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%select_ln199_100 = select i1 %and_ln199_176, i1 %icmp_ln199_102, i1 %icmp_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4489 'select' 'select_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%tmp_4929 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4490 'bitselect' 'tmp_4929' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%xor_ln199_281 = xor i1 %tmp_4929, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4491 'xor' 'xor_ln199_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%and_ln199_177 = and i1 %icmp_ln199_101, i1 %xor_ln199_281" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4492 'and' 'and_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%select_ln199_101 = select i1 %and_ln199_176, i1 %and_ln199_177, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4493 'select' 'select_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_178 = and i1 %and_ln199_176, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4494 'and' 'and_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_101 = xor i1 %select_ln199_100, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4495 'xor' 'xor_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%or_ln199_76 = or i1 %tmp_4928, i1 %xor_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4496 'or' 'or_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_102 = xor i1 %tmp_4924, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4497 'xor' 'xor_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4498 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_179 = and i1 %or_ln199_76, i1 %xor_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4498 'and' 'and_ln199_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4499 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_180 = and i1 %tmp_4928, i1 %select_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4499 'and' 'and_ln199_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%or_ln199_217 = or i1 %and_ln199_178, i1 %and_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4500 'or' 'or_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%xor_ln199_103 = xor i1 %or_ln199_217, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4501 'xor' 'xor_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_181 = and i1 %tmp_4924, i1 %xor_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4502 'and' 'and_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_103)   --->   "%select_ln199_102 = select i1 %and_ln199_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4503 'select' 'select_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4504 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_77 = or i1 %and_ln199_179, i1 %and_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4504 'or' 'or_ln199_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4505 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_103 = select i1 %or_ln199_77, i13 %select_ln199_102, i13 %add_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4505 'select' 'select_ln199_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln199_26 = sext i13 %masked_kernel_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4506 'sext' 'sext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4507 [1/1] (1.89ns)   --->   "%mul_ln199_26 = mul i24 %zext_ln199_30, i24 %sext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4507 'mul' 'mul_ln199_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4508 [1/1] (0.00ns)   --->   "%tmp_4930 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4508 'bitselect' 'tmp_4930' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%trunc_ln199_25 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_26, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4509 'partselect' 'trunc_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_4931 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4510 'bitselect' 'tmp_4931' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_4932 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4511 'bitselect' 'tmp_4932' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4512 [1/1] (0.00ns)   --->   "%trunc_ln199_89 = trunc i24 %mul_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4512 'trunc' 'trunc_ln199_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4513 [1/1] (0.70ns)   --->   "%icmp_ln199_104 = icmp_ne  i5 %trunc_ln199_89, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4513 'icmp' 'icmp_ln199_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%tmp_4933 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4514 'bitselect' 'tmp_4933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%or_ln199_78 = or i1 %tmp_4931, i1 %icmp_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4515 'or' 'or_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%and_ln199_182 = and i1 %or_ln199_78, i1 %tmp_4932" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4516 'and' 'and_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%zext_ln199_33 = zext i1 %and_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4517 'zext' 'zext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4518 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_26 = add i13 %trunc_ln199_25, i13 %zext_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4518 'add' 'add_ln199_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_4934 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_26, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4519 'bitselect' 'tmp_4934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%xor_ln199_104 = xor i1 %tmp_4934, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4520 'xor' 'xor_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4521 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_183 = and i1 %tmp_4933, i1 %xor_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4521 'and' 'and_ln199_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4522 [1/1] (0.00ns)   --->   "%tmp_1902 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_26, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4522 'partselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4523 [1/1] (0.70ns)   --->   "%icmp_ln199_105 = icmp_eq  i4 %tmp_1902, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4523 'icmp' 'icmp_ln199_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4524 [1/1] (0.00ns)   --->   "%tmp_1903 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_26, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4524 'partselect' 'tmp_1903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4525 [1/1] (0.70ns)   --->   "%icmp_ln199_106 = icmp_eq  i5 %tmp_1903, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4525 'icmp' 'icmp_ln199_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4526 [1/1] (0.70ns)   --->   "%icmp_ln199_107 = icmp_eq  i5 %tmp_1903, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4526 'icmp' 'icmp_ln199_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%select_ln199_104 = select i1 %and_ln199_183, i1 %icmp_ln199_106, i1 %icmp_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4527 'select' 'select_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%tmp_4935 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4528 'bitselect' 'tmp_4935' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%xor_ln199_282 = xor i1 %tmp_4935, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4529 'xor' 'xor_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%and_ln199_184 = and i1 %icmp_ln199_105, i1 %xor_ln199_282" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4530 'and' 'and_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%select_ln199_105 = select i1 %and_ln199_183, i1 %and_ln199_184, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4531 'select' 'select_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_185 = and i1 %and_ln199_183, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4532 'and' 'and_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_105 = xor i1 %select_ln199_104, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4533 'xor' 'xor_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%or_ln199_79 = or i1 %tmp_4934, i1 %xor_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4534 'or' 'or_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_106 = xor i1 %tmp_4930, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4535 'xor' 'xor_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4536 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_186 = and i1 %or_ln199_79, i1 %xor_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4536 'and' 'and_ln199_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4537 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_187 = and i1 %tmp_4934, i1 %select_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4537 'and' 'and_ln199_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%or_ln199_218 = or i1 %and_ln199_185, i1 %and_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4538 'or' 'or_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%xor_ln199_107 = xor i1 %or_ln199_218, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4539 'xor' 'xor_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_188 = and i1 %tmp_4930, i1 %xor_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4540 'and' 'and_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_107)   --->   "%select_ln199_106 = select i1 %and_ln199_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4541 'select' 'select_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4542 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_80 = or i1 %and_ln199_186, i1 %and_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4542 'or' 'or_ln199_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4543 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_107 = select i1 %or_ln199_80, i13 %select_ln199_106, i13 %add_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4543 'select' 'select_ln199_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln199_27 = sext i13 %masked_kernel_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4544 'sext' 'sext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4545 [1/1] (1.89ns)   --->   "%mul_ln199_27 = mul i24 %zext_ln199_30, i24 %sext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4545 'mul' 'mul_ln199_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4546 [1/1] (0.00ns)   --->   "%tmp_4936 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4546 'bitselect' 'tmp_4936' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%trunc_ln199_26 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_27, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4547 'partselect' 'trunc_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_4937 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4548 'bitselect' 'tmp_4937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_4938 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4549 'bitselect' 'tmp_4938' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4550 [1/1] (0.00ns)   --->   "%trunc_ln199_90 = trunc i24 %mul_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4550 'trunc' 'trunc_ln199_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4551 [1/1] (0.70ns)   --->   "%icmp_ln199_108 = icmp_ne  i5 %trunc_ln199_90, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4551 'icmp' 'icmp_ln199_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%tmp_4939 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4552 'bitselect' 'tmp_4939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%or_ln199_81 = or i1 %tmp_4937, i1 %icmp_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4553 'or' 'or_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%and_ln199_189 = and i1 %or_ln199_81, i1 %tmp_4938" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4554 'and' 'and_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%zext_ln199_34 = zext i1 %and_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4555 'zext' 'zext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4556 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_27 = add i13 %trunc_ln199_26, i13 %zext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4556 'add' 'add_ln199_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4557 [1/1] (0.00ns)   --->   "%tmp_4940 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_27, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4557 'bitselect' 'tmp_4940' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%xor_ln199_108 = xor i1 %tmp_4940, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4558 'xor' 'xor_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4559 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_190 = and i1 %tmp_4939, i1 %xor_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4559 'and' 'and_ln199_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4560 [1/1] (0.00ns)   --->   "%tmp_1904 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_27, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4560 'partselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4561 [1/1] (0.70ns)   --->   "%icmp_ln199_109 = icmp_eq  i4 %tmp_1904, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4561 'icmp' 'icmp_ln199_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4562 [1/1] (0.00ns)   --->   "%tmp_1905 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_27, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4562 'partselect' 'tmp_1905' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4563 [1/1] (0.70ns)   --->   "%icmp_ln199_110 = icmp_eq  i5 %tmp_1905, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4563 'icmp' 'icmp_ln199_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4564 [1/1] (0.70ns)   --->   "%icmp_ln199_111 = icmp_eq  i5 %tmp_1905, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4564 'icmp' 'icmp_ln199_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%select_ln199_108 = select i1 %and_ln199_190, i1 %icmp_ln199_110, i1 %icmp_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4565 'select' 'select_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%tmp_4941 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4566 'bitselect' 'tmp_4941' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%xor_ln199_283 = xor i1 %tmp_4941, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4567 'xor' 'xor_ln199_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%and_ln199_191 = and i1 %icmp_ln199_109, i1 %xor_ln199_283" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4568 'and' 'and_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%select_ln199_109 = select i1 %and_ln199_190, i1 %and_ln199_191, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4569 'select' 'select_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_192 = and i1 %and_ln199_190, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4570 'and' 'and_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_109 = xor i1 %select_ln199_108, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4571 'xor' 'xor_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%or_ln199_82 = or i1 %tmp_4940, i1 %xor_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4572 'or' 'or_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_110 = xor i1 %tmp_4936, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4573 'xor' 'xor_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4574 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_193 = and i1 %or_ln199_82, i1 %xor_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4574 'and' 'and_ln199_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4575 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_194 = and i1 %tmp_4940, i1 %select_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4575 'and' 'and_ln199_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%or_ln199_219 = or i1 %and_ln199_192, i1 %and_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4576 'or' 'or_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%xor_ln199_111 = xor i1 %or_ln199_219, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4577 'xor' 'xor_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_195 = and i1 %tmp_4936, i1 %xor_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4578 'and' 'and_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_111)   --->   "%select_ln199_110 = select i1 %and_ln199_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4579 'select' 'select_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4580 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_83 = or i1 %and_ln199_193, i1 %and_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4580 'or' 'or_ln199_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4581 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_111 = select i1 %or_ln199_83, i13 %select_ln199_110, i13 %add_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4581 'select' 'select_ln199_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln199_28 = sext i13 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4582 'sext' 'sext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4583 [1/1] (0.00ns)   --->   "%zext_ln199_35 = zext i11 %denom_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4583 'zext' 'zext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4584 [1/1] (1.89ns)   --->   "%mul_ln199_28 = mul i24 %zext_ln199_35, i24 %sext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4584 'mul' 'mul_ln199_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4585 [1/1] (0.00ns)   --->   "%tmp_4975 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4585 'bitselect' 'tmp_4975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%trunc_ln199_27 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_28, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4586 'partselect' 'trunc_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_4976 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4587 'bitselect' 'tmp_4976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_4977 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4588 'bitselect' 'tmp_4977' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4589 [1/1] (0.00ns)   --->   "%trunc_ln199_91 = trunc i24 %mul_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4589 'trunc' 'trunc_ln199_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4590 [1/1] (0.70ns)   --->   "%icmp_ln199_112 = icmp_ne  i5 %trunc_ln199_91, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4590 'icmp' 'icmp_ln199_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%tmp_4978 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4591 'bitselect' 'tmp_4978' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%or_ln199_84 = or i1 %tmp_4976, i1 %icmp_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4592 'or' 'or_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%and_ln199_196 = and i1 %or_ln199_84, i1 %tmp_4977" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4593 'and' 'and_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%zext_ln199_36 = zext i1 %and_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4594 'zext' 'zext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4595 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_28 = add i13 %trunc_ln199_27, i13 %zext_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4595 'add' 'add_ln199_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4596 [1/1] (0.00ns)   --->   "%tmp_4979 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_28, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4596 'bitselect' 'tmp_4979' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%xor_ln199_112 = xor i1 %tmp_4979, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4597 'xor' 'xor_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4598 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_197 = and i1 %tmp_4978, i1 %xor_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4598 'and' 'and_ln199_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4599 [1/1] (0.00ns)   --->   "%tmp_1915 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_28, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4599 'partselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4600 [1/1] (0.70ns)   --->   "%icmp_ln199_113 = icmp_eq  i4 %tmp_1915, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4600 'icmp' 'icmp_ln199_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4601 [1/1] (0.00ns)   --->   "%tmp_1916 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_28, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4601 'partselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4602 [1/1] (0.70ns)   --->   "%icmp_ln199_114 = icmp_eq  i5 %tmp_1916, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4602 'icmp' 'icmp_ln199_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4603 [1/1] (0.70ns)   --->   "%icmp_ln199_115 = icmp_eq  i5 %tmp_1916, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4603 'icmp' 'icmp_ln199_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%select_ln199_112 = select i1 %and_ln199_197, i1 %icmp_ln199_114, i1 %icmp_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4604 'select' 'select_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%tmp_4980 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4605 'bitselect' 'tmp_4980' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%xor_ln199_284 = xor i1 %tmp_4980, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4606 'xor' 'xor_ln199_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%and_ln199_198 = and i1 %icmp_ln199_113, i1 %xor_ln199_284" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4607 'and' 'and_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%select_ln199_113 = select i1 %and_ln199_197, i1 %and_ln199_198, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4608 'select' 'select_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_199 = and i1 %and_ln199_197, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4609 'and' 'and_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_113 = xor i1 %select_ln199_112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4610 'xor' 'xor_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%or_ln199_85 = or i1 %tmp_4979, i1 %xor_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4611 'or' 'or_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_114 = xor i1 %tmp_4975, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4612 'xor' 'xor_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_200 = and i1 %or_ln199_85, i1 %xor_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4613 'and' 'and_ln199_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_201 = and i1 %tmp_4979, i1 %select_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4614 'and' 'and_ln199_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%or_ln199_220 = or i1 %and_ln199_199, i1 %and_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4615 'or' 'or_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%xor_ln199_115 = xor i1 %or_ln199_220, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4616 'xor' 'xor_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_202 = and i1 %tmp_4975, i1 %xor_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4617 'and' 'and_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_115)   --->   "%select_ln199_114 = select i1 %and_ln199_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4618 'select' 'select_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_86 = or i1 %and_ln199_200, i1 %and_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4619 'or' 'or_ln199_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4620 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_115 = select i1 %or_ln199_86, i13 %select_ln199_114, i13 %add_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4620 'select' 'select_ln199_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln199_29 = sext i13 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4621 'sext' 'sext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4622 [1/1] (1.89ns)   --->   "%mul_ln199_29 = mul i24 %zext_ln199_35, i24 %sext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4622 'mul' 'mul_ln199_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4623 [1/1] (0.00ns)   --->   "%tmp_4981 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4623 'bitselect' 'tmp_4981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%trunc_ln199_28 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_29, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4624 'partselect' 'trunc_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_4982 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4625 'bitselect' 'tmp_4982' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_4983 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4626 'bitselect' 'tmp_4983' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4627 [1/1] (0.00ns)   --->   "%trunc_ln199_92 = trunc i24 %mul_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4627 'trunc' 'trunc_ln199_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4628 [1/1] (0.70ns)   --->   "%icmp_ln199_116 = icmp_ne  i5 %trunc_ln199_92, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4628 'icmp' 'icmp_ln199_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%tmp_4984 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4629 'bitselect' 'tmp_4984' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%or_ln199_87 = or i1 %tmp_4982, i1 %icmp_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4630 'or' 'or_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%and_ln199_203 = and i1 %or_ln199_87, i1 %tmp_4983" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4631 'and' 'and_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%zext_ln199_37 = zext i1 %and_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4632 'zext' 'zext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4633 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_29 = add i13 %trunc_ln199_28, i13 %zext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4633 'add' 'add_ln199_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4634 [1/1] (0.00ns)   --->   "%tmp_4985 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_29, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4634 'bitselect' 'tmp_4985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%xor_ln199_116 = xor i1 %tmp_4985, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4635 'xor' 'xor_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4636 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_204 = and i1 %tmp_4984, i1 %xor_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4636 'and' 'and_ln199_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4637 [1/1] (0.00ns)   --->   "%tmp_1917 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_29, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4637 'partselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4638 [1/1] (0.70ns)   --->   "%icmp_ln199_117 = icmp_eq  i4 %tmp_1917, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4638 'icmp' 'icmp_ln199_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4639 [1/1] (0.00ns)   --->   "%tmp_1918 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_29, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4639 'partselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4640 [1/1] (0.70ns)   --->   "%icmp_ln199_118 = icmp_eq  i5 %tmp_1918, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4640 'icmp' 'icmp_ln199_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4641 [1/1] (0.70ns)   --->   "%icmp_ln199_119 = icmp_eq  i5 %tmp_1918, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4641 'icmp' 'icmp_ln199_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%select_ln199_116 = select i1 %and_ln199_204, i1 %icmp_ln199_118, i1 %icmp_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4642 'select' 'select_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%tmp_4986 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4643 'bitselect' 'tmp_4986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%xor_ln199_285 = xor i1 %tmp_4986, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4644 'xor' 'xor_ln199_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%and_ln199_205 = and i1 %icmp_ln199_117, i1 %xor_ln199_285" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4645 'and' 'and_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%select_ln199_117 = select i1 %and_ln199_204, i1 %and_ln199_205, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4646 'select' 'select_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_206 = and i1 %and_ln199_204, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4647 'and' 'and_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_117 = xor i1 %select_ln199_116, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4648 'xor' 'xor_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%or_ln199_88 = or i1 %tmp_4985, i1 %xor_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4649 'or' 'or_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_118 = xor i1 %tmp_4981, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4650 'xor' 'xor_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4651 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_207 = and i1 %or_ln199_88, i1 %xor_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4651 'and' 'and_ln199_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4652 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_208 = and i1 %tmp_4985, i1 %select_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4652 'and' 'and_ln199_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%or_ln199_221 = or i1 %and_ln199_206, i1 %and_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4653 'or' 'or_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%xor_ln199_119 = xor i1 %or_ln199_221, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4654 'xor' 'xor_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_209 = and i1 %tmp_4981, i1 %xor_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4655 'and' 'and_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4656 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_119)   --->   "%select_ln199_118 = select i1 %and_ln199_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4656 'select' 'select_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4657 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_89 = or i1 %and_ln199_207, i1 %and_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4657 'or' 'or_ln199_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4658 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_119 = select i1 %or_ln199_89, i13 %select_ln199_118, i13 %add_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4658 'select' 'select_ln199_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln199_30 = sext i13 %masked_kernel_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4659 'sext' 'sext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4660 [1/1] (1.89ns)   --->   "%mul_ln199_30 = mul i24 %zext_ln199_35, i24 %sext_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4660 'mul' 'mul_ln199_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_4987 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4661 'bitselect' 'tmp_4987' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%trunc_ln199_29 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_30, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4662 'partselect' 'trunc_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_4988 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4663 'bitselect' 'tmp_4988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_4989 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4664 'bitselect' 'tmp_4989' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4665 [1/1] (0.00ns)   --->   "%trunc_ln199_93 = trunc i24 %mul_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4665 'trunc' 'trunc_ln199_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4666 [1/1] (0.70ns)   --->   "%icmp_ln199_120 = icmp_ne  i5 %trunc_ln199_93, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4666 'icmp' 'icmp_ln199_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%tmp_4990 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4667 'bitselect' 'tmp_4990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%or_ln199_90 = or i1 %tmp_4988, i1 %icmp_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4668 'or' 'or_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%and_ln199_210 = and i1 %or_ln199_90, i1 %tmp_4989" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4669 'and' 'and_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%zext_ln199_38 = zext i1 %and_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4670 'zext' 'zext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4671 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_30 = add i13 %trunc_ln199_29, i13 %zext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4671 'add' 'add_ln199_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4672 [1/1] (0.00ns)   --->   "%tmp_4991 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_30, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4672 'bitselect' 'tmp_4991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%xor_ln199_120 = xor i1 %tmp_4991, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4673 'xor' 'xor_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4674 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_211 = and i1 %tmp_4990, i1 %xor_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4674 'and' 'and_ln199_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_1919 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_30, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4675 'partselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4676 [1/1] (0.70ns)   --->   "%icmp_ln199_121 = icmp_eq  i4 %tmp_1919, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4676 'icmp' 'icmp_ln199_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4677 [1/1] (0.00ns)   --->   "%tmp_1920 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_30, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4677 'partselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4678 [1/1] (0.70ns)   --->   "%icmp_ln199_122 = icmp_eq  i5 %tmp_1920, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4678 'icmp' 'icmp_ln199_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4679 [1/1] (0.70ns)   --->   "%icmp_ln199_123 = icmp_eq  i5 %tmp_1920, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4679 'icmp' 'icmp_ln199_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%select_ln199_120 = select i1 %and_ln199_211, i1 %icmp_ln199_122, i1 %icmp_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4680 'select' 'select_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%tmp_4992 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4681 'bitselect' 'tmp_4992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%xor_ln199_286 = xor i1 %tmp_4992, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4682 'xor' 'xor_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%and_ln199_212 = and i1 %icmp_ln199_121, i1 %xor_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4683 'and' 'and_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%select_ln199_121 = select i1 %and_ln199_211, i1 %and_ln199_212, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4684 'select' 'select_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_213 = and i1 %and_ln199_211, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4685 'and' 'and_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_121 = xor i1 %select_ln199_120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4686 'xor' 'xor_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%or_ln199_91 = or i1 %tmp_4991, i1 %xor_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4687 'or' 'or_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_122 = xor i1 %tmp_4987, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4688 'xor' 'xor_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_214 = and i1 %or_ln199_91, i1 %xor_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4689 'and' 'and_ln199_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4690 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_215 = and i1 %tmp_4991, i1 %select_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4690 'and' 'and_ln199_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%or_ln199_222 = or i1 %and_ln199_213, i1 %and_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4691 'or' 'or_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%xor_ln199_123 = xor i1 %or_ln199_222, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4692 'xor' 'xor_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_216 = and i1 %tmp_4987, i1 %xor_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4693 'and' 'and_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_123)   --->   "%select_ln199_122 = select i1 %and_ln199_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4694 'select' 'select_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4695 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_92 = or i1 %and_ln199_214, i1 %and_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4695 'or' 'or_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4696 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_123 = select i1 %or_ln199_92, i13 %select_ln199_122, i13 %add_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4696 'select' 'select_ln199_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln199_31 = sext i13 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4697 'sext' 'sext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4698 [1/1] (1.89ns)   --->   "%mul_ln199_31 = mul i24 %zext_ln199_35, i24 %sext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4698 'mul' 'mul_ln199_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4699 [1/1] (0.00ns)   --->   "%tmp_4993 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4699 'bitselect' 'tmp_4993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%trunc_ln199_30 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_31, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4700 'partselect' 'trunc_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_4994 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4701 'bitselect' 'tmp_4994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_4995 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4702 'bitselect' 'tmp_4995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4703 [1/1] (0.00ns)   --->   "%trunc_ln199_94 = trunc i24 %mul_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4703 'trunc' 'trunc_ln199_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4704 [1/1] (0.70ns)   --->   "%icmp_ln199_124 = icmp_ne  i5 %trunc_ln199_94, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4704 'icmp' 'icmp_ln199_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%tmp_4996 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4705 'bitselect' 'tmp_4996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%or_ln199_93 = or i1 %tmp_4994, i1 %icmp_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4706 'or' 'or_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%and_ln199_217 = and i1 %or_ln199_93, i1 %tmp_4995" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4707 'and' 'and_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%zext_ln199_39 = zext i1 %and_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4708 'zext' 'zext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4709 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_31 = add i13 %trunc_ln199_30, i13 %zext_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4709 'add' 'add_ln199_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4710 [1/1] (0.00ns)   --->   "%tmp_4997 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_31, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4710 'bitselect' 'tmp_4997' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%xor_ln199_124 = xor i1 %tmp_4997, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4711 'xor' 'xor_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4712 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_218 = and i1 %tmp_4996, i1 %xor_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4712 'and' 'and_ln199_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4713 [1/1] (0.00ns)   --->   "%tmp_1921 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_31, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4713 'partselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4714 [1/1] (0.70ns)   --->   "%icmp_ln199_125 = icmp_eq  i4 %tmp_1921, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4714 'icmp' 'icmp_ln199_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4715 [1/1] (0.00ns)   --->   "%tmp_1922 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_31, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4715 'partselect' 'tmp_1922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4716 [1/1] (0.70ns)   --->   "%icmp_ln199_126 = icmp_eq  i5 %tmp_1922, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4716 'icmp' 'icmp_ln199_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4717 [1/1] (0.70ns)   --->   "%icmp_ln199_127 = icmp_eq  i5 %tmp_1922, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4717 'icmp' 'icmp_ln199_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%select_ln199_124 = select i1 %and_ln199_218, i1 %icmp_ln199_126, i1 %icmp_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4718 'select' 'select_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%tmp_4998 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4719 'bitselect' 'tmp_4998' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%xor_ln199_287 = xor i1 %tmp_4998, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4720 'xor' 'xor_ln199_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%and_ln199_219 = and i1 %icmp_ln199_125, i1 %xor_ln199_287" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4721 'and' 'and_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%select_ln199_125 = select i1 %and_ln199_218, i1 %and_ln199_219, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4722 'select' 'select_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_220 = and i1 %and_ln199_218, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4723 'and' 'and_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_125 = xor i1 %select_ln199_124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4724 'xor' 'xor_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%or_ln199_94 = or i1 %tmp_4997, i1 %xor_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4725 'or' 'or_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_126 = xor i1 %tmp_4993, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4726 'xor' 'xor_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4727 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_221 = and i1 %or_ln199_94, i1 %xor_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4727 'and' 'and_ln199_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4728 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_222 = and i1 %tmp_4997, i1 %select_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4728 'and' 'and_ln199_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%or_ln199_223 = or i1 %and_ln199_220, i1 %and_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4729 'or' 'or_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%xor_ln199_127 = xor i1 %or_ln199_223, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4730 'xor' 'xor_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_223 = and i1 %tmp_4993, i1 %xor_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4731 'and' 'and_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_127)   --->   "%select_ln199_126 = select i1 %and_ln199_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4732 'select' 'select_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4733 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_95 = or i1 %and_ln199_221, i1 %and_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4733 'or' 'or_ln199_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4734 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_127 = select i1 %or_ln199_95, i13 %select_ln199_126, i13 %add_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4734 'select' 'select_ln199_127' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln199_32 = sext i13 %masked_kernel_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4735 'sext' 'sext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4736 [1/1] (0.00ns)   --->   "%zext_ln199_40 = zext i11 %denom_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4736 'zext' 'zext_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4737 [1/1] (1.89ns)   --->   "%mul_ln199_32 = mul i24 %zext_ln199_40, i24 %sext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4737 'mul' 'mul_ln199_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4738 [1/1] (0.00ns)   --->   "%tmp_5032 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4738 'bitselect' 'tmp_5032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%trunc_ln199_31 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_32, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4739 'partselect' 'trunc_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%tmp_5033 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4740 'bitselect' 'tmp_5033' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%tmp_5034 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4741 'bitselect' 'tmp_5034' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4742 [1/1] (0.00ns)   --->   "%trunc_ln199_95 = trunc i24 %mul_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4742 'trunc' 'trunc_ln199_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4743 [1/1] (0.70ns)   --->   "%icmp_ln199_128 = icmp_ne  i5 %trunc_ln199_95, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4743 'icmp' 'icmp_ln199_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_225)   --->   "%tmp_5035 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4744 'bitselect' 'tmp_5035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%or_ln199_96 = or i1 %tmp_5033, i1 %icmp_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4745 'or' 'or_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%and_ln199_224 = and i1 %or_ln199_96, i1 %tmp_5034" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4746 'and' 'and_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%zext_ln199_41 = zext i1 %and_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4747 'zext' 'zext_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4748 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_32 = add i13 %trunc_ln199_31, i13 %zext_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4748 'add' 'add_ln199_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4749 [1/1] (0.00ns)   --->   "%tmp_5036 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_32, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4749 'bitselect' 'tmp_5036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_225)   --->   "%xor_ln199_128 = xor i1 %tmp_5036, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4750 'xor' 'xor_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4751 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_225 = and i1 %tmp_5035, i1 %xor_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4751 'and' 'and_ln199_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4752 [1/1] (0.00ns)   --->   "%tmp_1932 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_32, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4752 'partselect' 'tmp_1932' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4753 [1/1] (0.70ns)   --->   "%icmp_ln199_129 = icmp_eq  i4 %tmp_1932, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4753 'icmp' 'icmp_ln199_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4754 [1/1] (0.00ns)   --->   "%tmp_1933 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_32, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4754 'partselect' 'tmp_1933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4755 [1/1] (0.70ns)   --->   "%icmp_ln199_130 = icmp_eq  i5 %tmp_1933, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4755 'icmp' 'icmp_ln199_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4756 [1/1] (0.70ns)   --->   "%icmp_ln199_131 = icmp_eq  i5 %tmp_1933, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4756 'icmp' 'icmp_ln199_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%select_ln199_128 = select i1 %and_ln199_225, i1 %icmp_ln199_130, i1 %icmp_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4757 'select' 'select_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%tmp_5037 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4758 'bitselect' 'tmp_5037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%xor_ln199_288 = xor i1 %tmp_5037, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4759 'xor' 'xor_ln199_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%and_ln199_226 = and i1 %icmp_ln199_129, i1 %xor_ln199_288" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4760 'and' 'and_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%select_ln199_129 = select i1 %and_ln199_225, i1 %and_ln199_226, i1 %icmp_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4761 'select' 'select_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%and_ln199_227 = and i1 %and_ln199_225, i1 %icmp_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4762 'and' 'and_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%xor_ln199_129 = xor i1 %select_ln199_128, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4763 'xor' 'xor_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%or_ln199_97 = or i1 %tmp_5036, i1 %xor_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4764 'or' 'or_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%xor_ln199_130 = xor i1 %tmp_5032, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4765 'xor' 'xor_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4766 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_228 = and i1 %or_ln199_97, i1 %xor_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4766 'and' 'and_ln199_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4767 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_229 = and i1 %tmp_5036, i1 %select_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4767 'and' 'and_ln199_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%or_ln199_224 = or i1 %and_ln199_227, i1 %and_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4768 'or' 'or_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%xor_ln199_131 = xor i1 %or_ln199_224, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4769 'xor' 'xor_ln199_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%and_ln199_230 = and i1 %tmp_5032, i1 %xor_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4770 'and' 'and_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_131)   --->   "%select_ln199_130 = select i1 %and_ln199_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4771 'select' 'select_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4772 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_98 = or i1 %and_ln199_228, i1 %and_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4772 'or' 'or_ln199_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4773 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_131 = select i1 %or_ln199_98, i13 %select_ln199_130, i13 %add_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4773 'select' 'select_ln199_131' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln199_33 = sext i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4774 'sext' 'sext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4775 [1/1] (1.89ns)   --->   "%mul_ln199_33 = mul i24 %zext_ln199_40, i24 %sext_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4775 'mul' 'mul_ln199_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4776 [1/1] (0.00ns)   --->   "%tmp_5038 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4776 'bitselect' 'tmp_5038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%trunc_ln199_32 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_33, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4777 'partselect' 'trunc_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%tmp_5039 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4778 'bitselect' 'tmp_5039' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%tmp_5040 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4779 'bitselect' 'tmp_5040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4780 [1/1] (0.00ns)   --->   "%trunc_ln199_96 = trunc i24 %mul_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4780 'trunc' 'trunc_ln199_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4781 [1/1] (0.70ns)   --->   "%icmp_ln199_132 = icmp_ne  i5 %trunc_ln199_96, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4781 'icmp' 'icmp_ln199_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_232)   --->   "%tmp_5041 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4782 'bitselect' 'tmp_5041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%or_ln199_99 = or i1 %tmp_5039, i1 %icmp_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4783 'or' 'or_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%and_ln199_231 = and i1 %or_ln199_99, i1 %tmp_5040" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4784 'and' 'and_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%zext_ln199_42 = zext i1 %and_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4785 'zext' 'zext_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4786 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_33 = add i13 %trunc_ln199_32, i13 %zext_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4786 'add' 'add_ln199_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4787 [1/1] (0.00ns)   --->   "%tmp_5042 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_33, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4787 'bitselect' 'tmp_5042' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_232)   --->   "%xor_ln199_132 = xor i1 %tmp_5042, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4788 'xor' 'xor_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4789 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_232 = and i1 %tmp_5041, i1 %xor_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4789 'and' 'and_ln199_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4790 [1/1] (0.00ns)   --->   "%tmp_1934 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_33, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4790 'partselect' 'tmp_1934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4791 [1/1] (0.70ns)   --->   "%icmp_ln199_133 = icmp_eq  i4 %tmp_1934, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4791 'icmp' 'icmp_ln199_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4792 [1/1] (0.00ns)   --->   "%tmp_1935 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_33, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4792 'partselect' 'tmp_1935' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4793 [1/1] (0.70ns)   --->   "%icmp_ln199_134 = icmp_eq  i5 %tmp_1935, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4793 'icmp' 'icmp_ln199_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4794 [1/1] (0.70ns)   --->   "%icmp_ln199_135 = icmp_eq  i5 %tmp_1935, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4794 'icmp' 'icmp_ln199_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%select_ln199_132 = select i1 %and_ln199_232, i1 %icmp_ln199_134, i1 %icmp_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4795 'select' 'select_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%tmp_5043 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4796 'bitselect' 'tmp_5043' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%xor_ln199_289 = xor i1 %tmp_5043, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4797 'xor' 'xor_ln199_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%and_ln199_233 = and i1 %icmp_ln199_133, i1 %xor_ln199_289" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4798 'and' 'and_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%select_ln199_133 = select i1 %and_ln199_232, i1 %and_ln199_233, i1 %icmp_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4799 'select' 'select_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%and_ln199_234 = and i1 %and_ln199_232, i1 %icmp_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4800 'and' 'and_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%xor_ln199_133 = xor i1 %select_ln199_132, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4801 'xor' 'xor_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%or_ln199_100 = or i1 %tmp_5042, i1 %xor_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4802 'or' 'or_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%xor_ln199_134 = xor i1 %tmp_5038, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4803 'xor' 'xor_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4804 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_235 = and i1 %or_ln199_100, i1 %xor_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4804 'and' 'and_ln199_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4805 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_236 = and i1 %tmp_5042, i1 %select_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4805 'and' 'and_ln199_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%or_ln199_225 = or i1 %and_ln199_234, i1 %and_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4806 'or' 'or_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%xor_ln199_135 = xor i1 %or_ln199_225, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4807 'xor' 'xor_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%and_ln199_237 = and i1 %tmp_5038, i1 %xor_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4808 'and' 'and_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_135)   --->   "%select_ln199_134 = select i1 %and_ln199_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4809 'select' 'select_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4810 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_101 = or i1 %and_ln199_235, i1 %and_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4810 'or' 'or_ln199_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4811 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_135 = select i1 %or_ln199_101, i13 %select_ln199_134, i13 %add_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4811 'select' 'select_ln199_135' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln199_34 = sext i13 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4812 'sext' 'sext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4813 [1/1] (1.89ns)   --->   "%mul_ln199_34 = mul i24 %zext_ln199_40, i24 %sext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4813 'mul' 'mul_ln199_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4814 [1/1] (0.00ns)   --->   "%tmp_5044 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4814 'bitselect' 'tmp_5044' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%trunc_ln199_33 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_34, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4815 'partselect' 'trunc_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%tmp_5045 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4816 'bitselect' 'tmp_5045' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%tmp_5046 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4817 'bitselect' 'tmp_5046' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4818 [1/1] (0.00ns)   --->   "%trunc_ln199_97 = trunc i24 %mul_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4818 'trunc' 'trunc_ln199_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4819 [1/1] (0.70ns)   --->   "%icmp_ln199_136 = icmp_ne  i5 %trunc_ln199_97, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4819 'icmp' 'icmp_ln199_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_239)   --->   "%tmp_5047 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4820 'bitselect' 'tmp_5047' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%or_ln199_102 = or i1 %tmp_5045, i1 %icmp_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4821 'or' 'or_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%and_ln199_238 = and i1 %or_ln199_102, i1 %tmp_5046" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4822 'and' 'and_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%zext_ln199_43 = zext i1 %and_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4823 'zext' 'zext_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4824 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_34 = add i13 %trunc_ln199_33, i13 %zext_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4824 'add' 'add_ln199_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4825 [1/1] (0.00ns)   --->   "%tmp_5048 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_34, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4825 'bitselect' 'tmp_5048' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_239)   --->   "%xor_ln199_136 = xor i1 %tmp_5048, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4826 'xor' 'xor_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_239 = and i1 %tmp_5047, i1 %xor_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4827 'and' 'and_ln199_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4828 [1/1] (0.00ns)   --->   "%tmp_1936 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_34, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4828 'partselect' 'tmp_1936' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4829 [1/1] (0.70ns)   --->   "%icmp_ln199_137 = icmp_eq  i4 %tmp_1936, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4829 'icmp' 'icmp_ln199_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4830 [1/1] (0.00ns)   --->   "%tmp_1937 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_34, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4830 'partselect' 'tmp_1937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4831 [1/1] (0.70ns)   --->   "%icmp_ln199_138 = icmp_eq  i5 %tmp_1937, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4831 'icmp' 'icmp_ln199_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4832 [1/1] (0.70ns)   --->   "%icmp_ln199_139 = icmp_eq  i5 %tmp_1937, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4832 'icmp' 'icmp_ln199_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%select_ln199_136 = select i1 %and_ln199_239, i1 %icmp_ln199_138, i1 %icmp_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4833 'select' 'select_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%tmp_5049 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4834 'bitselect' 'tmp_5049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%xor_ln199_290 = xor i1 %tmp_5049, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4835 'xor' 'xor_ln199_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%and_ln199_240 = and i1 %icmp_ln199_137, i1 %xor_ln199_290" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4836 'and' 'and_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%select_ln199_137 = select i1 %and_ln199_239, i1 %and_ln199_240, i1 %icmp_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4837 'select' 'select_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%and_ln199_241 = and i1 %and_ln199_239, i1 %icmp_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4838 'and' 'and_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%xor_ln199_137 = xor i1 %select_ln199_136, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4839 'xor' 'xor_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%or_ln199_103 = or i1 %tmp_5048, i1 %xor_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4840 'or' 'or_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%xor_ln199_138 = xor i1 %tmp_5044, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4841 'xor' 'xor_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4842 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_242 = and i1 %or_ln199_103, i1 %xor_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4842 'and' 'and_ln199_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4843 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_243 = and i1 %tmp_5048, i1 %select_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4843 'and' 'and_ln199_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%or_ln199_226 = or i1 %and_ln199_241, i1 %and_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4844 'or' 'or_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%xor_ln199_139 = xor i1 %or_ln199_226, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4845 'xor' 'xor_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%and_ln199_244 = and i1 %tmp_5044, i1 %xor_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4846 'and' 'and_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_139)   --->   "%select_ln199_138 = select i1 %and_ln199_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4847 'select' 'select_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4848 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_104 = or i1 %and_ln199_242, i1 %and_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4848 'or' 'or_ln199_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4849 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_139 = select i1 %or_ln199_104, i13 %select_ln199_138, i13 %add_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4849 'select' 'select_ln199_139' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln199_35 = sext i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4850 'sext' 'sext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4851 [1/1] (1.89ns)   --->   "%mul_ln199_35 = mul i24 %zext_ln199_40, i24 %sext_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4851 'mul' 'mul_ln199_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4852 [1/1] (0.00ns)   --->   "%tmp_5050 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4852 'bitselect' 'tmp_5050' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%trunc_ln199_34 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_35, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4853 'partselect' 'trunc_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%tmp_5051 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4854 'bitselect' 'tmp_5051' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%tmp_5052 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4855 'bitselect' 'tmp_5052' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln199_98 = trunc i24 %mul_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4856 'trunc' 'trunc_ln199_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4857 [1/1] (0.70ns)   --->   "%icmp_ln199_140 = icmp_ne  i5 %trunc_ln199_98, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4857 'icmp' 'icmp_ln199_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_246)   --->   "%tmp_5053 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4858 'bitselect' 'tmp_5053' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%or_ln199_105 = or i1 %tmp_5051, i1 %icmp_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4859 'or' 'or_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%and_ln199_245 = and i1 %or_ln199_105, i1 %tmp_5052" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4860 'and' 'and_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%zext_ln199_44 = zext i1 %and_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4861 'zext' 'zext_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4862 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_35 = add i13 %trunc_ln199_34, i13 %zext_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4862 'add' 'add_ln199_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4863 [1/1] (0.00ns)   --->   "%tmp_5054 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_35, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4863 'bitselect' 'tmp_5054' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_246)   --->   "%xor_ln199_140 = xor i1 %tmp_5054, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4864 'xor' 'xor_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4865 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_246 = and i1 %tmp_5053, i1 %xor_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4865 'and' 'and_ln199_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_1938 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_35, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4866 'partselect' 'tmp_1938' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4867 [1/1] (0.70ns)   --->   "%icmp_ln199_141 = icmp_eq  i4 %tmp_1938, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4867 'icmp' 'icmp_ln199_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_1939 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_35, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4868 'partselect' 'tmp_1939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4869 [1/1] (0.70ns)   --->   "%icmp_ln199_142 = icmp_eq  i5 %tmp_1939, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4869 'icmp' 'icmp_ln199_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4870 [1/1] (0.70ns)   --->   "%icmp_ln199_143 = icmp_eq  i5 %tmp_1939, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4870 'icmp' 'icmp_ln199_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%select_ln199_140 = select i1 %and_ln199_246, i1 %icmp_ln199_142, i1 %icmp_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4871 'select' 'select_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%tmp_5055 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4872 'bitselect' 'tmp_5055' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%xor_ln199_291 = xor i1 %tmp_5055, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4873 'xor' 'xor_ln199_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%and_ln199_247 = and i1 %icmp_ln199_141, i1 %xor_ln199_291" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4874 'and' 'and_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%select_ln199_141 = select i1 %and_ln199_246, i1 %and_ln199_247, i1 %icmp_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4875 'select' 'select_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%and_ln199_248 = and i1 %and_ln199_246, i1 %icmp_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4876 'and' 'and_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%xor_ln199_141 = xor i1 %select_ln199_140, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4877 'xor' 'xor_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%or_ln199_106 = or i1 %tmp_5054, i1 %xor_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4878 'or' 'or_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%xor_ln199_142 = xor i1 %tmp_5050, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4879 'xor' 'xor_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4880 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_249 = and i1 %or_ln199_106, i1 %xor_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4880 'and' 'and_ln199_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4881 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_250 = and i1 %tmp_5054, i1 %select_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4881 'and' 'and_ln199_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%or_ln199_227 = or i1 %and_ln199_248, i1 %and_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4882 'or' 'or_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%xor_ln199_143 = xor i1 %or_ln199_227, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4883 'xor' 'xor_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%and_ln199_251 = and i1 %tmp_5050, i1 %xor_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4884 'and' 'and_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_143)   --->   "%select_ln199_142 = select i1 %and_ln199_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4885 'select' 'select_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4886 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_107 = or i1 %and_ln199_249, i1 %and_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4886 'or' 'or_ln199_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_143 = select i1 %or_ln199_107, i13 %select_ln199_142, i13 %add_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4887 'select' 'select_ln199_143' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln199_36 = sext i13 %masked_kernel_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4888 'sext' 'sext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4889 [1/1] (0.00ns)   --->   "%zext_ln199_45 = zext i11 %denom_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4889 'zext' 'zext_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4890 [1/1] (1.89ns)   --->   "%mul_ln199_36 = mul i24 %zext_ln199_45, i24 %sext_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4890 'mul' 'mul_ln199_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4891 [1/1] (0.00ns)   --->   "%tmp_5089 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4891 'bitselect' 'tmp_5089' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%trunc_ln199_35 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_36, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4892 'partselect' 'trunc_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%tmp_5090 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4893 'bitselect' 'tmp_5090' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%tmp_5091 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4894 'bitselect' 'tmp_5091' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4895 [1/1] (0.00ns)   --->   "%trunc_ln199_99 = trunc i24 %mul_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4895 'trunc' 'trunc_ln199_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4896 [1/1] (0.70ns)   --->   "%icmp_ln199_144 = icmp_ne  i5 %trunc_ln199_99, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4896 'icmp' 'icmp_ln199_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_253)   --->   "%tmp_5092 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4897 'bitselect' 'tmp_5092' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%or_ln199_108 = or i1 %tmp_5090, i1 %icmp_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4898 'or' 'or_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%and_ln199_252 = and i1 %or_ln199_108, i1 %tmp_5091" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4899 'and' 'and_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%zext_ln199_46 = zext i1 %and_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4900 'zext' 'zext_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4901 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_36 = add i13 %trunc_ln199_35, i13 %zext_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4901 'add' 'add_ln199_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4902 [1/1] (0.00ns)   --->   "%tmp_5093 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_36, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4902 'bitselect' 'tmp_5093' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_253)   --->   "%xor_ln199_144 = xor i1 %tmp_5093, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4903 'xor' 'xor_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4904 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_253 = and i1 %tmp_5092, i1 %xor_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4904 'and' 'and_ln199_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4905 [1/1] (0.00ns)   --->   "%tmp_1949 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_36, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4905 'partselect' 'tmp_1949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4906 [1/1] (0.70ns)   --->   "%icmp_ln199_145 = icmp_eq  i4 %tmp_1949, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4906 'icmp' 'icmp_ln199_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4907 [1/1] (0.00ns)   --->   "%tmp_1950 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_36, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4907 'partselect' 'tmp_1950' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4908 [1/1] (0.70ns)   --->   "%icmp_ln199_146 = icmp_eq  i5 %tmp_1950, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4908 'icmp' 'icmp_ln199_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4909 [1/1] (0.70ns)   --->   "%icmp_ln199_147 = icmp_eq  i5 %tmp_1950, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4909 'icmp' 'icmp_ln199_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%select_ln199_144 = select i1 %and_ln199_253, i1 %icmp_ln199_146, i1 %icmp_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4910 'select' 'select_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%tmp_5094 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4911 'bitselect' 'tmp_5094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%xor_ln199_292 = xor i1 %tmp_5094, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4912 'xor' 'xor_ln199_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%and_ln199_254 = and i1 %icmp_ln199_145, i1 %xor_ln199_292" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4913 'and' 'and_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%select_ln199_145 = select i1 %and_ln199_253, i1 %and_ln199_254, i1 %icmp_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4914 'select' 'select_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%and_ln199_255 = and i1 %and_ln199_253, i1 %icmp_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4915 'and' 'and_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%xor_ln199_145 = xor i1 %select_ln199_144, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4916 'xor' 'xor_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%or_ln199_109 = or i1 %tmp_5093, i1 %xor_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4917 'or' 'or_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%xor_ln199_146 = xor i1 %tmp_5089, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4918 'xor' 'xor_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4919 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_256 = and i1 %or_ln199_109, i1 %xor_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4919 'and' 'and_ln199_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4920 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_257 = and i1 %tmp_5093, i1 %select_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4920 'and' 'and_ln199_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%or_ln199_228 = or i1 %and_ln199_255, i1 %and_ln199_257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4921 'or' 'or_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%xor_ln199_147 = xor i1 %or_ln199_228, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4922 'xor' 'xor_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%and_ln199_258 = and i1 %tmp_5089, i1 %xor_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4923 'and' 'and_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_147)   --->   "%select_ln199_146 = select i1 %and_ln199_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4924 'select' 'select_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4925 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_110 = or i1 %and_ln199_256, i1 %and_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4925 'or' 'or_ln199_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4926 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_147 = select i1 %or_ln199_110, i13 %select_ln199_146, i13 %add_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4926 'select' 'select_ln199_147' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln199_37 = sext i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4927 'sext' 'sext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4928 [1/1] (1.89ns)   --->   "%mul_ln199_37 = mul i24 %zext_ln199_45, i24 %sext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4928 'mul' 'mul_ln199_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4929 [1/1] (0.00ns)   --->   "%tmp_5095 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4929 'bitselect' 'tmp_5095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%trunc_ln199_36 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_37, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4930 'partselect' 'trunc_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%tmp_5096 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4931 'bitselect' 'tmp_5096' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%tmp_5097 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4932 'bitselect' 'tmp_5097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4933 [1/1] (0.00ns)   --->   "%trunc_ln199_100 = trunc i24 %mul_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4933 'trunc' 'trunc_ln199_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4934 [1/1] (0.70ns)   --->   "%icmp_ln199_148 = icmp_ne  i5 %trunc_ln199_100, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4934 'icmp' 'icmp_ln199_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_260)   --->   "%tmp_5098 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4935 'bitselect' 'tmp_5098' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%or_ln199_111 = or i1 %tmp_5096, i1 %icmp_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4936 'or' 'or_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%and_ln199_259 = and i1 %or_ln199_111, i1 %tmp_5097" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4937 'and' 'and_ln199_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%zext_ln199_47 = zext i1 %and_ln199_259" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4938 'zext' 'zext_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4939 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_37 = add i13 %trunc_ln199_36, i13 %zext_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4939 'add' 'add_ln199_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4940 [1/1] (0.00ns)   --->   "%tmp_5099 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_37, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4940 'bitselect' 'tmp_5099' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_260)   --->   "%xor_ln199_148 = xor i1 %tmp_5099, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4941 'xor' 'xor_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4942 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_260 = and i1 %tmp_5098, i1 %xor_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4942 'and' 'and_ln199_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4943 [1/1] (0.00ns)   --->   "%tmp_1951 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_37, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4943 'partselect' 'tmp_1951' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4944 [1/1] (0.70ns)   --->   "%icmp_ln199_149 = icmp_eq  i4 %tmp_1951, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4944 'icmp' 'icmp_ln199_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4945 [1/1] (0.00ns)   --->   "%tmp_1952 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_37, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4945 'partselect' 'tmp_1952' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4946 [1/1] (0.70ns)   --->   "%icmp_ln199_150 = icmp_eq  i5 %tmp_1952, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4946 'icmp' 'icmp_ln199_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4947 [1/1] (0.70ns)   --->   "%icmp_ln199_151 = icmp_eq  i5 %tmp_1952, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4947 'icmp' 'icmp_ln199_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%select_ln199_148 = select i1 %and_ln199_260, i1 %icmp_ln199_150, i1 %icmp_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4948 'select' 'select_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%tmp_5100 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4949 'bitselect' 'tmp_5100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%xor_ln199_293 = xor i1 %tmp_5100, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4950 'xor' 'xor_ln199_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%and_ln199_261 = and i1 %icmp_ln199_149, i1 %xor_ln199_293" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4951 'and' 'and_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%select_ln199_149 = select i1 %and_ln199_260, i1 %and_ln199_261, i1 %icmp_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4952 'select' 'select_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%and_ln199_262 = and i1 %and_ln199_260, i1 %icmp_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4953 'and' 'and_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%xor_ln199_149 = xor i1 %select_ln199_148, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4954 'xor' 'xor_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%or_ln199_112 = or i1 %tmp_5099, i1 %xor_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4955 'or' 'or_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%xor_ln199_150 = xor i1 %tmp_5095, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4956 'xor' 'xor_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4957 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_263 = and i1 %or_ln199_112, i1 %xor_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4957 'and' 'and_ln199_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4958 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_264 = and i1 %tmp_5099, i1 %select_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4958 'and' 'and_ln199_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%or_ln199_229 = or i1 %and_ln199_262, i1 %and_ln199_264" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4959 'or' 'or_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%xor_ln199_151 = xor i1 %or_ln199_229, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4960 'xor' 'xor_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%and_ln199_265 = and i1 %tmp_5095, i1 %xor_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4961 'and' 'and_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4962 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_151)   --->   "%select_ln199_150 = select i1 %and_ln199_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4962 'select' 'select_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4963 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_113 = or i1 %and_ln199_263, i1 %and_ln199_265" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4963 'or' 'or_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4964 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_151 = select i1 %or_ln199_113, i13 %select_ln199_150, i13 %add_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4964 'select' 'select_ln199_151' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4965 [1/1] (0.00ns)   --->   "%sext_ln199_38 = sext i13 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4965 'sext' 'sext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4966 [1/1] (1.89ns)   --->   "%mul_ln199_38 = mul i24 %zext_ln199_45, i24 %sext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4966 'mul' 'mul_ln199_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4967 [1/1] (0.00ns)   --->   "%tmp_5101 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4967 'bitselect' 'tmp_5101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%trunc_ln199_37 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_38, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4968 'partselect' 'trunc_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%tmp_5102 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4969 'bitselect' 'tmp_5102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%tmp_5103 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4970 'bitselect' 'tmp_5103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4971 [1/1] (0.00ns)   --->   "%trunc_ln199_101 = trunc i24 %mul_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4971 'trunc' 'trunc_ln199_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4972 [1/1] (0.70ns)   --->   "%icmp_ln199_152 = icmp_ne  i5 %trunc_ln199_101, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4972 'icmp' 'icmp_ln199_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_267)   --->   "%tmp_5104 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4973 'bitselect' 'tmp_5104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%or_ln199_114 = or i1 %tmp_5102, i1 %icmp_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4974 'or' 'or_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%and_ln199_266 = and i1 %or_ln199_114, i1 %tmp_5103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4975 'and' 'and_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%zext_ln199_48 = zext i1 %and_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4976 'zext' 'zext_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4977 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_38 = add i13 %trunc_ln199_37, i13 %zext_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4977 'add' 'add_ln199_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4978 [1/1] (0.00ns)   --->   "%tmp_5105 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_38, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4978 'bitselect' 'tmp_5105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_267)   --->   "%xor_ln199_152 = xor i1 %tmp_5105, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4979 'xor' 'xor_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4980 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_267 = and i1 %tmp_5104, i1 %xor_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4980 'and' 'and_ln199_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4981 [1/1] (0.00ns)   --->   "%tmp_1953 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_38, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4981 'partselect' 'tmp_1953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4982 [1/1] (0.70ns)   --->   "%icmp_ln199_153 = icmp_eq  i4 %tmp_1953, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4982 'icmp' 'icmp_ln199_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4983 [1/1] (0.00ns)   --->   "%tmp_1954 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_38, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4983 'partselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4984 [1/1] (0.70ns)   --->   "%icmp_ln199_154 = icmp_eq  i5 %tmp_1954, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4984 'icmp' 'icmp_ln199_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4985 [1/1] (0.70ns)   --->   "%icmp_ln199_155 = icmp_eq  i5 %tmp_1954, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4985 'icmp' 'icmp_ln199_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%select_ln199_152 = select i1 %and_ln199_267, i1 %icmp_ln199_154, i1 %icmp_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4986 'select' 'select_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%tmp_5106 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4987 'bitselect' 'tmp_5106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%xor_ln199_294 = xor i1 %tmp_5106, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4988 'xor' 'xor_ln199_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%and_ln199_268 = and i1 %icmp_ln199_153, i1 %xor_ln199_294" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4989 'and' 'and_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%select_ln199_153 = select i1 %and_ln199_267, i1 %and_ln199_268, i1 %icmp_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4990 'select' 'select_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%and_ln199_269 = and i1 %and_ln199_267, i1 %icmp_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4991 'and' 'and_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%xor_ln199_153 = xor i1 %select_ln199_152, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4992 'xor' 'xor_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%or_ln199_115 = or i1 %tmp_5105, i1 %xor_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4993 'or' 'or_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%xor_ln199_154 = xor i1 %tmp_5101, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4994 'xor' 'xor_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4995 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_270 = and i1 %or_ln199_115, i1 %xor_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4995 'and' 'and_ln199_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4996 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_271 = and i1 %tmp_5105, i1 %select_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4996 'and' 'and_ln199_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%or_ln199_230 = or i1 %and_ln199_269, i1 %and_ln199_271" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4997 'or' 'or_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%xor_ln199_155 = xor i1 %or_ln199_230, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4998 'xor' 'xor_ln199_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%and_ln199_272 = and i1 %tmp_5101, i1 %xor_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4999 'and' 'and_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_155)   --->   "%select_ln199_154 = select i1 %and_ln199_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5000 'select' 'select_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5001 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_116 = or i1 %and_ln199_270, i1 %and_ln199_272" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5001 'or' 'or_ln199_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5002 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_155 = select i1 %or_ln199_116, i13 %select_ln199_154, i13 %add_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5002 'select' 'select_ln199_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln199_39 = sext i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5003 'sext' 'sext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5004 [1/1] (1.89ns)   --->   "%mul_ln199_39 = mul i24 %zext_ln199_45, i24 %sext_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5004 'mul' 'mul_ln199_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5005 [1/1] (0.00ns)   --->   "%tmp_5107 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5005 'bitselect' 'tmp_5107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%trunc_ln199_38 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_39, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5006 'partselect' 'trunc_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%tmp_5108 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5007 'bitselect' 'tmp_5108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%tmp_5109 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5008 'bitselect' 'tmp_5109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5009 [1/1] (0.00ns)   --->   "%trunc_ln199_102 = trunc i24 %mul_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5009 'trunc' 'trunc_ln199_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5010 [1/1] (0.70ns)   --->   "%icmp_ln199_156 = icmp_ne  i5 %trunc_ln199_102, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5010 'icmp' 'icmp_ln199_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_274)   --->   "%tmp_5110 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5011 'bitselect' 'tmp_5110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%or_ln199_117 = or i1 %tmp_5108, i1 %icmp_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5012 'or' 'or_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%and_ln199_273 = and i1 %or_ln199_117, i1 %tmp_5109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5013 'and' 'and_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%zext_ln199_49 = zext i1 %and_ln199_273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5014 'zext' 'zext_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5015 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_39 = add i13 %trunc_ln199_38, i13 %zext_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5015 'add' 'add_ln199_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5016 [1/1] (0.00ns)   --->   "%tmp_5111 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_39, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5016 'bitselect' 'tmp_5111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_274)   --->   "%xor_ln199_156 = xor i1 %tmp_5111, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5017 'xor' 'xor_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5018 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_274 = and i1 %tmp_5110, i1 %xor_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5018 'and' 'and_ln199_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5019 [1/1] (0.00ns)   --->   "%tmp_1955 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_39, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5019 'partselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5020 [1/1] (0.70ns)   --->   "%icmp_ln199_157 = icmp_eq  i4 %tmp_1955, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5020 'icmp' 'icmp_ln199_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5021 [1/1] (0.00ns)   --->   "%tmp_1956 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_39, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5021 'partselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5022 [1/1] (0.70ns)   --->   "%icmp_ln199_158 = icmp_eq  i5 %tmp_1956, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5022 'icmp' 'icmp_ln199_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5023 [1/1] (0.70ns)   --->   "%icmp_ln199_159 = icmp_eq  i5 %tmp_1956, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5023 'icmp' 'icmp_ln199_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%select_ln199_156 = select i1 %and_ln199_274, i1 %icmp_ln199_158, i1 %icmp_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5024 'select' 'select_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%tmp_5112 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5025 'bitselect' 'tmp_5112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%xor_ln199_295 = xor i1 %tmp_5112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5026 'xor' 'xor_ln199_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5027 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%and_ln199_275 = and i1 %icmp_ln199_157, i1 %xor_ln199_295" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5027 'and' 'and_ln199_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%select_ln199_157 = select i1 %and_ln199_274, i1 %and_ln199_275, i1 %icmp_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5028 'select' 'select_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%and_ln199_276 = and i1 %and_ln199_274, i1 %icmp_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5029 'and' 'and_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%xor_ln199_157 = xor i1 %select_ln199_156, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5030 'xor' 'xor_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%or_ln199_118 = or i1 %tmp_5111, i1 %xor_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5031 'or' 'or_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%xor_ln199_158 = xor i1 %tmp_5107, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5032 'xor' 'xor_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5033 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_277 = and i1 %or_ln199_118, i1 %xor_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5033 'and' 'and_ln199_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5034 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_278 = and i1 %tmp_5111, i1 %select_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5034 'and' 'and_ln199_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%or_ln199_231 = or i1 %and_ln199_276, i1 %and_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5035 'or' 'or_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%xor_ln199_159 = xor i1 %or_ln199_231, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5036 'xor' 'xor_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%and_ln199_279 = and i1 %tmp_5107, i1 %xor_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5037 'and' 'and_ln199_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_159)   --->   "%select_ln199_158 = select i1 %and_ln199_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5038 'select' 'select_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5039 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_119 = or i1 %and_ln199_277, i1 %and_ln199_279" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5039 'or' 'or_ln199_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5040 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_159 = select i1 %or_ln199_119, i13 %select_ln199_158, i13 %add_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5040 'select' 'select_ln199_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5041 [1/1] (0.00ns)   --->   "%sext_ln199_40 = sext i13 %masked_kernel_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5041 'sext' 'sext_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5042 [1/1] (0.00ns)   --->   "%zext_ln199_50 = zext i11 %denom_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5042 'zext' 'zext_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5043 [1/1] (1.89ns)   --->   "%mul_ln199_40 = mul i24 %zext_ln199_50, i24 %sext_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5043 'mul' 'mul_ln199_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5044 [1/1] (0.00ns)   --->   "%tmp_5146 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5044 'bitselect' 'tmp_5146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%trunc_ln199_39 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_40, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5045 'partselect' 'trunc_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%tmp_5147 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5046 'bitselect' 'tmp_5147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%tmp_5148 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5047 'bitselect' 'tmp_5148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5048 [1/1] (0.00ns)   --->   "%trunc_ln199_103 = trunc i24 %mul_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5048 'trunc' 'trunc_ln199_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5049 [1/1] (0.70ns)   --->   "%icmp_ln199_160 = icmp_ne  i5 %trunc_ln199_103, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5049 'icmp' 'icmp_ln199_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_281)   --->   "%tmp_5149 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5050 'bitselect' 'tmp_5149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%or_ln199_120 = or i1 %tmp_5147, i1 %icmp_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5051 'or' 'or_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5052 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%and_ln199_280 = and i1 %or_ln199_120, i1 %tmp_5148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5052 'and' 'and_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%zext_ln199_51 = zext i1 %and_ln199_280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5053 'zext' 'zext_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5054 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_40 = add i13 %trunc_ln199_39, i13 %zext_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5054 'add' 'add_ln199_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5055 [1/1] (0.00ns)   --->   "%tmp_5150 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_40, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5055 'bitselect' 'tmp_5150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_281)   --->   "%xor_ln199_160 = xor i1 %tmp_5150, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5056 'xor' 'xor_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5057 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_281 = and i1 %tmp_5149, i1 %xor_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5057 'and' 'and_ln199_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5058 [1/1] (0.00ns)   --->   "%tmp_1966 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_40, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5058 'partselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5059 [1/1] (0.70ns)   --->   "%icmp_ln199_161 = icmp_eq  i4 %tmp_1966, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5059 'icmp' 'icmp_ln199_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5060 [1/1] (0.00ns)   --->   "%tmp_1967 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_40, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5060 'partselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5061 [1/1] (0.70ns)   --->   "%icmp_ln199_162 = icmp_eq  i5 %tmp_1967, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5061 'icmp' 'icmp_ln199_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5062 [1/1] (0.70ns)   --->   "%icmp_ln199_163 = icmp_eq  i5 %tmp_1967, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5062 'icmp' 'icmp_ln199_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%select_ln199_160 = select i1 %and_ln199_281, i1 %icmp_ln199_162, i1 %icmp_ln199_163" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5063 'select' 'select_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%tmp_5151 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5064 'bitselect' 'tmp_5151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%xor_ln199_296 = xor i1 %tmp_5151, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5065 'xor' 'xor_ln199_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%and_ln199_282 = and i1 %icmp_ln199_161, i1 %xor_ln199_296" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5066 'and' 'and_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%select_ln199_161 = select i1 %and_ln199_281, i1 %and_ln199_282, i1 %icmp_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5067 'select' 'select_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%and_ln199_283 = and i1 %and_ln199_281, i1 %icmp_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5068 'and' 'and_ln199_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%xor_ln199_161 = xor i1 %select_ln199_160, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5069 'xor' 'xor_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%or_ln199_121 = or i1 %tmp_5150, i1 %xor_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5070 'or' 'or_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%xor_ln199_162 = xor i1 %tmp_5146, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5071 'xor' 'xor_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_284 = and i1 %or_ln199_121, i1 %xor_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5072 'and' 'and_ln199_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_285 = and i1 %tmp_5150, i1 %select_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5073 'and' 'and_ln199_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%or_ln199_232 = or i1 %and_ln199_283, i1 %and_ln199_285" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5074 'or' 'or_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%xor_ln199_163 = xor i1 %or_ln199_232, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5075 'xor' 'xor_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%and_ln199_286 = and i1 %tmp_5146, i1 %xor_ln199_163" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5076 'and' 'and_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_163)   --->   "%select_ln199_162 = select i1 %and_ln199_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5077 'select' 'select_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5078 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_122 = or i1 %and_ln199_284, i1 %and_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5078 'or' 'or_ln199_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5079 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_163 = select i1 %or_ln199_122, i13 %select_ln199_162, i13 %add_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5079 'select' 'select_ln199_163' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5080 [1/1] (0.00ns)   --->   "%sext_ln199_41 = sext i13 %masked_kernel_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5080 'sext' 'sext_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5081 [1/1] (1.89ns)   --->   "%mul_ln199_41 = mul i24 %zext_ln199_50, i24 %sext_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5081 'mul' 'mul_ln199_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5082 [1/1] (0.00ns)   --->   "%tmp_5152 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5082 'bitselect' 'tmp_5152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%trunc_ln199_40 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_41, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5083 'partselect' 'trunc_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%tmp_5153 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5084 'bitselect' 'tmp_5153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%tmp_5154 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5085 'bitselect' 'tmp_5154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5086 [1/1] (0.00ns)   --->   "%trunc_ln199_104 = trunc i24 %mul_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5086 'trunc' 'trunc_ln199_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5087 [1/1] (0.70ns)   --->   "%icmp_ln199_164 = icmp_ne  i5 %trunc_ln199_104, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5087 'icmp' 'icmp_ln199_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_288)   --->   "%tmp_5155 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5088 'bitselect' 'tmp_5155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%or_ln199_123 = or i1 %tmp_5153, i1 %icmp_ln199_164" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5089 'or' 'or_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%and_ln199_287 = and i1 %or_ln199_123, i1 %tmp_5154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5090 'and' 'and_ln199_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%zext_ln199_52 = zext i1 %and_ln199_287" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5091 'zext' 'zext_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5092 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_41 = add i13 %trunc_ln199_40, i13 %zext_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5092 'add' 'add_ln199_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5093 [1/1] (0.00ns)   --->   "%tmp_5156 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_41, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5093 'bitselect' 'tmp_5156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_288)   --->   "%xor_ln199_164 = xor i1 %tmp_5156, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5094 'xor' 'xor_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5095 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_288 = and i1 %tmp_5155, i1 %xor_ln199_164" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5095 'and' 'and_ln199_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5096 [1/1] (0.00ns)   --->   "%tmp_1968 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_41, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5096 'partselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5097 [1/1] (0.70ns)   --->   "%icmp_ln199_165 = icmp_eq  i4 %tmp_1968, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5097 'icmp' 'icmp_ln199_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5098 [1/1] (0.00ns)   --->   "%tmp_1969 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_41, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5098 'partselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5099 [1/1] (0.70ns)   --->   "%icmp_ln199_166 = icmp_eq  i5 %tmp_1969, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5099 'icmp' 'icmp_ln199_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5100 [1/1] (0.70ns)   --->   "%icmp_ln199_167 = icmp_eq  i5 %tmp_1969, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5100 'icmp' 'icmp_ln199_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%select_ln199_164 = select i1 %and_ln199_288, i1 %icmp_ln199_166, i1 %icmp_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5101 'select' 'select_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%tmp_5157 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5102 'bitselect' 'tmp_5157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%xor_ln199_297 = xor i1 %tmp_5157, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5103 'xor' 'xor_ln199_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%and_ln199_289 = and i1 %icmp_ln199_165, i1 %xor_ln199_297" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5104 'and' 'and_ln199_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%select_ln199_165 = select i1 %and_ln199_288, i1 %and_ln199_289, i1 %icmp_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5105 'select' 'select_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%and_ln199_290 = and i1 %and_ln199_288, i1 %icmp_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5106 'and' 'and_ln199_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%xor_ln199_165 = xor i1 %select_ln199_164, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5107 'xor' 'xor_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%or_ln199_124 = or i1 %tmp_5156, i1 %xor_ln199_165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5108 'or' 'or_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%xor_ln199_166 = xor i1 %tmp_5152, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5109 'xor' 'xor_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5110 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_291 = and i1 %or_ln199_124, i1 %xor_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5110 'and' 'and_ln199_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5111 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_292 = and i1 %tmp_5156, i1 %select_ln199_165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5111 'and' 'and_ln199_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%or_ln199_233 = or i1 %and_ln199_290, i1 %and_ln199_292" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5112 'or' 'or_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%xor_ln199_167 = xor i1 %or_ln199_233, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5113 'xor' 'xor_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%and_ln199_293 = and i1 %tmp_5152, i1 %xor_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5114 'and' 'and_ln199_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_167)   --->   "%select_ln199_166 = select i1 %and_ln199_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5115 'select' 'select_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5116 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_125 = or i1 %and_ln199_291, i1 %and_ln199_293" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5116 'or' 'or_ln199_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5117 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_167 = select i1 %or_ln199_125, i13 %select_ln199_166, i13 %add_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5117 'select' 'select_ln199_167' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5118 [1/1] (0.00ns)   --->   "%sext_ln199_42 = sext i13 %masked_kernel_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5118 'sext' 'sext_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5119 [1/1] (1.89ns)   --->   "%mul_ln199_42 = mul i24 %zext_ln199_50, i24 %sext_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5119 'mul' 'mul_ln199_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5120 [1/1] (0.00ns)   --->   "%tmp_5158 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5120 'bitselect' 'tmp_5158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%trunc_ln199_41 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_42, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5121 'partselect' 'trunc_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%tmp_5159 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5122 'bitselect' 'tmp_5159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%tmp_5160 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5123 'bitselect' 'tmp_5160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5124 [1/1] (0.00ns)   --->   "%trunc_ln199_105 = trunc i24 %mul_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5124 'trunc' 'trunc_ln199_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5125 [1/1] (0.70ns)   --->   "%icmp_ln199_168 = icmp_ne  i5 %trunc_ln199_105, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5125 'icmp' 'icmp_ln199_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_295)   --->   "%tmp_5161 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5126 'bitselect' 'tmp_5161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%or_ln199_126 = or i1 %tmp_5159, i1 %icmp_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5127 'or' 'or_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%and_ln199_294 = and i1 %or_ln199_126, i1 %tmp_5160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5128 'and' 'and_ln199_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%zext_ln199_53 = zext i1 %and_ln199_294" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5129 'zext' 'zext_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5130 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_42 = add i13 %trunc_ln199_41, i13 %zext_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5130 'add' 'add_ln199_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5131 [1/1] (0.00ns)   --->   "%tmp_5162 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_42, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5131 'bitselect' 'tmp_5162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_295)   --->   "%xor_ln199_168 = xor i1 %tmp_5162, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5132 'xor' 'xor_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5133 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_295 = and i1 %tmp_5161, i1 %xor_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5133 'and' 'and_ln199_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5134 [1/1] (0.00ns)   --->   "%tmp_1970 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_42, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5134 'partselect' 'tmp_1970' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5135 [1/1] (0.70ns)   --->   "%icmp_ln199_169 = icmp_eq  i4 %tmp_1970, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5135 'icmp' 'icmp_ln199_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5136 [1/1] (0.00ns)   --->   "%tmp_1971 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_42, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5136 'partselect' 'tmp_1971' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5137 [1/1] (0.70ns)   --->   "%icmp_ln199_170 = icmp_eq  i5 %tmp_1971, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5137 'icmp' 'icmp_ln199_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5138 [1/1] (0.70ns)   --->   "%icmp_ln199_171 = icmp_eq  i5 %tmp_1971, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5138 'icmp' 'icmp_ln199_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%select_ln199_168 = select i1 %and_ln199_295, i1 %icmp_ln199_170, i1 %icmp_ln199_171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5139 'select' 'select_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%tmp_5163 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5140 'bitselect' 'tmp_5163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%xor_ln199_298 = xor i1 %tmp_5163, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5141 'xor' 'xor_ln199_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%and_ln199_296 = and i1 %icmp_ln199_169, i1 %xor_ln199_298" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5142 'and' 'and_ln199_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%select_ln199_169 = select i1 %and_ln199_295, i1 %and_ln199_296, i1 %icmp_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5143 'select' 'select_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%and_ln199_297 = and i1 %and_ln199_295, i1 %icmp_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5144 'and' 'and_ln199_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%xor_ln199_169 = xor i1 %select_ln199_168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5145 'xor' 'xor_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%or_ln199_127 = or i1 %tmp_5162, i1 %xor_ln199_169" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5146 'or' 'or_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%xor_ln199_170 = xor i1 %tmp_5158, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5147 'xor' 'xor_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5148 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_298 = and i1 %or_ln199_127, i1 %xor_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5148 'and' 'and_ln199_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5149 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_299 = and i1 %tmp_5162, i1 %select_ln199_169" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5149 'and' 'and_ln199_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%or_ln199_234 = or i1 %and_ln199_297, i1 %and_ln199_299" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5150 'or' 'or_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%xor_ln199_171 = xor i1 %or_ln199_234, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5151 'xor' 'xor_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%and_ln199_300 = and i1 %tmp_5158, i1 %xor_ln199_171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5152 'and' 'and_ln199_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_171)   --->   "%select_ln199_170 = select i1 %and_ln199_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5153 'select' 'select_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5154 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_128 = or i1 %and_ln199_298, i1 %and_ln199_300" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5154 'or' 'or_ln199_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5155 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_171 = select i1 %or_ln199_128, i13 %select_ln199_170, i13 %add_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5155 'select' 'select_ln199_171' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln199_43 = sext i13 %masked_kernel_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5156 'sext' 'sext_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5157 [1/1] (1.89ns)   --->   "%mul_ln199_43 = mul i24 %zext_ln199_50, i24 %sext_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5157 'mul' 'mul_ln199_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5158 [1/1] (0.00ns)   --->   "%tmp_5164 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5158 'bitselect' 'tmp_5164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%trunc_ln199_42 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_43, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5159 'partselect' 'trunc_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5160 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%tmp_5165 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5160 'bitselect' 'tmp_5165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5161 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%tmp_5166 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5161 'bitselect' 'tmp_5166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5162 [1/1] (0.00ns)   --->   "%trunc_ln199_106 = trunc i24 %mul_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5162 'trunc' 'trunc_ln199_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5163 [1/1] (0.70ns)   --->   "%icmp_ln199_172 = icmp_ne  i5 %trunc_ln199_106, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5163 'icmp' 'icmp_ln199_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5164 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_302)   --->   "%tmp_5167 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5164 'bitselect' 'tmp_5167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%or_ln199_129 = or i1 %tmp_5165, i1 %icmp_ln199_172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5165 'or' 'or_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%and_ln199_301 = and i1 %or_ln199_129, i1 %tmp_5166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5166 'and' 'and_ln199_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%zext_ln199_54 = zext i1 %and_ln199_301" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5167 'zext' 'zext_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5168 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_43 = add i13 %trunc_ln199_42, i13 %zext_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5168 'add' 'add_ln199_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5169 [1/1] (0.00ns)   --->   "%tmp_5168 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_43, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5169 'bitselect' 'tmp_5168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_302)   --->   "%xor_ln199_172 = xor i1 %tmp_5168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5170 'xor' 'xor_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5171 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_302 = and i1 %tmp_5167, i1 %xor_ln199_172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5171 'and' 'and_ln199_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5172 [1/1] (0.00ns)   --->   "%tmp_1972 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_43, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5172 'partselect' 'tmp_1972' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5173 [1/1] (0.70ns)   --->   "%icmp_ln199_173 = icmp_eq  i4 %tmp_1972, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5173 'icmp' 'icmp_ln199_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5174 [1/1] (0.00ns)   --->   "%tmp_1973 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_43, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5174 'partselect' 'tmp_1973' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5175 [1/1] (0.70ns)   --->   "%icmp_ln199_174 = icmp_eq  i5 %tmp_1973, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5175 'icmp' 'icmp_ln199_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5176 [1/1] (0.70ns)   --->   "%icmp_ln199_175 = icmp_eq  i5 %tmp_1973, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5176 'icmp' 'icmp_ln199_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%select_ln199_172 = select i1 %and_ln199_302, i1 %icmp_ln199_174, i1 %icmp_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5177 'select' 'select_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%tmp_5169 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5178 'bitselect' 'tmp_5169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%xor_ln199_299 = xor i1 %tmp_5169, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5179 'xor' 'xor_ln199_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%and_ln199_303 = and i1 %icmp_ln199_173, i1 %xor_ln199_299" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5180 'and' 'and_ln199_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%select_ln199_173 = select i1 %and_ln199_302, i1 %and_ln199_303, i1 %icmp_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5181 'select' 'select_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%and_ln199_304 = and i1 %and_ln199_302, i1 %icmp_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5182 'and' 'and_ln199_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%xor_ln199_173 = xor i1 %select_ln199_172, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5183 'xor' 'xor_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%or_ln199_130 = or i1 %tmp_5168, i1 %xor_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5184 'or' 'or_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%xor_ln199_174 = xor i1 %tmp_5164, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5185 'xor' 'xor_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5186 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_305 = and i1 %or_ln199_130, i1 %xor_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5186 'and' 'and_ln199_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5187 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_306 = and i1 %tmp_5168, i1 %select_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5187 'and' 'and_ln199_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%or_ln199_235 = or i1 %and_ln199_304, i1 %and_ln199_306" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5188 'or' 'or_ln199_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%xor_ln199_175 = xor i1 %or_ln199_235, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5189 'xor' 'xor_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%and_ln199_307 = and i1 %tmp_5164, i1 %xor_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5190 'and' 'and_ln199_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_175)   --->   "%select_ln199_174 = select i1 %and_ln199_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5191 'select' 'select_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5192 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_131 = or i1 %and_ln199_305, i1 %and_ln199_307" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5192 'or' 'or_ln199_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5193 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_175 = select i1 %or_ln199_131, i13 %select_ln199_174, i13 %add_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5193 'select' 'select_ln199_175' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5194 [1/1] (0.00ns)   --->   "%sext_ln199_44 = sext i13 %masked_kernel_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5194 'sext' 'sext_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5195 [1/1] (0.00ns)   --->   "%zext_ln199_55 = zext i11 %denom_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5195 'zext' 'zext_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5196 [1/1] (1.89ns)   --->   "%mul_ln199_44 = mul i24 %zext_ln199_55, i24 %sext_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5196 'mul' 'mul_ln199_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5197 [1/1] (0.00ns)   --->   "%tmp_5203 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5197 'bitselect' 'tmp_5203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%trunc_ln199_43 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_44, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5198 'partselect' 'trunc_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%tmp_5204 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5199 'bitselect' 'tmp_5204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%tmp_5205 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5200 'bitselect' 'tmp_5205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5201 [1/1] (0.00ns)   --->   "%trunc_ln199_107 = trunc i24 %mul_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5201 'trunc' 'trunc_ln199_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5202 [1/1] (0.70ns)   --->   "%icmp_ln199_176 = icmp_ne  i5 %trunc_ln199_107, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5202 'icmp' 'icmp_ln199_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_309)   --->   "%tmp_5206 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5203 'bitselect' 'tmp_5206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%or_ln199_132 = or i1 %tmp_5204, i1 %icmp_ln199_176" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5204 'or' 'or_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%and_ln199_308 = and i1 %or_ln199_132, i1 %tmp_5205" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5205 'and' 'and_ln199_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%zext_ln199_56 = zext i1 %and_ln199_308" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5206 'zext' 'zext_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5207 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_44 = add i13 %trunc_ln199_43, i13 %zext_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5207 'add' 'add_ln199_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5208 [1/1] (0.00ns)   --->   "%tmp_5207 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_44, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5208 'bitselect' 'tmp_5207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_309)   --->   "%xor_ln199_176 = xor i1 %tmp_5207, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5209 'xor' 'xor_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_309 = and i1 %tmp_5206, i1 %xor_ln199_176" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5210 'and' 'and_ln199_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5211 [1/1] (0.00ns)   --->   "%tmp_1983 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_44, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5211 'partselect' 'tmp_1983' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5212 [1/1] (0.70ns)   --->   "%icmp_ln199_177 = icmp_eq  i4 %tmp_1983, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5212 'icmp' 'icmp_ln199_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5213 [1/1] (0.00ns)   --->   "%tmp_1984 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_44, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5213 'partselect' 'tmp_1984' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5214 [1/1] (0.70ns)   --->   "%icmp_ln199_178 = icmp_eq  i5 %tmp_1984, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5214 'icmp' 'icmp_ln199_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5215 [1/1] (0.70ns)   --->   "%icmp_ln199_179 = icmp_eq  i5 %tmp_1984, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5215 'icmp' 'icmp_ln199_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%select_ln199_176 = select i1 %and_ln199_309, i1 %icmp_ln199_178, i1 %icmp_ln199_179" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5216 'select' 'select_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%tmp_5208 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5217 'bitselect' 'tmp_5208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%xor_ln199_300 = xor i1 %tmp_5208, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5218 'xor' 'xor_ln199_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%and_ln199_310 = and i1 %icmp_ln199_177, i1 %xor_ln199_300" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5219 'and' 'and_ln199_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%select_ln199_177 = select i1 %and_ln199_309, i1 %and_ln199_310, i1 %icmp_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5220 'select' 'select_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5221 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%and_ln199_311 = and i1 %and_ln199_309, i1 %icmp_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5221 'and' 'and_ln199_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%xor_ln199_177 = xor i1 %select_ln199_176, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5222 'xor' 'xor_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%or_ln199_133 = or i1 %tmp_5207, i1 %xor_ln199_177" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5223 'or' 'or_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%xor_ln199_178 = xor i1 %tmp_5203, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5224 'xor' 'xor_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_312 = and i1 %or_ln199_133, i1 %xor_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5225 'and' 'and_ln199_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_313 = and i1 %tmp_5207, i1 %select_ln199_177" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5226 'and' 'and_ln199_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%or_ln199_236 = or i1 %and_ln199_311, i1 %and_ln199_313" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5227 'or' 'or_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%xor_ln199_179 = xor i1 %or_ln199_236, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5228 'xor' 'xor_ln199_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%and_ln199_314 = and i1 %tmp_5203, i1 %xor_ln199_179" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5229 'and' 'and_ln199_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_179)   --->   "%select_ln199_178 = select i1 %and_ln199_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5230 'select' 'select_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5231 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_134 = or i1 %and_ln199_312, i1 %and_ln199_314" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5231 'or' 'or_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5232 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_179 = select i1 %or_ln199_134, i13 %select_ln199_178, i13 %add_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5232 'select' 'select_ln199_179' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5233 [1/1] (0.00ns)   --->   "%sext_ln199_45 = sext i13 %masked_kernel_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5233 'sext' 'sext_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5234 [1/1] (1.89ns)   --->   "%mul_ln199_45 = mul i24 %zext_ln199_55, i24 %sext_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5234 'mul' 'mul_ln199_45' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5235 [1/1] (0.00ns)   --->   "%tmp_5209 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5235 'bitselect' 'tmp_5209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%trunc_ln199_44 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_45, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5236 'partselect' 'trunc_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%tmp_5210 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5237 'bitselect' 'tmp_5210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%tmp_5211 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5238 'bitselect' 'tmp_5211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5239 [1/1] (0.00ns)   --->   "%trunc_ln199_108 = trunc i24 %mul_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5239 'trunc' 'trunc_ln199_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5240 [1/1] (0.70ns)   --->   "%icmp_ln199_180 = icmp_ne  i5 %trunc_ln199_108, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5240 'icmp' 'icmp_ln199_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_316)   --->   "%tmp_5212 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5241 'bitselect' 'tmp_5212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%or_ln199_135 = or i1 %tmp_5210, i1 %icmp_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5242 'or' 'or_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%and_ln199_315 = and i1 %or_ln199_135, i1 %tmp_5211" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5243 'and' 'and_ln199_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%zext_ln199_57 = zext i1 %and_ln199_315" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5244 'zext' 'zext_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5245 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_45 = add i13 %trunc_ln199_44, i13 %zext_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5245 'add' 'add_ln199_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5246 [1/1] (0.00ns)   --->   "%tmp_5213 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_45, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5246 'bitselect' 'tmp_5213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_316)   --->   "%xor_ln199_180 = xor i1 %tmp_5213, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5247 'xor' 'xor_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5248 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_316 = and i1 %tmp_5212, i1 %xor_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5248 'and' 'and_ln199_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5249 [1/1] (0.00ns)   --->   "%tmp_1985 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_45, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5249 'partselect' 'tmp_1985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5250 [1/1] (0.70ns)   --->   "%icmp_ln199_181 = icmp_eq  i4 %tmp_1985, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5250 'icmp' 'icmp_ln199_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5251 [1/1] (0.00ns)   --->   "%tmp_1986 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_45, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5251 'partselect' 'tmp_1986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5252 [1/1] (0.70ns)   --->   "%icmp_ln199_182 = icmp_eq  i5 %tmp_1986, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5252 'icmp' 'icmp_ln199_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5253 [1/1] (0.70ns)   --->   "%icmp_ln199_183 = icmp_eq  i5 %tmp_1986, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5253 'icmp' 'icmp_ln199_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%select_ln199_180 = select i1 %and_ln199_316, i1 %icmp_ln199_182, i1 %icmp_ln199_183" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5254 'select' 'select_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%tmp_5214 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5255 'bitselect' 'tmp_5214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%xor_ln199_301 = xor i1 %tmp_5214, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5256 'xor' 'xor_ln199_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%and_ln199_317 = and i1 %icmp_ln199_181, i1 %xor_ln199_301" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5257 'and' 'and_ln199_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%select_ln199_181 = select i1 %and_ln199_316, i1 %and_ln199_317, i1 %icmp_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5258 'select' 'select_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%and_ln199_318 = and i1 %and_ln199_316, i1 %icmp_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5259 'and' 'and_ln199_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%xor_ln199_181 = xor i1 %select_ln199_180, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5260 'xor' 'xor_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%or_ln199_136 = or i1 %tmp_5213, i1 %xor_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5261 'or' 'or_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%xor_ln199_182 = xor i1 %tmp_5209, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5262 'xor' 'xor_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5263 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_319 = and i1 %or_ln199_136, i1 %xor_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5263 'and' 'and_ln199_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_320 = and i1 %tmp_5213, i1 %select_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5264 'and' 'and_ln199_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%or_ln199_237 = or i1 %and_ln199_318, i1 %and_ln199_320" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5265 'or' 'or_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%xor_ln199_183 = xor i1 %or_ln199_237, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5266 'xor' 'xor_ln199_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%and_ln199_321 = and i1 %tmp_5209, i1 %xor_ln199_183" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5267 'and' 'and_ln199_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_183)   --->   "%select_ln199_182 = select i1 %and_ln199_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5268 'select' 'select_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5269 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_137 = or i1 %and_ln199_319, i1 %and_ln199_321" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5269 'or' 'or_ln199_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5270 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_183 = select i1 %or_ln199_137, i13 %select_ln199_182, i13 %add_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5270 'select' 'select_ln199_183' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5271 [1/1] (0.00ns)   --->   "%sext_ln199_46 = sext i13 %masked_kernel_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5271 'sext' 'sext_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5272 [1/1] (1.89ns)   --->   "%mul_ln199_46 = mul i24 %zext_ln199_55, i24 %sext_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5272 'mul' 'mul_ln199_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_5215 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5273 'bitselect' 'tmp_5215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%trunc_ln199_45 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_46, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5274 'partselect' 'trunc_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%tmp_5216 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5275 'bitselect' 'tmp_5216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%tmp_5217 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5276 'bitselect' 'tmp_5217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5277 [1/1] (0.00ns)   --->   "%trunc_ln199_109 = trunc i24 %mul_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5277 'trunc' 'trunc_ln199_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5278 [1/1] (0.70ns)   --->   "%icmp_ln199_184 = icmp_ne  i5 %trunc_ln199_109, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5278 'icmp' 'icmp_ln199_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_323)   --->   "%tmp_5218 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5279 'bitselect' 'tmp_5218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%or_ln199_138 = or i1 %tmp_5216, i1 %icmp_ln199_184" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5280 'or' 'or_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%and_ln199_322 = and i1 %or_ln199_138, i1 %tmp_5217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5281 'and' 'and_ln199_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%zext_ln199_58 = zext i1 %and_ln199_322" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5282 'zext' 'zext_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5283 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_46 = add i13 %trunc_ln199_45, i13 %zext_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5283 'add' 'add_ln199_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5284 [1/1] (0.00ns)   --->   "%tmp_5219 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_46, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5284 'bitselect' 'tmp_5219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_323)   --->   "%xor_ln199_184 = xor i1 %tmp_5219, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5285 'xor' 'xor_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5286 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_323 = and i1 %tmp_5218, i1 %xor_ln199_184" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5286 'and' 'and_ln199_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5287 [1/1] (0.00ns)   --->   "%tmp_1987 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_46, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5287 'partselect' 'tmp_1987' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5288 [1/1] (0.70ns)   --->   "%icmp_ln199_185 = icmp_eq  i4 %tmp_1987, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5288 'icmp' 'icmp_ln199_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5289 [1/1] (0.00ns)   --->   "%tmp_1988 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_46, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5289 'partselect' 'tmp_1988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5290 [1/1] (0.70ns)   --->   "%icmp_ln199_186 = icmp_eq  i5 %tmp_1988, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5290 'icmp' 'icmp_ln199_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5291 [1/1] (0.70ns)   --->   "%icmp_ln199_187 = icmp_eq  i5 %tmp_1988, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5291 'icmp' 'icmp_ln199_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%select_ln199_184 = select i1 %and_ln199_323, i1 %icmp_ln199_186, i1 %icmp_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5292 'select' 'select_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%tmp_5220 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5293 'bitselect' 'tmp_5220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%xor_ln199_302 = xor i1 %tmp_5220, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5294 'xor' 'xor_ln199_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%and_ln199_324 = and i1 %icmp_ln199_185, i1 %xor_ln199_302" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5295 'and' 'and_ln199_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%select_ln199_185 = select i1 %and_ln199_323, i1 %and_ln199_324, i1 %icmp_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5296 'select' 'select_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%and_ln199_325 = and i1 %and_ln199_323, i1 %icmp_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5297 'and' 'and_ln199_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%xor_ln199_185 = xor i1 %select_ln199_184, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5298 'xor' 'xor_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%or_ln199_139 = or i1 %tmp_5219, i1 %xor_ln199_185" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5299 'or' 'or_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%xor_ln199_186 = xor i1 %tmp_5215, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5300 'xor' 'xor_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5301 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_326 = and i1 %or_ln199_139, i1 %xor_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5301 'and' 'and_ln199_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_327 = and i1 %tmp_5219, i1 %select_ln199_185" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5302 'and' 'and_ln199_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%or_ln199_238 = or i1 %and_ln199_325, i1 %and_ln199_327" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5303 'or' 'or_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%xor_ln199_187 = xor i1 %or_ln199_238, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5304 'xor' 'xor_ln199_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%and_ln199_328 = and i1 %tmp_5215, i1 %xor_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5305 'and' 'and_ln199_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_187)   --->   "%select_ln199_186 = select i1 %and_ln199_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5306 'select' 'select_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5307 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_140 = or i1 %and_ln199_326, i1 %and_ln199_328" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5307 'or' 'or_ln199_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5308 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_187 = select i1 %or_ln199_140, i13 %select_ln199_186, i13 %add_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5308 'select' 'select_ln199_187' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln199_47 = sext i13 %masked_kernel_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5309 'sext' 'sext_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5310 [1/1] (1.89ns)   --->   "%mul_ln199_47 = mul i24 %zext_ln199_55, i24 %sext_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5310 'mul' 'mul_ln199_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5311 [1/1] (0.00ns)   --->   "%tmp_5221 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5311 'bitselect' 'tmp_5221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%trunc_ln199_46 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_47, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5312 'partselect' 'trunc_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%tmp_5222 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5313 'bitselect' 'tmp_5222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%tmp_5223 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5314 'bitselect' 'tmp_5223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5315 [1/1] (0.00ns)   --->   "%trunc_ln199_110 = trunc i24 %mul_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5315 'trunc' 'trunc_ln199_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5316 [1/1] (0.70ns)   --->   "%icmp_ln199_188 = icmp_ne  i5 %trunc_ln199_110, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5316 'icmp' 'icmp_ln199_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_330)   --->   "%tmp_5224 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5317 'bitselect' 'tmp_5224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%or_ln199_141 = or i1 %tmp_5222, i1 %icmp_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5318 'or' 'or_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%and_ln199_329 = and i1 %or_ln199_141, i1 %tmp_5223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5319 'and' 'and_ln199_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%zext_ln199_59 = zext i1 %and_ln199_329" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5320 'zext' 'zext_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5321 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_47 = add i13 %trunc_ln199_46, i13 %zext_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5321 'add' 'add_ln199_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5322 [1/1] (0.00ns)   --->   "%tmp_5225 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_47, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5322 'bitselect' 'tmp_5225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_330)   --->   "%xor_ln199_188 = xor i1 %tmp_5225, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5323 'xor' 'xor_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_330 = and i1 %tmp_5224, i1 %xor_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5324 'and' 'and_ln199_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5325 [1/1] (0.00ns)   --->   "%tmp_1989 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_47, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5325 'partselect' 'tmp_1989' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5326 [1/1] (0.70ns)   --->   "%icmp_ln199_189 = icmp_eq  i4 %tmp_1989, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5326 'icmp' 'icmp_ln199_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5327 [1/1] (0.00ns)   --->   "%tmp_1990 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_47, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5327 'partselect' 'tmp_1990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5328 [1/1] (0.70ns)   --->   "%icmp_ln199_190 = icmp_eq  i5 %tmp_1990, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5328 'icmp' 'icmp_ln199_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5329 [1/1] (0.70ns)   --->   "%icmp_ln199_191 = icmp_eq  i5 %tmp_1990, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5329 'icmp' 'icmp_ln199_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%select_ln199_188 = select i1 %and_ln199_330, i1 %icmp_ln199_190, i1 %icmp_ln199_191" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5330 'select' 'select_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%tmp_5226 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5331 'bitselect' 'tmp_5226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%xor_ln199_303 = xor i1 %tmp_5226, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5332 'xor' 'xor_ln199_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5333 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%and_ln199_331 = and i1 %icmp_ln199_189, i1 %xor_ln199_303" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5333 'and' 'and_ln199_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%select_ln199_189 = select i1 %and_ln199_330, i1 %and_ln199_331, i1 %icmp_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5334 'select' 'select_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%and_ln199_332 = and i1 %and_ln199_330, i1 %icmp_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5335 'and' 'and_ln199_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%xor_ln199_189 = xor i1 %select_ln199_188, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5336 'xor' 'xor_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%or_ln199_142 = or i1 %tmp_5225, i1 %xor_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5337 'or' 'or_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%xor_ln199_190 = xor i1 %tmp_5221, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5338 'xor' 'xor_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_333 = and i1 %or_ln199_142, i1 %xor_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5339 'and' 'and_ln199_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_334 = and i1 %tmp_5225, i1 %select_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5340 'and' 'and_ln199_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%or_ln199_239 = or i1 %and_ln199_332, i1 %and_ln199_334" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5341 'or' 'or_ln199_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%xor_ln199_191 = xor i1 %or_ln199_239, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5342 'xor' 'xor_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%and_ln199_335 = and i1 %tmp_5221, i1 %xor_ln199_191" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5343 'and' 'and_ln199_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_191)   --->   "%select_ln199_190 = select i1 %and_ln199_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5344 'select' 'select_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5345 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_143 = or i1 %and_ln199_333, i1 %and_ln199_335" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5345 'or' 'or_ln199_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5346 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_191 = select i1 %or_ln199_143, i13 %select_ln199_190, i13 %add_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5346 'select' 'select_ln199_191' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5347 [1/1] (0.00ns)   --->   "%sext_ln199_48 = sext i13 %masked_kernel_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5347 'sext' 'sext_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln199_60 = zext i11 %denom_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5348 'zext' 'zext_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5349 [1/1] (1.89ns)   --->   "%mul_ln199_48 = mul i24 %zext_ln199_60, i24 %sext_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5349 'mul' 'mul_ln199_48' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5350 [1/1] (0.00ns)   --->   "%tmp_5260 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_48, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5350 'bitselect' 'tmp_5260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%trunc_ln199_47 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_48, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5351 'partselect' 'trunc_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%tmp_5261 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_48, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5352 'bitselect' 'tmp_5261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%tmp_5262 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_48, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5353 'bitselect' 'tmp_5262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5354 [1/1] (0.00ns)   --->   "%trunc_ln199_111 = trunc i24 %mul_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5354 'trunc' 'trunc_ln199_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5355 [1/1] (0.70ns)   --->   "%icmp_ln199_192 = icmp_ne  i5 %trunc_ln199_111, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5355 'icmp' 'icmp_ln199_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_337)   --->   "%tmp_5263 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_48, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5356 'bitselect' 'tmp_5263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%or_ln199_144 = or i1 %tmp_5261, i1 %icmp_ln199_192" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5357 'or' 'or_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%and_ln199_336 = and i1 %or_ln199_144, i1 %tmp_5262" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5358 'and' 'and_ln199_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%zext_ln199_61 = zext i1 %and_ln199_336" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5359 'zext' 'zext_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5360 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_48 = add i13 %trunc_ln199_47, i13 %zext_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5360 'add' 'add_ln199_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5361 [1/1] (0.00ns)   --->   "%tmp_5264 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_48, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5361 'bitselect' 'tmp_5264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_337)   --->   "%xor_ln199_192 = xor i1 %tmp_5264, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5362 'xor' 'xor_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_337 = and i1 %tmp_5263, i1 %xor_ln199_192" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5363 'and' 'and_ln199_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5364 [1/1] (0.00ns)   --->   "%tmp_2000 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_48, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5364 'partselect' 'tmp_2000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5365 [1/1] (0.70ns)   --->   "%icmp_ln199_193 = icmp_eq  i4 %tmp_2000, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5365 'icmp' 'icmp_ln199_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5366 [1/1] (0.00ns)   --->   "%tmp_2001 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_48, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5366 'partselect' 'tmp_2001' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5367 [1/1] (0.70ns)   --->   "%icmp_ln199_194 = icmp_eq  i5 %tmp_2001, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5367 'icmp' 'icmp_ln199_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5368 [1/1] (0.70ns)   --->   "%icmp_ln199_195 = icmp_eq  i5 %tmp_2001, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5368 'icmp' 'icmp_ln199_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%select_ln199_192 = select i1 %and_ln199_337, i1 %icmp_ln199_194, i1 %icmp_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5369 'select' 'select_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%tmp_5265 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_48, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5370 'bitselect' 'tmp_5265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%xor_ln199_304 = xor i1 %tmp_5265, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5371 'xor' 'xor_ln199_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%and_ln199_338 = and i1 %icmp_ln199_193, i1 %xor_ln199_304" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5372 'and' 'and_ln199_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%select_ln199_193 = select i1 %and_ln199_337, i1 %and_ln199_338, i1 %icmp_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5373 'select' 'select_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%and_ln199_339 = and i1 %and_ln199_337, i1 %icmp_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5374 'and' 'and_ln199_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%xor_ln199_193 = xor i1 %select_ln199_192, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5375 'xor' 'xor_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%or_ln199_145 = or i1 %tmp_5264, i1 %xor_ln199_193" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5376 'or' 'or_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%xor_ln199_194 = xor i1 %tmp_5260, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5377 'xor' 'xor_ln199_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5378 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_340 = and i1 %or_ln199_145, i1 %xor_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5378 'and' 'and_ln199_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_341 = and i1 %tmp_5264, i1 %select_ln199_193" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5379 'and' 'and_ln199_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%or_ln199_240 = or i1 %and_ln199_339, i1 %and_ln199_341" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5380 'or' 'or_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%xor_ln199_195 = xor i1 %or_ln199_240, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5381 'xor' 'xor_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%and_ln199_342 = and i1 %tmp_5260, i1 %xor_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5382 'and' 'and_ln199_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_195)   --->   "%select_ln199_194 = select i1 %and_ln199_340, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5383 'select' 'select_ln199_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5384 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_146 = or i1 %and_ln199_340, i1 %and_ln199_342" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5384 'or' 'or_ln199_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5385 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_195 = select i1 %or_ln199_146, i13 %select_ln199_194, i13 %add_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5385 'select' 'select_ln199_195' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5386 [1/1] (0.00ns)   --->   "%sext_ln199_49 = sext i13 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5386 'sext' 'sext_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5387 [1/1] (1.89ns)   --->   "%mul_ln199_49 = mul i24 %zext_ln199_60, i24 %sext_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5387 'mul' 'mul_ln199_49' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5388 [1/1] (0.00ns)   --->   "%tmp_5266 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_49, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5388 'bitselect' 'tmp_5266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%trunc_ln199_48 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_49, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5389 'partselect' 'trunc_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5390 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%tmp_5267 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_49, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5390 'bitselect' 'tmp_5267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%tmp_5268 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_49, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5391 'bitselect' 'tmp_5268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5392 [1/1] (0.00ns)   --->   "%trunc_ln199_112 = trunc i24 %mul_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5392 'trunc' 'trunc_ln199_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5393 [1/1] (0.70ns)   --->   "%icmp_ln199_196 = icmp_ne  i5 %trunc_ln199_112, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5393 'icmp' 'icmp_ln199_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_344)   --->   "%tmp_5269 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_49, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5394 'bitselect' 'tmp_5269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%or_ln199_147 = or i1 %tmp_5267, i1 %icmp_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5395 'or' 'or_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%and_ln199_343 = and i1 %or_ln199_147, i1 %tmp_5268" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5396 'and' 'and_ln199_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%zext_ln199_62 = zext i1 %and_ln199_343" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5397 'zext' 'zext_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5398 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_49 = add i13 %trunc_ln199_48, i13 %zext_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5398 'add' 'add_ln199_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5399 [1/1] (0.00ns)   --->   "%tmp_5270 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_49, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5399 'bitselect' 'tmp_5270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_344)   --->   "%xor_ln199_196 = xor i1 %tmp_5270, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5400 'xor' 'xor_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_344 = and i1 %tmp_5269, i1 %xor_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5401 'and' 'and_ln199_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5402 [1/1] (0.00ns)   --->   "%tmp_2002 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_49, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5402 'partselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5403 [1/1] (0.70ns)   --->   "%icmp_ln199_197 = icmp_eq  i4 %tmp_2002, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5403 'icmp' 'icmp_ln199_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5404 [1/1] (0.00ns)   --->   "%tmp_2003 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_49, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5404 'partselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5405 [1/1] (0.70ns)   --->   "%icmp_ln199_198 = icmp_eq  i5 %tmp_2003, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5405 'icmp' 'icmp_ln199_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5406 [1/1] (0.70ns)   --->   "%icmp_ln199_199 = icmp_eq  i5 %tmp_2003, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5406 'icmp' 'icmp_ln199_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%select_ln199_196 = select i1 %and_ln199_344, i1 %icmp_ln199_198, i1 %icmp_ln199_199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5407 'select' 'select_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%tmp_5271 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_49, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5408 'bitselect' 'tmp_5271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%xor_ln199_305 = xor i1 %tmp_5271, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5409 'xor' 'xor_ln199_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%and_ln199_345 = and i1 %icmp_ln199_197, i1 %xor_ln199_305" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5410 'and' 'and_ln199_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%select_ln199_197 = select i1 %and_ln199_344, i1 %and_ln199_345, i1 %icmp_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5411 'select' 'select_ln199_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%and_ln199_346 = and i1 %and_ln199_344, i1 %icmp_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5412 'and' 'and_ln199_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%xor_ln199_197 = xor i1 %select_ln199_196, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5413 'xor' 'xor_ln199_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%or_ln199_148 = or i1 %tmp_5270, i1 %xor_ln199_197" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5414 'or' 'or_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%xor_ln199_198 = xor i1 %tmp_5266, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5415 'xor' 'xor_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5416 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_347 = and i1 %or_ln199_148, i1 %xor_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5416 'and' 'and_ln199_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_348 = and i1 %tmp_5270, i1 %select_ln199_197" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5417 'and' 'and_ln199_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%or_ln199_241 = or i1 %and_ln199_346, i1 %and_ln199_348" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5418 'or' 'or_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%xor_ln199_199 = xor i1 %or_ln199_241, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5419 'xor' 'xor_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%and_ln199_349 = and i1 %tmp_5266, i1 %xor_ln199_199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5420 'and' 'and_ln199_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_199)   --->   "%select_ln199_198 = select i1 %and_ln199_347, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5421 'select' 'select_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5422 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_149 = or i1 %and_ln199_347, i1 %and_ln199_349" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5422 'or' 'or_ln199_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5423 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_199 = select i1 %or_ln199_149, i13 %select_ln199_198, i13 %add_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5423 'select' 'select_ln199_199' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5424 [1/1] (0.00ns)   --->   "%sext_ln199_50 = sext i13 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5424 'sext' 'sext_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5425 [1/1] (1.89ns)   --->   "%mul_ln199_50 = mul i24 %zext_ln199_60, i24 %sext_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5425 'mul' 'mul_ln199_50' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5426 [1/1] (0.00ns)   --->   "%tmp_5272 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_50, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5426 'bitselect' 'tmp_5272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%trunc_ln199_49 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_50, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5427 'partselect' 'trunc_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%tmp_5273 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_50, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5428 'bitselect' 'tmp_5273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%tmp_5274 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_50, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5429 'bitselect' 'tmp_5274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5430 [1/1] (0.00ns)   --->   "%trunc_ln199_113 = trunc i24 %mul_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5430 'trunc' 'trunc_ln199_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5431 [1/1] (0.70ns)   --->   "%icmp_ln199_200 = icmp_ne  i5 %trunc_ln199_113, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5431 'icmp' 'icmp_ln199_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_351)   --->   "%tmp_5275 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_50, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5432 'bitselect' 'tmp_5275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%or_ln199_150 = or i1 %tmp_5273, i1 %icmp_ln199_200" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5433 'or' 'or_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%and_ln199_350 = and i1 %or_ln199_150, i1 %tmp_5274" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5434 'and' 'and_ln199_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%zext_ln199_63 = zext i1 %and_ln199_350" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5435 'zext' 'zext_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5436 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_50 = add i13 %trunc_ln199_49, i13 %zext_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5436 'add' 'add_ln199_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5437 [1/1] (0.00ns)   --->   "%tmp_5276 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_50, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5437 'bitselect' 'tmp_5276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_351)   --->   "%xor_ln199_200 = xor i1 %tmp_5276, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5438 'xor' 'xor_ln199_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5439 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_351 = and i1 %tmp_5275, i1 %xor_ln199_200" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5439 'and' 'and_ln199_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5440 [1/1] (0.00ns)   --->   "%tmp_2004 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_50, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5440 'partselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5441 [1/1] (0.70ns)   --->   "%icmp_ln199_201 = icmp_eq  i4 %tmp_2004, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5441 'icmp' 'icmp_ln199_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5442 [1/1] (0.00ns)   --->   "%tmp_2005 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_50, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5442 'partselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5443 [1/1] (0.70ns)   --->   "%icmp_ln199_202 = icmp_eq  i5 %tmp_2005, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5443 'icmp' 'icmp_ln199_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5444 [1/1] (0.70ns)   --->   "%icmp_ln199_203 = icmp_eq  i5 %tmp_2005, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5444 'icmp' 'icmp_ln199_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5445 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%select_ln199_200 = select i1 %and_ln199_351, i1 %icmp_ln199_202, i1 %icmp_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5445 'select' 'select_ln199_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%tmp_5277 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_50, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5446 'bitselect' 'tmp_5277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%xor_ln199_306 = xor i1 %tmp_5277, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5447 'xor' 'xor_ln199_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%and_ln199_352 = and i1 %icmp_ln199_201, i1 %xor_ln199_306" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5448 'and' 'and_ln199_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%select_ln199_201 = select i1 %and_ln199_351, i1 %and_ln199_352, i1 %icmp_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5449 'select' 'select_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%and_ln199_353 = and i1 %and_ln199_351, i1 %icmp_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5450 'and' 'and_ln199_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%xor_ln199_201 = xor i1 %select_ln199_200, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5451 'xor' 'xor_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%or_ln199_151 = or i1 %tmp_5276, i1 %xor_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5452 'or' 'or_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%xor_ln199_202 = xor i1 %tmp_5272, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5453 'xor' 'xor_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5454 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_354 = and i1 %or_ln199_151, i1 %xor_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5454 'and' 'and_ln199_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5455 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_355 = and i1 %tmp_5276, i1 %select_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5455 'and' 'and_ln199_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%or_ln199_242 = or i1 %and_ln199_353, i1 %and_ln199_355" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5456 'or' 'or_ln199_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%xor_ln199_203 = xor i1 %or_ln199_242, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5457 'xor' 'xor_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%and_ln199_356 = and i1 %tmp_5272, i1 %xor_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5458 'and' 'and_ln199_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_203)   --->   "%select_ln199_202 = select i1 %and_ln199_354, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5459 'select' 'select_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5460 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_152 = or i1 %and_ln199_354, i1 %and_ln199_356" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5460 'or' 'or_ln199_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5461 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_203 = select i1 %or_ln199_152, i13 %select_ln199_202, i13 %add_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5461 'select' 'select_ln199_203' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln199_51 = sext i13 %masked_kernel_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5462 'sext' 'sext_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5463 [1/1] (1.89ns)   --->   "%mul_ln199_51 = mul i24 %zext_ln199_60, i24 %sext_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5463 'mul' 'mul_ln199_51' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5464 [1/1] (0.00ns)   --->   "%tmp_5278 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_51, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5464 'bitselect' 'tmp_5278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%trunc_ln199_50 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_51, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5465 'partselect' 'trunc_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%tmp_5279 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_51, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5466 'bitselect' 'tmp_5279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%tmp_5280 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_51, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5467 'bitselect' 'tmp_5280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5468 [1/1] (0.00ns)   --->   "%trunc_ln199_114 = trunc i24 %mul_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5468 'trunc' 'trunc_ln199_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5469 [1/1] (0.70ns)   --->   "%icmp_ln199_204 = icmp_ne  i5 %trunc_ln199_114, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5469 'icmp' 'icmp_ln199_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_358)   --->   "%tmp_5281 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_51, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5470 'bitselect' 'tmp_5281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5471 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%or_ln199_153 = or i1 %tmp_5279, i1 %icmp_ln199_204" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5471 'or' 'or_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%and_ln199_357 = and i1 %or_ln199_153, i1 %tmp_5280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5472 'and' 'and_ln199_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%zext_ln199_64 = zext i1 %and_ln199_357" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5473 'zext' 'zext_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5474 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_51 = add i13 %trunc_ln199_50, i13 %zext_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5474 'add' 'add_ln199_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5475 [1/1] (0.00ns)   --->   "%tmp_5282 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_51, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5475 'bitselect' 'tmp_5282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_358)   --->   "%xor_ln199_204 = xor i1 %tmp_5282, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5476 'xor' 'xor_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_358 = and i1 %tmp_5281, i1 %xor_ln199_204" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5477 'and' 'and_ln199_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5478 [1/1] (0.00ns)   --->   "%tmp_2006 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_51, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5478 'partselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5479 [1/1] (0.70ns)   --->   "%icmp_ln199_205 = icmp_eq  i4 %tmp_2006, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5479 'icmp' 'icmp_ln199_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_2007 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_51, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5480 'partselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5481 [1/1] (0.70ns)   --->   "%icmp_ln199_206 = icmp_eq  i5 %tmp_2007, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5481 'icmp' 'icmp_ln199_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5482 [1/1] (0.70ns)   --->   "%icmp_ln199_207 = icmp_eq  i5 %tmp_2007, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5482 'icmp' 'icmp_ln199_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%select_ln199_204 = select i1 %and_ln199_358, i1 %icmp_ln199_206, i1 %icmp_ln199_207" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5483 'select' 'select_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%tmp_5283 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_51, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5484 'bitselect' 'tmp_5283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%xor_ln199_307 = xor i1 %tmp_5283, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5485 'xor' 'xor_ln199_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%and_ln199_359 = and i1 %icmp_ln199_205, i1 %xor_ln199_307" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5486 'and' 'and_ln199_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%select_ln199_205 = select i1 %and_ln199_358, i1 %and_ln199_359, i1 %icmp_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5487 'select' 'select_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%and_ln199_360 = and i1 %and_ln199_358, i1 %icmp_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5488 'and' 'and_ln199_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%xor_ln199_205 = xor i1 %select_ln199_204, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5489 'xor' 'xor_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%or_ln199_154 = or i1 %tmp_5282, i1 %xor_ln199_205" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5490 'or' 'or_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%xor_ln199_206 = xor i1 %tmp_5278, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5491 'xor' 'xor_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5492 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_361 = and i1 %or_ln199_154, i1 %xor_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5492 'and' 'and_ln199_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_362 = and i1 %tmp_5282, i1 %select_ln199_205" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5493 'and' 'and_ln199_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%or_ln199_243 = or i1 %and_ln199_360, i1 %and_ln199_362" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5494 'or' 'or_ln199_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%xor_ln199_207 = xor i1 %or_ln199_243, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5495 'xor' 'xor_ln199_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%and_ln199_363 = and i1 %tmp_5278, i1 %xor_ln199_207" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5496 'and' 'and_ln199_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5497 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_207)   --->   "%select_ln199_206 = select i1 %and_ln199_361, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5497 'select' 'select_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5498 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_155 = or i1 %and_ln199_361, i1 %and_ln199_363" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5498 'or' 'or_ln199_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5499 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_207 = select i1 %or_ln199_155, i13 %select_ln199_206, i13 %add_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5499 'select' 'select_ln199_207' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5500 [1/1] (0.00ns)   --->   "%sext_ln199_52 = sext i13 %masked_kernel_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5500 'sext' 'sext_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5501 [1/1] (0.00ns)   --->   "%zext_ln199_65 = zext i11 %denom_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5501 'zext' 'zext_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5502 [1/1] (1.89ns)   --->   "%mul_ln199_52 = mul i24 %zext_ln199_65, i24 %sext_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5502 'mul' 'mul_ln199_52' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5503 [1/1] (0.00ns)   --->   "%tmp_5317 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_52, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5503 'bitselect' 'tmp_5317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%trunc_ln199_51 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_52, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5504 'partselect' 'trunc_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%tmp_5318 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_52, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5505 'bitselect' 'tmp_5318' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%tmp_5319 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_52, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5506 'bitselect' 'tmp_5319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5507 [1/1] (0.00ns)   --->   "%trunc_ln199_115 = trunc i24 %mul_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5507 'trunc' 'trunc_ln199_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5508 [1/1] (0.70ns)   --->   "%icmp_ln199_208 = icmp_ne  i5 %trunc_ln199_115, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5508 'icmp' 'icmp_ln199_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_365)   --->   "%tmp_5320 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_52, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5509 'bitselect' 'tmp_5320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%or_ln199_156 = or i1 %tmp_5318, i1 %icmp_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5510 'or' 'or_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%and_ln199_364 = and i1 %or_ln199_156, i1 %tmp_5319" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5511 'and' 'and_ln199_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%zext_ln199_66 = zext i1 %and_ln199_364" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5512 'zext' 'zext_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5513 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_52 = add i13 %trunc_ln199_51, i13 %zext_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5513 'add' 'add_ln199_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5514 [1/1] (0.00ns)   --->   "%tmp_5321 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_52, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5514 'bitselect' 'tmp_5321' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_365)   --->   "%xor_ln199_208 = xor i1 %tmp_5321, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5515 'xor' 'xor_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5516 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_365 = and i1 %tmp_5320, i1 %xor_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5516 'and' 'and_ln199_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5517 [1/1] (0.00ns)   --->   "%tmp_2018 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_52, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5517 'partselect' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5518 [1/1] (0.70ns)   --->   "%icmp_ln199_209 = icmp_eq  i4 %tmp_2018, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5518 'icmp' 'icmp_ln199_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5519 [1/1] (0.00ns)   --->   "%tmp_2019 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_52, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5519 'partselect' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5520 [1/1] (0.70ns)   --->   "%icmp_ln199_210 = icmp_eq  i5 %tmp_2019, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5520 'icmp' 'icmp_ln199_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5521 [1/1] (0.70ns)   --->   "%icmp_ln199_211 = icmp_eq  i5 %tmp_2019, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5521 'icmp' 'icmp_ln199_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%select_ln199_208 = select i1 %and_ln199_365, i1 %icmp_ln199_210, i1 %icmp_ln199_211" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5522 'select' 'select_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%tmp_5322 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_52, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5523 'bitselect' 'tmp_5322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%xor_ln199_308 = xor i1 %tmp_5322, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5524 'xor' 'xor_ln199_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%and_ln199_366 = and i1 %icmp_ln199_209, i1 %xor_ln199_308" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5525 'and' 'and_ln199_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%select_ln199_209 = select i1 %and_ln199_365, i1 %and_ln199_366, i1 %icmp_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5526 'select' 'select_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%and_ln199_367 = and i1 %and_ln199_365, i1 %icmp_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5527 'and' 'and_ln199_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%xor_ln199_209 = xor i1 %select_ln199_208, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5528 'xor' 'xor_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%or_ln199_157 = or i1 %tmp_5321, i1 %xor_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5529 'or' 'or_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%xor_ln199_210 = xor i1 %tmp_5317, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5530 'xor' 'xor_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5531 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_368 = and i1 %or_ln199_157, i1 %xor_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5531 'and' 'and_ln199_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5532 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_369 = and i1 %tmp_5321, i1 %select_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5532 'and' 'and_ln199_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%or_ln199_244 = or i1 %and_ln199_367, i1 %and_ln199_369" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5533 'or' 'or_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%xor_ln199_211 = xor i1 %or_ln199_244, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5534 'xor' 'xor_ln199_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%and_ln199_370 = and i1 %tmp_5317, i1 %xor_ln199_211" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5535 'and' 'and_ln199_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_211)   --->   "%select_ln199_210 = select i1 %and_ln199_368, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5536 'select' 'select_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5537 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_158 = or i1 %and_ln199_368, i1 %and_ln199_370" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5537 'or' 'or_ln199_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5538 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_211 = select i1 %or_ln199_158, i13 %select_ln199_210, i13 %add_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5538 'select' 'select_ln199_211' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln199_53 = sext i13 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5539 'sext' 'sext_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5540 [1/1] (1.89ns)   --->   "%mul_ln199_53 = mul i24 %zext_ln199_65, i24 %sext_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5540 'mul' 'mul_ln199_53' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5541 [1/1] (0.00ns)   --->   "%tmp_5323 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_53, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5541 'bitselect' 'tmp_5323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%trunc_ln199_52 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_53, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5542 'partselect' 'trunc_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%tmp_5324 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_53, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5543 'bitselect' 'tmp_5324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%tmp_5325 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_53, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5544 'bitselect' 'tmp_5325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5545 [1/1] (0.00ns)   --->   "%trunc_ln199_116 = trunc i24 %mul_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5545 'trunc' 'trunc_ln199_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5546 [1/1] (0.70ns)   --->   "%icmp_ln199_212 = icmp_ne  i5 %trunc_ln199_116, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5546 'icmp' 'icmp_ln199_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_372)   --->   "%tmp_5326 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_53, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5547 'bitselect' 'tmp_5326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%or_ln199_159 = or i1 %tmp_5324, i1 %icmp_ln199_212" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5548 'or' 'or_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%and_ln199_371 = and i1 %or_ln199_159, i1 %tmp_5325" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5549 'and' 'and_ln199_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%zext_ln199_67 = zext i1 %and_ln199_371" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5550 'zext' 'zext_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5551 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_53 = add i13 %trunc_ln199_52, i13 %zext_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5551 'add' 'add_ln199_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5552 [1/1] (0.00ns)   --->   "%tmp_5327 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_53, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5552 'bitselect' 'tmp_5327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_372)   --->   "%xor_ln199_212 = xor i1 %tmp_5327, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5553 'xor' 'xor_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5554 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_372 = and i1 %tmp_5326, i1 %xor_ln199_212" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5554 'and' 'and_ln199_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5555 [1/1] (0.00ns)   --->   "%tmp_2020 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_53, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5555 'partselect' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5556 [1/1] (0.70ns)   --->   "%icmp_ln199_213 = icmp_eq  i4 %tmp_2020, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5556 'icmp' 'icmp_ln199_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5557 [1/1] (0.00ns)   --->   "%tmp_2021 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_53, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5557 'partselect' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5558 [1/1] (0.70ns)   --->   "%icmp_ln199_214 = icmp_eq  i5 %tmp_2021, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5558 'icmp' 'icmp_ln199_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5559 [1/1] (0.70ns)   --->   "%icmp_ln199_215 = icmp_eq  i5 %tmp_2021, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5559 'icmp' 'icmp_ln199_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%select_ln199_212 = select i1 %and_ln199_372, i1 %icmp_ln199_214, i1 %icmp_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5560 'select' 'select_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%tmp_5328 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_53, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5561 'bitselect' 'tmp_5328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%xor_ln199_309 = xor i1 %tmp_5328, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5562 'xor' 'xor_ln199_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%and_ln199_373 = and i1 %icmp_ln199_213, i1 %xor_ln199_309" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5563 'and' 'and_ln199_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%select_ln199_213 = select i1 %and_ln199_372, i1 %and_ln199_373, i1 %icmp_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5564 'select' 'select_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%and_ln199_374 = and i1 %and_ln199_372, i1 %icmp_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5565 'and' 'and_ln199_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%xor_ln199_213 = xor i1 %select_ln199_212, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5566 'xor' 'xor_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%or_ln199_160 = or i1 %tmp_5327, i1 %xor_ln199_213" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5567 'or' 'or_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5568 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%xor_ln199_214 = xor i1 %tmp_5323, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5568 'xor' 'xor_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5569 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_375 = and i1 %or_ln199_160, i1 %xor_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5569 'and' 'and_ln199_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5570 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_376 = and i1 %tmp_5327, i1 %select_ln199_213" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5570 'and' 'and_ln199_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%or_ln199_245 = or i1 %and_ln199_374, i1 %and_ln199_376" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5571 'or' 'or_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%xor_ln199_215 = xor i1 %or_ln199_245, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5572 'xor' 'xor_ln199_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%and_ln199_377 = and i1 %tmp_5323, i1 %xor_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5573 'and' 'and_ln199_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_215)   --->   "%select_ln199_214 = select i1 %and_ln199_375, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5574 'select' 'select_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5575 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_161 = or i1 %and_ln199_375, i1 %and_ln199_377" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5575 'or' 'or_ln199_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5576 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_215 = select i1 %or_ln199_161, i13 %select_ln199_214, i13 %add_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5576 'select' 'select_ln199_215' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln199_54 = sext i13 %masked_kernel_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5577 'sext' 'sext_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5578 [1/1] (1.89ns)   --->   "%mul_ln199_54 = mul i24 %zext_ln199_65, i24 %sext_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5578 'mul' 'mul_ln199_54' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5579 [1/1] (0.00ns)   --->   "%tmp_5329 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_54, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5579 'bitselect' 'tmp_5329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%trunc_ln199_53 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_54, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5580 'partselect' 'trunc_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%tmp_5330 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_54, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5581 'bitselect' 'tmp_5330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%tmp_5331 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_54, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5582 'bitselect' 'tmp_5331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5583 [1/1] (0.00ns)   --->   "%trunc_ln199_117 = trunc i24 %mul_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5583 'trunc' 'trunc_ln199_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5584 [1/1] (0.70ns)   --->   "%icmp_ln199_216 = icmp_ne  i5 %trunc_ln199_117, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5584 'icmp' 'icmp_ln199_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_379)   --->   "%tmp_5332 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_54, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5585 'bitselect' 'tmp_5332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%or_ln199_162 = or i1 %tmp_5330, i1 %icmp_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5586 'or' 'or_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%and_ln199_378 = and i1 %or_ln199_162, i1 %tmp_5331" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5587 'and' 'and_ln199_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%zext_ln199_68 = zext i1 %and_ln199_378" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5588 'zext' 'zext_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5589 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_54 = add i13 %trunc_ln199_53, i13 %zext_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5589 'add' 'add_ln199_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5590 [1/1] (0.00ns)   --->   "%tmp_5333 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_54, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5590 'bitselect' 'tmp_5333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_379)   --->   "%xor_ln199_216 = xor i1 %tmp_5333, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5591 'xor' 'xor_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5592 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_379 = and i1 %tmp_5332, i1 %xor_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5592 'and' 'and_ln199_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5593 [1/1] (0.00ns)   --->   "%tmp_2022 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_54, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5593 'partselect' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5594 [1/1] (0.70ns)   --->   "%icmp_ln199_217 = icmp_eq  i4 %tmp_2022, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5594 'icmp' 'icmp_ln199_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5595 [1/1] (0.00ns)   --->   "%tmp_2023 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_54, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5595 'partselect' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5596 [1/1] (0.70ns)   --->   "%icmp_ln199_218 = icmp_eq  i5 %tmp_2023, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5596 'icmp' 'icmp_ln199_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5597 [1/1] (0.70ns)   --->   "%icmp_ln199_219 = icmp_eq  i5 %tmp_2023, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5597 'icmp' 'icmp_ln199_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%select_ln199_216 = select i1 %and_ln199_379, i1 %icmp_ln199_218, i1 %icmp_ln199_219" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5598 'select' 'select_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%tmp_5334 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_54, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5599 'bitselect' 'tmp_5334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%xor_ln199_310 = xor i1 %tmp_5334, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5600 'xor' 'xor_ln199_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%and_ln199_380 = and i1 %icmp_ln199_217, i1 %xor_ln199_310" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5601 'and' 'and_ln199_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%select_ln199_217 = select i1 %and_ln199_379, i1 %and_ln199_380, i1 %icmp_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5602 'select' 'select_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5603 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%and_ln199_381 = and i1 %and_ln199_379, i1 %icmp_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5603 'and' 'and_ln199_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5604 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%xor_ln199_217 = xor i1 %select_ln199_216, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5604 'xor' 'xor_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%or_ln199_163 = or i1 %tmp_5333, i1 %xor_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5605 'or' 'or_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%xor_ln199_218 = xor i1 %tmp_5329, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5606 'xor' 'xor_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_382 = and i1 %or_ln199_163, i1 %xor_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5607 'and' 'and_ln199_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5608 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_383 = and i1 %tmp_5333, i1 %select_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5608 'and' 'and_ln199_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%or_ln199_246 = or i1 %and_ln199_381, i1 %and_ln199_383" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5609 'or' 'or_ln199_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%xor_ln199_219 = xor i1 %or_ln199_246, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5610 'xor' 'xor_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%and_ln199_384 = and i1 %tmp_5329, i1 %xor_ln199_219" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5611 'and' 'and_ln199_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_219)   --->   "%select_ln199_218 = select i1 %and_ln199_382, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5612 'select' 'select_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5613 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_164 = or i1 %and_ln199_382, i1 %and_ln199_384" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5613 'or' 'or_ln199_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5614 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_219 = select i1 %or_ln199_164, i13 %select_ln199_218, i13 %add_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5614 'select' 'select_ln199_219' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5615 [1/1] (0.00ns)   --->   "%sext_ln199_55 = sext i13 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5615 'sext' 'sext_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5616 [1/1] (1.89ns)   --->   "%mul_ln199_55 = mul i24 %zext_ln199_65, i24 %sext_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5616 'mul' 'mul_ln199_55' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5617 [1/1] (0.00ns)   --->   "%tmp_5335 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_55, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5617 'bitselect' 'tmp_5335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%trunc_ln199_54 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_55, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5618 'partselect' 'trunc_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%tmp_5336 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_55, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5619 'bitselect' 'tmp_5336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%tmp_5337 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_55, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5620 'bitselect' 'tmp_5337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5621 [1/1] (0.00ns)   --->   "%trunc_ln199_118 = trunc i24 %mul_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5621 'trunc' 'trunc_ln199_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5622 [1/1] (0.70ns)   --->   "%icmp_ln199_220 = icmp_ne  i5 %trunc_ln199_118, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5622 'icmp' 'icmp_ln199_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_386)   --->   "%tmp_5338 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_55, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5623 'bitselect' 'tmp_5338' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%or_ln199_165 = or i1 %tmp_5336, i1 %icmp_ln199_220" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5624 'or' 'or_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%and_ln199_385 = and i1 %or_ln199_165, i1 %tmp_5337" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5625 'and' 'and_ln199_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%zext_ln199_69 = zext i1 %and_ln199_385" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5626 'zext' 'zext_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5627 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_55 = add i13 %trunc_ln199_54, i13 %zext_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5627 'add' 'add_ln199_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5628 [1/1] (0.00ns)   --->   "%tmp_5339 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_55, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5628 'bitselect' 'tmp_5339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_386)   --->   "%xor_ln199_220 = xor i1 %tmp_5339, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5629 'xor' 'xor_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5630 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_386 = and i1 %tmp_5338, i1 %xor_ln199_220" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5630 'and' 'and_ln199_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5631 [1/1] (0.00ns)   --->   "%tmp_2024 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_55, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5631 'partselect' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5632 [1/1] (0.70ns)   --->   "%icmp_ln199_221 = icmp_eq  i4 %tmp_2024, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5632 'icmp' 'icmp_ln199_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5633 [1/1] (0.00ns)   --->   "%tmp_2025 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_55, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5633 'partselect' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5634 [1/1] (0.70ns)   --->   "%icmp_ln199_222 = icmp_eq  i5 %tmp_2025, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5634 'icmp' 'icmp_ln199_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5635 [1/1] (0.70ns)   --->   "%icmp_ln199_223 = icmp_eq  i5 %tmp_2025, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5635 'icmp' 'icmp_ln199_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5636 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%select_ln199_220 = select i1 %and_ln199_386, i1 %icmp_ln199_222, i1 %icmp_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5636 'select' 'select_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5637 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%tmp_5340 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_55, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5637 'bitselect' 'tmp_5340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%xor_ln199_311 = xor i1 %tmp_5340, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5638 'xor' 'xor_ln199_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5639 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%and_ln199_387 = and i1 %icmp_ln199_221, i1 %xor_ln199_311" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5639 'and' 'and_ln199_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5640 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%select_ln199_221 = select i1 %and_ln199_386, i1 %and_ln199_387, i1 %icmp_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5640 'select' 'select_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%and_ln199_388 = and i1 %and_ln199_386, i1 %icmp_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5641 'and' 'and_ln199_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%xor_ln199_221 = xor i1 %select_ln199_220, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5642 'xor' 'xor_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%or_ln199_166 = or i1 %tmp_5339, i1 %xor_ln199_221" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5643 'or' 'or_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5644 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%xor_ln199_222 = xor i1 %tmp_5335, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5644 'xor' 'xor_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5645 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_389 = and i1 %or_ln199_166, i1 %xor_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5645 'and' 'and_ln199_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_390 = and i1 %tmp_5339, i1 %select_ln199_221" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5646 'and' 'and_ln199_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%or_ln199_247 = or i1 %and_ln199_388, i1 %and_ln199_390" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5647 'or' 'or_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%xor_ln199_223 = xor i1 %or_ln199_247, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5648 'xor' 'xor_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%and_ln199_391 = and i1 %tmp_5335, i1 %xor_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5649 'and' 'and_ln199_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_223)   --->   "%select_ln199_222 = select i1 %and_ln199_389, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5650 'select' 'select_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_167 = or i1 %and_ln199_389, i1 %and_ln199_391" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5651 'or' 'or_ln199_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5652 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_223 = select i1 %or_ln199_167, i13 %select_ln199_222, i13 %add_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5652 'select' 'select_ln199_223' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln199_56 = sext i13 %masked_kernel_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5653 'sext' 'sext_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5654 [1/1] (0.00ns)   --->   "%zext_ln199_70 = zext i11 %denom_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5654 'zext' 'zext_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5655 [1/1] (1.89ns)   --->   "%mul_ln199_56 = mul i24 %zext_ln199_70, i24 %sext_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5655 'mul' 'mul_ln199_56' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5656 [1/1] (0.00ns)   --->   "%tmp_5374 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_56, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5656 'bitselect' 'tmp_5374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5657 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%trunc_ln199_55 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_56, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5657 'partselect' 'trunc_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%tmp_5375 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_56, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5658 'bitselect' 'tmp_5375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%tmp_5376 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_56, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5659 'bitselect' 'tmp_5376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5660 [1/1] (0.00ns)   --->   "%trunc_ln199_119 = trunc i24 %mul_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5660 'trunc' 'trunc_ln199_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5661 [1/1] (0.70ns)   --->   "%icmp_ln199_224 = icmp_ne  i5 %trunc_ln199_119, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5661 'icmp' 'icmp_ln199_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_393)   --->   "%tmp_5377 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_56, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5662 'bitselect' 'tmp_5377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%or_ln199_168 = or i1 %tmp_5375, i1 %icmp_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5663 'or' 'or_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%and_ln199_392 = and i1 %or_ln199_168, i1 %tmp_5376" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5664 'and' 'and_ln199_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%zext_ln199_71 = zext i1 %and_ln199_392" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5665 'zext' 'zext_ln199_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5666 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_56 = add i13 %trunc_ln199_55, i13 %zext_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5666 'add' 'add_ln199_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5667 [1/1] (0.00ns)   --->   "%tmp_5378 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_56, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5667 'bitselect' 'tmp_5378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_393)   --->   "%xor_ln199_224 = xor i1 %tmp_5378, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5668 'xor' 'xor_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5669 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_393 = and i1 %tmp_5377, i1 %xor_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5669 'and' 'and_ln199_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5670 [1/1] (0.00ns)   --->   "%tmp_2036 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_56, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5670 'partselect' 'tmp_2036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5671 [1/1] (0.70ns)   --->   "%icmp_ln199_225 = icmp_eq  i4 %tmp_2036, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5671 'icmp' 'icmp_ln199_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5672 [1/1] (0.00ns)   --->   "%tmp_2037 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_56, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5672 'partselect' 'tmp_2037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5673 [1/1] (0.70ns)   --->   "%icmp_ln199_226 = icmp_eq  i5 %tmp_2037, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5673 'icmp' 'icmp_ln199_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5674 [1/1] (0.70ns)   --->   "%icmp_ln199_227 = icmp_eq  i5 %tmp_2037, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5674 'icmp' 'icmp_ln199_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%select_ln199_224 = select i1 %and_ln199_393, i1 %icmp_ln199_226, i1 %icmp_ln199_227" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5675 'select' 'select_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%tmp_5379 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_56, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5676 'bitselect' 'tmp_5379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%xor_ln199_312 = xor i1 %tmp_5379, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5677 'xor' 'xor_ln199_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%and_ln199_394 = and i1 %icmp_ln199_225, i1 %xor_ln199_312" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5678 'and' 'and_ln199_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%select_ln199_225 = select i1 %and_ln199_393, i1 %and_ln199_394, i1 %icmp_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5679 'select' 'select_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%and_ln199_395 = and i1 %and_ln199_393, i1 %icmp_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5680 'and' 'and_ln199_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%xor_ln199_225 = xor i1 %select_ln199_224, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5681 'xor' 'xor_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%or_ln199_169 = or i1 %tmp_5378, i1 %xor_ln199_225" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5682 'or' 'or_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%xor_ln199_226 = xor i1 %tmp_5374, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5683 'xor' 'xor_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5684 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_396 = and i1 %or_ln199_169, i1 %xor_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5684 'and' 'and_ln199_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5685 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_397 = and i1 %tmp_5378, i1 %select_ln199_225" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5685 'and' 'and_ln199_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%or_ln199_248 = or i1 %and_ln199_395, i1 %and_ln199_397" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5686 'or' 'or_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%xor_ln199_227 = xor i1 %or_ln199_248, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5687 'xor' 'xor_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%and_ln199_398 = and i1 %tmp_5374, i1 %xor_ln199_227" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5688 'and' 'and_ln199_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5689 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_227)   --->   "%select_ln199_226 = select i1 %and_ln199_396, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5689 'select' 'select_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5690 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_170 = or i1 %and_ln199_396, i1 %and_ln199_398" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5690 'or' 'or_ln199_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5691 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_227 = select i1 %or_ln199_170, i13 %select_ln199_226, i13 %add_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5691 'select' 'select_ln199_227' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln199_57 = sext i13 %masked_kernel_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5692 'sext' 'sext_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5693 [1/1] (1.89ns)   --->   "%mul_ln199_57 = mul i24 %zext_ln199_70, i24 %sext_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5693 'mul' 'mul_ln199_57' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5694 [1/1] (0.00ns)   --->   "%tmp_5380 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_57, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5694 'bitselect' 'tmp_5380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5695 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%trunc_ln199_56 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_57, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5695 'partselect' 'trunc_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5696 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%tmp_5381 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_57, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5696 'bitselect' 'tmp_5381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%tmp_5382 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_57, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5697 'bitselect' 'tmp_5382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5698 [1/1] (0.00ns)   --->   "%trunc_ln199_120 = trunc i24 %mul_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5698 'trunc' 'trunc_ln199_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5699 [1/1] (0.70ns)   --->   "%icmp_ln199_228 = icmp_ne  i5 %trunc_ln199_120, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5699 'icmp' 'icmp_ln199_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5700 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_400)   --->   "%tmp_5383 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_57, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5700 'bitselect' 'tmp_5383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%or_ln199_171 = or i1 %tmp_5381, i1 %icmp_ln199_228" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5701 'or' 'or_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%and_ln199_399 = and i1 %or_ln199_171, i1 %tmp_5382" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5702 'and' 'and_ln199_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%zext_ln199_72 = zext i1 %and_ln199_399" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5703 'zext' 'zext_ln199_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5704 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_57 = add i13 %trunc_ln199_56, i13 %zext_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5704 'add' 'add_ln199_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5705 [1/1] (0.00ns)   --->   "%tmp_5384 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_57, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5705 'bitselect' 'tmp_5384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_400)   --->   "%xor_ln199_228 = xor i1 %tmp_5384, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5706 'xor' 'xor_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5707 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_400 = and i1 %tmp_5383, i1 %xor_ln199_228" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5707 'and' 'and_ln199_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5708 [1/1] (0.00ns)   --->   "%tmp_2038 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_57, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5708 'partselect' 'tmp_2038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5709 [1/1] (0.70ns)   --->   "%icmp_ln199_229 = icmp_eq  i4 %tmp_2038, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5709 'icmp' 'icmp_ln199_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5710 [1/1] (0.00ns)   --->   "%tmp_2039 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_57, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5710 'partselect' 'tmp_2039' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5711 [1/1] (0.70ns)   --->   "%icmp_ln199_230 = icmp_eq  i5 %tmp_2039, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5711 'icmp' 'icmp_ln199_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5712 [1/1] (0.70ns)   --->   "%icmp_ln199_231 = icmp_eq  i5 %tmp_2039, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5712 'icmp' 'icmp_ln199_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%select_ln199_228 = select i1 %and_ln199_400, i1 %icmp_ln199_230, i1 %icmp_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5713 'select' 'select_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%tmp_5385 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_57, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5714 'bitselect' 'tmp_5385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5715 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%xor_ln199_313 = xor i1 %tmp_5385, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5715 'xor' 'xor_ln199_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%and_ln199_401 = and i1 %icmp_ln199_229, i1 %xor_ln199_313" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5716 'and' 'and_ln199_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5717 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%select_ln199_229 = select i1 %and_ln199_400, i1 %and_ln199_401, i1 %icmp_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5717 'select' 'select_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%and_ln199_402 = and i1 %and_ln199_400, i1 %icmp_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5718 'and' 'and_ln199_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%xor_ln199_229 = xor i1 %select_ln199_228, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5719 'xor' 'xor_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%or_ln199_172 = or i1 %tmp_5384, i1 %xor_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5720 'or' 'or_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5721 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%xor_ln199_230 = xor i1 %tmp_5380, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5721 'xor' 'xor_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5722 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_403 = and i1 %or_ln199_172, i1 %xor_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5722 'and' 'and_ln199_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5723 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_404 = and i1 %tmp_5384, i1 %select_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5723 'and' 'and_ln199_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%or_ln199_249 = or i1 %and_ln199_402, i1 %and_ln199_404" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5724 'or' 'or_ln199_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%xor_ln199_231 = xor i1 %or_ln199_249, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5725 'xor' 'xor_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5726 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%and_ln199_405 = and i1 %tmp_5380, i1 %xor_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5726 'and' 'and_ln199_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5727 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_231)   --->   "%select_ln199_230 = select i1 %and_ln199_403, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5727 'select' 'select_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5728 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_173 = or i1 %and_ln199_403, i1 %and_ln199_405" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5728 'or' 'or_ln199_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5729 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_231 = select i1 %or_ln199_173, i13 %select_ln199_230, i13 %add_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5729 'select' 'select_ln199_231' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5730 [1/1] (0.00ns)   --->   "%sext_ln199_58 = sext i13 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5730 'sext' 'sext_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5731 [1/1] (1.89ns)   --->   "%mul_ln199_58 = mul i24 %zext_ln199_70, i24 %sext_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5731 'mul' 'mul_ln199_58' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5732 [1/1] (0.00ns)   --->   "%tmp_5386 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_58, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5732 'bitselect' 'tmp_5386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%trunc_ln199_57 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_58, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5733 'partselect' 'trunc_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%tmp_5387 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_58, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5734 'bitselect' 'tmp_5387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%tmp_5388 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_58, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5735 'bitselect' 'tmp_5388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5736 [1/1] (0.00ns)   --->   "%trunc_ln199_121 = trunc i24 %mul_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5736 'trunc' 'trunc_ln199_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5737 [1/1] (0.70ns)   --->   "%icmp_ln199_232 = icmp_ne  i5 %trunc_ln199_121, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5737 'icmp' 'icmp_ln199_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_407)   --->   "%tmp_5389 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_58, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5738 'bitselect' 'tmp_5389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%or_ln199_174 = or i1 %tmp_5387, i1 %icmp_ln199_232" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5739 'or' 'or_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%and_ln199_406 = and i1 %or_ln199_174, i1 %tmp_5388" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5740 'and' 'and_ln199_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%zext_ln199_73 = zext i1 %and_ln199_406" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5741 'zext' 'zext_ln199_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5742 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_58 = add i13 %trunc_ln199_57, i13 %zext_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5742 'add' 'add_ln199_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5743 [1/1] (0.00ns)   --->   "%tmp_5390 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_58, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5743 'bitselect' 'tmp_5390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_407)   --->   "%xor_ln199_232 = xor i1 %tmp_5390, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5744 'xor' 'xor_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5745 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_407 = and i1 %tmp_5389, i1 %xor_ln199_232" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5745 'and' 'and_ln199_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5746 [1/1] (0.00ns)   --->   "%tmp_2040 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_58, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5746 'partselect' 'tmp_2040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5747 [1/1] (0.70ns)   --->   "%icmp_ln199_233 = icmp_eq  i4 %tmp_2040, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5747 'icmp' 'icmp_ln199_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5748 [1/1] (0.00ns)   --->   "%tmp_2041 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_58, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5748 'partselect' 'tmp_2041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5749 [1/1] (0.70ns)   --->   "%icmp_ln199_234 = icmp_eq  i5 %tmp_2041, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5749 'icmp' 'icmp_ln199_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5750 [1/1] (0.70ns)   --->   "%icmp_ln199_235 = icmp_eq  i5 %tmp_2041, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5750 'icmp' 'icmp_ln199_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%select_ln199_232 = select i1 %and_ln199_407, i1 %icmp_ln199_234, i1 %icmp_ln199_235" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5751 'select' 'select_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5752 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%tmp_5391 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_58, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5752 'bitselect' 'tmp_5391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5753 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%xor_ln199_314 = xor i1 %tmp_5391, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5753 'xor' 'xor_ln199_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%and_ln199_408 = and i1 %icmp_ln199_233, i1 %xor_ln199_314" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5754 'and' 'and_ln199_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%select_ln199_233 = select i1 %and_ln199_407, i1 %and_ln199_408, i1 %icmp_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5755 'select' 'select_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%and_ln199_409 = and i1 %and_ln199_407, i1 %icmp_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5756 'and' 'and_ln199_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%xor_ln199_233 = xor i1 %select_ln199_232, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5757 'xor' 'xor_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%or_ln199_175 = or i1 %tmp_5390, i1 %xor_ln199_233" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5758 'or' 'or_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%xor_ln199_234 = xor i1 %tmp_5386, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5759 'xor' 'xor_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5760 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_410 = and i1 %or_ln199_175, i1 %xor_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5760 'and' 'and_ln199_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5761 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_411 = and i1 %tmp_5390, i1 %select_ln199_233" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5761 'and' 'and_ln199_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%or_ln199_250 = or i1 %and_ln199_409, i1 %and_ln199_411" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5762 'or' 'or_ln199_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%xor_ln199_235 = xor i1 %or_ln199_250, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5763 'xor' 'xor_ln199_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%and_ln199_412 = and i1 %tmp_5386, i1 %xor_ln199_235" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5764 'and' 'and_ln199_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_235)   --->   "%select_ln199_234 = select i1 %and_ln199_410, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5765 'select' 'select_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5766 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_176 = or i1 %and_ln199_410, i1 %and_ln199_412" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5766 'or' 'or_ln199_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5767 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_235 = select i1 %or_ln199_176, i13 %select_ln199_234, i13 %add_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5767 'select' 'select_ln199_235' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5768 [1/1] (0.00ns)   --->   "%sext_ln199_59 = sext i13 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5768 'sext' 'sext_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5769 [1/1] (1.89ns)   --->   "%mul_ln199_59 = mul i24 %zext_ln199_70, i24 %sext_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5769 'mul' 'mul_ln199_59' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5770 [1/1] (0.00ns)   --->   "%tmp_5392 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_59, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5770 'bitselect' 'tmp_5392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%trunc_ln199_58 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_59, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5771 'partselect' 'trunc_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%tmp_5393 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_59, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5772 'bitselect' 'tmp_5393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%tmp_5394 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_59, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5773 'bitselect' 'tmp_5394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5774 [1/1] (0.00ns)   --->   "%trunc_ln199_122 = trunc i24 %mul_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5774 'trunc' 'trunc_ln199_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5775 [1/1] (0.70ns)   --->   "%icmp_ln199_236 = icmp_ne  i5 %trunc_ln199_122, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5775 'icmp' 'icmp_ln199_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_414)   --->   "%tmp_5395 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_59, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5776 'bitselect' 'tmp_5395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%or_ln199_177 = or i1 %tmp_5393, i1 %icmp_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5777 'or' 'or_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%and_ln199_413 = and i1 %or_ln199_177, i1 %tmp_5394" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5778 'and' 'and_ln199_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%zext_ln199_74 = zext i1 %and_ln199_413" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5779 'zext' 'zext_ln199_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5780 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_59 = add i13 %trunc_ln199_58, i13 %zext_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5780 'add' 'add_ln199_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5781 [1/1] (0.00ns)   --->   "%tmp_5396 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_59, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5781 'bitselect' 'tmp_5396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_414)   --->   "%xor_ln199_236 = xor i1 %tmp_5396, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5782 'xor' 'xor_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5783 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_414 = and i1 %tmp_5395, i1 %xor_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5783 'and' 'and_ln199_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5784 [1/1] (0.00ns)   --->   "%tmp_2042 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_59, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5784 'partselect' 'tmp_2042' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5785 [1/1] (0.70ns)   --->   "%icmp_ln199_237 = icmp_eq  i4 %tmp_2042, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5785 'icmp' 'icmp_ln199_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5786 [1/1] (0.00ns)   --->   "%tmp_2043 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_59, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5786 'partselect' 'tmp_2043' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5787 [1/1] (0.70ns)   --->   "%icmp_ln199_238 = icmp_eq  i5 %tmp_2043, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5787 'icmp' 'icmp_ln199_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5788 [1/1] (0.70ns)   --->   "%icmp_ln199_239 = icmp_eq  i5 %tmp_2043, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5788 'icmp' 'icmp_ln199_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%select_ln199_236 = select i1 %and_ln199_414, i1 %icmp_ln199_238, i1 %icmp_ln199_239" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5789 'select' 'select_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%tmp_5397 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_59, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5790 'bitselect' 'tmp_5397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%xor_ln199_315 = xor i1 %tmp_5397, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5791 'xor' 'xor_ln199_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%and_ln199_415 = and i1 %icmp_ln199_237, i1 %xor_ln199_315" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5792 'and' 'and_ln199_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%select_ln199_237 = select i1 %and_ln199_414, i1 %and_ln199_415, i1 %icmp_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5793 'select' 'select_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%and_ln199_416 = and i1 %and_ln199_414, i1 %icmp_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5794 'and' 'and_ln199_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%xor_ln199_237 = xor i1 %select_ln199_236, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5795 'xor' 'xor_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%or_ln199_178 = or i1 %tmp_5396, i1 %xor_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5796 'or' 'or_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%xor_ln199_238 = xor i1 %tmp_5392, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5797 'xor' 'xor_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5798 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_417 = and i1 %or_ln199_178, i1 %xor_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5798 'and' 'and_ln199_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5799 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_418 = and i1 %tmp_5396, i1 %select_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5799 'and' 'and_ln199_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%or_ln199_251 = or i1 %and_ln199_416, i1 %and_ln199_418" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5800 'or' 'or_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%xor_ln199_239 = xor i1 %or_ln199_251, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5801 'xor' 'xor_ln199_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%and_ln199_419 = and i1 %tmp_5392, i1 %xor_ln199_239" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5802 'and' 'and_ln199_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_239)   --->   "%select_ln199_238 = select i1 %and_ln199_417, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5803 'select' 'select_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5804 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_179 = or i1 %and_ln199_417, i1 %and_ln199_419" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5804 'or' 'or_ln199_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5805 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_239 = select i1 %or_ln199_179, i13 %select_ln199_238, i13 %add_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5805 'select' 'select_ln199_239' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln199_60 = sext i13 %masked_kernel_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5806 'sext' 'sext_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5807 [1/1] (0.00ns)   --->   "%zext_ln199_75 = zext i11 %denom_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5807 'zext' 'zext_ln199_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5808 [1/1] (1.89ns)   --->   "%mul_ln199_60 = mul i24 %zext_ln199_75, i24 %sext_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5808 'mul' 'mul_ln199_60' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5809 [1/1] (0.00ns)   --->   "%tmp_5431 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_60, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5809 'bitselect' 'tmp_5431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%trunc_ln199_59 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_60, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5810 'partselect' 'trunc_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%tmp_5432 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_60, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5811 'bitselect' 'tmp_5432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%tmp_5433 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_60, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5812 'bitselect' 'tmp_5433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5813 [1/1] (0.00ns)   --->   "%trunc_ln199_123 = trunc i24 %mul_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5813 'trunc' 'trunc_ln199_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5814 [1/1] (0.70ns)   --->   "%icmp_ln199_240 = icmp_ne  i5 %trunc_ln199_123, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5814 'icmp' 'icmp_ln199_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_421)   --->   "%tmp_5434 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_60, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5815 'bitselect' 'tmp_5434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%or_ln199_180 = or i1 %tmp_5432, i1 %icmp_ln199_240" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5816 'or' 'or_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%and_ln199_420 = and i1 %or_ln199_180, i1 %tmp_5433" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5817 'and' 'and_ln199_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%zext_ln199_76 = zext i1 %and_ln199_420" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5818 'zext' 'zext_ln199_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5819 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_60 = add i13 %trunc_ln199_59, i13 %zext_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5819 'add' 'add_ln199_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5820 [1/1] (0.00ns)   --->   "%tmp_5435 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_60, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5820 'bitselect' 'tmp_5435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_421)   --->   "%xor_ln199_240 = xor i1 %tmp_5435, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5821 'xor' 'xor_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5822 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_421 = and i1 %tmp_5434, i1 %xor_ln199_240" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5822 'and' 'and_ln199_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5823 [1/1] (0.00ns)   --->   "%tmp_2054 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_60, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5823 'partselect' 'tmp_2054' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5824 [1/1] (0.70ns)   --->   "%icmp_ln199_241 = icmp_eq  i4 %tmp_2054, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5824 'icmp' 'icmp_ln199_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5825 [1/1] (0.00ns)   --->   "%tmp_2055 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_60, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5825 'partselect' 'tmp_2055' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5826 [1/1] (0.70ns)   --->   "%icmp_ln199_242 = icmp_eq  i5 %tmp_2055, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5826 'icmp' 'icmp_ln199_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5827 [1/1] (0.70ns)   --->   "%icmp_ln199_243 = icmp_eq  i5 %tmp_2055, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5827 'icmp' 'icmp_ln199_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%select_ln199_240 = select i1 %and_ln199_421, i1 %icmp_ln199_242, i1 %icmp_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5828 'select' 'select_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%tmp_5436 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_60, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5829 'bitselect' 'tmp_5436' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%xor_ln199_316 = xor i1 %tmp_5436, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5830 'xor' 'xor_ln199_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%and_ln199_422 = and i1 %icmp_ln199_241, i1 %xor_ln199_316" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5831 'and' 'and_ln199_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%select_ln199_241 = select i1 %and_ln199_421, i1 %and_ln199_422, i1 %icmp_ln199_242" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5832 'select' 'select_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%and_ln199_423 = and i1 %and_ln199_421, i1 %icmp_ln199_242" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5833 'and' 'and_ln199_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%xor_ln199_241 = xor i1 %select_ln199_240, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5834 'xor' 'xor_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%or_ln199_181 = or i1 %tmp_5435, i1 %xor_ln199_241" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5835 'or' 'or_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%xor_ln199_242 = xor i1 %tmp_5431, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5836 'xor' 'xor_ln199_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5837 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_424 = and i1 %or_ln199_181, i1 %xor_ln199_242" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5837 'and' 'and_ln199_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5838 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_425 = and i1 %tmp_5435, i1 %select_ln199_241" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5838 'and' 'and_ln199_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%or_ln199_252 = or i1 %and_ln199_423, i1 %and_ln199_425" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5839 'or' 'or_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%xor_ln199_243 = xor i1 %or_ln199_252, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5840 'xor' 'xor_ln199_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5841 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%and_ln199_426 = and i1 %tmp_5431, i1 %xor_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5841 'and' 'and_ln199_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_243)   --->   "%select_ln199_242 = select i1 %and_ln199_424, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5842 'select' 'select_ln199_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_182 = or i1 %and_ln199_424, i1 %and_ln199_426" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5843 'or' 'or_ln199_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5844 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_243 = select i1 %or_ln199_182, i13 %select_ln199_242, i13 %add_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5844 'select' 'select_ln199_243' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5845 [1/1] (0.00ns)   --->   "%sext_ln199_61 = sext i13 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5845 'sext' 'sext_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5846 [1/1] (1.89ns)   --->   "%mul_ln199_61 = mul i24 %zext_ln199_75, i24 %sext_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5846 'mul' 'mul_ln199_61' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5847 [1/1] (0.00ns)   --->   "%tmp_5437 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_61, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5847 'bitselect' 'tmp_5437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%trunc_ln199_60 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_61, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5848 'partselect' 'trunc_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%tmp_5438 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_61, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5849 'bitselect' 'tmp_5438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%tmp_5439 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_61, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5850 'bitselect' 'tmp_5439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5851 [1/1] (0.00ns)   --->   "%trunc_ln199_124 = trunc i24 %mul_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5851 'trunc' 'trunc_ln199_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5852 [1/1] (0.70ns)   --->   "%icmp_ln199_244 = icmp_ne  i5 %trunc_ln199_124, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5852 'icmp' 'icmp_ln199_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5853 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_428)   --->   "%tmp_5440 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_61, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5853 'bitselect' 'tmp_5440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%or_ln199_183 = or i1 %tmp_5438, i1 %icmp_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5854 'or' 'or_ln199_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%and_ln199_427 = and i1 %or_ln199_183, i1 %tmp_5439" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5855 'and' 'and_ln199_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%zext_ln199_77 = zext i1 %and_ln199_427" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5856 'zext' 'zext_ln199_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5857 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_61 = add i13 %trunc_ln199_60, i13 %zext_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5857 'add' 'add_ln199_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5858 [1/1] (0.00ns)   --->   "%tmp_5441 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_61, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5858 'bitselect' 'tmp_5441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5859 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_428)   --->   "%xor_ln199_244 = xor i1 %tmp_5441, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5859 'xor' 'xor_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5860 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_428 = and i1 %tmp_5440, i1 %xor_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5860 'and' 'and_ln199_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5861 [1/1] (0.00ns)   --->   "%tmp_2056 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_61, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5861 'partselect' 'tmp_2056' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5862 [1/1] (0.70ns)   --->   "%icmp_ln199_245 = icmp_eq  i4 %tmp_2056, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5862 'icmp' 'icmp_ln199_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5863 [1/1] (0.00ns)   --->   "%tmp_2057 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_61, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5863 'partselect' 'tmp_2057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5864 [1/1] (0.70ns)   --->   "%icmp_ln199_246 = icmp_eq  i5 %tmp_2057, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5864 'icmp' 'icmp_ln199_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5865 [1/1] (0.70ns)   --->   "%icmp_ln199_247 = icmp_eq  i5 %tmp_2057, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5865 'icmp' 'icmp_ln199_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%select_ln199_244 = select i1 %and_ln199_428, i1 %icmp_ln199_246, i1 %icmp_ln199_247" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5866 'select' 'select_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%tmp_5442 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_61, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5867 'bitselect' 'tmp_5442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%xor_ln199_317 = xor i1 %tmp_5442, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5868 'xor' 'xor_ln199_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%and_ln199_429 = and i1 %icmp_ln199_245, i1 %xor_ln199_317" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5869 'and' 'and_ln199_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%select_ln199_245 = select i1 %and_ln199_428, i1 %and_ln199_429, i1 %icmp_ln199_246" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5870 'select' 'select_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%and_ln199_430 = and i1 %and_ln199_428, i1 %icmp_ln199_246" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5871 'and' 'and_ln199_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%xor_ln199_245 = xor i1 %select_ln199_244, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5872 'xor' 'xor_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%or_ln199_184 = or i1 %tmp_5441, i1 %xor_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5873 'or' 'or_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%xor_ln199_246 = xor i1 %tmp_5437, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5874 'xor' 'xor_ln199_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5875 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_431 = and i1 %or_ln199_184, i1 %xor_ln199_246" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5875 'and' 'and_ln199_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5876 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_432 = and i1 %tmp_5441, i1 %select_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5876 'and' 'and_ln199_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%or_ln199_253 = or i1 %and_ln199_430, i1 %and_ln199_432" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5877 'or' 'or_ln199_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%xor_ln199_247 = xor i1 %or_ln199_253, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5878 'xor' 'xor_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%and_ln199_433 = and i1 %tmp_5437, i1 %xor_ln199_247" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5879 'and' 'and_ln199_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_247)   --->   "%select_ln199_246 = select i1 %and_ln199_431, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5880 'select' 'select_ln199_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5881 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_185 = or i1 %and_ln199_431, i1 %and_ln199_433" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5881 'or' 'or_ln199_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5882 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_247 = select i1 %or_ln199_185, i13 %select_ln199_246, i13 %add_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5882 'select' 'select_ln199_247' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5883 [1/1] (0.00ns)   --->   "%sext_ln199_62 = sext i13 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5883 'sext' 'sext_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5884 [1/1] (1.89ns)   --->   "%mul_ln199_62 = mul i24 %zext_ln199_75, i24 %sext_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5884 'mul' 'mul_ln199_62' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5885 [1/1] (0.00ns)   --->   "%tmp_5443 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_62, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5885 'bitselect' 'tmp_5443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%trunc_ln199_61 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_62, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5886 'partselect' 'trunc_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5887 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%tmp_5444 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_62, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5887 'bitselect' 'tmp_5444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%tmp_5445 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_62, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5888 'bitselect' 'tmp_5445' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5889 [1/1] (0.00ns)   --->   "%trunc_ln199_125 = trunc i24 %mul_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5889 'trunc' 'trunc_ln199_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5890 [1/1] (0.70ns)   --->   "%icmp_ln199_248 = icmp_ne  i5 %trunc_ln199_125, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5890 'icmp' 'icmp_ln199_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_435)   --->   "%tmp_5446 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_62, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5891 'bitselect' 'tmp_5446' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%or_ln199_186 = or i1 %tmp_5444, i1 %icmp_ln199_248" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5892 'or' 'or_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%and_ln199_434 = and i1 %or_ln199_186, i1 %tmp_5445" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5893 'and' 'and_ln199_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%zext_ln199_78 = zext i1 %and_ln199_434" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5894 'zext' 'zext_ln199_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5895 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_62 = add i13 %trunc_ln199_61, i13 %zext_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5895 'add' 'add_ln199_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5896 [1/1] (0.00ns)   --->   "%tmp_5447 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_62, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5896 'bitselect' 'tmp_5447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_435)   --->   "%xor_ln199_248 = xor i1 %tmp_5447, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5897 'xor' 'xor_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5898 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_435 = and i1 %tmp_5446, i1 %xor_ln199_248" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5898 'and' 'and_ln199_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5899 [1/1] (0.00ns)   --->   "%tmp_2058 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_62, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5899 'partselect' 'tmp_2058' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5900 [1/1] (0.70ns)   --->   "%icmp_ln199_249 = icmp_eq  i4 %tmp_2058, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5900 'icmp' 'icmp_ln199_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5901 [1/1] (0.00ns)   --->   "%tmp_2059 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_62, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5901 'partselect' 'tmp_2059' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5902 [1/1] (0.70ns)   --->   "%icmp_ln199_250 = icmp_eq  i5 %tmp_2059, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5902 'icmp' 'icmp_ln199_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5903 [1/1] (0.70ns)   --->   "%icmp_ln199_251 = icmp_eq  i5 %tmp_2059, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5903 'icmp' 'icmp_ln199_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%select_ln199_248 = select i1 %and_ln199_435, i1 %icmp_ln199_250, i1 %icmp_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5904 'select' 'select_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%tmp_5448 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_62, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5905 'bitselect' 'tmp_5448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%xor_ln199_318 = xor i1 %tmp_5448, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5906 'xor' 'xor_ln199_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%and_ln199_436 = and i1 %icmp_ln199_249, i1 %xor_ln199_318" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5907 'and' 'and_ln199_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%select_ln199_249 = select i1 %and_ln199_435, i1 %and_ln199_436, i1 %icmp_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5908 'select' 'select_ln199_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%and_ln199_437 = and i1 %and_ln199_435, i1 %icmp_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5909 'and' 'and_ln199_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%xor_ln199_249 = xor i1 %select_ln199_248, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5910 'xor' 'xor_ln199_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%or_ln199_187 = or i1 %tmp_5447, i1 %xor_ln199_249" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5911 'or' 'or_ln199_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%xor_ln199_250 = xor i1 %tmp_5443, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5912 'xor' 'xor_ln199_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5913 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_438 = and i1 %or_ln199_187, i1 %xor_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5913 'and' 'and_ln199_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5914 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_439 = and i1 %tmp_5447, i1 %select_ln199_249" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5914 'and' 'and_ln199_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%or_ln199_254 = or i1 %and_ln199_437, i1 %and_ln199_439" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5915 'or' 'or_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%xor_ln199_251 = xor i1 %or_ln199_254, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5916 'xor' 'xor_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%and_ln199_440 = and i1 %tmp_5443, i1 %xor_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5917 'and' 'and_ln199_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5918 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_251)   --->   "%select_ln199_250 = select i1 %and_ln199_438, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5918 'select' 'select_ln199_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5919 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_188 = or i1 %and_ln199_438, i1 %and_ln199_440" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5919 'or' 'or_ln199_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5920 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_251 = select i1 %or_ln199_188, i13 %select_ln199_250, i13 %add_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5920 'select' 'select_ln199_251' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5921 [1/1] (0.00ns)   --->   "%sext_ln199_63 = sext i13 %masked_kernel_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5921 'sext' 'sext_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5922 [1/1] (1.89ns)   --->   "%mul_ln199_63 = mul i24 %zext_ln199_75, i24 %sext_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5922 'mul' 'mul_ln199_63' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5923 [1/1] (0.00ns)   --->   "%tmp_5449 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_63, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5923 'bitselect' 'tmp_5449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5924 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%trunc_ln199_62 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_63, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5924 'partselect' 'trunc_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%tmp_5450 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_63, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5925 'bitselect' 'tmp_5450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%tmp_5451 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_63, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5926 'bitselect' 'tmp_5451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5927 [1/1] (0.00ns)   --->   "%trunc_ln199_126 = trunc i24 %mul_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5927 'trunc' 'trunc_ln199_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5928 [1/1] (0.70ns)   --->   "%icmp_ln199_252 = icmp_ne  i5 %trunc_ln199_126, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5928 'icmp' 'icmp_ln199_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_442)   --->   "%tmp_5452 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_63, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5929 'bitselect' 'tmp_5452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%or_ln199_189 = or i1 %tmp_5450, i1 %icmp_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5930 'or' 'or_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%and_ln199_441 = and i1 %or_ln199_189, i1 %tmp_5451" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5931 'and' 'and_ln199_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%zext_ln199_79 = zext i1 %and_ln199_441" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5932 'zext' 'zext_ln199_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5933 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_63 = add i13 %trunc_ln199_62, i13 %zext_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5933 'add' 'add_ln199_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5934 [1/1] (0.00ns)   --->   "%tmp_5453 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_63, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5934 'bitselect' 'tmp_5453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_442)   --->   "%xor_ln199_252 = xor i1 %tmp_5453, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5935 'xor' 'xor_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5936 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_442 = and i1 %tmp_5452, i1 %xor_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5936 'and' 'and_ln199_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5937 [1/1] (0.00ns)   --->   "%tmp_2060 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_63, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5937 'partselect' 'tmp_2060' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5938 [1/1] (0.70ns)   --->   "%icmp_ln199_253 = icmp_eq  i4 %tmp_2060, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5938 'icmp' 'icmp_ln199_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5939 [1/1] (0.00ns)   --->   "%tmp_2061 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_63, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5939 'partselect' 'tmp_2061' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5940 [1/1] (0.70ns)   --->   "%icmp_ln199_254 = icmp_eq  i5 %tmp_2061, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5940 'icmp' 'icmp_ln199_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5941 [1/1] (0.70ns)   --->   "%icmp_ln199_255 = icmp_eq  i5 %tmp_2061, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5941 'icmp' 'icmp_ln199_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%select_ln199_252 = select i1 %and_ln199_442, i1 %icmp_ln199_254, i1 %icmp_ln199_255" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5942 'select' 'select_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%tmp_5454 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_63, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5943 'bitselect' 'tmp_5454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%xor_ln199_319 = xor i1 %tmp_5454, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5944 'xor' 'xor_ln199_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%and_ln199_443 = and i1 %icmp_ln199_253, i1 %xor_ln199_319" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5945 'and' 'and_ln199_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%select_ln199_253 = select i1 %and_ln199_442, i1 %and_ln199_443, i1 %icmp_ln199_254" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5946 'select' 'select_ln199_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%and_ln199_444 = and i1 %and_ln199_442, i1 %icmp_ln199_254" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5947 'and' 'and_ln199_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%xor_ln199_253 = xor i1 %select_ln199_252, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5948 'xor' 'xor_ln199_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%or_ln199_190 = or i1 %tmp_5453, i1 %xor_ln199_253" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5949 'or' 'or_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%xor_ln199_254 = xor i1 %tmp_5449, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5950 'xor' 'xor_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5951 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_445 = and i1 %or_ln199_190, i1 %xor_ln199_254" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5951 'and' 'and_ln199_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5952 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_446 = and i1 %tmp_5453, i1 %select_ln199_253" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5952 'and' 'and_ln199_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%or_ln199_255 = or i1 %and_ln199_444, i1 %and_ln199_446" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5953 'or' 'or_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%xor_ln199_255 = xor i1 %or_ln199_255, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5954 'xor' 'xor_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%and_ln199_447 = and i1 %tmp_5449, i1 %xor_ln199_255" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5955 'and' 'and_ln199_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5956 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_255)   --->   "%select_ln199_254 = select i1 %and_ln199_445, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5956 'select' 'select_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5957 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_191 = or i1 %and_ln199_445, i1 %and_ln199_447" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5957 'or' 'or_ln199_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5958 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_255 = select i1 %or_ln199_191, i13 %select_ln199_254, i13 %add_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5958 'select' 'select_ln199_255' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5959 [1/1] (0.00ns)   --->   "%mrv = insertvalue i832 <undef>, i13 %select_ln199_3" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5959 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5960 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i832 %mrv, i13 %select_ln199_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5960 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5961 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i832 %mrv_1, i13 %select_ln199_11" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5961 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5962 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i832 %mrv_2, i13 %select_ln199_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5962 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5963 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i832 %mrv_3, i13 %select_ln199_19" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5963 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5964 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i832 %mrv_4, i13 %select_ln199_23" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5964 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5965 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i832 %mrv_5, i13 %select_ln199_27" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5965 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5966 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i832 %mrv_6, i13 %select_ln199_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5966 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5967 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i832 %mrv_7, i13 %select_ln199_35" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5967 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5968 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i832 %mrv_8, i13 %select_ln199_39" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5968 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5969 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i832 %mrv_9, i13 %select_ln199_43" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5969 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5970 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i832 %mrv_10, i13 %select_ln199_47" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5970 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5971 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i832 %mrv_11, i13 %select_ln199_51" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5971 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5972 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i832 %mrv_12, i13 %select_ln199_55" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5972 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5973 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i832 %mrv_13, i13 %select_ln199_59" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5973 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5974 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i832 %mrv_14, i13 %select_ln199_63" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5974 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5975 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i832 %mrv_15, i13 %select_ln199_67" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5975 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5976 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i832 %mrv_16, i13 %select_ln199_71" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5976 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5977 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i832 %mrv_17, i13 %select_ln199_75" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5977 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5978 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i832 %mrv_18, i13 %select_ln199_79" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5978 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5979 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i832 %mrv_19, i13 %select_ln199_83" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5979 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5980 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i832 %mrv_20, i13 %select_ln199_87" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5980 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5981 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i832 %mrv_21, i13 %select_ln199_91" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5981 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5982 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i832 %mrv_22, i13 %select_ln199_95" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5982 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5983 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i832 %mrv_23, i13 %select_ln199_99" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5983 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5984 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i832 %mrv_24, i13 %select_ln199_103" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5984 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5985 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i832 %mrv_25, i13 %select_ln199_107" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5985 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5986 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i832 %mrv_26, i13 %select_ln199_111" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5986 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5987 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i832 %mrv_27, i13 %select_ln199_115" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5987 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5988 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i832 %mrv_28, i13 %select_ln199_119" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5988 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5989 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i832 %mrv_29, i13 %select_ln199_123" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5989 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5990 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i832 %mrv_30, i13 %select_ln199_127" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5990 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5991 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i832 %mrv_31, i13 %select_ln199_131" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5991 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5992 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i832 %mrv_32, i13 %select_ln199_135" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5992 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5993 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i832 %mrv_33, i13 %select_ln199_139" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5993 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5994 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i832 %mrv_34, i13 %select_ln199_143" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5994 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5995 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i832 %mrv_35, i13 %select_ln199_147" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5995 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5996 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i832 %mrv_36, i13 %select_ln199_151" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5996 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5997 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i832 %mrv_37, i13 %select_ln199_155" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5997 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5998 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i832 %mrv_38, i13 %select_ln199_159" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5998 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5999 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i832 %mrv_39, i13 %select_ln199_163" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 5999 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6000 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i832 %mrv_40, i13 %select_ln199_167" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6000 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6001 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i832 %mrv_41, i13 %select_ln199_171" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6001 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6002 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i832 %mrv_42, i13 %select_ln199_175" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6002 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6003 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i832 %mrv_43, i13 %select_ln199_179" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6003 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6004 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i832 %mrv_44, i13 %select_ln199_183" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6004 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6005 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i832 %mrv_45, i13 %select_ln199_187" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6005 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6006 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i832 %mrv_46, i13 %select_ln199_191" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6006 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6007 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i832 %mrv_47, i13 %select_ln199_195" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6007 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6008 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i832 %mrv_48, i13 %select_ln199_199" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6008 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6009 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i832 %mrv_49, i13 %select_ln199_203" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6009 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6010 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i832 %mrv_50, i13 %select_ln199_207" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6010 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6011 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i832 %mrv_51, i13 %select_ln199_211" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6011 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6012 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i832 %mrv_52, i13 %select_ln199_215" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6012 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6013 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i832 %mrv_53, i13 %select_ln199_219" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6013 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6014 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i832 %mrv_54, i13 %select_ln199_223" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6014 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6015 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i832 %mrv_55, i13 %select_ln199_227" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6015 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6016 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i832 %mrv_56, i13 %select_ln199_231" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6016 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6017 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i832 %mrv_57, i13 %select_ln199_235" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6017 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6018 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i832 %mrv_58, i13 %select_ln199_239" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6018 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6019 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i832 %mrv_59, i13 %select_ln199_243" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6019 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6020 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i832 %mrv_60, i13 %select_ln199_247" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6020 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6021 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i832 %mrv_61, i13 %select_ln199_251" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6021 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6022 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i832 %mrv_62, i13 %select_ln199_255" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6022 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6023 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i832 %mrv_63" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6023 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.892ns
The critical path consists of the following:
	wire read operation ('padding_mask_0_val_read', firmware/nnet_utils/nnet_hept.h:189) on port 'padding_mask_0_val' (firmware/nnet_utils/nnet_hept.h:189) [97]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln189', firmware/nnet_utils/nnet_hept.h:189) [164]  (1.892 ns)

 <State 2>: 4.279ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln190', firmware/nnet_utils/nnet_hept.h:190) [167]  (2.733 ns)
	'icmp' operation 1 bit ('icmp_ln189', firmware/nnet_utils/nnet_hept.h:189) [173]  (0.791 ns)
	'or' operation 1 bit ('or_ln189', firmware/nnet_utils/nnet_hept.h:189) [175]  (0.000 ns)
	'and' operation 1 bit ('and_ln189', firmware/nnet_utils/nnet_hept.h:189) [176]  (0.000 ns)
	'add' operation 13 bit ('add_ln189', firmware/nnet_utils/nnet_hept.h:189) [178]  (0.755 ns)

 <State 3>: 2.994ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [181]  (0.122 ns)
	'select' operation 1 bit ('select_ln189', firmware/nnet_utils/nnet_hept.h:189) [187]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [193]  (0.000 ns)
	'or' operation 1 bit ('or_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [194]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_4', firmware/nnet_utils/nnet_hept.h:189) [196]  (0.278 ns)
	'or' operation 1 bit ('or_ln189_2', firmware/nnet_utils/nnet_hept.h:189) [202]  (0.122 ns)
	'select' operation 13 bit ('masked_kernel', firmware/nnet_utils/nnet_hept.h:189) [203]  (0.321 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [247]  (0.755 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [255]  (0.321 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [299]  (0.755 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [307]  (0.321 ns)

 <State 4>: 3.890ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln191_2', firmware/nnet_utils/nnet_hept.h:191) [352]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln191_5', firmware/nnet_utils/nnet_hept.h:191) [357]  (0.000 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [359]  (0.321 ns)
	'add' operation 12 bit ('add_ln193', firmware/nnet_utils/nnet_hept.h:193) [366]  (0.735 ns)
	'select' operation 12 bit ('select_ln193', firmware/nnet_utils/nnet_hept.h:193) [367]  (0.000 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_hept.h:193) [368]  (0.299 ns)
	'select' operation 11 bit ('index', firmware/nnet_utils/nnet_hept.h:194) [371]  (0.301 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:195) [374]  (0.303 ns)
	'getelementptr' operation 10 bit ('inv_table_addr', firmware/nnet_utils/nnet_hept.h:196) [376]  (0.000 ns)
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [377]  (1.177 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [377]  (1.177 ns)

 <State 6>: 4.197ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln199', firmware/nnet_utils/nnet_hept.h:199) [380]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln199', firmware/nnet_utils/nnet_hept.h:199) [386]  (0.707 ns)
	'or' operation 1 bit ('or_ln199', firmware/nnet_utils/nnet_hept.h:199) [388]  (0.000 ns)
	'and' operation 1 bit ('and_ln199', firmware/nnet_utils/nnet_hept.h:199) [389]  (0.000 ns)
	'add' operation 13 bit ('add_ln199', firmware/nnet_utils/nnet_hept.h:199) [391]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln199', firmware/nnet_utils/nnet_hept.h:199) [393]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [394]  (0.122 ns)
	'select' operation 1 bit ('select_ln199', firmware/nnet_utils/nnet_hept.h:199) [400]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [406]  (0.000 ns)
	'or' operation 1 bit ('or_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [407]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_4', firmware/nnet_utils/nnet_hept.h:199) [409]  (0.278 ns)
	'or' operation 1 bit ('or_ln199_2', firmware/nnet_utils/nnet_hept.h:199) [415]  (0.122 ns)
	'select' operation 13 bit ('select_ln199_3', firmware/nnet_utils/nnet_hept.h:199) [416]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
