
line_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d320  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  0800d5f0  0800d5f0  0001d5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d750  0800d750  0001d750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d758  0800d758  0001d758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d75c  0800d75c  0001d75c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  0800d760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000028  0800d788  00020028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000088  0800d7e8  00020088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a560  200000e8  0800d848  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a648  0800d848  0002a648  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033be0  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc1  00000000  00000000  00053cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c80  00000000  00000000  00058cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af8  00000000  00000000  0005a938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000368c9  00000000  00000000  0005c430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021c2e  00000000  00000000  00092cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015fc99  00000000  00000000  000b4927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002145c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000790c  00000000  00000000  00214614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	200000e8 	.word	0x200000e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800d5d8 	.word	0x0800d5d8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	200000ec 	.word	0x200000ec
 800030c:	0800d5d8 	.word	0x0800d5d8

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065c:	f002 f918 	bl	8002890 <HAL_Init>

  /* USER CODE BEGIN Init */

  ShowTextOnLCD("2.5    0");
 8000660:	4827      	ldr	r0, [pc, #156]	; (8000700 <main+0xa8>)
 8000662:	f001 fb3f 	bl	8001ce4 <ShowTextOnLCD>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000666:	f000 f86d 	bl	8000744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066a:	f000 fb51 	bl	8000d10 <MX_GPIO_Init>
  MX_DMA_Init();
 800066e:	f000 fb1f 	bl	8000cb0 <MX_DMA_Init>
  MX_ETH_Init();
 8000672:	f000 f93b 	bl	80008ec <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000676:	f000 fac7 	bl	8000c08 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 800067a:	f000 fb11 	bl	8000ca0 <MX_USB_OTG_HS_USB_Init>
  MX_TIM2_Init();
 800067e:	f000 f987 	bl	8000990 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000682:	f000 f9f9 	bl	8000a78 <MX_TIM3_Init>
  MX_COMP1_Init();
 8000686:	f000 f8d5 	bl	8000834 <MX_COMP1_Init>
  MX_COMP2_Init();
 800068a:	f000 f901 	bl	8000890 <MX_COMP2_Init>
  MX_TIM17_Init();
 800068e:	f000 fa41 	bl	8000b14 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000692:	f009 fd75 	bl	800a180 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000696:	4a1b      	ldr	r2, [pc, #108]	; (8000704 <main+0xac>)
 8000698:	2100      	movs	r1, #0
 800069a:	481b      	ldr	r0, [pc, #108]	; (8000708 <main+0xb0>)
 800069c:	f009 fdbc 	bl	800a218 <osThreadNew>
 80006a0:	4603      	mov	r3, r0
 80006a2:	4a1a      	ldr	r2, [pc, #104]	; (800070c <main+0xb4>)
 80006a4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  lcdTaskHandle = osThreadNew(StartLCDTask, NULL, &lcdTask_attributes);
 80006a6:	4a1a      	ldr	r2, [pc, #104]	; (8000710 <main+0xb8>)
 80006a8:	2100      	movs	r1, #0
 80006aa:	481a      	ldr	r0, [pc, #104]	; (8000714 <main+0xbc>)
 80006ac:	f009 fdb4 	bl	800a218 <osThreadNew>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4a19      	ldr	r2, [pc, #100]	; (8000718 <main+0xc0>)
 80006b4:	6013      	str	r3, [r2, #0]
  keyboardTaskHandle = osThreadNew(StartKeyboardTask, NULL, &keyboardTask_attributes);
 80006b6:	4a19      	ldr	r2, [pc, #100]	; (800071c <main+0xc4>)
 80006b8:	2100      	movs	r1, #0
 80006ba:	4819      	ldr	r0, [pc, #100]	; (8000720 <main+0xc8>)
 80006bc:	f009 fdac 	bl	800a218 <osThreadNew>
 80006c0:	4603      	mov	r3, r0
 80006c2:	4a18      	ldr	r2, [pc, #96]	; (8000724 <main+0xcc>)
 80006c4:	6013      	str	r3, [r2, #0]
  container_detectTaskHandle = osThreadNew(StartContainerDetectTask, NULL, &container_detectTask_attributes);
 80006c6:	4a18      	ldr	r2, [pc, #96]	; (8000728 <main+0xd0>)
 80006c8:	2100      	movs	r1, #0
 80006ca:	4818      	ldr	r0, [pc, #96]	; (800072c <main+0xd4>)
 80006cc:	f009 fda4 	bl	800a218 <osThreadNew>
 80006d0:	4603      	mov	r3, r0
 80006d2:	4a17      	ldr	r2, [pc, #92]	; (8000730 <main+0xd8>)
 80006d4:	6013      	str	r3, [r2, #0]
  scanerTaskHandle = osThreadNew(StartScanerTask, NULL, &scanerTask_attributes);
 80006d6:	4a17      	ldr	r2, [pc, #92]	; (8000734 <main+0xdc>)
 80006d8:	2100      	movs	r1, #0
 80006da:	4817      	ldr	r0, [pc, #92]	; (8000738 <main+0xe0>)
 80006dc:	f009 fd9c 	bl	800a218 <osThreadNew>
 80006e0:	4603      	mov	r3, r0
 80006e2:	4a16      	ldr	r2, [pc, #88]	; (800073c <main+0xe4>)
 80006e4:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  event_group_1_id = osEventFlagsNew(NULL);
 80006e6:	2000      	movs	r0, #0
 80006e8:	f009 fe44 	bl	800a374 <osEventFlagsNew>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a14      	ldr	r2, [pc, #80]	; (8000740 <main+0xe8>)
 80006f0:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006f2:	f009 fd6b 	bl	800a1cc <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  osDelay(100);
 80006f6:	2064      	movs	r0, #100	; 0x64
 80006f8:	f009 fe21 	bl	800a33e <osDelay>
 80006fc:	e7fb      	b.n	80006f6 <main+0x9e>
 80006fe:	bf00      	nop
 8000700:	0800d638 	.word	0x0800d638
 8000704:	0800d65c 	.word	0x0800d65c
 8000708:	08001f35 	.word	0x08001f35
 800070c:	2000949c 	.word	0x2000949c
 8000710:	0800d680 	.word	0x0800d680
 8000714:	08001021 	.word	0x08001021
 8000718:	20009c30 	.word	0x20009c30
 800071c:	0800d6a4 	.word	0x0800d6a4
 8000720:	080010c1 	.word	0x080010c1
 8000724:	20009c34 	.word	0x20009c34
 8000728:	0800d6c8 	.word	0x0800d6c8
 800072c:	08001425 	.word	0x08001425
 8000730:	20009de4 	.word	0x20009de4
 8000734:	0800d6ec 	.word	0x0800d6ec
 8000738:	08001481 	.word	0x08001481
 800073c:	2000990c 	.word	0x2000990c
 8000740:	20000104 	.word	0x20000104

08000744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b09c      	sub	sp, #112	; 0x70
 8000748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800074e:	224c      	movs	r2, #76	; 0x4c
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f00c ff38 	bl	800d5c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	2220      	movs	r2, #32
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f00c ff32 	bl	800d5c8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000764:	2002      	movs	r0, #2
 8000766:	f004 fde1 	bl	800532c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800076a:	2300      	movs	r3, #0
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	4b30      	ldr	r3, [pc, #192]	; (8000830 <SystemClock_Config+0xec>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	4a2f      	ldr	r2, [pc, #188]	; (8000830 <SystemClock_Config+0xec>)
 8000774:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000778:	6193      	str	r3, [r2, #24]
 800077a:	4b2d      	ldr	r3, [pc, #180]	; (8000830 <SystemClock_Config+0xec>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000786:	bf00      	nop
 8000788:	4b29      	ldr	r3, [pc, #164]	; (8000830 <SystemClock_Config+0xec>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000790:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000794:	d1f8      	bne.n	8000788 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000796:	2322      	movs	r3, #34	; 0x22
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800079a:	2301      	movs	r3, #1
 800079c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800079e:	2340      	movs	r3, #64	; 0x40
 80007a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007a2:	2301      	movs	r3, #1
 80007a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a6:	2302      	movs	r3, #2
 80007a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007aa:	2300      	movs	r3, #0
 80007ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007ae:	2304      	movs	r3, #4
 80007b0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80007b2:	2322      	movs	r3, #34	; 0x22
 80007b4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80007ba:	2306      	movs	r3, #6
 80007bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007be:	2302      	movs	r3, #2
 80007c0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007c2:	230c      	movs	r3, #12
 80007c4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007c6:	2300      	movs	r3, #0
 80007c8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007ca:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007ce:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d4:	4618      	mov	r0, r3
 80007d6:	f004 fde3 	bl	80053a0 <HAL_RCC_OscConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80007e0:	f001 fbc2 	bl	8001f68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e4:	233f      	movs	r3, #63	; 0x3f
 80007e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e8:	2303      	movs	r3, #3
 80007ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007f0:	2308      	movs	r3, #8
 80007f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007f4:	2340      	movs	r3, #64	; 0x40
 80007f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007f8:	2340      	movs	r3, #64	; 0x40
 80007fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000800:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000802:	2340      	movs	r3, #64	; 0x40
 8000804:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2103      	movs	r1, #3
 800080a:	4618      	mov	r0, r3
 800080c:	f005 f956 	bl	8005abc <HAL_RCC_ClockConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000816:	f001 fba7 	bl	8001f68 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800081a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800081e:	2100      	movs	r1, #0
 8000820:	2000      	movs	r0, #0
 8000822:	f005 fb01 	bl	8005e28 <HAL_RCC_MCOConfig>
}
 8000826:	bf00      	nop
 8000828:	3770      	adds	r7, #112	; 0x70
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	58024800 	.word	0x58024800

08000834 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000838:	4b13      	ldr	r3, [pc, #76]	; (8000888 <MX_COMP1_Init+0x54>)
 800083a:	4a14      	ldr	r2, [pc, #80]	; (800088c <MX_COMP1_Init+0x58>)
 800083c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800083e:	4b12      	ldr	r3, [pc, #72]	; (8000888 <MX_COMP1_Init+0x54>)
 8000840:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000844:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000846:	4b10      	ldr	r3, [pc, #64]	; (8000888 <MX_COMP1_Init+0x54>)
 8000848:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800084c:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_COMP1_Init+0x54>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_COMP1_Init+0x54>)
 8000856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800085a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800085c:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <MX_COMP1_Init+0x54>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_COMP1_Init+0x54>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <MX_COMP1_Init+0x54>)
 800086a:	2200      	movs	r2, #0
 800086c:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_COMP1_Init+0x54>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	; (8000888 <MX_COMP1_Init+0x54>)
 8000876:	f002 f89f 	bl	80029b8 <HAL_COMP_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_COMP1_Init+0x50>
  {
    Error_Handler();
 8000880:	f001 fb72 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20009894 	.word	0x20009894
 800088c:	5800380c 	.word	0x5800380c

08000890 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000894:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <MX_COMP2_Init+0x54>)
 8000896:	4a14      	ldr	r2, [pc, #80]	; (80008e8 <MX_COMP2_Init+0x58>)
 8000898:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800089a:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <MX_COMP2_Init+0x54>)
 800089c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80008a0:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80008a2:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80008a8:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b6:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008b8:	4b0a      	ldr	r3, [pc, #40]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80008be:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008c4:	4b07      	ldr	r3, [pc, #28]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80008d0:	4804      	ldr	r0, [pc, #16]	; (80008e4 <MX_COMP2_Init+0x54>)
 80008d2:	f002 f871 	bl	80029b8 <HAL_COMP_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 80008dc:	f001 fb44 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20009c38 	.word	0x20009c38
 80008e8:	58003810 	.word	0x58003810

080008ec <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008f0:	4b22      	ldr	r3, [pc, #136]	; (800097c <MX_ETH_Init+0x90>)
 80008f2:	4a23      	ldr	r2, [pc, #140]	; (8000980 <MX_ETH_Init+0x94>)
 80008f4:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 80008f6:	4b21      	ldr	r3, [pc, #132]	; (800097c <MX_ETH_Init+0x90>)
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 80008fe:	4b1f      	ldr	r3, [pc, #124]	; (800097c <MX_ETH_Init+0x90>)
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	3301      	adds	r3, #1
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000908:	4b1c      	ldr	r3, [pc, #112]	; (800097c <MX_ETH_Init+0x90>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	3302      	adds	r3, #2
 800090e:	22e1      	movs	r2, #225	; 0xe1
 8000910:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000912:	4b1a      	ldr	r3, [pc, #104]	; (800097c <MX_ETH_Init+0x90>)
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	3303      	adds	r3, #3
 8000918:	2200      	movs	r2, #0
 800091a:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 800091c:	4b17      	ldr	r3, [pc, #92]	; (800097c <MX_ETH_Init+0x90>)
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	3304      	adds	r3, #4
 8000922:	2200      	movs	r2, #0
 8000924:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 8000926:	4b15      	ldr	r3, [pc, #84]	; (800097c <MX_ETH_Init+0x90>)
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	3305      	adds	r3, #5
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <MX_ETH_Init+0x90>)
 8000932:	2201      	movs	r2, #1
 8000934:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_ETH_Init+0x90>)
 8000938:	4a12      	ldr	r2, [pc, #72]	; (8000984 <MX_ETH_Init+0x98>)
 800093a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_ETH_Init+0x90>)
 800093e:	4a12      	ldr	r2, [pc, #72]	; (8000988 <MX_ETH_Init+0x9c>)
 8000940:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_ETH_Init+0x90>)
 8000944:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000948:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800094a:	480c      	ldr	r0, [pc, #48]	; (800097c <MX_ETH_Init+0x90>)
 800094c:	f003 fefe 	bl	800474c <HAL_ETH_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 8000956:	f001 fb07 	bl	8001f68 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800095a:	2234      	movs	r2, #52	; 0x34
 800095c:	2100      	movs	r1, #0
 800095e:	480b      	ldr	r0, [pc, #44]	; (800098c <MX_ETH_Init+0xa0>)
 8000960:	f00c fe32 	bl	800d5c8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_ETH_Init+0xa0>)
 8000966:	2221      	movs	r2, #33	; 0x21
 8000968:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_ETH_Init+0xa0>)
 800096c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000970:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000972:	4b06      	ldr	r3, [pc, #24]	; (800098c <MX_ETH_Init+0xa0>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20009d28 	.word	0x20009d28
 8000980:	40028000 	.word	0x40028000
 8000984:	20000088 	.word	0x20000088
 8000988:	20000028 	.word	0x20000028
 800098c:	20009db0 	.word	0x20009db0

08000990 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08e      	sub	sp, #56	; 0x38
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000996:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a4:	f107 031c 	add.w	r3, r7, #28
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009b0:	463b      	mov	r3, r7
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
 80009bc:	611a      	str	r2, [r3, #16]
 80009be:	615a      	str	r2, [r3, #20]
 80009c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009c2:	4b2c      	ldr	r3, [pc, #176]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275;
 80009ca:	4b2a      	ldr	r3, [pc, #168]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009cc:	f240 1213 	movw	r2, #275	; 0x113
 80009d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d2:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3;
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009da:	2203      	movs	r2, #3
 80009dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009de:	4b25      	ldr	r3, [pc, #148]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e4:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009ea:	4822      	ldr	r0, [pc, #136]	; (8000a74 <MX_TIM2_Init+0xe4>)
 80009ec:	f006 ffba 	bl	8007964 <HAL_TIM_Base_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80009f6:	f001 fab7 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009fe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a04:	4619      	mov	r1, r3
 8000a06:	481b      	ldr	r0, [pc, #108]	; (8000a74 <MX_TIM2_Init+0xe4>)
 8000a08:	f007 fbf2 	bl	80081f0 <HAL_TIM_ConfigClockSource>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000a12:	f001 faa9 	bl	8001f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a16:	4817      	ldr	r0, [pc, #92]	; (8000a74 <MX_TIM2_Init+0xe4>)
 8000a18:	f007 f8e3 	bl	8007be2 <HAL_TIM_PWM_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000a22:	f001 faa1 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a2e:	f107 031c 	add.w	r3, r7, #28
 8000a32:	4619      	mov	r1, r3
 8000a34:	480f      	ldr	r0, [pc, #60]	; (8000a74 <MX_TIM2_Init+0xe4>)
 8000a36:	f008 f909 	bl	8008c4c <HAL_TIMEx_MasterConfigSynchronization>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000a40:	f001 fa92 	bl	8001f68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a44:	2360      	movs	r3, #96	; 0x60
 8000a46:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a50:	2300      	movs	r3, #0
 8000a52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a54:	463b      	mov	r3, r7
 8000a56:	2204      	movs	r2, #4
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4806      	ldr	r0, [pc, #24]	; (8000a74 <MX_TIM2_Init+0xe4>)
 8000a5c:	f007 fab8 	bl	8007fd0 <HAL_TIM_PWM_ConfigChannel>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000a66:	f001 fa7f 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	3738      	adds	r7, #56	; 0x38
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20009c64 	.word	0x20009c64

08000a78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a96:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000a98:	4a1d      	ldr	r2, [pc, #116]	; (8000b10 <MX_TIM3_Init+0x98>)
 8000a9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 275;
 8000a9c:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000a9e:	f240 1213 	movw	r2, #275	; 0x113
 8000aa2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa4:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000aaa:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000aac:	2264      	movs	r2, #100	; 0x64
 8000aae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab0:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000abc:	4813      	ldr	r0, [pc, #76]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000abe:	f006 ff51 	bl	8007964 <HAL_TIM_Base_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000ac8:	f001 fa4e 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ad2:	f107 0310 	add.w	r3, r7, #16
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	480c      	ldr	r0, [pc, #48]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000ada:	f007 fb89 	bl	80081f0 <HAL_TIM_ConfigClockSource>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ae4:	f001 fa40 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aec:	2300      	movs	r3, #0
 8000aee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	4619      	mov	r1, r3
 8000af4:	4805      	ldr	r0, [pc, #20]	; (8000b0c <MX_TIM3_Init+0x94>)
 8000af6:	f008 f8a9 	bl	8008c4c <HAL_TIMEx_MasterConfigSynchronization>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000b00:	f001 fa32 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b04:	bf00      	nop
 8000b06:	3720      	adds	r7, #32
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	200098c0 	.word	0x200098c0
 8000b10:	40000400 	.word	0x40000400

08000b14 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b092      	sub	sp, #72	; 0x48
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]
 8000b2a:	615a      	str	r2, [r3, #20]
 8000b2c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b2e:	463b      	mov	r3, r7
 8000b30:	222c      	movs	r2, #44	; 0x2c
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f00c fd47 	bl	800d5c8 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b3a:	4b31      	ldr	r3, [pc, #196]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b3c:	4a31      	ldr	r2, [pc, #196]	; (8000c04 <MX_TIM17_Init+0xf0>)
 8000b3e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000b40:	4b2f      	ldr	r3, [pc, #188]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b46:	4b2e      	ldr	r3, [pc, #184]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000b4c:	4b2c      	ldr	r3, [pc, #176]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b52:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b54:	4b2a      	ldr	r3, [pc, #168]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b5a:	4b29      	ldr	r3, [pc, #164]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b60:	4b27      	ldr	r3, [pc, #156]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b66:	4826      	ldr	r0, [pc, #152]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b68:	f006 fefc 	bl	8007964 <HAL_TIM_Base_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8000b72:	f001 f9f9 	bl	8001f68 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8000b76:	4822      	ldr	r0, [pc, #136]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000b78:	f006 ffd2 	bl	8007b20 <HAL_TIM_OC_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8000b82:	f001 f9f1 	bl	8001f68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b92:	2300      	movs	r3, #0
 8000b94:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4815      	ldr	r0, [pc, #84]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000bac:	f007 f99a 	bl	8007ee4 <HAL_TIM_OC_ConfigChannel>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8000bb6:	f001 f9d7 	bl	8001f68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000bdc:	463b      	mov	r3, r7
 8000bde:	4619      	mov	r1, r3
 8000be0:	4807      	ldr	r0, [pc, #28]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000be2:	f008 f8cf 	bl	8008d84 <HAL_TIMEx_ConfigBreakDeadTime>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8000bec:	f001 f9bc 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000bf0:	4803      	ldr	r0, [pc, #12]	; (8000c00 <MX_TIM17_Init+0xec>)
 8000bf2:	f001 fc5b 	bl	80024ac <HAL_TIM_MspPostInit>

}
 8000bf6:	bf00      	nop
 8000bf8:	3748      	adds	r7, #72	; 0x48
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20009668 	.word	0x20009668
 8000c04:	40014800 	.word	0x40014800

08000c08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c0c:	4b22      	ldr	r3, [pc, #136]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c0e:	4a23      	ldr	r2, [pc, #140]	; (8000c9c <MX_USART3_UART_Init+0x94>)
 8000c10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c12:	4b21      	ldr	r3, [pc, #132]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c20:	4b1d      	ldr	r3, [pc, #116]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c26:	4b1c      	ldr	r3, [pc, #112]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c2e:	220c      	movs	r2, #12
 8000c30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c32:	4b19      	ldr	r3, [pc, #100]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c38:	4b17      	ldr	r3, [pc, #92]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c3e:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c44:	4b14      	ldr	r3, [pc, #80]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c4a:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c50:	4811      	ldr	r0, [pc, #68]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c52:	f008 f933 	bl	8008ebc <HAL_UART_Init>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c5c:	f001 f984 	bl	8001f68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c60:	2100      	movs	r1, #0
 8000c62:	480d      	ldr	r0, [pc, #52]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c64:	f009 f97e 	bl	8009f64 <HAL_UARTEx_SetTxFifoThreshold>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c6e:	f001 f97b 	bl	8001f68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c72:	2100      	movs	r1, #0
 8000c74:	4808      	ldr	r0, [pc, #32]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c76:	f009 f9b3 	bl	8009fe0 <HAL_UARTEx_SetRxFifoThreshold>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c80:	f001 f972 	bl	8001f68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c84:	4804      	ldr	r0, [pc, #16]	; (8000c98 <MX_USART3_UART_Init+0x90>)
 8000c86:	f009 f934 	bl	8009ef2 <HAL_UARTEx_DisableFifoMode>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c90:	f001 f96a 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20009560 	.word	0x20009560
 8000c9c:	40004800 	.word	0x40004800

08000ca0 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
	...

08000cb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <MX_DMA_Init+0x5c>)
 8000cb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cbc:	4a13      	ldr	r2, [pc, #76]	; (8000d0c <MX_DMA_Init+0x5c>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cc6:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <MX_DMA_Init+0x5c>)
 8000cc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ccc:	f003 0301 	and.w	r3, r3, #1
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2105      	movs	r1, #5
 8000cd8:	200b      	movs	r0, #11
 8000cda:	f002 f84f 	bl	8002d7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000cde:	200b      	movs	r0, #11
 8000ce0:	f002 f866 	bl	8002db0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 11, 0);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	210b      	movs	r1, #11
 8000ce8:	200c      	movs	r0, #12
 8000cea:	f002 f847 	bl	8002d7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000cee:	200c      	movs	r0, #12
 8000cf0:	f002 f85e 	bl	8002db0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 11, 0);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	210b      	movs	r1, #11
 8000cf8:	200d      	movs	r0, #13
 8000cfa:	f002 f83f 	bl	8002d7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000cfe:	200d      	movs	r0, #13
 8000d00:	f002 f856 	bl	8002db0 <HAL_NVIC_EnableIRQ>

}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	58024400 	.word	0x58024400

08000d10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08e      	sub	sp, #56	; 0x38
 8000d14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
 8000d20:	609a      	str	r2, [r3, #8]
 8000d22:	60da      	str	r2, [r3, #12]
 8000d24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d26:	4bb5      	ldr	r3, [pc, #724]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d2c:	4ab3      	ldr	r2, [pc, #716]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d2e:	f043 0310 	orr.w	r3, r3, #16
 8000d32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d36:	4bb1      	ldr	r3, [pc, #708]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d3c:	f003 0310 	and.w	r3, r3, #16
 8000d40:	623b      	str	r3, [r7, #32]
 8000d42:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d44:	4bad      	ldr	r3, [pc, #692]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d4a:	4aac      	ldr	r2, [pc, #688]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d4c:	f043 0304 	orr.w	r3, r3, #4
 8000d50:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d54:	4ba9      	ldr	r3, [pc, #676]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d5a:	f003 0304 	and.w	r3, r3, #4
 8000d5e:	61fb      	str	r3, [r7, #28]
 8000d60:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d62:	4ba6      	ldr	r3, [pc, #664]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d68:	4aa4      	ldr	r2, [pc, #656]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d6a:	f043 0320 	orr.w	r3, r3, #32
 8000d6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d72:	4ba2      	ldr	r3, [pc, #648]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d78:	f003 0320 	and.w	r3, r3, #32
 8000d7c:	61bb      	str	r3, [r7, #24]
 8000d7e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d80:	4b9e      	ldr	r3, [pc, #632]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d86:	4a9d      	ldr	r2, [pc, #628]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d90:	4b9a      	ldr	r3, [pc, #616]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9e:	4b97      	ldr	r3, [pc, #604]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000da4:	4a95      	ldr	r2, [pc, #596]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dae:	4b93      	ldr	r3, [pc, #588]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbc:	4b8f      	ldr	r3, [pc, #572]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dc2:	4a8e      	ldr	r2, [pc, #568]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dcc:	4b8b      	ldr	r3, [pc, #556]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dda:	4b88      	ldr	r3, [pc, #544]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000de0:	4a86      	ldr	r2, [pc, #536]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000de2:	f043 0308 	orr.w	r3, r3, #8
 8000de6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dea:	4b84      	ldr	r3, [pc, #528]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000df8:	4b80      	ldr	r3, [pc, #512]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dfe:	4a7f      	ldr	r2, [pc, #508]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e08:	4b7c      	ldr	r3, [pc, #496]	; (8000ffc <MX_GPIO_Init+0x2ec>)
 8000e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000e16:	2200      	movs	r2, #0
 8000e18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000e1c:	4878      	ldr	r0, [pc, #480]	; (8001000 <MX_GPIO_Init+0x2f0>)
 8000e1e:	f004 fa6b 	bl	80052f8 <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000e28:	4876      	ldr	r0, [pc, #472]	; (8001004 <MX_GPIO_Init+0x2f4>)
 8000e2a:	f004 fa65 	bl	80052f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f244 4101 	movw	r1, #17409	; 0x4401
 8000e34:	4874      	ldr	r0, [pc, #464]	; (8001008 <MX_GPIO_Init+0x2f8>)
 8000e36:	f004 fa5f 	bl	80052f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f240 410f 	movw	r1, #1039	; 0x40f
 8000e40:	4872      	ldr	r0, [pc, #456]	; (800100c <MX_GPIO_Init+0x2fc>)
 8000e42:	f004 fa59 	bl	80052f8 <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin LINE_ST_Pin E_LCD_Pin
                           LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000e46:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000e4a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4868      	ldr	r0, [pc, #416]	; (8001000 <MX_GPIO_Init+0x2f0>)
 8000e60:	f004 f88a 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e76:	4619      	mov	r1, r3
 8000e78:	4865      	ldr	r0, [pc, #404]	; (8001010 <MX_GPIO_Init+0x300>)
 8000e7a:	f004 f87d 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX1_Pin MUX2_Pin MUX3_Pin MUX4_Pin
                           MUX5_Pin MUX6_Pin MUX7_Pin MUX8_Pin */
  GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin|MUX3_Pin|MUX4_Pin
 8000e7e:	23ff      	movs	r3, #255	; 0xff
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
                          |MUX5_Pin|MUX6_Pin|MUX7_Pin|MUX8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e82:	2300      	movs	r3, #0
 8000e84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	485c      	ldr	r0, [pc, #368]	; (8001004 <MX_GPIO_Init+0x2f4>)
 8000e92:	f004 f871 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 8000e96:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ea8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eac:	4619      	mov	r1, r3
 8000eae:	4855      	ldr	r0, [pc, #340]	; (8001004 <MX_GPIO_Init+0x2f4>)
 8000eb0:	f004 f862 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LIGHT_CONTROL_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin;
 8000eb4:	f244 4301 	movw	r3, #17409	; 0x4401
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eca:	4619      	mov	r1, r3
 8000ecc:	484e      	ldr	r0, [pc, #312]	; (8001008 <MX_GPIO_Init+0x2f8>)
 8000ece:	f004 f853 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTAINER_DETECT_Pin */
  GPIO_InitStruct.Pin = CONTAINER_DETECT_Pin;
 8000ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000edc:	2301      	movs	r3, #1
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONTAINER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4846      	ldr	r0, [pc, #280]	; (8001000 <MX_GPIO_Init+0x2f0>)
 8000ee8:	f004 f846 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000eec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000ef0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000efa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efe:	4619      	mov	r1, r3
 8000f00:	483f      	ldr	r0, [pc, #252]	; (8001000 <MX_GPIO_Init+0x2f0>)
 8000f02:	f004 f839 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f20:	4619      	mov	r1, r3
 8000f22:	4839      	ldr	r0, [pc, #228]	; (8001008 <MX_GPIO_Init+0x2f8>)
 8000f24:	f004 f828 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000f28:	f240 430f 	movw	r3, #1039	; 0x40f
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4832      	ldr	r0, [pc, #200]	; (800100c <MX_GPIO_Init+0x2fc>)
 8000f42:	f004 f819 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000f46:	2380      	movs	r3, #128	; 0x80
 8000f48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f4a:	4b32      	ldr	r3, [pc, #200]	; (8001014 <MX_GPIO_Init+0x304>)
 8000f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000f52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f56:	4619      	mov	r1, r3
 8000f58:	482f      	ldr	r0, [pc, #188]	; (8001018 <MX_GPIO_Init+0x308>)
 8000f5a:	f004 f80d 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f64:	2302      	movs	r3, #2
 8000f66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000f70:	2300      	movs	r3, #0
 8000f72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4828      	ldr	r0, [pc, #160]	; (800101c <MX_GPIO_Init+0x30c>)
 8000f7c:	f003 fffc 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000f80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f92:	4619      	mov	r1, r3
 8000f94:	4821      	ldr	r0, [pc, #132]	; (800101c <MX_GPIO_Init+0x30c>)
 8000f96:	f003 ffef 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000f9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000fac:	230a      	movs	r3, #10
 8000fae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000fb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4819      	ldr	r0, [pc, #100]	; (800101c <MX_GPIO_Init+0x30c>)
 8000fb8:	f003 ffde 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin|COL3_Pin;
 8000fbc:	23f0      	movs	r3, #240	; 0xf0
 8000fbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480f      	ldr	r0, [pc, #60]	; (800100c <MX_GPIO_Init+0x2fc>)
 8000fd0:	f003 ffd2 	bl	8004f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fd4:	2340      	movs	r3, #64	; 0x40
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fe4:	2307      	movs	r3, #7
 8000fe6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fec:	4619      	mov	r1, r3
 8000fee:	4806      	ldr	r0, [pc, #24]	; (8001008 <MX_GPIO_Init+0x2f8>)
 8000ff0:	f003 ffc2 	bl	8004f78 <HAL_GPIO_Init>

}
 8000ff4:	bf00      	nop
 8000ff6:	3738      	adds	r7, #56	; 0x38
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	58024400 	.word	0x58024400
 8001000:	58021000 	.word	0x58021000
 8001004:	58021400 	.word	0x58021400
 8001008:	58020400 	.word	0x58020400
 800100c:	58020c00 	.word	0x58020c00
 8001010:	58020800 	.word	0x58020800
 8001014:	11110000 	.word	0x11110000
 8001018:	58021800 	.word	0x58021800
 800101c:	58020000 	.word	0x58020000

08001020 <StartLCDTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartLCDTask(void *argument)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

	TuningLCD();
 8001028:	f000 fd38 	bl	8001a9c <TuningLCD>

	for(;;)
	{
	//	osEventFlagsWait(event_group_1_id, FLAG_REQUEST_LCD_UPDATE, osFlagsWaitAny, osWaitForever);

		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 800102c:	2001      	movs	r0, #1
 800102e:	f000 fd89 	bl	8001b44 <CommandLCD>
		osDelay(2);
 8001032:	2002      	movs	r0, #2
 8001034:	f009 f983 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[0]);
 8001038:	4b20      	ldr	r3, [pc, #128]	; (80010bc <StartLCDTask+0x9c>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fdc7 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001042:	2001      	movs	r0, #1
 8001044:	f009 f97b 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[1]);
 8001048:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <StartLCDTask+0x9c>)
 800104a:	785b      	ldrb	r3, [r3, #1]
 800104c:	4618      	mov	r0, r3
 800104e:	f000 fdbf 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001052:	2001      	movs	r0, #1
 8001054:	f009 f973 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[2]);
 8001058:	4b18      	ldr	r3, [pc, #96]	; (80010bc <StartLCDTask+0x9c>)
 800105a:	789b      	ldrb	r3, [r3, #2]
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fdb7 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001062:	2001      	movs	r0, #1
 8001064:	f009 f96b 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[3]);
 8001068:	4b14      	ldr	r3, [pc, #80]	; (80010bc <StartLCDTask+0x9c>)
 800106a:	78db      	ldrb	r3, [r3, #3]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fdaf 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001072:	2001      	movs	r0, #1
 8001074:	f009 f963 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[4]);
 8001078:	4b10      	ldr	r3, [pc, #64]	; (80010bc <StartLCDTask+0x9c>)
 800107a:	791b      	ldrb	r3, [r3, #4]
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fda7 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001082:	2001      	movs	r0, #1
 8001084:	f009 f95b 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[5]);
 8001088:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <StartLCDTask+0x9c>)
 800108a:	795b      	ldrb	r3, [r3, #5]
 800108c:	4618      	mov	r0, r3
 800108e:	f000 fd9f 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 8001092:	2001      	movs	r0, #1
 8001094:	f009 f953 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[6]);
 8001098:	4b08      	ldr	r3, [pc, #32]	; (80010bc <StartLCDTask+0x9c>)
 800109a:	799b      	ldrb	r3, [r3, #6]
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fd97 	bl	8001bd0 <WriteLCD>
		osDelay(1);//Delay_us(1000);//osDelay(2);
 80010a2:	2001      	movs	r0, #1
 80010a4:	f009 f94b 	bl	800a33e <osDelay>
		WriteLCD(PositionLCD[7]);
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <StartLCDTask+0x9c>)
 80010aa:	79db      	ldrb	r3, [r3, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fd8f 	bl	8001bd0 <WriteLCD>
		osDelay(250);
 80010b2:	20fa      	movs	r0, #250	; 0xfa
 80010b4:	f009 f943 	bl	800a33e <osDelay>
		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 80010b8:	e7b8      	b.n	800102c <StartLCDTask+0xc>
 80010ba:	bf00      	nop
 80010bc:	20009c28 	.word	0x20009c28

080010c0 <StartKeyboardTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartKeyboardTask(void *argument)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	77fb      	strb	r3, [r7, #31]
	uint32_t key_current_state = 0, key_previous_state = 0, key_current_status = 0, key_previous_status = 0, key_event_status = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61bb      	str	r3, [r7, #24]
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	2300      	movs	r3, #0
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
	   *	in memory:
	   *
	   *				D#0*C987B654A321
	   */

	  key_current_state = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61bb      	str	r3, [r7, #24]

	  for(i=0; i<4; i++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	77fb      	strb	r3, [r7, #31]
 80010e8:	e029      	b.n	800113e <StartKeyboardTask+0x7e>
	  {
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << i); // set row
 80010ea:	4b25      	ldr	r3, [pc, #148]	; (8001180 <StartKeyboardTask+0xc0>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	7ffa      	ldrb	r2, [r7, #31]
 80010f0:	2101      	movs	r1, #1
 80010f2:	fa01 f202 	lsl.w	r2, r1, r2
 80010f6:	4611      	mov	r1, r2
 80010f8:	4a21      	ldr	r2, [pc, #132]	; (8001180 <StartKeyboardTask+0xc0>)
 80010fa:	430b      	orrs	r3, r1
 80010fc:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 80010fe:	2001      	movs	r0, #1
 8001100:	f001 fc22 	bl	8002948 <HAL_Delay>
		  key_current_state |= ( ((KEY_GPIO_Port->IDR & 0x000000f0) >> 4) << (i * 4) );
 8001104:	4b1e      	ldr	r3, [pc, #120]	; (8001180 <StartKeyboardTask+0xc0>)
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	091b      	lsrs	r3, r3, #4
 800110a:	f003 020f 	and.w	r2, r3, #15
 800110e:	7ffb      	ldrb	r3, [r7, #31]
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << (i + 16)); // clear row
 800111c:	4b18      	ldr	r3, [pc, #96]	; (8001180 <StartKeyboardTask+0xc0>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	7ffa      	ldrb	r2, [r7, #31]
 8001122:	3210      	adds	r2, #16
 8001124:	2101      	movs	r1, #1
 8001126:	fa01 f202 	lsl.w	r2, r1, r2
 800112a:	4611      	mov	r1, r2
 800112c:	4a14      	ldr	r2, [pc, #80]	; (8001180 <StartKeyboardTask+0xc0>)
 800112e:	430b      	orrs	r3, r1
 8001130:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 8001132:	2001      	movs	r0, #1
 8001134:	f001 fc08 	bl	8002948 <HAL_Delay>
	  for(i=0; i<4; i++)
 8001138:	7ffb      	ldrb	r3, [r7, #31]
 800113a:	3301      	adds	r3, #1
 800113c:	77fb      	strb	r3, [r7, #31]
 800113e:	7ffb      	ldrb	r3, [r7, #31]
 8001140:	2b03      	cmp	r3, #3
 8001142:	d9d2      	bls.n	80010ea <StartKeyboardTask+0x2a>
	  }

	  for (i=0; i<16; i++)
 8001144:	2300      	movs	r3, #0
 8001146:	77fb      	strb	r3, [r7, #31]
 8001148:	e04b      	b.n	80011e2 <StartKeyboardTask+0x122>
	  {
		  if (key_current_state & (1 << i))
 800114a:	7ffb      	ldrb	r3, [r7, #31]
 800114c:	2201      	movs	r2, #1
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	461a      	mov	r2, r3
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	4013      	ands	r3, r2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d013      	beq.n	8001184 <StartKeyboardTask+0xc4>
		  {
			  if (key_previous_state & (1 << i))
 800115c:	7ffb      	ldrb	r3, [r7, #31]
 800115e:	2201      	movs	r2, #1
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	461a      	mov	r2, r3
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	4013      	ands	r3, r2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d01c      	beq.n	80011a8 <StartKeyboardTask+0xe8>
			  {
				  key_current_status |= (1 << i);
 800116e:	7ffb      	ldrb	r3, [r7, #31]
 8001170:	2201      	movs	r2, #1
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	461a      	mov	r2, r3
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	4313      	orrs	r3, r2
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	e013      	b.n	80011a8 <StartKeyboardTask+0xe8>
 8001180:	58020c00 	.word	0x58020c00
			  }
		  }
		  else
		  {
			  if (!(key_previous_state & (1 << i)))
 8001184:	7ffb      	ldrb	r3, [r7, #31]
 8001186:	2201      	movs	r2, #1
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	461a      	mov	r2, r3
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	4013      	ands	r3, r2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d108      	bne.n	80011a8 <StartKeyboardTask+0xe8>
			  {
				  key_current_status &= ~(1 << i);
 8001196:	7ffb      	ldrb	r3, [r7, #31]
 8001198:	2201      	movs	r2, #1
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	4013      	ands	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
			  }
		  }

		  if ( (key_current_status & (1 << i)) && (!(key_previous_status & (1 << i))) )
 80011a8:	7ffb      	ldrb	r3, [r7, #31]
 80011aa:	2201      	movs	r2, #1
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	461a      	mov	r2, r3
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4013      	ands	r3, r2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d010      	beq.n	80011dc <StartKeyboardTask+0x11c>
 80011ba:	7ffb      	ldrb	r3, [r7, #31]
 80011bc:	2201      	movs	r2, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	461a      	mov	r2, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	4013      	ands	r3, r2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d107      	bne.n	80011dc <StartKeyboardTask+0x11c>
		  {
			  key_event_status |= (1 << i);
 80011cc:	7ffb      	ldrb	r3, [r7, #31]
 80011ce:	2201      	movs	r2, #1
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	461a      	mov	r2, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	4313      	orrs	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
	  for (i=0; i<16; i++)
 80011dc:	7ffb      	ldrb	r3, [r7, #31]
 80011de:	3301      	adds	r3, #1
 80011e0:	77fb      	strb	r3, [r7, #31]
 80011e2:	7ffb      	ldrb	r3, [r7, #31]
 80011e4:	2b0f      	cmp	r3, #15
 80011e6:	d9b0      	bls.n	800114a <StartKeyboardTask+0x8a>
		  }
	  }


	  key_previous_state = key_current_state;
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	617b      	str	r3, [r7, #20]

	  key_previous_status = key_current_status;
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	60fb      	str	r3, [r7, #12]

	  // defining button events

	  if (key_event_status & KEY_1)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00c      	beq.n	8001214 <StartKeyboardTask+0x154>
	  {
		  key_event_status &= ~KEY_1;
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	f023 0301 	bic.w	r3, r3, #1
 8001200:	60bb      	str	r3, [r7, #8]

		  numObjects = 1;
 8001202:	4b86      	ldr	r3, [pc, #536]	; (800141c <StartKeyboardTask+0x35c>)
 8001204:	2201      	movs	r2, #1
 8001206:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001208:	4b84      	ldr	r3, [pc, #528]	; (800141c <StartKeyboardTask+0x35c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fda2 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_2)
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00c      	beq.n	8001238 <StartKeyboardTask+0x178>
	  {
		  key_event_status &= ~KEY_2;
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	f023 0302 	bic.w	r3, r3, #2
 8001224:	60bb      	str	r3, [r7, #8]

		  numObjects = 2;
 8001226:	4b7d      	ldr	r3, [pc, #500]	; (800141c <StartKeyboardTask+0x35c>)
 8001228:	2202      	movs	r2, #2
 800122a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800122c:	4b7b      	ldr	r3, [pc, #492]	; (800141c <StartKeyboardTask+0x35c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fd90 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_3)
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	2b00      	cmp	r3, #0
 8001240:	d00c      	beq.n	800125c <StartKeyboardTask+0x19c>
	  {
		  key_event_status &= ~KEY_3;
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	f023 0304 	bic.w	r3, r3, #4
 8001248:	60bb      	str	r3, [r7, #8]

		  numObjects = 3;
 800124a:	4b74      	ldr	r3, [pc, #464]	; (800141c <StartKeyboardTask+0x35c>)
 800124c:	2203      	movs	r2, #3
 800124e:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001250:	4b72      	ldr	r3, [pc, #456]	; (800141c <StartKeyboardTask+0x35c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f000 fd7e 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_4)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	f003 0310 	and.w	r3, r3, #16
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00c      	beq.n	8001280 <StartKeyboardTask+0x1c0>
	  {
		  key_event_status &= ~KEY_4;
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	f023 0310 	bic.w	r3, r3, #16
 800126c:	60bb      	str	r3, [r7, #8]

		  numObjects = 4;
 800126e:	4b6b      	ldr	r3, [pc, #428]	; (800141c <StartKeyboardTask+0x35c>)
 8001270:	2204      	movs	r2, #4
 8001272:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001274:	4b69      	ldr	r3, [pc, #420]	; (800141c <StartKeyboardTask+0x35c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fd6c 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_5)
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	f003 0320 	and.w	r3, r3, #32
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00c      	beq.n	80012a4 <StartKeyboardTask+0x1e4>
	  {
		  key_event_status &= ~KEY_5;
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	f023 0320 	bic.w	r3, r3, #32
 8001290:	60bb      	str	r3, [r7, #8]

		  numObjects = 5;
 8001292:	4b62      	ldr	r3, [pc, #392]	; (800141c <StartKeyboardTask+0x35c>)
 8001294:	2205      	movs	r2, #5
 8001296:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001298:	4b60      	ldr	r3, [pc, #384]	; (800141c <StartKeyboardTask+0x35c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 fd5a 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_6)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00c      	beq.n	80012c8 <StartKeyboardTask+0x208>
	  {
		  key_event_status &= ~KEY_6;
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012b4:	60bb      	str	r3, [r7, #8]

		  numObjects = 6;
 80012b6:	4b59      	ldr	r3, [pc, #356]	; (800141c <StartKeyboardTask+0x35c>)
 80012b8:	2206      	movs	r2, #6
 80012ba:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80012bc:	4b57      	ldr	r3, [pc, #348]	; (800141c <StartKeyboardTask+0x35c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fd48 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_7)
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d00c      	beq.n	80012ec <StartKeyboardTask+0x22c>
	  {
		  key_event_status &= ~KEY_7;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012d8:	60bb      	str	r3, [r7, #8]

		  numObjects = 7;
 80012da:	4b50      	ldr	r3, [pc, #320]	; (800141c <StartKeyboardTask+0x35c>)
 80012dc:	2207      	movs	r2, #7
 80012de:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80012e0:	4b4e      	ldr	r3, [pc, #312]	; (800141c <StartKeyboardTask+0x35c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fd36 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_8)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00c      	beq.n	8001310 <StartKeyboardTask+0x250>
	  {
		  key_event_status &= ~KEY_8;
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80012fc:	60bb      	str	r3, [r7, #8]

		  numObjects = 8;
 80012fe:	4b47      	ldr	r3, [pc, #284]	; (800141c <StartKeyboardTask+0x35c>)
 8001300:	2208      	movs	r2, #8
 8001302:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001304:	4b45      	ldr	r3, [pc, #276]	; (800141c <StartKeyboardTask+0x35c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f000 fd24 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_9)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00c      	beq.n	8001334 <StartKeyboardTask+0x274>
	  {
		  key_event_status &= ~KEY_9;
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001320:	60bb      	str	r3, [r7, #8]

		  numObjects = 9;
 8001322:	4b3e      	ldr	r3, [pc, #248]	; (800141c <StartKeyboardTask+0x35c>)
 8001324:	2209      	movs	r2, #9
 8001326:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001328:	4b3c      	ldr	r3, [pc, #240]	; (800141c <StartKeyboardTask+0x35c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fd12 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_0)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00c      	beq.n	8001358 <StartKeyboardTask+0x298>
	  {
		  key_event_status &= ~KEY_0;
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001344:	60bb      	str	r3, [r7, #8]

		  numObjects = 10;
 8001346:	4b35      	ldr	r3, [pc, #212]	; (800141c <StartKeyboardTask+0x35c>)
 8001348:	220a      	movs	r2, #10
 800134a:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 800134c:	4b33      	ldr	r3, [pc, #204]	; (800141c <StartKeyboardTask+0x35c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f000 fd00 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_A)
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00c      	beq.n	800137c <StartKeyboardTask+0x2bc>
	  {
		  key_event_status &= ~KEY_A;
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	f023 0308 	bic.w	r3, r3, #8
 8001368:	60bb      	str	r3, [r7, #8]

		  numObjects = 11;
 800136a:	4b2c      	ldr	r3, [pc, #176]	; (800141c <StartKeyboardTask+0x35c>)
 800136c:	220b      	movs	r2, #11
 800136e:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001370:	4b2a      	ldr	r3, [pc, #168]	; (800141c <StartKeyboardTask+0x35c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f000 fcee 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  if (key_event_status & KEY_B)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00c      	beq.n	80013a0 <StartKeyboardTask+0x2e0>
	  {
		  key_event_status &= ~KEY_B;
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800138c:	60bb      	str	r3, [r7, #8]

		  numObjects = 12;
 800138e:	4b23      	ldr	r3, [pc, #140]	; (800141c <StartKeyboardTask+0x35c>)
 8001390:	220c      	movs	r2, #12
 8001392:	601a      	str	r2, [r3, #0]
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 8001394:	4b21      	ldr	r3, [pc, #132]	; (800141c <StartKeyboardTask+0x35c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2100      	movs	r1, #0
 800139a:	4618      	mov	r0, r3
 800139c:	f000 fcdc 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  // C key

	  if (key_event_status & KEY_C)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d00b      	beq.n	80013c2 <StartKeyboardTask+0x302>
	  {
		  key_event_status &= ~KEY_C;
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80013b0:	60bb      	str	r3, [r7, #8]

		  Clear_Counter();
 80013b2:	f000 fb3f 	bl	8001a34 <Clear_Counter>
		  ShowNumberOnLCD((uint32_t)numObjects, 0);
 80013b6:	4b19      	ldr	r3, [pc, #100]	; (800141c <StartKeyboardTask+0x35c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 fccb 	bl	8001d58 <ShowNumberOnLCD>
	  }

	  // SRAT key

	  if (key_event_status & KEY_STAR)
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d016      	beq.n	80013fa <StartKeyboardTask+0x33a>
	  {
		  key_event_status &= ~KEY_STAR;
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013d2:	60bb      	str	r3, [r7, #8]

		  if (numObjects)
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <StartKeyboardTask+0x35c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d00e      	beq.n	80013fa <StartKeyboardTask+0x33a>
		  {
				if(num_show_object_area < numObjects)
 80013dc:	4b10      	ldr	r3, [pc, #64]	; (8001420 <StartKeyboardTask+0x360>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b0e      	ldr	r3, [pc, #56]	; (800141c <StartKeyboardTask+0x35c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d205      	bcs.n	80013f4 <StartKeyboardTask+0x334>
				{
					num_show_object_area++;
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <StartKeyboardTask+0x360>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	4a0c      	ldr	r2, [pc, #48]	; (8001420 <StartKeyboardTask+0x360>)
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e002      	b.n	80013fa <StartKeyboardTask+0x33a>
				}
				else
				{
					num_show_object_area = 1;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <StartKeyboardTask+0x360>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	601a      	str	r2, [r3, #0]
		  }
	  }

	  // GIRD key

	  if (key_event_status & KEY_GRID)
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d006      	beq.n	8001412 <StartKeyboardTask+0x352>
	  {
		  key_event_status &= ~KEY_GRID;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800140a:	60bb      	str	r3, [r7, #8]

		  num_show_object_area = 0;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <StartKeyboardTask+0x360>)
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
	  }

	  osDelay(100);
 8001412:	2064      	movs	r0, #100	; 0x64
 8001414:	f008 ff93 	bl	800a33e <osDelay>
	  key_current_state = 0;
 8001418:	e662      	b.n	80010e0 <StartKeyboardTask+0x20>
 800141a:	bf00      	nop
 800141c:	20000110 	.word	0x20000110
 8001420:	20000114 	.word	0x20000114

08001424 <StartContainerDetectTask>:
  * @brief  Function implementing the LCD Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartContainerDetectTask(void *argument)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	static uint8_t previous_state = 1, event_state = 0;

	/* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 800142c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001430:	4810      	ldr	r0, [pc, #64]	; (8001474 <StartContainerDetectTask+0x50>)
 8001432:	f003 ff49 	bl	80052c8 <HAL_GPIO_ReadPin>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d006      	beq.n	800144a <StartContainerDetectTask+0x26>
	  {
		  previous_state = 1;
 800143c:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <StartContainerDetectTask+0x54>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
		  event_state = 0;
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <StartContainerDetectTask+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
 8001448:	e00f      	b.n	800146a <StartContainerDetectTask+0x46>
	  }
	  else
	  {
			if (!previous_state)
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <StartContainerDetectTask+0x54>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d108      	bne.n	8001464 <StartContainerDetectTask+0x40>
			{
				if(!event_state)
 8001452:	4b0a      	ldr	r3, [pc, #40]	; (800147c <StartContainerDetectTask+0x58>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d104      	bne.n	8001464 <StartContainerDetectTask+0x40>
				{
					event_state = 1;
 800145a:	4b08      	ldr	r3, [pc, #32]	; (800147c <StartContainerDetectTask+0x58>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]

					Clear_Counter();
 8001460:	f000 fae8 	bl	8001a34 <Clear_Counter>
				}
			}

			previous_state = 0;
 8001464:	4b04      	ldr	r3, [pc, #16]	; (8001478 <StartContainerDetectTask+0x54>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(100);
 800146a:	2064      	movs	r0, #100	; 0x64
 800146c:	f008 ff67 	bl	800a33e <osDelay>
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 8001470:	e7dc      	b.n	800142c <StartContainerDetectTask+0x8>
 8001472:	bf00      	nop
 8001474:	58021000 	.word	0x58021000
 8001478:	20000000 	.word	0x20000000
 800147c:	20000124 	.word	0x20000124

08001480 <StartScanerTask>:
  * @brief  Function implementing the Scaner Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartScanerTask(void *argument)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001486:	af00      	add	r7, sp, #0
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	6018      	str	r0, [r3, #0]
	uint32_t j, p, i;
	uint8_t current_line[LINE_SIZE], NumObjectsInCurrentLine = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	uint8_t lastbit = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2


	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny, osWaitForever);
 8001498:	4bc7      	ldr	r3, [pc, #796]	; (80017b8 <StartScanerTask+0x338>)
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
 80014a0:	2200      	movs	r2, #0
 80014a2:	2102      	movs	r1, #2
 80014a4:	f009 f80b 	bl	800a4be <osEventFlagsWait>

		if (osEventFlagsGet(event_group_1_id) & SECOND_BUFFER_LINE_1)
 80014a8:	4bc3      	ldr	r3, [pc, #780]	; (80017b8 <StartScanerTask+0x338>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f008 ffe5 	bl	800a47c <osEventFlagsGet>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d003      	beq.n	80014c4 <StartScanerTask+0x44>
		{
			pbuffer = BufferCOMP1;
 80014bc:	4bbf      	ldr	r3, [pc, #764]	; (80017bc <StartScanerTask+0x33c>)
 80014be:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80014c2:	e002      	b.n	80014ca <StartScanerTask+0x4a>
		}
		else
		{
			pbuffer = BufferCOMP2;
 80014c4:	4bbe      	ldr	r3, [pc, #760]	; (80017c0 <StartScanerTask+0x340>)
 80014c6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
		}

	  	NumObjectsInCurrentLine = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	  	lastbit = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

	  	for (j = 0; j < LINE_SIZE_EXP; j++)
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80014dc:	e114      	b.n	8001708 <StartScanerTask+0x288>
	  	{
	  		if(pbuffer[j] & COMP_SR_C1VAL)
 80014de:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 80014e8:	4413      	add	r3, r2
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d00a      	beq.n	800150a <StartScanerTask+0x8a>
	  		{
	  			current_line[j] = 0;
 80014f4:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80014f8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014fc:	4413      	add	r3, r2
 80014fe:	2200      	movs	r2, #0
 8001500:	701a      	strb	r2, [r3, #0]
	  			lastbit = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2
 8001508:	e0ed      	b.n	80016e6 <StartScanerTask+0x266>
	  		}
	  		else
	  		{
	  			if(!lastbit)
 800150a:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d11b      	bne.n	800154a <StartScanerTask+0xca>
	  			{
	  				NumObjectsInCurrentLine++;
 8001512:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001516:	3301      	adds	r3, #1
 8001518:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3

	  				p_objects_current_line[NumObjectsInCurrentLine-1] = &objects_current_line[NumObjectsInCurrentLine-1];
 800151c:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001520:	3b01      	subs	r3, #1
 8001522:	f897 21f3 	ldrb.w	r2, [r7, #499]	; 0x1f3
 8001526:	3a01      	subs	r2, #1
 8001528:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4419      	add	r1, r3
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	  				p_objects_current_line[NumObjectsInCurrentLine-1]->area = 0;
 8001538:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 800153c:	1e5a      	subs	r2, r3, #1
 800153e:	f107 030c 	add.w	r3, r7, #12
 8001542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
	  			}

	  			current_line[j] = NumObjectsInCurrentLine;
 800154a:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 800154e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001552:	4413      	add	r3, r2
 8001554:	f897 21f3 	ldrb.w	r2, [r7, #499]	; 0x1f3
 8001558:	701a      	strb	r2, [r3, #0]
	  			p_objects_current_line[NumObjectsInCurrentLine-1]->area++;
 800155a:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 800155e:	1e5a      	subs	r2, r3, #1
 8001560:	f107 030c 	add.w	r3, r7, #12
 8001564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001568:	881a      	ldrh	r2, [r3, #0]
 800156a:	3201      	adds	r2, #1
 800156c:	b292      	uxth	r2, r2
 800156e:	801a      	strh	r2, [r3, #0]
	  			lastbit = 1;
 8001570:	2301      	movs	r3, #1
 8001572:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

	  			if(last_line[j])
 8001576:	4a93      	ldr	r2, [pc, #588]	; (80017c4 <StartScanerTask+0x344>)
 8001578:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800157c:	4413      	add	r3, r2
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 80b0 	beq.w	80016e6 <StartScanerTask+0x266>
	  			{
	  				p_objects_last_line[last_line[j]-1]->cont = 1;
 8001586:	4a8f      	ldr	r2, [pc, #572]	; (80017c4 <StartScanerTask+0x344>)
 8001588:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800158c:	4413      	add	r3, r2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	3b01      	subs	r3, #1
 8001592:	4a8d      	ldr	r2, [pc, #564]	; (80017c8 <StartScanerTask+0x348>)
 8001594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001598:	2201      	movs	r2, #1
 800159a:	709a      	strb	r2, [r3, #2]

	  				if (!p_objects_last_line[last_line[j]-1]->sl)
 800159c:	4a89      	ldr	r2, [pc, #548]	; (80017c4 <StartScanerTask+0x344>)
 800159e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015a2:	4413      	add	r3, r2
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	4a87      	ldr	r2, [pc, #540]	; (80017c8 <StartScanerTask+0x348>)
 80015aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ae:	78db      	ldrb	r3, [r3, #3]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d134      	bne.n	800161e <StartScanerTask+0x19e>
	  				{
	  					p_objects_last_line[last_line[j]-1]->sl = current_line[j];
 80015b4:	4a83      	ldr	r2, [pc, #524]	; (80017c4 <StartScanerTask+0x344>)
 80015b6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015ba:	4413      	add	r3, r2
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	3b01      	subs	r3, #1
 80015c0:	4a81      	ldr	r2, [pc, #516]	; (80017c8 <StartScanerTask+0x348>)
 80015c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c6:	f507 71c6 	add.w	r1, r7, #396	; 0x18c
 80015ca:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80015ce:	440a      	add	r2, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	70da      	strb	r2, [r3, #3]
	  					p_objects_current_line[current_line[j]-1]->area += p_objects_last_line[last_line[j]-1]->area;
 80015d4:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80015d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015dc:	4413      	add	r3, r2
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	1e5a      	subs	r2, r3, #1
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ea:	8819      	ldrh	r1, [r3, #0]
 80015ec:	4a75      	ldr	r2, [pc, #468]	; (80017c4 <StartScanerTask+0x344>)
 80015ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015f2:	4413      	add	r3, r2
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	4a73      	ldr	r2, [pc, #460]	; (80017c8 <StartScanerTask+0x348>)
 80015fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fe:	881a      	ldrh	r2, [r3, #0]
 8001600:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 8001604:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001608:	4403      	add	r3, r0
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	1e58      	subs	r0, r3, #1
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001616:	440a      	add	r2, r1
 8001618:	b292      	uxth	r2, r2
 800161a:	801a      	strh	r2, [r3, #0]
 800161c:	e063      	b.n	80016e6 <StartScanerTask+0x266>
	  				}
	  				else
	  				{
	  					if (p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1] != p_objects_current_line[current_line[j]-1])
 800161e:	4a69      	ldr	r2, [pc, #420]	; (80017c4 <StartScanerTask+0x344>)
 8001620:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001624:	4413      	add	r3, r2
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	3b01      	subs	r3, #1
 800162a:	4a67      	ldr	r2, [pc, #412]	; (80017c8 <StartScanerTask+0x348>)
 800162c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001630:	78db      	ldrb	r3, [r3, #3]
 8001632:	1e5a      	subs	r2, r3, #1
 8001634:	f107 030c 	add.w	r3, r7, #12
 8001638:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800163c:	f507 71c6 	add.w	r1, r7, #396	; 0x18c
 8001640:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001644:	440b      	add	r3, r1
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	1e59      	subs	r1, r3, #1
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001652:	429a      	cmp	r2, r3
 8001654:	d047      	beq.n	80016e6 <StartScanerTask+0x266>
	  					{
	  						p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl-1]->area += p_objects_current_line[current_line[j]-1]->area;
 8001656:	4a5b      	ldr	r2, [pc, #364]	; (80017c4 <StartScanerTask+0x344>)
 8001658:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800165c:	4413      	add	r3, r2
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	3b01      	subs	r3, #1
 8001662:	4a59      	ldr	r2, [pc, #356]	; (80017c8 <StartScanerTask+0x348>)
 8001664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001668:	78db      	ldrb	r3, [r3, #3]
 800166a:	1e5a      	subs	r2, r3, #1
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001674:	8819      	ldrh	r1, [r3, #0]
 8001676:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 800167a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800167e:	4413      	add	r3, r2
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	1e5a      	subs	r2, r3, #1
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800168c:	881a      	ldrh	r2, [r3, #0]
 800168e:	484d      	ldr	r0, [pc, #308]	; (80017c4 <StartScanerTask+0x344>)
 8001690:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001694:	4403      	add	r3, r0
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	3b01      	subs	r3, #1
 800169a:	484b      	ldr	r0, [pc, #300]	; (80017c8 <StartScanerTask+0x348>)
 800169c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80016a0:	78db      	ldrb	r3, [r3, #3]
 80016a2:	1e58      	subs	r0, r3, #1
 80016a4:	f107 030c 	add.w	r3, r7, #12
 80016a8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80016ac:	440a      	add	r2, r1
 80016ae:	b292      	uxth	r2, r2
 80016b0:	801a      	strh	r2, [r3, #0]

	  						p_objects_current_line[current_line[j]-1] = p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1];
 80016b2:	4a44      	ldr	r2, [pc, #272]	; (80017c4 <StartScanerTask+0x344>)
 80016b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016b8:	4413      	add	r3, r2
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	3b01      	subs	r3, #1
 80016be:	4a42      	ldr	r2, [pc, #264]	; (80017c8 <StartScanerTask+0x348>)
 80016c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c4:	78db      	ldrb	r3, [r3, #3]
 80016c6:	1e59      	subs	r1, r3, #1
 80016c8:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80016cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016d0:	4413      	add	r3, r2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	1e5a      	subs	r2, r3, #1
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80016de:	f107 030c 	add.w	r3, r7, #12
 80016e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  			}
	  		}

	  		//  ???    ? ?   ?  ??? ?? 

	  		last_line[j] = current_line[j];
 80016e6:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80016ea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016ee:	4413      	add	r3, r2
 80016f0:	7819      	ldrb	r1, [r3, #0]
 80016f2:	4a34      	ldr	r2, [pc, #208]	; (80017c4 <StartScanerTask+0x344>)
 80016f4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016f8:	4413      	add	r3, r2
 80016fa:	460a      	mov	r2, r1
 80016fc:	701a      	strb	r2, [r3, #0]
	  	for (j = 0; j < LINE_SIZE_EXP; j++)
 80016fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001702:	3301      	adds	r3, #1
 8001704:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001708:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800170c:	2b2f      	cmp	r3, #47	; 0x2f
 800170e:	f67f aee6 	bls.w	80014de <StartScanerTask+0x5e>
	  	}

	  	// ? ?  ??    

	  	for (j=0; j < NumObjectsInLastLine; j++)
 8001712:	2300      	movs	r3, #0
 8001714:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001718:	e128      	b.n	800196c <StartScanerTask+0x4ec>
	  	{
	  		if (!p_objects_last_line[j]->cont)
 800171a:	4a2b      	ldr	r2, [pc, #172]	; (80017c8 <StartScanerTask+0x348>)
 800171c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001724:	789b      	ldrb	r3, [r3, #2]
 8001726:	2b00      	cmp	r3, #0
 8001728:	f040 811b 	bne.w	8001962 <StartScanerTask+0x4e2>
	  		{
	  			if(numObjects == 1000)
 800172c:	4b27      	ldr	r3, [pc, #156]	; (80017cc <StartScanerTask+0x34c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001734:	d102      	bne.n	800173c <StartScanerTask+0x2bc>
	  			{
	  				numObjects = 0;
 8001736:	4b25      	ldr	r3, [pc, #148]	; (80017cc <StartScanerTask+0x34c>)
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
	  			}

	  			if (numObjects == 10)
 800173c:	4b23      	ldr	r3, [pc, #140]	; (80017cc <StartScanerTask+0x34c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b0a      	cmp	r3, #10
 8001742:	d15b      	bne.n	80017fc <StartScanerTask+0x37c>
	  			{
	  				for (i=0;i<10;i++)
 8001744:	2300      	movs	r3, #0
 8001746:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 800174a:	e00f      	b.n	800176c <StartScanerTask+0x2ec>
	  				{
	  					max_area += Objects_area[i];
 800174c:	4a20      	ldr	r2, [pc, #128]	; (80017d0 <StartScanerTask+0x350>)
 800174e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001756:	461a      	mov	r2, r3
 8001758:	4b1e      	ldr	r3, [pc, #120]	; (80017d4 <StartScanerTask+0x354>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4413      	add	r3, r2
 800175e:	4a1d      	ldr	r2, [pc, #116]	; (80017d4 <StartScanerTask+0x354>)
 8001760:	6013      	str	r3, [r2, #0]
	  				for (i=0;i<10;i++)
 8001762:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001766:	3301      	adds	r3, #1
 8001768:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 800176c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001770:	2b09      	cmp	r3, #9
 8001772:	d9eb      	bls.n	800174c <StartScanerTask+0x2cc>
	  				}
	  				max_area /=10;
 8001774:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <StartScanerTask+0x354>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a17      	ldr	r2, [pc, #92]	; (80017d8 <StartScanerTask+0x358>)
 800177a:	fba2 2303 	umull	r2, r3, r2, r3
 800177e:	08db      	lsrs	r3, r3, #3
 8001780:	4a14      	ldr	r2, [pc, #80]	; (80017d4 <StartScanerTask+0x354>)
 8001782:	6013      	str	r3, [r2, #0]

	  				if(max_area < 70)
 8001784:	4b13      	ldr	r3, [pc, #76]	; (80017d4 <StartScanerTask+0x354>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b45      	cmp	r3, #69	; 0x45
 800178a:	d827      	bhi.n	80017dc <StartScanerTask+0x35c>
	  				{
	  					max_area *=2.4;
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <StartScanerTask+0x354>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	ee07 3a90 	vmov	s15, r3
 8001794:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001798:	ed9f 6b05 	vldr	d6, [pc, #20]	; 80017b0 <StartScanerTask+0x330>
 800179c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017a0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017a4:	ee17 2a90 	vmov	r2, s15
 80017a8:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <StartScanerTask+0x354>)
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	e026      	b.n	80017fc <StartScanerTask+0x37c>
 80017ae:	bf00      	nop
 80017b0:	33333333 	.word	0x33333333
 80017b4:	40033333 	.word	0x40033333
 80017b8:	20000104 	.word	0x20000104
 80017bc:	200096b4 	.word	0x200096b4
 80017c0:	200099e8 	.word	0x200099e8
 80017c4:	2000943c 	.word	0x2000943c
 80017c8:	200094a0 	.word	0x200094a0
 80017cc:	20000110 	.word	0x20000110
 80017d0:	20009de8 	.word	0x20009de8
 80017d4:	20000118 	.word	0x20000118
 80017d8:	cccccccd 	.word	0xcccccccd
	  				}
	  				else
	  				{
	  					max_area *=1.95;
 80017dc:	4b8a      	ldr	r3, [pc, #552]	; (8001a08 <StartScanerTask+0x588>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80017e8:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8001a00 <StartScanerTask+0x580>
 80017ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017f0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017f4:	ee17 2a90 	vmov	r2, s15
 80017f8:	4b83      	ldr	r3, [pc, #524]	; (8001a08 <StartScanerTask+0x588>)
 80017fa:	601a      	str	r2, [r3, #0]
	  				}
	  			}

	  			if(p_objects_last_line[j]->area < 2000)
 80017fc:	4a83      	ldr	r2, [pc, #524]	; (8001a0c <StartScanerTask+0x58c>)
 80017fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800180c:	f080 80a3 	bcs.w	8001956 <StartScanerTask+0x4d6>
	  			{
	  				if (max_area)
 8001810:	4b7d      	ldr	r3, [pc, #500]	; (8001a08 <StartScanerTask+0x588>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d045      	beq.n	80018a4 <StartScanerTask+0x424>
	  				{
	  					while (p_objects_last_line[j]->area)
 8001818:	e03b      	b.n	8001892 <StartScanerTask+0x412>
	  					{
	  						if (p_objects_last_line[j]->area > max_area)
 800181a:	4a7c      	ldr	r2, [pc, #496]	; (8001a0c <StartScanerTask+0x58c>)
 800181c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	461a      	mov	r2, r3
 8001828:	4b77      	ldr	r3, [pc, #476]	; (8001a08 <StartScanerTask+0x588>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	429a      	cmp	r2, r3
 800182e:	d919      	bls.n	8001864 <StartScanerTask+0x3e4>
	  						{
	  							Objects_area[numObjects] = max_area;
 8001830:	4b75      	ldr	r3, [pc, #468]	; (8001a08 <StartScanerTask+0x588>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b76      	ldr	r3, [pc, #472]	; (8001a10 <StartScanerTask+0x590>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	b291      	uxth	r1, r2
 800183a:	4a76      	ldr	r2, [pc, #472]	; (8001a14 <StartScanerTask+0x594>)
 800183c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area -= max_area;
 8001840:	4a72      	ldr	r2, [pc, #456]	; (8001a0c <StartScanerTask+0x58c>)
 8001842:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184a:	8819      	ldrh	r1, [r3, #0]
 800184c:	4b6e      	ldr	r3, [pc, #440]	; (8001a08 <StartScanerTask+0x588>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	b29a      	uxth	r2, r3
 8001852:	486e      	ldr	r0, [pc, #440]	; (8001a0c <StartScanerTask+0x58c>)
 8001854:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001858:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800185c:	1a8a      	subs	r2, r1, r2
 800185e:	b292      	uxth	r2, r2
 8001860:	801a      	strh	r2, [r3, #0]
 8001862:	e011      	b.n	8001888 <StartScanerTask+0x408>
	  						}
	  						else
	  						{
	  							Objects_area[numObjects] = p_objects_last_line[j]->area;
 8001864:	4a69      	ldr	r2, [pc, #420]	; (8001a0c <StartScanerTask+0x58c>)
 8001866:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800186a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800186e:	4b68      	ldr	r3, [pc, #416]	; (8001a10 <StartScanerTask+0x590>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	8811      	ldrh	r1, [r2, #0]
 8001874:	4a67      	ldr	r2, [pc, #412]	; (8001a14 <StartScanerTask+0x594>)
 8001876:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area = 0;
 800187a:	4a64      	ldr	r2, [pc, #400]	; (8001a0c <StartScanerTask+0x58c>)
 800187c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001884:	2200      	movs	r2, #0
 8001886:	801a      	strh	r2, [r3, #0]
	  						}
	  						numObjects++;
 8001888:	4b61      	ldr	r3, [pc, #388]	; (8001a10 <StartScanerTask+0x590>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	3301      	adds	r3, #1
 800188e:	4a60      	ldr	r2, [pc, #384]	; (8001a10 <StartScanerTask+0x590>)
 8001890:	6013      	str	r3, [r2, #0]
	  					while (p_objects_last_line[j]->area)
 8001892:	4a5e      	ldr	r2, [pc, #376]	; (8001a0c <StartScanerTask+0x58c>)
 8001894:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1bb      	bne.n	800181a <StartScanerTask+0x39a>
 80018a2:	e00f      	b.n	80018c4 <StartScanerTask+0x444>
	  					}
	  				}
	  				else
	  				{
	  					Objects_area[numObjects] = p_objects_last_line[j]->area;
 80018a4:	4a59      	ldr	r2, [pc, #356]	; (8001a0c <StartScanerTask+0x58c>)
 80018a6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80018aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018ae:	4b58      	ldr	r3, [pc, #352]	; (8001a10 <StartScanerTask+0x590>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	8811      	ldrh	r1, [r2, #0]
 80018b4:	4a57      	ldr	r2, [pc, #348]	; (8001a14 <StartScanerTask+0x594>)
 80018b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  					numObjects++;
 80018ba:	4b55      	ldr	r3, [pc, #340]	; (8001a10 <StartScanerTask+0x590>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	3301      	adds	r3, #1
 80018c0:	4a53      	ldr	r2, [pc, #332]	; (8001a10 <StartScanerTask+0x590>)
 80018c2:	6013      	str	r3, [r2, #0]
	  				}

	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 80018c4:	2301      	movs	r3, #1
 80018c6:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80018ca:	e00f      	b.n	80018ec <StartScanerTask+0x46c>
	  				{
	  					pices_time[p-1] = pices_time[p];
 80018cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018d0:	3b01      	subs	r3, #1
 80018d2:	4951      	ldr	r1, [pc, #324]	; (8001a18 <StartScanerTask+0x598>)
 80018d4:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 80018d8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80018dc:	494e      	ldr	r1, [pc, #312]	; (8001a18 <StartScanerTask+0x598>)
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 80018e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018e6:	3301      	adds	r3, #1
 80018e8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80018ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018f0:	2b07      	cmp	r3, #7
 80018f2:	d9eb      	bls.n	80018cc <StartScanerTask+0x44c>
	  				}

	  				pices_time[NUM_PICES_PERIOD - 1]  = system_time;
 80018f4:	4b49      	ldr	r3, [pc, #292]	; (8001a1c <StartScanerTask+0x59c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a47      	ldr	r2, [pc, #284]	; (8001a18 <StartScanerTask+0x598>)
 80018fa:	61d3      	str	r3, [r2, #28]

	  				if (numObjects > (NUM_PICES_PERIOD - 1))
 80018fc:	4b44      	ldr	r3, [pc, #272]	; (8001a10 <StartScanerTask+0x590>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b07      	cmp	r3, #7
 8001902:	d92e      	bls.n	8001962 <StartScanerTask+0x4e2>
	  				{
	  					pice_period = (pices_time[NUM_PICES_PERIOD - 1] - pices_time[0]) / NUM_PICES_PERIOD;
 8001904:	4b44      	ldr	r3, [pc, #272]	; (8001a18 <StartScanerTask+0x598>)
 8001906:	69da      	ldr	r2, [r3, #28]
 8001908:	4b43      	ldr	r3, [pc, #268]	; (8001a18 <StartScanerTask+0x598>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	08db      	lsrs	r3, r3, #3
 8001910:	4a43      	ldr	r2, [pc, #268]	; (8001a20 <StartScanerTask+0x5a0>)
 8001912:	6013      	str	r3, [r2, #0]
	  					if (pice_period < MIN_PICE_PERIOD)
 8001914:	4b42      	ldr	r3, [pc, #264]	; (8001a20 <StartScanerTask+0x5a0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b1d      	cmp	r3, #29
 800191a:	d822      	bhi.n	8001962 <StartScanerTask+0x4e2>
	  					{
	  						if (counter_num_extra_count < 5)
 800191c:	4b41      	ldr	r3, [pc, #260]	; (8001a24 <StartScanerTask+0x5a4>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b04      	cmp	r3, #4
 8001922:	d81e      	bhi.n	8001962 <StartScanerTask+0x4e2>
	  						{
	  							counter_num_extra_count++;
 8001924:	4b3f      	ldr	r3, [pc, #252]	; (8001a24 <StartScanerTask+0x5a4>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	3301      	adds	r3, #1
 800192a:	4a3e      	ldr	r2, [pc, #248]	; (8001a24 <StartScanerTask+0x5a4>)
 800192c:	6013      	str	r3, [r2, #0]
	  							//ShowNumExtraCountOnLeds(counter_num_extra_count);

	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 800192e:	2300      	movs	r3, #0
 8001930:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001934:	e00a      	b.n	800194c <StartScanerTask+0x4cc>
	  							{
	  								pices_time[p] = 0;
 8001936:	4a38      	ldr	r2, [pc, #224]	; (8001a18 <StartScanerTask+0x598>)
 8001938:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800193c:	2100      	movs	r1, #0
 800193e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 8001942:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001946:	3301      	adds	r3, #1
 8001948:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 800194c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001950:	2b07      	cmp	r3, #7
 8001952:	d9f0      	bls.n	8001936 <StartScanerTask+0x4b6>
 8001954:	e005      	b.n	8001962 <StartScanerTask+0x4e2>
	  				}

	  			}
	  			else
	  			{
	  				osEventFlagsSet(event_group_1_id, ERROR_COUNT_OBJECTS);
 8001956:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <StartScanerTask+0x5a8>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2108      	movs	r1, #8
 800195c:	4618      	mov	r0, r3
 800195e:	f008 fd49 	bl	800a3f4 <osEventFlagsSet>
	  	for (j=0; j < NumObjectsInLastLine; j++)
 8001962:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001966:	3301      	adds	r3, #1
 8001968:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 800196c:	4b2f      	ldr	r3, [pc, #188]	; (8001a2c <StartScanerTask+0x5ac>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001976:	4293      	cmp	r3, r2
 8001978:	f4ff aecf 	bcc.w	800171a <StartScanerTask+0x29a>
	  		}
	  	}

	  	// ?     

	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001982:	e030      	b.n	80019e6 <StartScanerTask+0x566>
	  	{
	  		p_objects_last_line[j] = &objects_last_line[0] + (p_objects_current_line[j] - &objects_current_line[0]);
 8001984:	f107 030c 	add.w	r3, r7, #12
 8001988:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 800198c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001990:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	461a      	mov	r2, r3
 8001998:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <StartScanerTask+0x5b0>)
 800199a:	441a      	add	r2, r3
 800199c:	491b      	ldr	r1, [pc, #108]	; (8001a0c <StartScanerTask+0x58c>)
 800199e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  		p_objects_last_line[j]->area = p_objects_current_line[j]->area;
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80019ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80019b2:	4916      	ldr	r1, [pc, #88]	; (8001a0c <StartScanerTask+0x58c>)
 80019b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019bc:	8812      	ldrh	r2, [r2, #0]
 80019be:	801a      	strh	r2, [r3, #0]
	  		p_objects_last_line[j]->cont = 0;
 80019c0:	4a12      	ldr	r2, [pc, #72]	; (8001a0c <StartScanerTask+0x58c>)
 80019c2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ca:	2200      	movs	r2, #0
 80019cc:	709a      	strb	r2, [r3, #2]
	  		p_objects_last_line[j]->sl = 0;
 80019ce:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <StartScanerTask+0x58c>)
 80019d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d8:	2200      	movs	r2, #0
 80019da:	70da      	strb	r2, [r3, #3]
	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 80019dc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019e0:	3301      	adds	r3, #1
 80019e2:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80019e6:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 80019ea:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d3c8      	bcc.n	8001984 <StartScanerTask+0x504>
	  	}

	  	NumObjectsInLastLine = NumObjectsInCurrentLine;
 80019f2:	4a0e      	ldr	r2, [pc, #56]	; (8001a2c <StartScanerTask+0x5ac>)
 80019f4:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 80019f8:	7013      	strb	r3, [r2, #0]
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny, osWaitForever);
 80019fa:	e54d      	b.n	8001498 <StartScanerTask+0x18>
 80019fc:	f3af 8000 	nop.w
 8001a00:	33333333 	.word	0x33333333
 8001a04:	3fff3333 	.word	0x3fff3333
 8001a08:	20000118 	.word	0x20000118
 8001a0c:	200094a0 	.word	0x200094a0
 8001a10:	20000110 	.word	0x20000110
 8001a14:	20009de8 	.word	0x20009de8
 8001a18:	20009834 	.word	0x20009834
 8001a1c:	2000011c 	.word	0x2000011c
 8001a20:	20000120 	.word	0x20000120
 8001a24:	2000010c 	.word	0x2000010c
 8001a28:	20000104 	.word	0x20000104
 8001a2c:	20000108 	.word	0x20000108
 8001a30:	20009b68 	.word	0x20009b68

08001a34 <Clear_Counter>:
/*
 * *************** General Purpose Functions ***************
 */

void Clear_Counter (void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
	uint8_t p;

	counter_num_extra_count = 0;
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <Clear_Counter+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
	numObjects = 0;
 8001a40:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <Clear_Counter+0x54>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
	num_show_object_area = 0;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <Clear_Counter+0x58>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
	max_area = 0;
 8001a4c:	4b10      	ldr	r3, [pc, #64]	; (8001a90 <Clear_Counter+0x5c>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]

	for (p=0; p < NUM_PICES_PERIOD; p++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	71fb      	strb	r3, [r7, #7]
 8001a56:	e007      	b.n	8001a68 <Clear_Counter+0x34>
	{
		pices_time[p] = 0;
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	4a0e      	ldr	r2, [pc, #56]	; (8001a94 <Clear_Counter+0x60>)
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (p=0; p < NUM_PICES_PERIOD; p++)
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	3301      	adds	r3, #1
 8001a66:	71fb      	strb	r3, [r7, #7]
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	2b07      	cmp	r3, #7
 8001a6c:	d9f4      	bls.n	8001a58 <Clear_Counter+0x24>
	}

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <Clear_Counter+0x64>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2101      	movs	r1, #1
 8001a74:	4618      	mov	r0, r3
 8001a76:	f008 fcbd 	bl	800a3f4 <osEventFlagsSet>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	2000010c 	.word	0x2000010c
 8001a88:	20000110 	.word	0x20000110
 8001a8c:	20000114 	.word	0x20000114
 8001a90:	20000118 	.word	0x20000118
 8001a94:	20009834 	.word	0x20009834
 8001a98:	20000104 	.word	0x20000104

08001a9c <TuningLCD>:
/*
 * Tuning LCD
 */

void TuningLCD (void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
	//4-bit Initialization:

	HAL_Delay(40);
 8001aa0:	2028      	movs	r0, #40	; 0x28
 8001aa2:	f000 ff51 	bl	8002948 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001aa6:	4b26      	ldr	r3, [pc, #152]	; (8001b40 <TuningLCD+0xa4>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	4a25      	ldr	r2, [pc, #148]	; (8001b40 <TuningLCD+0xa4>)
 8001aac:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001ab0:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( 0x03 << 3); // write 0x03
 8001ab2:	4b23      	ldr	r3, [pc, #140]	; (8001b40 <TuningLCD+0xa4>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	4a22      	ldr	r2, [pc, #136]	; (8001b40 <TuningLCD+0xa4>)
 8001ab8:	f043 0318 	orr.w	r3, r3, #24
 8001abc:	6153      	str	r3, [r2, #20]
	HAL_Delay(5);
 8001abe:	2005      	movs	r0, #5
 8001ac0:	f000 ff42 	bl	8002948 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up
 8001ac4:	f000 f8ca 	bl	8001c5c <Nybble>
	HAL_Delay(1);
 8001ac8:	2001      	movs	r0, #1
 8001aca:	f000 ff3d 	bl	8002948 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #2
 8001ace:	f000 f8c5 	bl	8001c5c <Nybble>
	HAL_Delay(1);
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f000 ff38 	bl	8002948 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #3
 8001ad8:	f000 f8c0 	bl	8001c5c <Nybble>
	HAL_Delay(10); 		//can check busy flag now instead of delay
 8001adc:	200a      	movs	r0, #10
 8001ade:	f000 ff33 	bl	8002948 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <TuningLCD+0xa4>)
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	4a16      	ldr	r2, [pc, #88]	; (8001b40 <TuningLCD+0xa4>)
 8001ae8:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001aec:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( 0x02 << 3); // write 0x02
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <TuningLCD+0xa4>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	4a13      	ldr	r2, [pc, #76]	; (8001b40 <TuningLCD+0xa4>)
 8001af4:	f043 0310 	orr.w	r3, r3, #16
 8001af8:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001afa:	2001      	movs	r0, #1
 8001afc:	f000 ff24 	bl	8002948 <HAL_Delay>
	Nybble(); 			//Function set: 4-bit interface
 8001b00:	f000 f8ac 	bl	8001c5c <Nybble>
	HAL_Delay(1); 		//can check busy flag now instead of delay
 8001b04:	2001      	movs	r0, #1
 8001b06:	f000 ff1f 	bl	8002948 <HAL_Delay>
	CommandLCD(0x28); 	//Function set: 4-bit/2-line
 8001b0a:	2028      	movs	r0, #40	; 0x28
 8001b0c:	f000 f81a 	bl	8001b44 <CommandLCD>
	HAL_Delay(1);
 8001b10:	2001      	movs	r0, #1
 8001b12:	f000 ff19 	bl	8002948 <HAL_Delay>
	CommandLCD(0x10); 	//Set cursor
 8001b16:	2010      	movs	r0, #16
 8001b18:	f000 f814 	bl	8001b44 <CommandLCD>
	HAL_Delay(1);
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	f000 ff13 	bl	8002948 <HAL_Delay>
	CommandLCD(0x0F); 	//Display ON
 8001b22:	200f      	movs	r0, #15
 8001b24:	f000 f80e 	bl	8001b44 <CommandLCD>
	HAL_Delay(1);
 8001b28:	2001      	movs	r0, #1
 8001b2a:	f000 ff0d 	bl	8002948 <HAL_Delay>
	CommandLCD(0x06); 	//Entry Mode set
 8001b2e:	2006      	movs	r0, #6
 8001b30:	f000 f808 	bl	8001b44 <CommandLCD>
	HAL_Delay(1);
 8001b34:	2001      	movs	r0, #1
 8001b36:	f000 ff07 	bl	8002948 <HAL_Delay>
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	58021000 	.word	0x58021000

08001b44 <CommandLCD>:
/*
 *
 */

void CommandLCD(uint8_t i)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	71fb      	strb	r3, [r7, #7]

	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001b4e:	4b1f      	ldr	r3, [pc, #124]	; (8001bcc <CommandLCD+0x88>)
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	4a1e      	ldr	r2, [pc, #120]	; (8001bcc <CommandLCD+0x88>)
 8001b54:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001b58:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |=  ( (i>>4) << 3) ;	// set lower bits
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <CommandLCD+0x88>)
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	79fa      	ldrb	r2, [r7, #7]
 8001b60:	0912      	lsrs	r2, r2, #4
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	00d2      	lsls	r2, r2, #3
 8001b66:	4611      	mov	r1, r2
 8001b68:	4a18      	ldr	r2, [pc, #96]	; (8001bcc <CommandLCD+0x88>)
 8001b6a:	430b      	orrs	r3, r1
 8001b6c:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= (RS_LCD_Pin << 16); // RS low - command
 8001b6e:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <CommandLCD+0x88>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	4a16      	ldr	r2, [pc, #88]	; (8001bcc <CommandLCD+0x88>)
 8001b74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001b78:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); //R/W low
 8001b7a:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <CommandLCD+0x88>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	4a13      	ldr	r2, [pc, #76]	; (8001bcc <CommandLCD+0x88>)
 8001b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b84:	6193      	str	r3, [r2, #24]
	Delay_us(1);
 8001b86:	2001      	movs	r0, #1
 8001b88:	f000 f88a 	bl	8001ca0 <Delay_us>
	Nybble(); //Send lower 4 bits
 8001b8c:	f000 f866 	bl	8001c5c <Nybble>
	Delay_us(1);
 8001b90:	2001      	movs	r0, #1
 8001b92:	f000 f885 	bl	8001ca0 <Delay_us>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001b96:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <CommandLCD+0x88>)
 8001b98:	695b      	ldr	r3, [r3, #20]
 8001b9a:	4a0c      	ldr	r2, [pc, #48]	; (8001bcc <CommandLCD+0x88>)
 8001b9c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001ba0:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << 3); // set upper bits
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <CommandLCD+0x88>)
 8001ba4:	695a      	ldr	r2, [r3, #20]
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001bae:	4907      	ldr	r1, [pc, #28]	; (8001bcc <CommandLCD+0x88>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	614b      	str	r3, [r1, #20]
	Delay_us(1);
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	f000 f873 	bl	8001ca0 <Delay_us>
	Nybble(); //Send upper 4 bits
 8001bba:	f000 f84f 	bl	8001c5c <Nybble>
	Delay_us(1);
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	f000 f86e 	bl	8001ca0 <Delay_us>
}
 8001bc4:	bf00      	nop
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	58021000 	.word	0x58021000

08001bd0 <WriteLCD>:
/*
 *
 */

void WriteLCD(char i)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	71fb      	strb	r3, [r7, #7]
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001bda:	4b1f      	ldr	r3, [pc, #124]	; (8001c58 <WriteLCD+0x88>)
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	4a1e      	ldr	r2, [pc, #120]	; (8001c58 <WriteLCD+0x88>)
 8001be0:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001be4:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i>>4) << 3);	// set lower bits
 8001be6:	4b1c      	ldr	r3, [pc, #112]	; (8001c58 <WriteLCD+0x88>)
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	79fa      	ldrb	r2, [r7, #7]
 8001bec:	0912      	lsrs	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	00d2      	lsls	r2, r2, #3
 8001bf2:	4611      	mov	r1, r2
 8001bf4:	4a18      	ldr	r2, [pc, #96]	; (8001c58 <WriteLCD+0x88>)
 8001bf6:	430b      	orrs	r3, r1
 8001bf8:	6153      	str	r3, [r2, #20]
	RS_LCD_GPIO_Port->BSRR |= RS_LCD_Pin; // RS high - data
 8001bfa:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <WriteLCD+0x88>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	4a16      	ldr	r2, [pc, #88]	; (8001c58 <WriteLCD+0x88>)
 8001c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c04:	6193      	str	r3, [r2, #24]
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); // R/W low
 8001c06:	4b14      	ldr	r3, [pc, #80]	; (8001c58 <WriteLCD+0x88>)
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	4a13      	ldr	r2, [pc, #76]	; (8001c58 <WriteLCD+0x88>)
 8001c0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c10:	6193      	str	r3, [r2, #24]
	Delay_us(1);
 8001c12:	2001      	movs	r0, #1
 8001c14:	f000 f844 	bl	8001ca0 <Delay_us>
	Nybble(); //Clock lower 4 bits
 8001c18:	f000 f820 	bl	8001c5c <Nybble>
	Delay_us(1);
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	f000 f83f 	bl	8001ca0 <Delay_us>
	LCD_GPIO_Port->ODR &= ~(LCD_GPIO_DATA_Pins);
 8001c22:	4b0d      	ldr	r3, [pc, #52]	; (8001c58 <WriteLCD+0x88>)
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	4a0c      	ldr	r2, [pc, #48]	; (8001c58 <WriteLCD+0x88>)
 8001c28:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001c2c:	6153      	str	r3, [r2, #20]
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << 3); // set upper bits
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <WriteLCD+0x88>)
 8001c30:	695a      	ldr	r2, [r3, #20]
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8001c3a:	4907      	ldr	r1, [pc, #28]	; (8001c58 <WriteLCD+0x88>)
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	614b      	str	r3, [r1, #20]
	Delay_us(1);
 8001c40:	2001      	movs	r0, #1
 8001c42:	f000 f82d 	bl	8001ca0 <Delay_us>
	Nybble(); //Send upper 4 bits
 8001c46:	f000 f809 	bl	8001c5c <Nybble>
	Delay_us(1);
 8001c4a:	2001      	movs	r0, #1
 8001c4c:	f000 f828 	bl	8001ca0 <Delay_us>
}
 8001c50:	bf00      	nop
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	58021000 	.word	0x58021000

08001c5c <Nybble>:
/*
 *
 */

void Nybble(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
	E_LCD_GPIO_Port->BSRR |= E_LCD_Pin;						// E = high
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <Nybble+0x40>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	4a0d      	ldr	r2, [pc, #52]	; (8001c9c <Nybble+0x40>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6193      	str	r3, [r2, #24]

	for (uint8_t i=0; i== 55; i++) //140
 8001c6e:	2300      	movs	r3, #0
 8001c70:	71fb      	strb	r3, [r7, #7]
 8001c72:	e003      	b.n	8001c7c <Nybble+0x20>
	{
		asm ("nop");
 8001c74:	bf00      	nop
	for (uint8_t i=0; i== 55; i++) //140
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	71fb      	strb	r3, [r7, #7]
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b37      	cmp	r3, #55	; 0x37
 8001c80:	d0f8      	beq.n	8001c74 <Nybble+0x18>
	}

	E_LCD_GPIO_Port->BSRR |= (E_LCD_Pin << 16);				// E = low
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <Nybble+0x40>)
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <Nybble+0x40>)
 8001c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c8c:	6193      	str	r3, [r2, #24]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	58021000 	.word	0x58021000

08001ca0 <Delay_us>:
/*
 *
 */

void Delay_us(uint32_t us)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	uint32_t delay_time = (550*us)/3;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f240 2226 	movw	r2, #550	; 0x226
 8001cae:	fb02 f303 	mul.w	r3, r2, r3
 8001cb2:	4a0b      	ldr	r2, [pc, #44]	; (8001ce0 <Delay_us+0x40>)
 8001cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb8:	085b      	lsrs	r3, r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]

	for (uint32_t i=0; i== delay_time; i++)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	e003      	b.n	8001cca <Delay_us+0x2a>
	{
		asm ("nop");
 8001cc2:	bf00      	nop
	for (uint32_t i=0; i== delay_time; i++)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d0f7      	beq.n	8001cc2 <Delay_us+0x22>
	}
}
 8001cd2:	bf00      	nop
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	aaaaaaab 	.word	0xaaaaaaab

08001ce4 <ShowTextOnLCD>:
/*
 *
 */

void ShowTextOnLCD (const char *text)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
	PositionLCD[0] = (uint8_t)text[0];
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	781a      	ldrb	r2, [r3, #0]
 8001cf0:	4b17      	ldr	r3, [pc, #92]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001cf2:	701a      	strb	r2, [r3, #0]
	PositionLCD[1] = (uint8_t)text[1];
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	781a      	ldrb	r2, [r3, #0]
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001cfc:	705a      	strb	r2, [r3, #1]
	PositionLCD[2] = (uint8_t)text[2];
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3302      	adds	r3, #2
 8001d02:	781a      	ldrb	r2, [r3, #0]
 8001d04:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001d06:	709a      	strb	r2, [r3, #2]
	PositionLCD[3] = (uint8_t)text[3];
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3303      	adds	r3, #3
 8001d0c:	781a      	ldrb	r2, [r3, #0]
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001d10:	70da      	strb	r2, [r3, #3]
	PositionLCD[4] = (uint8_t)text[4];
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3304      	adds	r3, #4
 8001d16:	781a      	ldrb	r2, [r3, #0]
 8001d18:	4b0d      	ldr	r3, [pc, #52]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001d1a:	711a      	strb	r2, [r3, #4]
	PositionLCD[5] = (uint8_t)text[5];
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3305      	adds	r3, #5
 8001d20:	781a      	ldrb	r2, [r3, #0]
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001d24:	715a      	strb	r2, [r3, #5]
	PositionLCD[6] = (uint8_t)text[6];
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3306      	adds	r3, #6
 8001d2a:	781a      	ldrb	r2, [r3, #0]
 8001d2c:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001d2e:	719a      	strb	r2, [r3, #6]
	PositionLCD[7] = (uint8_t)text[7];
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3307      	adds	r3, #7
 8001d34:	781a      	ldrb	r2, [r3, #0]
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <ShowTextOnLCD+0x6c>)
 8001d38:	71da      	strb	r2, [r3, #7]

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <ShowTextOnLCD+0x70>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2101      	movs	r1, #1
 8001d40:	4618      	mov	r0, r3
 8001d42:	f008 fb57 	bl	800a3f4 <osEventFlagsSet>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20009c28 	.word	0x20009c28
 8001d54:	20000104 	.word	0x20000104

08001d58 <ShowNumberOnLCD>:

void ShowNumberOnLCD (uint32_t number, uint16_t num_areas)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	807b      	strh	r3, [r7, #2]
	uint8_t i;

	memset(PositionLCD, 0x30, sizeof(PositionLCD));
 8001d64:	2208      	movs	r2, #8
 8001d66:	2130      	movs	r1, #48	; 0x30
 8001d68:	4869      	ldr	r0, [pc, #420]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001d6a:	f00b fc2d 	bl	800d5c8 <memset>

	while (number > 9999999) { number -=10000000, PositionLCD[0]++;}
 8001d6e:	e009      	b.n	8001d84 <ShowNumberOnLCD+0x2c>
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	4b68      	ldr	r3, [pc, #416]	; (8001f14 <ShowNumberOnLCD+0x1bc>)
 8001d74:	4413      	add	r3, r2
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	4b65      	ldr	r3, [pc, #404]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b63      	ldr	r3, [pc, #396]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a64      	ldr	r2, [pc, #400]	; (8001f18 <ShowNumberOnLCD+0x1c0>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d2f1      	bcs.n	8001d70 <ShowNumberOnLCD+0x18>
	while (number > 999999) { number -=1000000, PositionLCD[1]++;}
 8001d8c:	e009      	b.n	8001da2 <ShowNumberOnLCD+0x4a>
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	4b62      	ldr	r3, [pc, #392]	; (8001f1c <ShowNumberOnLCD+0x1c4>)
 8001d92:	4413      	add	r3, r2
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	4b5e      	ldr	r3, [pc, #376]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001d98:	785b      	ldrb	r3, [r3, #1]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4b5c      	ldr	r3, [pc, #368]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001da0:	705a      	strb	r2, [r3, #1]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a5e      	ldr	r2, [pc, #376]	; (8001f20 <ShowNumberOnLCD+0x1c8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d8f1      	bhi.n	8001d8e <ShowNumberOnLCD+0x36>
	while (number > 99999) { number -=100000, PositionLCD[2]++;}
 8001daa:	e009      	b.n	8001dc0 <ShowNumberOnLCD+0x68>
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	4b5d      	ldr	r3, [pc, #372]	; (8001f24 <ShowNumberOnLCD+0x1cc>)
 8001db0:	4413      	add	r3, r2
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	4b56      	ldr	r3, [pc, #344]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001db6:	789b      	ldrb	r3, [r3, #2]
 8001db8:	3301      	adds	r3, #1
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	4b54      	ldr	r3, [pc, #336]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001dbe:	709a      	strb	r2, [r3, #2]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a59      	ldr	r2, [pc, #356]	; (8001f28 <ShowNumberOnLCD+0x1d0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d8f1      	bhi.n	8001dac <ShowNumberOnLCD+0x54>
	while (number > 9999) { number -=10000, PositionLCD[3]++;}
 8001dc8:	e009      	b.n	8001dde <ShowNumberOnLCD+0x86>
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	4b57      	ldr	r3, [pc, #348]	; (8001f2c <ShowNumberOnLCD+0x1d4>)
 8001dce:	4413      	add	r3, r2
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b4f      	ldr	r3, [pc, #316]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001dd4:	78db      	ldrb	r3, [r3, #3]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ddc:	70da      	strb	r2, [r3, #3]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f242 720f 	movw	r2, #9999	; 0x270f
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d8f0      	bhi.n	8001dca <ShowNumberOnLCD+0x72>
	while (number > 999) { number -=1000, PositionLCD[4]++;}
 8001de8:	e009      	b.n	8001dfe <ShowNumberOnLCD+0xa6>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	4b47      	ldr	r3, [pc, #284]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001df4:	791b      	ldrb	r3, [r3, #4]
 8001df6:	3301      	adds	r3, #1
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4b45      	ldr	r3, [pc, #276]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001dfc:	711a      	strb	r2, [r3, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e04:	d2f1      	bcs.n	8001dea <ShowNumberOnLCD+0x92>
	while (number > 99) { number -=100, PositionLCD[5]++;}
 8001e06:	e008      	b.n	8001e1a <ShowNumberOnLCD+0xc2>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3b64      	subs	r3, #100	; 0x64
 8001e0c:	607b      	str	r3, [r7, #4]
 8001e0e:	4b40      	ldr	r3, [pc, #256]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e10:	795b      	ldrb	r3, [r3, #5]
 8001e12:	3301      	adds	r3, #1
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e18:	715a      	strb	r2, [r3, #5]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b63      	cmp	r3, #99	; 0x63
 8001e1e:	d8f3      	bhi.n	8001e08 <ShowNumberOnLCD+0xb0>
	while (number > 9) { number -=10, PositionLCD[6]++;}
 8001e20:	e008      	b.n	8001e34 <ShowNumberOnLCD+0xdc>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3b0a      	subs	r3, #10
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	4b39      	ldr	r3, [pc, #228]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e2a:	799b      	ldrb	r3, [r3, #6]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	4b37      	ldr	r3, [pc, #220]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e32:	719a      	strb	r2, [r3, #6]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b09      	cmp	r3, #9
 8001e38:	d8f3      	bhi.n	8001e22 <ShowNumberOnLCD+0xca>
	PositionLCD[7] += (uint8_t)number;
 8001e3a:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e3c:	79da      	ldrb	r2, [r3, #7]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	4b32      	ldr	r3, [pc, #200]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e48:	71da      	strb	r2, [r3, #7]

	for(i=0; i < 7; i++)
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	e00b      	b.n	8001e68 <ShowNumberOnLCD+0x110>
	{
		if (PositionLCD[i] == 0x30)
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	4a2f      	ldr	r2, [pc, #188]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e54:	5cd3      	ldrb	r3, [r2, r3]
 8001e56:	2b30      	cmp	r3, #48	; 0x30
 8001e58:	d10a      	bne.n	8001e70 <ShowNumberOnLCD+0x118>
		{
			PositionLCD[i] = 0x20;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	4a2c      	ldr	r2, [pc, #176]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e5e:	2120      	movs	r1, #32
 8001e60:	54d1      	strb	r1, [r2, r3]
	for(i=0; i < 7; i++)
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	3301      	adds	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d9f0      	bls.n	8001e50 <ShowNumberOnLCD+0xf8>
 8001e6e:	e000      	b.n	8001e72 <ShowNumberOnLCD+0x11a>
		}
		else
		{
			break;
 8001e70:	bf00      	nop
		}
	}

	if (num_areas)
 8001e72:	887b      	ldrh	r3, [r7, #2]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d041      	beq.n	8001efc <ShowNumberOnLCD+0x1a4>
	{
		PositionLCD[0] = 0x30;
 8001e78:	4b25      	ldr	r3, [pc, #148]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e7a:	2230      	movs	r2, #48	; 0x30
 8001e7c:	701a      	strb	r2, [r3, #0]
		PositionLCD[1] = 0x30;
 8001e7e:	4b24      	ldr	r3, [pc, #144]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e80:	2230      	movs	r2, #48	; 0x30
 8001e82:	705a      	strb	r2, [r3, #1]
		PositionLCD[2] = 0x30;
 8001e84:	4b22      	ldr	r3, [pc, #136]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e86:	2230      	movs	r2, #48	; 0x30
 8001e88:	709a      	strb	r2, [r3, #2]
		PositionLCD[3] = 0x20;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e8c:	2220      	movs	r2, #32
 8001e8e:	70da      	strb	r2, [r3, #3]

		while (num_areas > 99) { num_areas -=100, PositionLCD[0]++;}
 8001e90:	e008      	b.n	8001ea4 <ShowNumberOnLCD+0x14c>
 8001e92:	887b      	ldrh	r3, [r7, #2]
 8001e94:	3b64      	subs	r3, #100	; 0x64
 8001e96:	807b      	strh	r3, [r7, #2]
 8001e98:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ea2:	701a      	strb	r2, [r3, #0]
 8001ea4:	887b      	ldrh	r3, [r7, #2]
 8001ea6:	2b63      	cmp	r3, #99	; 0x63
 8001ea8:	d8f3      	bhi.n	8001e92 <ShowNumberOnLCD+0x13a>
		while (num_areas > 9) { num_areas -=10, PositionLCD[1]++;}
 8001eaa:	e008      	b.n	8001ebe <ShowNumberOnLCD+0x166>
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	3b0a      	subs	r3, #10
 8001eb0:	807b      	strh	r3, [r7, #2]
 8001eb2:	4b17      	ldr	r3, [pc, #92]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001eb4:	785b      	ldrb	r3, [r3, #1]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ebc:	705a      	strb	r2, [r3, #1]
 8001ebe:	887b      	ldrh	r3, [r7, #2]
 8001ec0:	2b09      	cmp	r3, #9
 8001ec2:	d8f3      	bhi.n	8001eac <ShowNumberOnLCD+0x154>
		PositionLCD[2] += num_areas;
 8001ec4:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ec6:	789a      	ldrb	r2, [r3, #2]
 8001ec8:	887b      	ldrh	r3, [r7, #2]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	4413      	add	r3, r2
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ed2:	709a      	strb	r2, [r3, #2]

		for(i=0; i < 2; i++)
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73fb      	strb	r3, [r7, #15]
 8001ed8:	e00b      	b.n	8001ef2 <ShowNumberOnLCD+0x19a>
		{
			if (PositionLCD[i] == 0x30)
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	4a0c      	ldr	r2, [pc, #48]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ede:	5cd3      	ldrb	r3, [r2, r3]
 8001ee0:	2b30      	cmp	r3, #48	; 0x30
 8001ee2:	d10a      	bne.n	8001efa <ShowNumberOnLCD+0x1a2>
			{
				PositionLCD[i] = 0x20;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <ShowNumberOnLCD+0x1b8>)
 8001ee8:	2120      	movs	r1, #32
 8001eea:	54d1      	strb	r1, [r2, r3]
		for(i=0; i < 2; i++)
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d9f0      	bls.n	8001eda <ShowNumberOnLCD+0x182>
 8001ef8:	e000      	b.n	8001efc <ShowNumberOnLCD+0x1a4>
			}
			else
			{
				break;
 8001efa:	bf00      	nop
			}
		}
	}

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 8001efc:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <ShowNumberOnLCD+0x1d8>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2101      	movs	r1, #1
 8001f02:	4618      	mov	r0, r3
 8001f04:	f008 fa76 	bl	800a3f4 <osEventFlagsSet>
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20009c28 	.word	0x20009c28
 8001f14:	ff676980 	.word	0xff676980
 8001f18:	00989680 	.word	0x00989680
 8001f1c:	fff0bdc0 	.word	0xfff0bdc0
 8001f20:	000f423f 	.word	0x000f423f
 8001f24:	fffe7960 	.word	0xfffe7960
 8001f28:	0001869f 	.word	0x0001869f
 8001f2c:	ffffd8f0 	.word	0xffffd8f0
 8001f30:	20000104 	.word	0x20000104

08001f34 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	f008 f9fe 	bl	800a33e <osDelay>
 8001f42:	e7fb      	b.n	8001f3c <StartDefaultTask+0x8>

08001f44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a04      	ldr	r2, [pc, #16]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d101      	bne.n	8001f5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f56:	f000 fcd7 	bl	8002908 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40010000 	.word	0x40010000

08001f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f6c:	b672      	cpsid	i
}
 8001f6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f70:	e7fe      	b.n	8001f70 <Error_Handler+0x8>
	...

08001f74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <HAL_MspInit+0x38>)
 8001f7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f80:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <HAL_MspInit+0x38>)
 8001f82:	f043 0302 	orr.w	r3, r3, #2
 8001f86:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001f8a:	4b08      	ldr	r3, [pc, #32]	; (8001fac <HAL_MspInit+0x38>)
 8001f8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	210f      	movs	r1, #15
 8001f9c:	f06f 0001 	mvn.w	r0, #1
 8001fa0:	f000 feec 	bl	8002d7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	58024400 	.word	0x58024400

08001fb0 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08c      	sub	sp, #48	; 0x30
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 031c 	add.w	r3, r7, #28
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a52      	ldr	r2, [pc, #328]	; (8002118 <HAL_COMP_MspInit+0x168>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d153      	bne.n	800207a <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001fd2:	4b52      	ldr	r3, [pc, #328]	; (800211c <HAL_COMP_MspInit+0x16c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	4a50      	ldr	r2, [pc, #320]	; (800211c <HAL_COMP_MspInit+0x16c>)
 8001fda:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001fdc:	4b4f      	ldr	r3, [pc, #316]	; (800211c <HAL_COMP_MspInit+0x16c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d10e      	bne.n	8002002 <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001fe4:	4b4e      	ldr	r3, [pc, #312]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8001fe6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001fea:	4a4d      	ldr	r2, [pc, #308]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8001fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ff0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001ff4:	4b4a      	ldr	r3, [pc, #296]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8001ff6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ffe:	61bb      	str	r3, [r7, #24]
 8002000:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	4b47      	ldr	r3, [pc, #284]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8002004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002008:	4a45      	ldr	r2, [pc, #276]	; (8002120 <HAL_COMP_MspInit+0x170>)
 800200a:	f043 0302 	orr.w	r3, r3, #2
 800200e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002012:	4b43      	ldr	r3, [pc, #268]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8002014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002020:	4b3f      	ldr	r3, [pc, #252]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8002022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002026:	4a3e      	ldr	r2, [pc, #248]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8002028:	f043 0310 	orr.w	r3, r3, #16
 800202c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002030:	4b3b      	ldr	r3, [pc, #236]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8002032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002036:	f003 0310 	and.w	r3, r3, #16
 800203a:	613b      	str	r3, [r7, #16]
 800203c:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|COMP1_INP_LINE1_VIDEO_Pin;
 800203e:	2306      	movs	r3, #6
 8002040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002042:	2303      	movs	r3, #3
 8002044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204a:	f107 031c 	add.w	r3, r7, #28
 800204e:	4619      	mov	r1, r3
 8002050:	4834      	ldr	r0, [pc, #208]	; (8002124 <HAL_COMP_MspInit+0x174>)
 8002052:	f002 ff91 	bl	8004f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002056:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205c:	2302      	movs	r3, #2
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2300      	movs	r3, #0
 8002066:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 8002068:	230d      	movs	r3, #13
 800206a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800206c:	f107 031c 	add.w	r3, r7, #28
 8002070:	4619      	mov	r1, r3
 8002072:	482d      	ldr	r0, [pc, #180]	; (8002128 <HAL_COMP_MspInit+0x178>)
 8002074:	f002 ff80 	bl	8004f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8002078:	e049      	b.n	800210e <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a2b      	ldr	r2, [pc, #172]	; (800212c <HAL_COMP_MspInit+0x17c>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d144      	bne.n	800210e <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 8002084:	4b25      	ldr	r3, [pc, #148]	; (800211c <HAL_COMP_MspInit+0x16c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	3301      	adds	r3, #1
 800208a:	4a24      	ldr	r2, [pc, #144]	; (800211c <HAL_COMP_MspInit+0x16c>)
 800208c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 800208e:	4b23      	ldr	r3, [pc, #140]	; (800211c <HAL_COMP_MspInit+0x16c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d10e      	bne.n	80020b4 <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8002096:	4b22      	ldr	r3, [pc, #136]	; (8002120 <HAL_COMP_MspInit+0x170>)
 8002098:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800209c:	4a20      	ldr	r2, [pc, #128]	; (8002120 <HAL_COMP_MspInit+0x170>)
 800209e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80020a6:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <HAL_COMP_MspInit+0x170>)
 80020a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <HAL_COMP_MspInit+0x170>)
 80020b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ba:	4a19      	ldr	r2, [pc, #100]	; (8002120 <HAL_COMP_MspInit+0x170>)
 80020bc:	f043 0310 	orr.w	r3, r3, #16
 80020c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020c4:	4b16      	ldr	r3, [pc, #88]	; (8002120 <HAL_COMP_MspInit+0x170>)
 80020c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 80020d2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020d8:	2303      	movs	r3, #3
 80020da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020e0:	f107 031c 	add.w	r3, r7, #28
 80020e4:	4619      	mov	r1, r3
 80020e6:	4810      	ldr	r0, [pc, #64]	; (8002128 <HAL_COMP_MspInit+0x178>)
 80020e8:	f002 ff46 	bl	8004f78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 80020fe:	230d      	movs	r3, #13
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002102:	f107 031c 	add.w	r3, r7, #28
 8002106:	4619      	mov	r1, r3
 8002108:	4807      	ldr	r0, [pc, #28]	; (8002128 <HAL_COMP_MspInit+0x178>)
 800210a:	f002 ff35 	bl	8004f78 <HAL_GPIO_Init>
}
 800210e:	bf00      	nop
 8002110:	3730      	adds	r7, #48	; 0x30
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	5800380c 	.word	0x5800380c
 800211c:	20000128 	.word	0x20000128
 8002120:	58024400 	.word	0x58024400
 8002124:	58020400 	.word	0x58020400
 8002128:	58021000 	.word	0x58021000
 800212c:	58003810 	.word	0x58003810

08002130 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08e      	sub	sp, #56	; 0x38
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a59      	ldr	r2, [pc, #356]	; (80022b4 <HAL_ETH_MspInit+0x184>)
 800214e:	4293      	cmp	r3, r2
 8002150:	f040 80ab 	bne.w	80022aa <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8002154:	4b58      	ldr	r3, [pc, #352]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002156:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800215a:	4a57      	ldr	r2, [pc, #348]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 800215c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002160:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002164:	4b54      	ldr	r3, [pc, #336]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002166:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800216a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8002172:	4b51      	ldr	r3, [pc, #324]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002174:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002178:	4a4f      	ldr	r2, [pc, #316]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 800217a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002182:	4b4d      	ldr	r3, [pc, #308]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002184:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218c:	61fb      	str	r3, [r7, #28]
 800218e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8002190:	4b49      	ldr	r3, [pc, #292]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002192:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002196:	4a48      	ldr	r2, [pc, #288]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800219c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80021a0:	4b45      	ldr	r3, [pc, #276]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80021a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ae:	4b42      	ldr	r3, [pc, #264]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021b4:	4a40      	ldr	r2, [pc, #256]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021b6:	f043 0304 	orr.w	r3, r3, #4
 80021ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021be:	4b3e      	ldr	r3, [pc, #248]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021cc:	4b3a      	ldr	r3, [pc, #232]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021d2:	4a39      	ldr	r2, [pc, #228]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021dc:	4b36      	ldr	r3, [pc, #216]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ea:	4b33      	ldr	r3, [pc, #204]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021f0:	4a31      	ldr	r2, [pc, #196]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021f2:	f043 0302 	orr.w	r3, r3, #2
 80021f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021fa:	4b2f      	ldr	r3, [pc, #188]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 80021fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	60fb      	str	r3, [r7, #12]
 8002206:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002208:	4b2b      	ldr	r3, [pc, #172]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 800220a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800220e:	4a2a      	ldr	r2, [pc, #168]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 8002210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002214:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002218:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <HAL_ETH_MspInit+0x188>)
 800221a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800221e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002226:	2332      	movs	r3, #50	; 0x32
 8002228:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222a:	2302      	movs	r3, #2
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002232:	2300      	movs	r3, #0
 8002234:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002236:	230b      	movs	r3, #11
 8002238:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800223a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800223e:	4619      	mov	r1, r3
 8002240:	481e      	ldr	r0, [pc, #120]	; (80022bc <HAL_ETH_MspInit+0x18c>)
 8002242:	f002 fe99 	bl	8004f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002246:	2386      	movs	r3, #134	; 0x86
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224a:	2302      	movs	r3, #2
 800224c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002252:	2300      	movs	r3, #0
 8002254:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002256:	230b      	movs	r3, #11
 8002258:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225e:	4619      	mov	r1, r3
 8002260:	4817      	ldr	r0, [pc, #92]	; (80022c0 <HAL_ETH_MspInit+0x190>)
 8002262:	f002 fe89 	bl	8004f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002266:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800226a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226c:	2302      	movs	r3, #2
 800226e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002274:	2300      	movs	r3, #0
 8002276:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002278:	230b      	movs	r3, #11
 800227a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800227c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002280:	4619      	mov	r1, r3
 8002282:	4810      	ldr	r0, [pc, #64]	; (80022c4 <HAL_ETH_MspInit+0x194>)
 8002284:	f002 fe78 	bl	8004f78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002288:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228e:	2302      	movs	r3, #2
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800229a:	230b      	movs	r3, #11
 800229c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800229e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a2:	4619      	mov	r1, r3
 80022a4:	4808      	ldr	r0, [pc, #32]	; (80022c8 <HAL_ETH_MspInit+0x198>)
 80022a6:	f002 fe67 	bl	8004f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80022aa:	bf00      	nop
 80022ac:	3738      	adds	r7, #56	; 0x38
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40028000 	.word	0x40028000
 80022b8:	58024400 	.word	0x58024400
 80022bc:	58020800 	.word	0x58020800
 80022c0:	58020000 	.word	0x58020000
 80022c4:	58020400 	.word	0x58020400
 80022c8:	58021800 	.word	0x58021800

080022cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022dc:	d16f      	bne.n	80023be <HAL_TIM_Base_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022de:	4b6a      	ldr	r3, [pc, #424]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 80022e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80022e4:	4a68      	ldr	r2, [pc, #416]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80022ee:	4b66      	ldr	r3, [pc, #408]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 80022f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_up.Instance = DMA1_Stream1;
 80022fc:	4b63      	ldr	r3, [pc, #396]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 80022fe:	4a64      	ldr	r2, [pc, #400]	; (8002490 <HAL_TIM_Base_MspInit+0x1c4>)
 8002300:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Request = DMA_REQUEST_TIM2_UP;
 8002302:	4b62      	ldr	r3, [pc, #392]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002304:	2216      	movs	r2, #22
 8002306:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002308:	4b60      	ldr	r3, [pc, #384]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800230e:	4b5f      	ldr	r3, [pc, #380]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002310:	2200      	movs	r2, #0
 8002312:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 8002314:	4b5d      	ldr	r3, [pc, #372]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002316:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800231a:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800231c:	4b5b      	ldr	r3, [pc, #364]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 800231e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002322:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002324:	4b59      	ldr	r3, [pc, #356]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002326:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800232a:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 800232c:	4b57      	ldr	r3, [pc, #348]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 800232e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002332:	61da      	str	r2, [r3, #28]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_LOW;
 8002334:	4b55      	ldr	r3, [pc, #340]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002336:	2200      	movs	r2, #0
 8002338:	621a      	str	r2, [r3, #32]
    hdma_tim2_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800233a:	4b54      	ldr	r3, [pc, #336]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 800233c:	2200      	movs	r2, #0
 800233e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8002340:	4852      	ldr	r0, [pc, #328]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002342:	f000 fd43 	bl	8002dcc <HAL_DMA_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 800234c:	f7ff fe0c 	bl	8001f68 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a4e      	ldr	r2, [pc, #312]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002354:	621a      	str	r2, [r3, #32]
 8002356:	4a4d      	ldr	r2, [pc, #308]	; (800248c <HAL_TIM_Base_MspInit+0x1c0>)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream2;
 800235c:	4b4d      	ldr	r3, [pc, #308]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 800235e:	4a4e      	ldr	r2, [pc, #312]	; (8002498 <HAL_TIM_Base_MspInit+0x1cc>)
 8002360:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8002362:	4b4c      	ldr	r3, [pc, #304]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 8002364:	2213      	movs	r2, #19
 8002366:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002368:	4b4a      	ldr	r3, [pc, #296]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 800236a:	2240      	movs	r2, #64	; 0x40
 800236c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800236e:	4b49      	ldr	r3, [pc, #292]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002374:	4b47      	ldr	r3, [pc, #284]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 8002376:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800237a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800237c:	4b45      	ldr	r3, [pc, #276]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 800237e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002382:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002384:	4b43      	ldr	r3, [pc, #268]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 8002386:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800238a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_CIRCULAR;
 800238c:	4b41      	ldr	r3, [pc, #260]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 800238e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002392:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002394:	4b3f      	ldr	r3, [pc, #252]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 8002396:	2200      	movs	r2, #0
 8002398:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800239a:	4b3e      	ldr	r3, [pc, #248]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 800239c:	2200      	movs	r2, #0
 800239e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 80023a0:	483c      	ldr	r0, [pc, #240]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 80023a2:	f000 fd13 	bl	8002dcc <HAL_DMA_Init>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_TIM_Base_MspInit+0xe4>
    {
      Error_Handler();
 80023ac:	f7ff fddc 	bl	8001f68 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a38      	ldr	r2, [pc, #224]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 80023b4:	629a      	str	r2, [r3, #40]	; 0x28
 80023b6:	4a37      	ldr	r2, [pc, #220]	; (8002494 <HAL_TIM_Base_MspInit+0x1c8>)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80023bc:	e05f      	b.n	800247e <HAL_TIM_Base_MspInit+0x1b2>
  else if(htim_base->Instance==TIM3)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a36      	ldr	r2, [pc, #216]	; (800249c <HAL_TIM_Base_MspInit+0x1d0>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d117      	bne.n	80023f8 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023c8:	4b2f      	ldr	r3, [pc, #188]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 80023ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80023ce:	4a2e      	ldr	r2, [pc, #184]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 80023d0:	f043 0302 	orr.w	r3, r3, #2
 80023d4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80023d8:	4b2b      	ldr	r3, [pc, #172]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 80023da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	613b      	str	r3, [r7, #16]
 80023e4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 80023e6:	2200      	movs	r2, #0
 80023e8:	210a      	movs	r1, #10
 80023ea:	201d      	movs	r0, #29
 80023ec:	f000 fcc6 	bl	8002d7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023f0:	201d      	movs	r0, #29
 80023f2:	f000 fcdd 	bl	8002db0 <HAL_NVIC_EnableIRQ>
}
 80023f6:	e042      	b.n	800247e <HAL_TIM_Base_MspInit+0x1b2>
  else if(htim_base->Instance==TIM17)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a28      	ldr	r2, [pc, #160]	; (80024a0 <HAL_TIM_Base_MspInit+0x1d4>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d13d      	bne.n	800247e <HAL_TIM_Base_MspInit+0x1b2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002402:	4b21      	ldr	r3, [pc, #132]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 8002404:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002408:	4a1f      	ldr	r2, [pc, #124]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 800240a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800240e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002412:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_TIM_Base_MspInit+0x1bc>)
 8002414:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002418:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Stream0;
 8002420:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002422:	4a21      	ldr	r2, [pc, #132]	; (80024a8 <HAL_TIM_Base_MspInit+0x1dc>)
 8002424:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 8002426:	4b1f      	ldr	r3, [pc, #124]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002428:	226f      	movs	r2, #111	; 0x6f
 800242a:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800242c:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 800242e:	2200      	movs	r2, #0
 8002430:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002432:	4b1c      	ldr	r3, [pc, #112]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002434:	2200      	movs	r2, #0
 8002436:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002438:	4b1a      	ldr	r3, [pc, #104]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 800243a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800243e:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002440:	4b18      	ldr	r3, [pc, #96]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002442:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002446:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002448:	4b16      	ldr	r3, [pc, #88]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 800244a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800244e:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 8002450:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002456:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002458:	2200      	movs	r2, #0
 800245a:	621a      	str	r2, [r3, #32]
    hdma_tim17_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 800245e:	2200      	movs	r2, #0
 8002460:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8002462:	4810      	ldr	r0, [pc, #64]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002464:	f000 fcb2 	bl	8002dcc <HAL_DMA_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_TIM_Base_MspInit+0x1a6>
      Error_Handler();
 800246e:	f7ff fd7b 	bl	8001f68 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a0b      	ldr	r2, [pc, #44]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 8002476:	625a      	str	r2, [r3, #36]	; 0x24
 8002478:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <HAL_TIM_Base_MspInit+0x1d8>)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	58024400 	.word	0x58024400
 800248c:	200095f0 	.word	0x200095f0
 8002490:	40020028 	.word	0x40020028
 8002494:	20009910 	.word	0x20009910
 8002498:	40020040 	.word	0x40020040
 800249c:	40000400 	.word	0x40000400
 80024a0:	40014800 	.word	0x40014800
 80024a4:	20009cb0 	.word	0x20009cb0
 80024a8:	40020010 	.word	0x40020010

080024ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	f107 030c 	add.w	r3, r7, #12
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
 80024c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a13      	ldr	r2, [pc, #76]	; (8002518 <HAL_TIM_MspPostInit+0x6c>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d11f      	bne.n	800250e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ce:	4b13      	ldr	r3, [pc, #76]	; (800251c <HAL_TIM_MspPostInit+0x70>)
 80024d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024d4:	4a11      	ldr	r2, [pc, #68]	; (800251c <HAL_TIM_MspPostInit+0x70>)
 80024d6:	f043 0302 	orr.w	r3, r3, #2
 80024da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024de:	4b0f      	ldr	r3, [pc, #60]	; (800251c <HAL_TIM_MspPostInit+0x70>)
 80024e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	60bb      	str	r3, [r7, #8]
 80024ea:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 80024ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80024fe:	2301      	movs	r3, #1
 8002500:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	4619      	mov	r1, r3
 8002508:	4805      	ldr	r0, [pc, #20]	; (8002520 <HAL_TIM_MspPostInit+0x74>)
 800250a:	f002 fd35 	bl	8004f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800250e:	bf00      	nop
 8002510:	3720      	adds	r7, #32
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40014800 	.word	0x40014800
 800251c:	58024400 	.word	0x58024400
 8002520:	58020400 	.word	0x58020400

08002524 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b0b6      	sub	sp, #216	; 0xd8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	22b4      	movs	r2, #180	; 0xb4
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f00b f83f 	bl	800d5c8 <memset>
  if(huart->Instance==USART3)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a25      	ldr	r2, [pc, #148]	; (80025e4 <HAL_UART_MspInit+0xc0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d142      	bne.n	80025da <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002554:	2302      	movs	r3, #2
 8002556:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002558:	2300      	movs	r3, #0
 800255a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800255e:	f107 0310 	add.w	r3, r7, #16
 8002562:	4618      	mov	r0, r3
 8002564:	f003 fee2 	bl	800632c <HAL_RCCEx_PeriphCLKConfig>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800256e:	f7ff fcfb 	bl	8001f68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002572:	4b1d      	ldr	r3, [pc, #116]	; (80025e8 <HAL_UART_MspInit+0xc4>)
 8002574:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002578:	4a1b      	ldr	r2, [pc, #108]	; (80025e8 <HAL_UART_MspInit+0xc4>)
 800257a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800257e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002582:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <HAL_UART_MspInit+0xc4>)
 8002584:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002588:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002590:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <HAL_UART_MspInit+0xc4>)
 8002592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002596:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <HAL_UART_MspInit+0xc4>)
 8002598:	f043 0308 	orr.w	r3, r3, #8
 800259c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80025a0:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <HAL_UART_MspInit+0xc4>)
 80025a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025a6:	f003 0308 	and.w	r3, r3, #8
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 80025ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c2:	2300      	movs	r3, #0
 80025c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025c8:	2307      	movs	r3, #7
 80025ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ce:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80025d2:	4619      	mov	r1, r3
 80025d4:	4805      	ldr	r0, [pc, #20]	; (80025ec <HAL_UART_MspInit+0xc8>)
 80025d6:	f002 fccf 	bl	8004f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80025da:	bf00      	nop
 80025dc:	37d8      	adds	r7, #216	; 0xd8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40004800 	.word	0x40004800
 80025e8:	58024400 	.word	0x58024400
 80025ec:	58020c00 	.word	0x58020c00

080025f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08e      	sub	sp, #56	; 0x38
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b0f      	cmp	r3, #15
 80025fc:	d844      	bhi.n	8002688 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80025fe:	2200      	movs	r2, #0
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	2019      	movs	r0, #25
 8002604:	f000 fbba 	bl	8002d7c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002608:	2019      	movs	r0, #25
 800260a:	f000 fbd1 	bl	8002db0 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800260e:	4a24      	ldr	r2, [pc, #144]	; (80026a0 <HAL_InitTick+0xb0>)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002614:	4b23      	ldr	r3, [pc, #140]	; (80026a4 <HAL_InitTick+0xb4>)
 8002616:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800261a:	4a22      	ldr	r2, [pc, #136]	; (80026a4 <HAL_InitTick+0xb4>)
 800261c:	f043 0301 	orr.w	r3, r3, #1
 8002620:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002624:	4b1f      	ldr	r3, [pc, #124]	; (80026a4 <HAL_InitTick+0xb4>)
 8002626:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002632:	f107 020c 	add.w	r2, r7, #12
 8002636:	f107 0310 	add.w	r3, r7, #16
 800263a:	4611      	mov	r1, r2
 800263c:	4618      	mov	r0, r3
 800263e:	f003 fe33 	bl	80062a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002642:	f003 fe1b 	bl	800627c <HAL_RCC_GetPCLK2Freq>
 8002646:	4603      	mov	r3, r0
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800264c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800264e:	4a16      	ldr	r2, [pc, #88]	; (80026a8 <HAL_InitTick+0xb8>)
 8002650:	fba2 2303 	umull	r2, r3, r2, r3
 8002654:	0c9b      	lsrs	r3, r3, #18
 8002656:	3b01      	subs	r3, #1
 8002658:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800265a:	4b14      	ldr	r3, [pc, #80]	; (80026ac <HAL_InitTick+0xbc>)
 800265c:	4a14      	ldr	r2, [pc, #80]	; (80026b0 <HAL_InitTick+0xc0>)
 800265e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002660:	4b12      	ldr	r3, [pc, #72]	; (80026ac <HAL_InitTick+0xbc>)
 8002662:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002666:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002668:	4a10      	ldr	r2, [pc, #64]	; (80026ac <HAL_InitTick+0xbc>)
 800266a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800266e:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <HAL_InitTick+0xbc>)
 8002670:	2200      	movs	r2, #0
 8002672:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002674:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <HAL_InitTick+0xbc>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800267a:	480c      	ldr	r0, [pc, #48]	; (80026ac <HAL_InitTick+0xbc>)
 800267c:	f005 f972 	bl	8007964 <HAL_TIM_Base_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d107      	bne.n	8002696 <HAL_InitTick+0xa6>
 8002686:	e001      	b.n	800268c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e005      	b.n	8002698 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800268c:	4807      	ldr	r0, [pc, #28]	; (80026ac <HAL_InitTick+0xbc>)
 800268e:	f005 f9c1 	bl	8007a14 <HAL_TIM_Base_Start_IT>
 8002692:	4603      	mov	r3, r0
 8002694:	e000      	b.n	8002698 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
}
 8002698:	4618      	mov	r0, r3
 800269a:	3738      	adds	r7, #56	; 0x38
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	2000000c 	.word	0x2000000c
 80026a4:	58024400 	.word	0x58024400
 80026a8:	431bde83 	.word	0x431bde83
 80026ac:	2000a5b8 	.word	0x2000a5b8
 80026b0:	40010000 	.word	0x40010000

080026b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026b8:	e7fe      	b.n	80026b8 <NMI_Handler+0x4>

080026ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026be:	e7fe      	b.n	80026be <HardFault_Handler+0x4>

080026c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c4:	e7fe      	b.n	80026c4 <MemManage_Handler+0x4>

080026c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ca:	e7fe      	b.n	80026ca <BusFault_Handler+0x4>

080026cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d0:	e7fe      	b.n	80026d0 <UsageFault_Handler+0x4>

080026d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 80026e4:	4802      	ldr	r0, [pc, #8]	; (80026f0 <DMA1_Stream0_IRQHandler+0x10>)
 80026e6:	f000 fecb 	bl	8003480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20009cb0 	.word	0x20009cb0

080026f4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <DMA1_Stream1_IRQHandler+0x10>)
 80026fa:	f000 fec1 	bl	8003480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200095f0 	.word	0x200095f0

08002708 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 800270c:	4802      	ldr	r0, [pc, #8]	; (8002718 <DMA1_Stream2_IRQHandler+0x10>)
 800270e:	f000 feb7 	bl	8003480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20009910 	.word	0x20009910

0800271c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002720:	4802      	ldr	r0, [pc, #8]	; (800272c <TIM1_UP_IRQHandler+0x10>)
 8002722:	f005 fabf 	bl	8007ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000a5b8 	.word	0x2000a5b8

08002730 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002734:	4802      	ldr	r0, [pc, #8]	; (8002740 <TIM3_IRQHandler+0x10>)
 8002736:	f005 fab5 	bl	8007ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	200098c0 	.word	0x200098c0

08002744 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002748:	4b34      	ldr	r3, [pc, #208]	; (800281c <SystemInit+0xd8>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274e:	4a33      	ldr	r2, [pc, #204]	; (800281c <SystemInit+0xd8>)
 8002750:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002754:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002758:	4b31      	ldr	r3, [pc, #196]	; (8002820 <SystemInit+0xdc>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 030f 	and.w	r3, r3, #15
 8002760:	2b06      	cmp	r3, #6
 8002762:	d807      	bhi.n	8002774 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002764:	4b2e      	ldr	r3, [pc, #184]	; (8002820 <SystemInit+0xdc>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f023 030f 	bic.w	r3, r3, #15
 800276c:	4a2c      	ldr	r2, [pc, #176]	; (8002820 <SystemInit+0xdc>)
 800276e:	f043 0307 	orr.w	r3, r3, #7
 8002772:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002774:	4b2b      	ldr	r3, [pc, #172]	; (8002824 <SystemInit+0xe0>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a2a      	ldr	r2, [pc, #168]	; (8002824 <SystemInit+0xe0>)
 800277a:	f043 0301 	orr.w	r3, r3, #1
 800277e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002780:	4b28      	ldr	r3, [pc, #160]	; (8002824 <SystemInit+0xe0>)
 8002782:	2200      	movs	r2, #0
 8002784:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002786:	4b27      	ldr	r3, [pc, #156]	; (8002824 <SystemInit+0xe0>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	4926      	ldr	r1, [pc, #152]	; (8002824 <SystemInit+0xe0>)
 800278c:	4b26      	ldr	r3, [pc, #152]	; (8002828 <SystemInit+0xe4>)
 800278e:	4013      	ands	r3, r2
 8002790:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002792:	4b23      	ldr	r3, [pc, #140]	; (8002820 <SystemInit+0xdc>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0308 	and.w	r3, r3, #8
 800279a:	2b00      	cmp	r3, #0
 800279c:	d007      	beq.n	80027ae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800279e:	4b20      	ldr	r3, [pc, #128]	; (8002820 <SystemInit+0xdc>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 030f 	bic.w	r3, r3, #15
 80027a6:	4a1e      	ldr	r2, [pc, #120]	; (8002820 <SystemInit+0xdc>)
 80027a8:	f043 0307 	orr.w	r3, r3, #7
 80027ac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <SystemInit+0xe0>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80027b4:	4b1b      	ldr	r3, [pc, #108]	; (8002824 <SystemInit+0xe0>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80027ba:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <SystemInit+0xe0>)
 80027bc:	2200      	movs	r2, #0
 80027be:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80027c0:	4b18      	ldr	r3, [pc, #96]	; (8002824 <SystemInit+0xe0>)
 80027c2:	4a1a      	ldr	r2, [pc, #104]	; (800282c <SystemInit+0xe8>)
 80027c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80027c6:	4b17      	ldr	r3, [pc, #92]	; (8002824 <SystemInit+0xe0>)
 80027c8:	4a19      	ldr	r2, [pc, #100]	; (8002830 <SystemInit+0xec>)
 80027ca:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80027cc:	4b15      	ldr	r3, [pc, #84]	; (8002824 <SystemInit+0xe0>)
 80027ce:	4a19      	ldr	r2, [pc, #100]	; (8002834 <SystemInit+0xf0>)
 80027d0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80027d2:	4b14      	ldr	r3, [pc, #80]	; (8002824 <SystemInit+0xe0>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80027d8:	4b12      	ldr	r3, [pc, #72]	; (8002824 <SystemInit+0xe0>)
 80027da:	4a16      	ldr	r2, [pc, #88]	; (8002834 <SystemInit+0xf0>)
 80027dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80027de:	4b11      	ldr	r3, [pc, #68]	; (8002824 <SystemInit+0xe0>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80027e4:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <SystemInit+0xe0>)
 80027e6:	4a13      	ldr	r2, [pc, #76]	; (8002834 <SystemInit+0xf0>)
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <SystemInit+0xe0>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <SystemInit+0xe0>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0b      	ldr	r2, [pc, #44]	; (8002824 <SystemInit+0xe0>)
 80027f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027fc:	4b09      	ldr	r3, [pc, #36]	; (8002824 <SystemInit+0xe0>)
 80027fe:	2200      	movs	r2, #0
 8002800:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002802:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <SystemInit+0xf4>)
 8002804:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002808:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800280a:	4b04      	ldr	r3, [pc, #16]	; (800281c <SystemInit+0xd8>)
 800280c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002810:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8002812:	bf00      	nop
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	e000ed00 	.word	0xe000ed00
 8002820:	52002000 	.word	0x52002000
 8002824:	58024400 	.word	0x58024400
 8002828:	eaf6ed7f 	.word	0xeaf6ed7f
 800282c:	02020200 	.word	0x02020200
 8002830:	01ff0000 	.word	0x01ff0000
 8002834:	01010280 	.word	0x01010280
 8002838:	52004000 	.word	0x52004000

0800283c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800283c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002874 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002840:	f7ff ff80 	bl	8002744 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002844:	480c      	ldr	r0, [pc, #48]	; (8002878 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002846:	490d      	ldr	r1, [pc, #52]	; (800287c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002848:	4a0d      	ldr	r2, [pc, #52]	; (8002880 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800284a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800284c:	e002      	b.n	8002854 <LoopCopyDataInit>

0800284e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800284e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002850:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002852:	3304      	adds	r3, #4

08002854 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002854:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002856:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002858:	d3f9      	bcc.n	800284e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800285a:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800285c:	4c0a      	ldr	r4, [pc, #40]	; (8002888 <LoopFillZerobss+0x22>)
  movs r3, #0
 800285e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002860:	e001      	b.n	8002866 <LoopFillZerobss>

08002862 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002862:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002864:	3204      	adds	r2, #4

08002866 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002866:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002868:	d3fb      	bcc.n	8002862 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800286a:	f00a fe7b 	bl	800d564 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800286e:	f7fd fef3 	bl	8000658 <main>
  bx  lr
 8002872:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002874:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002878:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800287c:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8002880:	0800d760 	.word	0x0800d760
  ldr r2, =_sbss
 8002884:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8002888:	2000a648 	.word	0x2000a648

0800288c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800288c:	e7fe      	b.n	800288c <ADC3_IRQHandler>
	...

08002890 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002896:	2003      	movs	r0, #3
 8002898:	f000 fa65 	bl	8002d66 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800289c:	f003 fb2e 	bl	8005efc <HAL_RCC_GetSysClockFreq>
 80028a0:	4602      	mov	r2, r0
 80028a2:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <HAL_Init+0x68>)
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	0a1b      	lsrs	r3, r3, #8
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	4913      	ldr	r1, [pc, #76]	; (80028fc <HAL_Init+0x6c>)
 80028ae:	5ccb      	ldrb	r3, [r1, r3]
 80028b0:	f003 031f 	and.w	r3, r3, #31
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
 80028b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80028ba:	4b0f      	ldr	r3, [pc, #60]	; (80028f8 <HAL_Init+0x68>)
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	4a0e      	ldr	r2, [pc, #56]	; (80028fc <HAL_Init+0x6c>)
 80028c4:	5cd3      	ldrb	r3, [r2, r3]
 80028c6:	f003 031f 	and.w	r3, r3, #31
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	fa22 f303 	lsr.w	r3, r2, r3
 80028d0:	4a0b      	ldr	r2, [pc, #44]	; (8002900 <HAL_Init+0x70>)
 80028d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80028d4:	4a0b      	ldr	r2, [pc, #44]	; (8002904 <HAL_Init+0x74>)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028da:	2000      	movs	r0, #0
 80028dc:	f7ff fe88 	bl	80025f0 <HAL_InitTick>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e002      	b.n	80028f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80028ea:	f7ff fb43 	bl	8001f74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	58024400 	.word	0x58024400
 80028fc:	0800d710 	.word	0x0800d710
 8002900:	20000008 	.word	0x20000008
 8002904:	20000004 	.word	0x20000004

08002908 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <HAL_IncTick+0x20>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	4b06      	ldr	r3, [pc, #24]	; (800292c <HAL_IncTick+0x24>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4413      	add	r3, r2
 8002918:	4a04      	ldr	r2, [pc, #16]	; (800292c <HAL_IncTick+0x24>)
 800291a:	6013      	str	r3, [r2, #0]
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20000010 	.word	0x20000010
 800292c:	2000a604 	.word	0x2000a604

08002930 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  return uwTick;
 8002934:	4b03      	ldr	r3, [pc, #12]	; (8002944 <HAL_GetTick+0x14>)
 8002936:	681b      	ldr	r3, [r3, #0]
}
 8002938:	4618      	mov	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	2000a604 	.word	0x2000a604

08002948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002950:	f7ff ffee 	bl	8002930 <HAL_GetTick>
 8002954:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002960:	d005      	beq.n	800296e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002962:	4b0a      	ldr	r3, [pc, #40]	; (800298c <HAL_Delay+0x44>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	461a      	mov	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4413      	add	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800296e:	bf00      	nop
 8002970:	f7ff ffde 	bl	8002930 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	429a      	cmp	r2, r3
 800297e:	d8f7      	bhi.n	8002970 <HAL_Delay+0x28>
  {
  }
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000010 	.word	0x20000010

08002990 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002998:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80029a0:	4904      	ldr	r1, [pc, #16]	; (80029b4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	604b      	str	r3, [r1, #4]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	58000400 	.word	0x58000400

080029b8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d102      	bne.n	80029d4 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	77fb      	strb	r3, [r7, #31]
 80029d2:	e10e      	b.n	8002bf2 <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80029de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80029e2:	d102      	bne.n	80029ea <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	77fb      	strb	r3, [r7, #31]
 80029e8:	e103      	b.n	8002bf2 <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d109      	bne.n	8002a0a <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff fad3 	bl	8001fb0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8002a1e:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 8002a24:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 8002a2a:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 8002a30:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8002a36:	4313      	orrs	r3, r2
 8002a38:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4b6e      	ldr	r3, [pc, #440]	; (8002bfc <HAL_COMP_Init+0x244>)
 8002a42:	4013      	ands	r3, r2
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	6979      	ldr	r1, [r7, #20]
 8002a4a:	430b      	orrs	r3, r1
 8002a4c:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2b10      	cmp	r3, #16
 8002a54:	d108      	bne.n	8002a68 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f042 0210 	orr.w	r2, r2, #16
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	e007      	b.n	8002a78 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 0210 	bic.w	r2, r2, #16
 8002a76:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0304 	and.w	r3, r3, #4
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d016      	beq.n	8002ab4 <HAL_COMP_Init+0xfc>
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d013      	beq.n	8002ab4 <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a8c:	4b5c      	ldr	r3, [pc, #368]	; (8002c00 <HAL_COMP_Init+0x248>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	099b      	lsrs	r3, r3, #6
 8002a92:	4a5c      	ldr	r2, [pc, #368]	; (8002c04 <HAL_COMP_Init+0x24c>)
 8002a94:	fba2 2303 	umull	r2, r3, r2, r3
 8002a98:	099b      	lsrs	r3, r3, #6
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4413      	add	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 8002aa6:	e002      	b.n	8002aae <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1f9      	bne.n	8002aa8 <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a53      	ldr	r2, [pc, #332]	; (8002c08 <HAL_COMP_Init+0x250>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d102      	bne.n	8002ac4 <HAL_COMP_Init+0x10c>
 8002abe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ac2:	e001      	b.n	8002ac8 <HAL_COMP_Init+0x110>
 8002ac4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ac8:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d06d      	beq.n	8002bb2 <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d008      	beq.n	8002af4 <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 8002ae2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	600b      	str	r3, [r1, #0]
 8002af2:	e008      	b.n	8002b06 <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8002af4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	43db      	mvns	r3, r3
 8002afe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b02:	4013      	ands	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	f003 0320 	and.w	r3, r3, #32
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d008      	beq.n	8002b24 <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 8002b12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	604b      	str	r3, [r1, #4]
 8002b22:	e008      	b.n	8002b36 <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 8002b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b32:	4013      	ands	r3, r2
 8002b34:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 8002b36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00a      	beq.n	8002b62 <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 8002b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b50:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002b54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 8002b60:	e00a      	b.n	8002b78 <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8002b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b66:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b72:	4013      	ands	r3, r2
 8002b74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00a      	beq.n	8002b9a <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8002b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b88:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002b98:	e021      	b.n	8002bde <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8002b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b9e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002baa:	4013      	ands	r3, r2
 8002bac:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002bb0:	e015      	b.n	8002bde <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8002bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bb6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8002bc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bcc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bd8:	4013      	ands	r3, r2
 8002bda:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d103      	bne.n	8002bf2 <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 8002bf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3720      	adds	r7, #32
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	f0e8cce1 	.word	0xf0e8cce1
 8002c00:	20000004 	.word	0x20000004
 8002c04:	053e2d63 	.word	0x053e2d63
 8002c08:	5800380c 	.word	0x5800380c

08002c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <__NVIC_SetPriorityGrouping+0x40>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c34:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <__NVIC_SetPriorityGrouping+0x44>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c3a:	4a04      	ldr	r2, [pc, #16]	; (8002c4c <__NVIC_SetPriorityGrouping+0x40>)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	60d3      	str	r3, [r2, #12]
}
 8002c40:	bf00      	nop
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000ed00 	.word	0xe000ed00
 8002c50:	05fa0000 	.word	0x05fa0000

08002c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c58:	4b04      	ldr	r3, [pc, #16]	; (8002c6c <__NVIC_GetPriorityGrouping+0x18>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	f003 0307 	and.w	r3, r3, #7
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	db0b      	blt.n	8002c9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c82:	88fb      	ldrh	r3, [r7, #6]
 8002c84:	f003 021f 	and.w	r2, r3, #31
 8002c88:	4907      	ldr	r1, [pc, #28]	; (8002ca8 <__NVIC_EnableIRQ+0x38>)
 8002c8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2001      	movs	r0, #1
 8002c92:	fa00 f202 	lsl.w	r2, r0, r2
 8002c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000e100 	.word	0xe000e100

08002cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	6039      	str	r1, [r7, #0]
 8002cb6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	db0a      	blt.n	8002cd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	490c      	ldr	r1, [pc, #48]	; (8002cf8 <__NVIC_SetPriority+0x4c>)
 8002cc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cca:	0112      	lsls	r2, r2, #4
 8002ccc:	b2d2      	uxtb	r2, r2
 8002cce:	440b      	add	r3, r1
 8002cd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cd4:	e00a      	b.n	8002cec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	b2da      	uxtb	r2, r3
 8002cda:	4908      	ldr	r1, [pc, #32]	; (8002cfc <__NVIC_SetPriority+0x50>)
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	3b04      	subs	r3, #4
 8002ce4:	0112      	lsls	r2, r2, #4
 8002ce6:	b2d2      	uxtb	r2, r2
 8002ce8:	440b      	add	r3, r1
 8002cea:	761a      	strb	r2, [r3, #24]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000e100 	.word	0xe000e100
 8002cfc:	e000ed00 	.word	0xe000ed00

08002d00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b089      	sub	sp, #36	; 0x24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f1c3 0307 	rsb	r3, r3, #7
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	bf28      	it	cs
 8002d1e:	2304      	movcs	r3, #4
 8002d20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3304      	adds	r3, #4
 8002d26:	2b06      	cmp	r3, #6
 8002d28:	d902      	bls.n	8002d30 <NVIC_EncodePriority+0x30>
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	3b03      	subs	r3, #3
 8002d2e:	e000      	b.n	8002d32 <NVIC_EncodePriority+0x32>
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d34:	f04f 32ff 	mov.w	r2, #4294967295
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43da      	mvns	r2, r3
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	401a      	ands	r2, r3
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d48:	f04f 31ff 	mov.w	r1, #4294967295
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d52:	43d9      	mvns	r1, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d58:	4313      	orrs	r3, r2
         );
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3724      	adds	r7, #36	; 0x24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b082      	sub	sp, #8
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff ff4c 	bl	8002c0c <__NVIC_SetPriorityGrouping>
}
 8002d74:	bf00      	nop
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d8a:	f7ff ff63 	bl	8002c54 <__NVIC_GetPriorityGrouping>
 8002d8e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	6978      	ldr	r0, [r7, #20]
 8002d96:	f7ff ffb3 	bl	8002d00 <NVIC_EncodePriority>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002da0:	4611      	mov	r1, r2
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff ff82 	bl	8002cac <__NVIC_SetPriority>
}
 8002da8:	bf00      	nop
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff ff56 	bl	8002c70 <__NVIC_EnableIRQ>
}
 8002dc4:	bf00      	nop
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002dd4:	f7ff fdac 	bl	8002930 <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e314      	b.n	800340e <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a66      	ldr	r2, [pc, #408]	; (8002f84 <HAL_DMA_Init+0x1b8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d04a      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a65      	ldr	r2, [pc, #404]	; (8002f88 <HAL_DMA_Init+0x1bc>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d045      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a63      	ldr	r2, [pc, #396]	; (8002f8c <HAL_DMA_Init+0x1c0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d040      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a62      	ldr	r2, [pc, #392]	; (8002f90 <HAL_DMA_Init+0x1c4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d03b      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a60      	ldr	r2, [pc, #384]	; (8002f94 <HAL_DMA_Init+0x1c8>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d036      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a5f      	ldr	r2, [pc, #380]	; (8002f98 <HAL_DMA_Init+0x1cc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d031      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a5d      	ldr	r2, [pc, #372]	; (8002f9c <HAL_DMA_Init+0x1d0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d02c      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a5c      	ldr	r2, [pc, #368]	; (8002fa0 <HAL_DMA_Init+0x1d4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d027      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a5a      	ldr	r2, [pc, #360]	; (8002fa4 <HAL_DMA_Init+0x1d8>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d022      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a59      	ldr	r2, [pc, #356]	; (8002fa8 <HAL_DMA_Init+0x1dc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d01d      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a57      	ldr	r2, [pc, #348]	; (8002fac <HAL_DMA_Init+0x1e0>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d018      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a56      	ldr	r2, [pc, #344]	; (8002fb0 <HAL_DMA_Init+0x1e4>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d013      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a54      	ldr	r2, [pc, #336]	; (8002fb4 <HAL_DMA_Init+0x1e8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00e      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a53      	ldr	r2, [pc, #332]	; (8002fb8 <HAL_DMA_Init+0x1ec>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d009      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a51      	ldr	r2, [pc, #324]	; (8002fbc <HAL_DMA_Init+0x1f0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d004      	beq.n	8002e84 <HAL_DMA_Init+0xb8>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a50      	ldr	r2, [pc, #320]	; (8002fc0 <HAL_DMA_Init+0x1f4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d101      	bne.n	8002e88 <HAL_DMA_Init+0xbc>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_DMA_Init+0xbe>
 8002e88:	2300      	movs	r3, #0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 813c 	beq.w	8003108 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a37      	ldr	r2, [pc, #220]	; (8002f84 <HAL_DMA_Init+0x1b8>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d04a      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a36      	ldr	r2, [pc, #216]	; (8002f88 <HAL_DMA_Init+0x1bc>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d045      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a34      	ldr	r2, [pc, #208]	; (8002f8c <HAL_DMA_Init+0x1c0>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d040      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a33      	ldr	r2, [pc, #204]	; (8002f90 <HAL_DMA_Init+0x1c4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d03b      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a31      	ldr	r2, [pc, #196]	; (8002f94 <HAL_DMA_Init+0x1c8>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d036      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a30      	ldr	r2, [pc, #192]	; (8002f98 <HAL_DMA_Init+0x1cc>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d031      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a2e      	ldr	r2, [pc, #184]	; (8002f9c <HAL_DMA_Init+0x1d0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d02c      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a2d      	ldr	r2, [pc, #180]	; (8002fa0 <HAL_DMA_Init+0x1d4>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d027      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a2b      	ldr	r2, [pc, #172]	; (8002fa4 <HAL_DMA_Init+0x1d8>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d022      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a2a      	ldr	r2, [pc, #168]	; (8002fa8 <HAL_DMA_Init+0x1dc>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d01d      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a28      	ldr	r2, [pc, #160]	; (8002fac <HAL_DMA_Init+0x1e0>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d018      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a27      	ldr	r2, [pc, #156]	; (8002fb0 <HAL_DMA_Init+0x1e4>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d013      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a25      	ldr	r2, [pc, #148]	; (8002fb4 <HAL_DMA_Init+0x1e8>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00e      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a24      	ldr	r2, [pc, #144]	; (8002fb8 <HAL_DMA_Init+0x1ec>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d009      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <HAL_DMA_Init+0x1f0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d004      	beq.n	8002f40 <HAL_DMA_Init+0x174>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a21      	ldr	r2, [pc, #132]	; (8002fc0 <HAL_DMA_Init+0x1f4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d108      	bne.n	8002f52 <HAL_DMA_Init+0x186>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0201 	bic.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	e007      	b.n	8002f62 <HAL_DMA_Init+0x196>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0201 	bic.w	r2, r2, #1
 8002f60:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002f62:	e02f      	b.n	8002fc4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f64:	f7ff fce4 	bl	8002930 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b05      	cmp	r3, #5
 8002f70:	d928      	bls.n	8002fc4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2220      	movs	r2, #32
 8002f76:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2203      	movs	r2, #3
 8002f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e244      	b.n	800340e <HAL_DMA_Init+0x642>
 8002f84:	40020010 	.word	0x40020010
 8002f88:	40020028 	.word	0x40020028
 8002f8c:	40020040 	.word	0x40020040
 8002f90:	40020058 	.word	0x40020058
 8002f94:	40020070 	.word	0x40020070
 8002f98:	40020088 	.word	0x40020088
 8002f9c:	400200a0 	.word	0x400200a0
 8002fa0:	400200b8 	.word	0x400200b8
 8002fa4:	40020410 	.word	0x40020410
 8002fa8:	40020428 	.word	0x40020428
 8002fac:	40020440 	.word	0x40020440
 8002fb0:	40020458 	.word	0x40020458
 8002fb4:	40020470 	.word	0x40020470
 8002fb8:	40020488 	.word	0x40020488
 8002fbc:	400204a0 	.word	0x400204a0
 8002fc0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1c8      	bne.n	8002f64 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <HAL_DMA_Init+0x424>)
 8002fde:	4013      	ands	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002fea:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ff6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003002:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	4313      	orrs	r3, r2
 800300e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	2b04      	cmp	r3, #4
 8003016:	d107      	bne.n	8003028 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003020:	4313      	orrs	r3, r2
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	4313      	orrs	r3, r2
 8003026:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b28      	cmp	r3, #40	; 0x28
 800302e:	d903      	bls.n	8003038 <HAL_DMA_Init+0x26c>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b2e      	cmp	r3, #46	; 0x2e
 8003036:	d91f      	bls.n	8003078 <HAL_DMA_Init+0x2ac>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b3e      	cmp	r3, #62	; 0x3e
 800303e:	d903      	bls.n	8003048 <HAL_DMA_Init+0x27c>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b42      	cmp	r3, #66	; 0x42
 8003046:	d917      	bls.n	8003078 <HAL_DMA_Init+0x2ac>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b46      	cmp	r3, #70	; 0x46
 800304e:	d903      	bls.n	8003058 <HAL_DMA_Init+0x28c>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	2b48      	cmp	r3, #72	; 0x48
 8003056:	d90f      	bls.n	8003078 <HAL_DMA_Init+0x2ac>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b4e      	cmp	r3, #78	; 0x4e
 800305e:	d903      	bls.n	8003068 <HAL_DMA_Init+0x29c>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	2b52      	cmp	r3, #82	; 0x52
 8003066:	d907      	bls.n	8003078 <HAL_DMA_Init+0x2ac>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	2b73      	cmp	r3, #115	; 0x73
 800306e:	d905      	bls.n	800307c <HAL_DMA_Init+0x2b0>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b77      	cmp	r3, #119	; 0x77
 8003076:	d801      	bhi.n	800307c <HAL_DMA_Init+0x2b0>
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <HAL_DMA_Init+0x2b2>
 800307c:	2300      	movs	r3, #0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003088:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f023 0307 	bic.w	r3, r3, #7
 80030a0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	2b04      	cmp	r3, #4
 80030b2:	d117      	bne.n	80030e4 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00e      	beq.n	80030e4 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f001 f9b6 	bl	8004438 <DMA_CheckFifoParam>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2240      	movs	r2, #64	; 0x40
 80030d6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e194      	b.n	800340e <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f001 f8f1 	bl	80042d4 <DMA_CalcBaseAndBitshift>
 80030f2:	4603      	mov	r3, r0
 80030f4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fa:	f003 031f 	and.w	r3, r3, #31
 80030fe:	223f      	movs	r2, #63	; 0x3f
 8003100:	409a      	lsls	r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	609a      	str	r2, [r3, #8]
 8003106:	e0ca      	b.n	800329e <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a39      	ldr	r2, [pc, #228]	; (80031f4 <HAL_DMA_Init+0x428>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d022      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a38      	ldr	r2, [pc, #224]	; (80031f8 <HAL_DMA_Init+0x42c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d01d      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a36      	ldr	r2, [pc, #216]	; (80031fc <HAL_DMA_Init+0x430>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d018      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a35      	ldr	r2, [pc, #212]	; (8003200 <HAL_DMA_Init+0x434>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d013      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a33      	ldr	r2, [pc, #204]	; (8003204 <HAL_DMA_Init+0x438>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d00e      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a32      	ldr	r2, [pc, #200]	; (8003208 <HAL_DMA_Init+0x43c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d009      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a30      	ldr	r2, [pc, #192]	; (800320c <HAL_DMA_Init+0x440>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d004      	beq.n	8003158 <HAL_DMA_Init+0x38c>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a2f      	ldr	r2, [pc, #188]	; (8003210 <HAL_DMA_Init+0x444>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d101      	bne.n	800315c <HAL_DMA_Init+0x390>
 8003158:	2301      	movs	r3, #1
 800315a:	e000      	b.n	800315e <HAL_DMA_Init+0x392>
 800315c:	2300      	movs	r3, #0
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 8094 	beq.w	800328c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <HAL_DMA_Init+0x428>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d021      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a21      	ldr	r2, [pc, #132]	; (80031f8 <HAL_DMA_Init+0x42c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d01c      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a1f      	ldr	r2, [pc, #124]	; (80031fc <HAL_DMA_Init+0x430>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d017      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a1e      	ldr	r2, [pc, #120]	; (8003200 <HAL_DMA_Init+0x434>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d012      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a1c      	ldr	r2, [pc, #112]	; (8003204 <HAL_DMA_Init+0x438>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00d      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a1b      	ldr	r2, [pc, #108]	; (8003208 <HAL_DMA_Init+0x43c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d008      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a19      	ldr	r2, [pc, #100]	; (800320c <HAL_DMA_Init+0x440>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d003      	beq.n	80031b2 <HAL_DMA_Init+0x3e6>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a18      	ldr	r2, [pc, #96]	; (8003210 <HAL_DMA_Init+0x444>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	4b11      	ldr	r3, [pc, #68]	; (8003214 <HAL_DMA_Init+0x448>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	2b40      	cmp	r3, #64	; 0x40
 80031da:	d01d      	beq.n	8003218 <HAL_DMA_Init+0x44c>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2b80      	cmp	r3, #128	; 0x80
 80031e2:	d102      	bne.n	80031ea <HAL_DMA_Init+0x41e>
 80031e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031e8:	e017      	b.n	800321a <HAL_DMA_Init+0x44e>
 80031ea:	2300      	movs	r3, #0
 80031ec:	e015      	b.n	800321a <HAL_DMA_Init+0x44e>
 80031ee:	bf00      	nop
 80031f0:	fe10803f 	.word	0xfe10803f
 80031f4:	58025408 	.word	0x58025408
 80031f8:	5802541c 	.word	0x5802541c
 80031fc:	58025430 	.word	0x58025430
 8003200:	58025444 	.word	0x58025444
 8003204:	58025458 	.word	0x58025458
 8003208:	5802546c 	.word	0x5802546c
 800320c:	58025480 	.word	0x58025480
 8003210:	58025494 	.word	0x58025494
 8003214:	fffe000f 	.word	0xfffe000f
 8003218:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	68d2      	ldr	r2, [r2, #12]
 800321e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003220:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003228:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003230:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003238:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003240:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003248:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	461a      	mov	r2, r3
 800325e:	4b6e      	ldr	r3, [pc, #440]	; (8003418 <HAL_DMA_Init+0x64c>)
 8003260:	4413      	add	r3, r2
 8003262:	4a6e      	ldr	r2, [pc, #440]	; (800341c <HAL_DMA_Init+0x650>)
 8003264:	fba2 2303 	umull	r2, r3, r2, r3
 8003268:	091b      	lsrs	r3, r3, #4
 800326a:	009a      	lsls	r2, r3, #2
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f001 f82f 	bl	80042d4 <DMA_CalcBaseAndBitshift>
 8003276:	4603      	mov	r3, r0
 8003278:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327e:	f003 031f 	and.w	r3, r3, #31
 8003282:	2201      	movs	r2, #1
 8003284:	409a      	lsls	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	e008      	b.n	800329e <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2240      	movs	r2, #64	; 0x40
 8003290:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2203      	movs	r2, #3
 8003296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e0b7      	b.n	800340e <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a5f      	ldr	r2, [pc, #380]	; (8003420 <HAL_DMA_Init+0x654>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d072      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a5d      	ldr	r2, [pc, #372]	; (8003424 <HAL_DMA_Init+0x658>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d06d      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a5c      	ldr	r2, [pc, #368]	; (8003428 <HAL_DMA_Init+0x65c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d068      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a5a      	ldr	r2, [pc, #360]	; (800342c <HAL_DMA_Init+0x660>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d063      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a59      	ldr	r2, [pc, #356]	; (8003430 <HAL_DMA_Init+0x664>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d05e      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a57      	ldr	r2, [pc, #348]	; (8003434 <HAL_DMA_Init+0x668>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d059      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a56      	ldr	r2, [pc, #344]	; (8003438 <HAL_DMA_Init+0x66c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d054      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a54      	ldr	r2, [pc, #336]	; (800343c <HAL_DMA_Init+0x670>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d04f      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a53      	ldr	r2, [pc, #332]	; (8003440 <HAL_DMA_Init+0x674>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d04a      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a51      	ldr	r2, [pc, #324]	; (8003444 <HAL_DMA_Init+0x678>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d045      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a50      	ldr	r2, [pc, #320]	; (8003448 <HAL_DMA_Init+0x67c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d040      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a4e      	ldr	r2, [pc, #312]	; (800344c <HAL_DMA_Init+0x680>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d03b      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a4d      	ldr	r2, [pc, #308]	; (8003450 <HAL_DMA_Init+0x684>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d036      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a4b      	ldr	r2, [pc, #300]	; (8003454 <HAL_DMA_Init+0x688>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d031      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a4a      	ldr	r2, [pc, #296]	; (8003458 <HAL_DMA_Init+0x68c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d02c      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a48      	ldr	r2, [pc, #288]	; (800345c <HAL_DMA_Init+0x690>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d027      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a47      	ldr	r2, [pc, #284]	; (8003460 <HAL_DMA_Init+0x694>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d022      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a45      	ldr	r2, [pc, #276]	; (8003464 <HAL_DMA_Init+0x698>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d01d      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a44      	ldr	r2, [pc, #272]	; (8003468 <HAL_DMA_Init+0x69c>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d018      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a42      	ldr	r2, [pc, #264]	; (800346c <HAL_DMA_Init+0x6a0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d013      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a41      	ldr	r2, [pc, #260]	; (8003470 <HAL_DMA_Init+0x6a4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00e      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a3f      	ldr	r2, [pc, #252]	; (8003474 <HAL_DMA_Init+0x6a8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d009      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a3e      	ldr	r2, [pc, #248]	; (8003478 <HAL_DMA_Init+0x6ac>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d004      	beq.n	800338e <HAL_DMA_Init+0x5c2>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a3c      	ldr	r2, [pc, #240]	; (800347c <HAL_DMA_Init+0x6b0>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d101      	bne.n	8003392 <HAL_DMA_Init+0x5c6>
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <HAL_DMA_Init+0x5c8>
 8003392:	2300      	movs	r3, #0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d032      	beq.n	80033fe <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f001 f8c9 	bl	8004530 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b80      	cmp	r3, #128	; 0x80
 80033a4:	d102      	bne.n	80033ac <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80033c0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d010      	beq.n	80033ec <HAL_DMA_Init+0x620>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b08      	cmp	r3, #8
 80033d0:	d80c      	bhi.n	80033ec <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f001 f946 	bl	8004664 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80033e8:	605a      	str	r2, [r3, #4]
 80033ea:	e008      	b.n	80033fe <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	a7fdabf8 	.word	0xa7fdabf8
 800341c:	cccccccd 	.word	0xcccccccd
 8003420:	40020010 	.word	0x40020010
 8003424:	40020028 	.word	0x40020028
 8003428:	40020040 	.word	0x40020040
 800342c:	40020058 	.word	0x40020058
 8003430:	40020070 	.word	0x40020070
 8003434:	40020088 	.word	0x40020088
 8003438:	400200a0 	.word	0x400200a0
 800343c:	400200b8 	.word	0x400200b8
 8003440:	40020410 	.word	0x40020410
 8003444:	40020428 	.word	0x40020428
 8003448:	40020440 	.word	0x40020440
 800344c:	40020458 	.word	0x40020458
 8003450:	40020470 	.word	0x40020470
 8003454:	40020488 	.word	0x40020488
 8003458:	400204a0 	.word	0x400204a0
 800345c:	400204b8 	.word	0x400204b8
 8003460:	58025408 	.word	0x58025408
 8003464:	5802541c 	.word	0x5802541c
 8003468:	58025430 	.word	0x58025430
 800346c:	58025444 	.word	0x58025444
 8003470:	58025458 	.word	0x58025458
 8003474:	5802546c 	.word	0x5802546c
 8003478:	58025480 	.word	0x58025480
 800347c:	58025494 	.word	0x58025494

08003480 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b08a      	sub	sp, #40	; 0x28
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003488:	2300      	movs	r3, #0
 800348a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800348c:	4b67      	ldr	r3, [pc, #412]	; (800362c <HAL_DMA_IRQHandler+0x1ac>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a67      	ldr	r2, [pc, #412]	; (8003630 <HAL_DMA_IRQHandler+0x1b0>)
 8003492:	fba2 2303 	umull	r2, r3, r2, r3
 8003496:	0a9b      	lsrs	r3, r3, #10
 8003498:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a5f      	ldr	r2, [pc, #380]	; (8003634 <HAL_DMA_IRQHandler+0x1b4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d04a      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a5d      	ldr	r2, [pc, #372]	; (8003638 <HAL_DMA_IRQHandler+0x1b8>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d045      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a5c      	ldr	r2, [pc, #368]	; (800363c <HAL_DMA_IRQHandler+0x1bc>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d040      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a5a      	ldr	r2, [pc, #360]	; (8003640 <HAL_DMA_IRQHandler+0x1c0>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d03b      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a59      	ldr	r2, [pc, #356]	; (8003644 <HAL_DMA_IRQHandler+0x1c4>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d036      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a57      	ldr	r2, [pc, #348]	; (8003648 <HAL_DMA_IRQHandler+0x1c8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d031      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a56      	ldr	r2, [pc, #344]	; (800364c <HAL_DMA_IRQHandler+0x1cc>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d02c      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a54      	ldr	r2, [pc, #336]	; (8003650 <HAL_DMA_IRQHandler+0x1d0>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d027      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a53      	ldr	r2, [pc, #332]	; (8003654 <HAL_DMA_IRQHandler+0x1d4>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d022      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a51      	ldr	r2, [pc, #324]	; (8003658 <HAL_DMA_IRQHandler+0x1d8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d01d      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a50      	ldr	r2, [pc, #320]	; (800365c <HAL_DMA_IRQHandler+0x1dc>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d018      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a4e      	ldr	r2, [pc, #312]	; (8003660 <HAL_DMA_IRQHandler+0x1e0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d013      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a4d      	ldr	r2, [pc, #308]	; (8003664 <HAL_DMA_IRQHandler+0x1e4>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d00e      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a4b      	ldr	r2, [pc, #300]	; (8003668 <HAL_DMA_IRQHandler+0x1e8>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d009      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a4a      	ldr	r2, [pc, #296]	; (800366c <HAL_DMA_IRQHandler+0x1ec>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d004      	beq.n	8003552 <HAL_DMA_IRQHandler+0xd2>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a48      	ldr	r2, [pc, #288]	; (8003670 <HAL_DMA_IRQHandler+0x1f0>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d101      	bne.n	8003556 <HAL_DMA_IRQHandler+0xd6>
 8003552:	2301      	movs	r3, #1
 8003554:	e000      	b.n	8003558 <HAL_DMA_IRQHandler+0xd8>
 8003556:	2300      	movs	r3, #0
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 842b 	beq.w	8003db4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003562:	f003 031f 	and.w	r3, r3, #31
 8003566:	2208      	movs	r2, #8
 8003568:	409a      	lsls	r2, r3
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 80a2 	beq.w	80036b8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2e      	ldr	r2, [pc, #184]	; (8003634 <HAL_DMA_IRQHandler+0x1b4>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d04a      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a2d      	ldr	r2, [pc, #180]	; (8003638 <HAL_DMA_IRQHandler+0x1b8>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d045      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a2b      	ldr	r2, [pc, #172]	; (800363c <HAL_DMA_IRQHandler+0x1bc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d040      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a2a      	ldr	r2, [pc, #168]	; (8003640 <HAL_DMA_IRQHandler+0x1c0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d03b      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a28      	ldr	r2, [pc, #160]	; (8003644 <HAL_DMA_IRQHandler+0x1c4>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d036      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a27      	ldr	r2, [pc, #156]	; (8003648 <HAL_DMA_IRQHandler+0x1c8>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d031      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a25      	ldr	r2, [pc, #148]	; (800364c <HAL_DMA_IRQHandler+0x1cc>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d02c      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a24      	ldr	r2, [pc, #144]	; (8003650 <HAL_DMA_IRQHandler+0x1d0>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d027      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a22      	ldr	r2, [pc, #136]	; (8003654 <HAL_DMA_IRQHandler+0x1d4>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d022      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a21      	ldr	r2, [pc, #132]	; (8003658 <HAL_DMA_IRQHandler+0x1d8>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d01d      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a1f      	ldr	r2, [pc, #124]	; (800365c <HAL_DMA_IRQHandler+0x1dc>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d018      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a1e      	ldr	r2, [pc, #120]	; (8003660 <HAL_DMA_IRQHandler+0x1e0>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d013      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a1c      	ldr	r2, [pc, #112]	; (8003664 <HAL_DMA_IRQHandler+0x1e4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d00e      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a1b      	ldr	r2, [pc, #108]	; (8003668 <HAL_DMA_IRQHandler+0x1e8>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d009      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a19      	ldr	r2, [pc, #100]	; (800366c <HAL_DMA_IRQHandler+0x1ec>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d004      	beq.n	8003614 <HAL_DMA_IRQHandler+0x194>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a18      	ldr	r2, [pc, #96]	; (8003670 <HAL_DMA_IRQHandler+0x1f0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d12f      	bne.n	8003674 <HAL_DMA_IRQHandler+0x1f4>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	2b00      	cmp	r3, #0
 8003620:	bf14      	ite	ne
 8003622:	2301      	movne	r3, #1
 8003624:	2300      	moveq	r3, #0
 8003626:	b2db      	uxtb	r3, r3
 8003628:	e02e      	b.n	8003688 <HAL_DMA_IRQHandler+0x208>
 800362a:	bf00      	nop
 800362c:	20000004 	.word	0x20000004
 8003630:	1b4e81b5 	.word	0x1b4e81b5
 8003634:	40020010 	.word	0x40020010
 8003638:	40020028 	.word	0x40020028
 800363c:	40020040 	.word	0x40020040
 8003640:	40020058 	.word	0x40020058
 8003644:	40020070 	.word	0x40020070
 8003648:	40020088 	.word	0x40020088
 800364c:	400200a0 	.word	0x400200a0
 8003650:	400200b8 	.word	0x400200b8
 8003654:	40020410 	.word	0x40020410
 8003658:	40020428 	.word	0x40020428
 800365c:	40020440 	.word	0x40020440
 8003660:	40020458 	.word	0x40020458
 8003664:	40020470 	.word	0x40020470
 8003668:	40020488 	.word	0x40020488
 800366c:	400204a0 	.word	0x400204a0
 8003670:	400204b8 	.word	0x400204b8
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0308 	and.w	r3, r3, #8
 800367e:	2b00      	cmp	r3, #0
 8003680:	bf14      	ite	ne
 8003682:	2301      	movne	r3, #1
 8003684:	2300      	moveq	r3, #0
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	d015      	beq.n	80036b8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0204 	bic.w	r2, r2, #4
 800369a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	2208      	movs	r2, #8
 80036a6:	409a      	lsls	r2, r3
 80036a8:	6a3b      	ldr	r3, [r7, #32]
 80036aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b0:	f043 0201 	orr.w	r2, r3, #1
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	fa22 f303 	lsr.w	r3, r2, r3
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d06e      	beq.n	80037ac <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a69      	ldr	r2, [pc, #420]	; (8003878 <HAL_DMA_IRQHandler+0x3f8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d04a      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a67      	ldr	r2, [pc, #412]	; (800387c <HAL_DMA_IRQHandler+0x3fc>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d045      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a66      	ldr	r2, [pc, #408]	; (8003880 <HAL_DMA_IRQHandler+0x400>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d040      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a64      	ldr	r2, [pc, #400]	; (8003884 <HAL_DMA_IRQHandler+0x404>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d03b      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a63      	ldr	r2, [pc, #396]	; (8003888 <HAL_DMA_IRQHandler+0x408>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d036      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a61      	ldr	r2, [pc, #388]	; (800388c <HAL_DMA_IRQHandler+0x40c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d031      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a60      	ldr	r2, [pc, #384]	; (8003890 <HAL_DMA_IRQHandler+0x410>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d02c      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a5e      	ldr	r2, [pc, #376]	; (8003894 <HAL_DMA_IRQHandler+0x414>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d027      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a5d      	ldr	r2, [pc, #372]	; (8003898 <HAL_DMA_IRQHandler+0x418>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d022      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a5b      	ldr	r2, [pc, #364]	; (800389c <HAL_DMA_IRQHandler+0x41c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d01d      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a5a      	ldr	r2, [pc, #360]	; (80038a0 <HAL_DMA_IRQHandler+0x420>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d018      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a58      	ldr	r2, [pc, #352]	; (80038a4 <HAL_DMA_IRQHandler+0x424>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a57      	ldr	r2, [pc, #348]	; (80038a8 <HAL_DMA_IRQHandler+0x428>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00e      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a55      	ldr	r2, [pc, #340]	; (80038ac <HAL_DMA_IRQHandler+0x42c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d009      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a54      	ldr	r2, [pc, #336]	; (80038b0 <HAL_DMA_IRQHandler+0x430>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d004      	beq.n	800376e <HAL_DMA_IRQHandler+0x2ee>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a52      	ldr	r2, [pc, #328]	; (80038b4 <HAL_DMA_IRQHandler+0x434>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d10a      	bne.n	8003784 <HAL_DMA_IRQHandler+0x304>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003778:	2b00      	cmp	r3, #0
 800377a:	bf14      	ite	ne
 800377c:	2301      	movne	r3, #1
 800377e:	2300      	moveq	r3, #0
 8003780:	b2db      	uxtb	r3, r3
 8003782:	e003      	b.n	800378c <HAL_DMA_IRQHandler+0x30c>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2300      	movs	r3, #0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00d      	beq.n	80037ac <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	2201      	movs	r2, #1
 800379a:	409a      	lsls	r2, r3
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a4:	f043 0202 	orr.w	r2, r3, #2
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b0:	f003 031f 	and.w	r3, r3, #31
 80037b4:	2204      	movs	r2, #4
 80037b6:	409a      	lsls	r2, r3
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	f000 808f 	beq.w	80038e0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a2c      	ldr	r2, [pc, #176]	; (8003878 <HAL_DMA_IRQHandler+0x3f8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d04a      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a2a      	ldr	r2, [pc, #168]	; (800387c <HAL_DMA_IRQHandler+0x3fc>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d045      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a29      	ldr	r2, [pc, #164]	; (8003880 <HAL_DMA_IRQHandler+0x400>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d040      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a27      	ldr	r2, [pc, #156]	; (8003884 <HAL_DMA_IRQHandler+0x404>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d03b      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a26      	ldr	r2, [pc, #152]	; (8003888 <HAL_DMA_IRQHandler+0x408>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d036      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a24      	ldr	r2, [pc, #144]	; (800388c <HAL_DMA_IRQHandler+0x40c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d031      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a23      	ldr	r2, [pc, #140]	; (8003890 <HAL_DMA_IRQHandler+0x410>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d02c      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a21      	ldr	r2, [pc, #132]	; (8003894 <HAL_DMA_IRQHandler+0x414>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d027      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a20      	ldr	r2, [pc, #128]	; (8003898 <HAL_DMA_IRQHandler+0x418>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d022      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a1e      	ldr	r2, [pc, #120]	; (800389c <HAL_DMA_IRQHandler+0x41c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d01d      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a1d      	ldr	r2, [pc, #116]	; (80038a0 <HAL_DMA_IRQHandler+0x420>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d018      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a1b      	ldr	r2, [pc, #108]	; (80038a4 <HAL_DMA_IRQHandler+0x424>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d013      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a1a      	ldr	r2, [pc, #104]	; (80038a8 <HAL_DMA_IRQHandler+0x428>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d00e      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a18      	ldr	r2, [pc, #96]	; (80038ac <HAL_DMA_IRQHandler+0x42c>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d009      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a17      	ldr	r2, [pc, #92]	; (80038b0 <HAL_DMA_IRQHandler+0x430>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d004      	beq.n	8003862 <HAL_DMA_IRQHandler+0x3e2>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a15      	ldr	r2, [pc, #84]	; (80038b4 <HAL_DMA_IRQHandler+0x434>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d12a      	bne.n	80038b8 <HAL_DMA_IRQHandler+0x438>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	bf14      	ite	ne
 8003870:	2301      	movne	r3, #1
 8003872:	2300      	moveq	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	e023      	b.n	80038c0 <HAL_DMA_IRQHandler+0x440>
 8003878:	40020010 	.word	0x40020010
 800387c:	40020028 	.word	0x40020028
 8003880:	40020040 	.word	0x40020040
 8003884:	40020058 	.word	0x40020058
 8003888:	40020070 	.word	0x40020070
 800388c:	40020088 	.word	0x40020088
 8003890:	400200a0 	.word	0x400200a0
 8003894:	400200b8 	.word	0x400200b8
 8003898:	40020410 	.word	0x40020410
 800389c:	40020428 	.word	0x40020428
 80038a0:	40020440 	.word	0x40020440
 80038a4:	40020458 	.word	0x40020458
 80038a8:	40020470 	.word	0x40020470
 80038ac:	40020488 	.word	0x40020488
 80038b0:	400204a0 	.word	0x400204a0
 80038b4:	400204b8 	.word	0x400204b8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2300      	movs	r3, #0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00d      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c8:	f003 031f 	and.w	r3, r3, #31
 80038cc:	2204      	movs	r2, #4
 80038ce:	409a      	lsls	r2, r3
 80038d0:	6a3b      	ldr	r3, [r7, #32]
 80038d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d8:	f043 0204 	orr.w	r2, r3, #4
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e4:	f003 031f 	and.w	r3, r3, #31
 80038e8:	2210      	movs	r2, #16
 80038ea:	409a      	lsls	r2, r3
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	4013      	ands	r3, r2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 80a6 	beq.w	8003a42 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a85      	ldr	r2, [pc, #532]	; (8003b10 <HAL_DMA_IRQHandler+0x690>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d04a      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a83      	ldr	r2, [pc, #524]	; (8003b14 <HAL_DMA_IRQHandler+0x694>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d045      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a82      	ldr	r2, [pc, #520]	; (8003b18 <HAL_DMA_IRQHandler+0x698>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d040      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a80      	ldr	r2, [pc, #512]	; (8003b1c <HAL_DMA_IRQHandler+0x69c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d03b      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a7f      	ldr	r2, [pc, #508]	; (8003b20 <HAL_DMA_IRQHandler+0x6a0>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d036      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a7d      	ldr	r2, [pc, #500]	; (8003b24 <HAL_DMA_IRQHandler+0x6a4>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d031      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a7c      	ldr	r2, [pc, #496]	; (8003b28 <HAL_DMA_IRQHandler+0x6a8>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d02c      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a7a      	ldr	r2, [pc, #488]	; (8003b2c <HAL_DMA_IRQHandler+0x6ac>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d027      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a79      	ldr	r2, [pc, #484]	; (8003b30 <HAL_DMA_IRQHandler+0x6b0>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d022      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a77      	ldr	r2, [pc, #476]	; (8003b34 <HAL_DMA_IRQHandler+0x6b4>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d01d      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a76      	ldr	r2, [pc, #472]	; (8003b38 <HAL_DMA_IRQHandler+0x6b8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d018      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a74      	ldr	r2, [pc, #464]	; (8003b3c <HAL_DMA_IRQHandler+0x6bc>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d013      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a73      	ldr	r2, [pc, #460]	; (8003b40 <HAL_DMA_IRQHandler+0x6c0>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d00e      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a71      	ldr	r2, [pc, #452]	; (8003b44 <HAL_DMA_IRQHandler+0x6c4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d009      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a70      	ldr	r2, [pc, #448]	; (8003b48 <HAL_DMA_IRQHandler+0x6c8>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d004      	beq.n	8003996 <HAL_DMA_IRQHandler+0x516>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a6e      	ldr	r2, [pc, #440]	; (8003b4c <HAL_DMA_IRQHandler+0x6cc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d10a      	bne.n	80039ac <HAL_DMA_IRQHandler+0x52c>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf14      	ite	ne
 80039a4:	2301      	movne	r3, #1
 80039a6:	2300      	moveq	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	e009      	b.n	80039c0 <HAL_DMA_IRQHandler+0x540>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	bf14      	ite	ne
 80039ba:	2301      	movne	r3, #1
 80039bc:	2300      	moveq	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d03e      	beq.n	8003a42 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c8:	f003 031f 	and.w	r3, r3, #31
 80039cc:	2210      	movs	r2, #16
 80039ce:	409a      	lsls	r2, r3
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d018      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d108      	bne.n	8003a02 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d024      	beq.n	8003a42 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	4798      	blx	r3
 8003a00:	e01f      	b.n	8003a42 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d01b      	beq.n	8003a42 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	4798      	blx	r3
 8003a12:	e016      	b.n	8003a42 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d107      	bne.n	8003a32 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0208 	bic.w	r2, r2, #8
 8003a30:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a46:	f003 031f 	and.w	r3, r3, #31
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	409a      	lsls	r2, r3
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 8110 	beq.w	8003c78 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a2c      	ldr	r2, [pc, #176]	; (8003b10 <HAL_DMA_IRQHandler+0x690>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d04a      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a2b      	ldr	r2, [pc, #172]	; (8003b14 <HAL_DMA_IRQHandler+0x694>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d045      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a29      	ldr	r2, [pc, #164]	; (8003b18 <HAL_DMA_IRQHandler+0x698>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d040      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a28      	ldr	r2, [pc, #160]	; (8003b1c <HAL_DMA_IRQHandler+0x69c>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d03b      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a26      	ldr	r2, [pc, #152]	; (8003b20 <HAL_DMA_IRQHandler+0x6a0>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d036      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a25      	ldr	r2, [pc, #148]	; (8003b24 <HAL_DMA_IRQHandler+0x6a4>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d031      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a23      	ldr	r2, [pc, #140]	; (8003b28 <HAL_DMA_IRQHandler+0x6a8>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d02c      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a22      	ldr	r2, [pc, #136]	; (8003b2c <HAL_DMA_IRQHandler+0x6ac>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d027      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a20      	ldr	r2, [pc, #128]	; (8003b30 <HAL_DMA_IRQHandler+0x6b0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d022      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a1f      	ldr	r2, [pc, #124]	; (8003b34 <HAL_DMA_IRQHandler+0x6b4>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d01d      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a1d      	ldr	r2, [pc, #116]	; (8003b38 <HAL_DMA_IRQHandler+0x6b8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d018      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a1c      	ldr	r2, [pc, #112]	; (8003b3c <HAL_DMA_IRQHandler+0x6bc>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d013      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1a      	ldr	r2, [pc, #104]	; (8003b40 <HAL_DMA_IRQHandler+0x6c0>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d00e      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a19      	ldr	r2, [pc, #100]	; (8003b44 <HAL_DMA_IRQHandler+0x6c4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d009      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a17      	ldr	r2, [pc, #92]	; (8003b48 <HAL_DMA_IRQHandler+0x6c8>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d004      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x678>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a16      	ldr	r2, [pc, #88]	; (8003b4c <HAL_DMA_IRQHandler+0x6cc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d12b      	bne.n	8003b50 <HAL_DMA_IRQHandler+0x6d0>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	bf14      	ite	ne
 8003b06:	2301      	movne	r3, #1
 8003b08:	2300      	moveq	r3, #0
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	e02a      	b.n	8003b64 <HAL_DMA_IRQHandler+0x6e4>
 8003b0e:	bf00      	nop
 8003b10:	40020010 	.word	0x40020010
 8003b14:	40020028 	.word	0x40020028
 8003b18:	40020040 	.word	0x40020040
 8003b1c:	40020058 	.word	0x40020058
 8003b20:	40020070 	.word	0x40020070
 8003b24:	40020088 	.word	0x40020088
 8003b28:	400200a0 	.word	0x400200a0
 8003b2c:	400200b8 	.word	0x400200b8
 8003b30:	40020410 	.word	0x40020410
 8003b34:	40020428 	.word	0x40020428
 8003b38:	40020440 	.word	0x40020440
 8003b3c:	40020458 	.word	0x40020458
 8003b40:	40020470 	.word	0x40020470
 8003b44:	40020488 	.word	0x40020488
 8003b48:	400204a0 	.word	0x400204a0
 8003b4c:	400204b8 	.word	0x400204b8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	bf14      	ite	ne
 8003b5e:	2301      	movne	r3, #1
 8003b60:	2300      	moveq	r3, #0
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 8087 	beq.w	8003c78 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b6e:	f003 031f 	and.w	r3, r3, #31
 8003b72:	2220      	movs	r2, #32
 8003b74:	409a      	lsls	r2, r3
 8003b76:	6a3b      	ldr	r3, [r7, #32]
 8003b78:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d139      	bne.n	8003bfa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0216 	bic.w	r2, r2, #22
 8003b94:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695a      	ldr	r2, [r3, #20]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ba4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d103      	bne.n	8003bb6 <HAL_DMA_IRQHandler+0x736>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d007      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0208 	bic.w	r2, r2, #8
 8003bc4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bca:	f003 031f 	and.w	r3, r3, #31
 8003bce:	223f      	movs	r2, #63	; 0x3f
 8003bd0:	409a      	lsls	r2, r3
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 834a 	beq.w	8004284 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	4798      	blx	r3
          }
          return;
 8003bf8:	e344      	b.n	8004284 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d018      	beq.n	8003c3a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d108      	bne.n	8003c28 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d02c      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	4798      	blx	r3
 8003c26:	e027      	b.n	8003c78 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d023      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	4798      	blx	r3
 8003c38:	e01e      	b.n	8003c78 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10f      	bne.n	8003c68 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0210 	bic.w	r2, r2, #16
 8003c56:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 8306 	beq.w	800428e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 8088 	beq.w	8003da0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2204      	movs	r2, #4
 8003c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a7a      	ldr	r2, [pc, #488]	; (8003e88 <HAL_DMA_IRQHandler+0xa08>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d04a      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a79      	ldr	r2, [pc, #484]	; (8003e8c <HAL_DMA_IRQHandler+0xa0c>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d045      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a77      	ldr	r2, [pc, #476]	; (8003e90 <HAL_DMA_IRQHandler+0xa10>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d040      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a76      	ldr	r2, [pc, #472]	; (8003e94 <HAL_DMA_IRQHandler+0xa14>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d03b      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a74      	ldr	r2, [pc, #464]	; (8003e98 <HAL_DMA_IRQHandler+0xa18>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d036      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a73      	ldr	r2, [pc, #460]	; (8003e9c <HAL_DMA_IRQHandler+0xa1c>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d031      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a71      	ldr	r2, [pc, #452]	; (8003ea0 <HAL_DMA_IRQHandler+0xa20>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d02c      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a70      	ldr	r2, [pc, #448]	; (8003ea4 <HAL_DMA_IRQHandler+0xa24>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d027      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a6e      	ldr	r2, [pc, #440]	; (8003ea8 <HAL_DMA_IRQHandler+0xa28>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d022      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a6d      	ldr	r2, [pc, #436]	; (8003eac <HAL_DMA_IRQHandler+0xa2c>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d01d      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a6b      	ldr	r2, [pc, #428]	; (8003eb0 <HAL_DMA_IRQHandler+0xa30>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d018      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a6a      	ldr	r2, [pc, #424]	; (8003eb4 <HAL_DMA_IRQHandler+0xa34>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d013      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a68      	ldr	r2, [pc, #416]	; (8003eb8 <HAL_DMA_IRQHandler+0xa38>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d00e      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a67      	ldr	r2, [pc, #412]	; (8003ebc <HAL_DMA_IRQHandler+0xa3c>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d009      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a65      	ldr	r2, [pc, #404]	; (8003ec0 <HAL_DMA_IRQHandler+0xa40>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d004      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x8b8>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a64      	ldr	r2, [pc, #400]	; (8003ec4 <HAL_DMA_IRQHandler+0xa44>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d108      	bne.n	8003d4a <HAL_DMA_IRQHandler+0x8ca>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 0201 	bic.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	e007      	b.n	8003d5a <HAL_DMA_IRQHandler+0x8da>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0201 	bic.w	r2, r2, #1
 8003d58:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d307      	bcc.n	8003d76 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1f2      	bne.n	8003d5a <HAL_DMA_IRQHandler+0x8da>
 8003d74:	e000      	b.n	8003d78 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003d76:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d004      	beq.n	8003d98 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2203      	movs	r2, #3
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003d96:	e003      	b.n	8003da0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 8272 	beq.w	800428e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	4798      	blx	r3
 8003db2:	e26c      	b.n	800428e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a43      	ldr	r2, [pc, #268]	; (8003ec8 <HAL_DMA_IRQHandler+0xa48>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d022      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a42      	ldr	r2, [pc, #264]	; (8003ecc <HAL_DMA_IRQHandler+0xa4c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d01d      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a40      	ldr	r2, [pc, #256]	; (8003ed0 <HAL_DMA_IRQHandler+0xa50>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d018      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a3f      	ldr	r2, [pc, #252]	; (8003ed4 <HAL_DMA_IRQHandler+0xa54>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d013      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a3d      	ldr	r2, [pc, #244]	; (8003ed8 <HAL_DMA_IRQHandler+0xa58>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d00e      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a3c      	ldr	r2, [pc, #240]	; (8003edc <HAL_DMA_IRQHandler+0xa5c>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d009      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a3a      	ldr	r2, [pc, #232]	; (8003ee0 <HAL_DMA_IRQHandler+0xa60>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d004      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x984>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a39      	ldr	r2, [pc, #228]	; (8003ee4 <HAL_DMA_IRQHandler+0xa64>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d101      	bne.n	8003e08 <HAL_DMA_IRQHandler+0x988>
 8003e04:	2301      	movs	r3, #1
 8003e06:	e000      	b.n	8003e0a <HAL_DMA_IRQHandler+0x98a>
 8003e08:	2300      	movs	r3, #0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 823f 	beq.w	800428e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1c:	f003 031f 	and.w	r3, r3, #31
 8003e20:	2204      	movs	r2, #4
 8003e22:	409a      	lsls	r2, r3
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	4013      	ands	r3, r2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 80cd 	beq.w	8003fc8 <HAL_DMA_IRQHandler+0xb48>
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 80c7 	beq.w	8003fc8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3e:	f003 031f 	and.w	r3, r3, #31
 8003e42:	2204      	movs	r2, #4
 8003e44:	409a      	lsls	r2, r3
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d049      	beq.n	8003ee8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d109      	bne.n	8003e72 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 8210 	beq.w	8004288 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e70:	e20a      	b.n	8004288 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f000 8206 	beq.w	8004288 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e84:	e200      	b.n	8004288 <HAL_DMA_IRQHandler+0xe08>
 8003e86:	bf00      	nop
 8003e88:	40020010 	.word	0x40020010
 8003e8c:	40020028 	.word	0x40020028
 8003e90:	40020040 	.word	0x40020040
 8003e94:	40020058 	.word	0x40020058
 8003e98:	40020070 	.word	0x40020070
 8003e9c:	40020088 	.word	0x40020088
 8003ea0:	400200a0 	.word	0x400200a0
 8003ea4:	400200b8 	.word	0x400200b8
 8003ea8:	40020410 	.word	0x40020410
 8003eac:	40020428 	.word	0x40020428
 8003eb0:	40020440 	.word	0x40020440
 8003eb4:	40020458 	.word	0x40020458
 8003eb8:	40020470 	.word	0x40020470
 8003ebc:	40020488 	.word	0x40020488
 8003ec0:	400204a0 	.word	0x400204a0
 8003ec4:	400204b8 	.word	0x400204b8
 8003ec8:	58025408 	.word	0x58025408
 8003ecc:	5802541c 	.word	0x5802541c
 8003ed0:	58025430 	.word	0x58025430
 8003ed4:	58025444 	.word	0x58025444
 8003ed8:	58025458 	.word	0x58025458
 8003edc:	5802546c 	.word	0x5802546c
 8003ee0:	58025480 	.word	0x58025480
 8003ee4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	f003 0320 	and.w	r3, r3, #32
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d160      	bne.n	8003fb4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a8c      	ldr	r2, [pc, #560]	; (8004128 <HAL_DMA_IRQHandler+0xca8>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d04a      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a8a      	ldr	r2, [pc, #552]	; (800412c <HAL_DMA_IRQHandler+0xcac>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d045      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a89      	ldr	r2, [pc, #548]	; (8004130 <HAL_DMA_IRQHandler+0xcb0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d040      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a87      	ldr	r2, [pc, #540]	; (8004134 <HAL_DMA_IRQHandler+0xcb4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d03b      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a86      	ldr	r2, [pc, #536]	; (8004138 <HAL_DMA_IRQHandler+0xcb8>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d036      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a84      	ldr	r2, [pc, #528]	; (800413c <HAL_DMA_IRQHandler+0xcbc>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d031      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a83      	ldr	r2, [pc, #524]	; (8004140 <HAL_DMA_IRQHandler+0xcc0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d02c      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a81      	ldr	r2, [pc, #516]	; (8004144 <HAL_DMA_IRQHandler+0xcc4>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d027      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a80      	ldr	r2, [pc, #512]	; (8004148 <HAL_DMA_IRQHandler+0xcc8>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d022      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a7e      	ldr	r2, [pc, #504]	; (800414c <HAL_DMA_IRQHandler+0xccc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d01d      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a7d      	ldr	r2, [pc, #500]	; (8004150 <HAL_DMA_IRQHandler+0xcd0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d018      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a7b      	ldr	r2, [pc, #492]	; (8004154 <HAL_DMA_IRQHandler+0xcd4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d013      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a7a      	ldr	r2, [pc, #488]	; (8004158 <HAL_DMA_IRQHandler+0xcd8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d00e      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a78      	ldr	r2, [pc, #480]	; (800415c <HAL_DMA_IRQHandler+0xcdc>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d009      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a77      	ldr	r2, [pc, #476]	; (8004160 <HAL_DMA_IRQHandler+0xce0>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d004      	beq.n	8003f92 <HAL_DMA_IRQHandler+0xb12>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a75      	ldr	r2, [pc, #468]	; (8004164 <HAL_DMA_IRQHandler+0xce4>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d108      	bne.n	8003fa4 <HAL_DMA_IRQHandler+0xb24>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0208 	bic.w	r2, r2, #8
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	e007      	b.n	8003fb4 <HAL_DMA_IRQHandler+0xb34>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0204 	bic.w	r2, r2, #4
 8003fb2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 8165 	beq.w	8004288 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003fc6:	e15f      	b.n	8004288 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fcc:	f003 031f 	and.w	r3, r3, #31
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	409a      	lsls	r2, r3
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 80c5 	beq.w	8004168 <HAL_DMA_IRQHandler+0xce8>
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80bf 	beq.w	8004168 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fee:	f003 031f 	and.w	r3, r3, #31
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	409a      	lsls	r2, r3
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d018      	beq.n	8004036 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d109      	bne.n	8004022 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 813a 	beq.w	800428c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004020:	e134      	b.n	800428c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 8130 	beq.w	800428c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004034:	e12a      	b.n	800428c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	f003 0320 	and.w	r3, r3, #32
 800403c:	2b00      	cmp	r3, #0
 800403e:	d168      	bne.n	8004112 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a38      	ldr	r2, [pc, #224]	; (8004128 <HAL_DMA_IRQHandler+0xca8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d04a      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a37      	ldr	r2, [pc, #220]	; (800412c <HAL_DMA_IRQHandler+0xcac>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d045      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a35      	ldr	r2, [pc, #212]	; (8004130 <HAL_DMA_IRQHandler+0xcb0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d040      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a34      	ldr	r2, [pc, #208]	; (8004134 <HAL_DMA_IRQHandler+0xcb4>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d03b      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a32      	ldr	r2, [pc, #200]	; (8004138 <HAL_DMA_IRQHandler+0xcb8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d036      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a31      	ldr	r2, [pc, #196]	; (800413c <HAL_DMA_IRQHandler+0xcbc>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d031      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a2f      	ldr	r2, [pc, #188]	; (8004140 <HAL_DMA_IRQHandler+0xcc0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d02c      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a2e      	ldr	r2, [pc, #184]	; (8004144 <HAL_DMA_IRQHandler+0xcc4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d027      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a2c      	ldr	r2, [pc, #176]	; (8004148 <HAL_DMA_IRQHandler+0xcc8>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d022      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a2b      	ldr	r2, [pc, #172]	; (800414c <HAL_DMA_IRQHandler+0xccc>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d01d      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a29      	ldr	r2, [pc, #164]	; (8004150 <HAL_DMA_IRQHandler+0xcd0>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d018      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a28      	ldr	r2, [pc, #160]	; (8004154 <HAL_DMA_IRQHandler+0xcd4>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d013      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a26      	ldr	r2, [pc, #152]	; (8004158 <HAL_DMA_IRQHandler+0xcd8>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d00e      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a25      	ldr	r2, [pc, #148]	; (800415c <HAL_DMA_IRQHandler+0xcdc>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d009      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a23      	ldr	r2, [pc, #140]	; (8004160 <HAL_DMA_IRQHandler+0xce0>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d004      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xc60>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a22      	ldr	r2, [pc, #136]	; (8004164 <HAL_DMA_IRQHandler+0xce4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d108      	bne.n	80040f2 <HAL_DMA_IRQHandler+0xc72>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f022 0214 	bic.w	r2, r2, #20
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	e007      	b.n	8004102 <HAL_DMA_IRQHandler+0xc82>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 020a 	bic.w	r2, r2, #10
 8004100:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 80b8 	beq.w	800428c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004124:	e0b2      	b.n	800428c <HAL_DMA_IRQHandler+0xe0c>
 8004126:	bf00      	nop
 8004128:	40020010 	.word	0x40020010
 800412c:	40020028 	.word	0x40020028
 8004130:	40020040 	.word	0x40020040
 8004134:	40020058 	.word	0x40020058
 8004138:	40020070 	.word	0x40020070
 800413c:	40020088 	.word	0x40020088
 8004140:	400200a0 	.word	0x400200a0
 8004144:	400200b8 	.word	0x400200b8
 8004148:	40020410 	.word	0x40020410
 800414c:	40020428 	.word	0x40020428
 8004150:	40020440 	.word	0x40020440
 8004154:	40020458 	.word	0x40020458
 8004158:	40020470 	.word	0x40020470
 800415c:	40020488 	.word	0x40020488
 8004160:	400204a0 	.word	0x400204a0
 8004164:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	2208      	movs	r2, #8
 8004172:	409a      	lsls	r2, r3
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 8088 	beq.w	800428e <HAL_DMA_IRQHandler+0xe0e>
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	f003 0308 	and.w	r3, r3, #8
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 8082 	beq.w	800428e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a41      	ldr	r2, [pc, #260]	; (8004294 <HAL_DMA_IRQHandler+0xe14>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d04a      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a3f      	ldr	r2, [pc, #252]	; (8004298 <HAL_DMA_IRQHandler+0xe18>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d045      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a3e      	ldr	r2, [pc, #248]	; (800429c <HAL_DMA_IRQHandler+0xe1c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d040      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a3c      	ldr	r2, [pc, #240]	; (80042a0 <HAL_DMA_IRQHandler+0xe20>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d03b      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a3b      	ldr	r2, [pc, #236]	; (80042a4 <HAL_DMA_IRQHandler+0xe24>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d036      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a39      	ldr	r2, [pc, #228]	; (80042a8 <HAL_DMA_IRQHandler+0xe28>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d031      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a38      	ldr	r2, [pc, #224]	; (80042ac <HAL_DMA_IRQHandler+0xe2c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d02c      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a36      	ldr	r2, [pc, #216]	; (80042b0 <HAL_DMA_IRQHandler+0xe30>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d027      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a35      	ldr	r2, [pc, #212]	; (80042b4 <HAL_DMA_IRQHandler+0xe34>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d022      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a33      	ldr	r2, [pc, #204]	; (80042b8 <HAL_DMA_IRQHandler+0xe38>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d01d      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a32      	ldr	r2, [pc, #200]	; (80042bc <HAL_DMA_IRQHandler+0xe3c>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d018      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a30      	ldr	r2, [pc, #192]	; (80042c0 <HAL_DMA_IRQHandler+0xe40>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d013      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a2f      	ldr	r2, [pc, #188]	; (80042c4 <HAL_DMA_IRQHandler+0xe44>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d00e      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a2d      	ldr	r2, [pc, #180]	; (80042c8 <HAL_DMA_IRQHandler+0xe48>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d009      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a2c      	ldr	r2, [pc, #176]	; (80042cc <HAL_DMA_IRQHandler+0xe4c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d004      	beq.n	800422a <HAL_DMA_IRQHandler+0xdaa>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a2a      	ldr	r2, [pc, #168]	; (80042d0 <HAL_DMA_IRQHandler+0xe50>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d108      	bne.n	800423c <HAL_DMA_IRQHandler+0xdbc>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 021c 	bic.w	r2, r2, #28
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	e007      	b.n	800424c <HAL_DMA_IRQHandler+0xdcc>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f022 020e 	bic.w	r2, r2, #14
 800424a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004250:	f003 031f 	and.w	r3, r3, #31
 8004254:	2201      	movs	r2, #1
 8004256:	409a      	lsls	r2, r3
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004276:	2b00      	cmp	r3, #0
 8004278:	d009      	beq.n	800428e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	4798      	blx	r3
 8004282:	e004      	b.n	800428e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004284:	bf00      	nop
 8004286:	e002      	b.n	800428e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004288:	bf00      	nop
 800428a:	e000      	b.n	800428e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800428c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800428e:	3728      	adds	r7, #40	; 0x28
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	40020010 	.word	0x40020010
 8004298:	40020028 	.word	0x40020028
 800429c:	40020040 	.word	0x40020040
 80042a0:	40020058 	.word	0x40020058
 80042a4:	40020070 	.word	0x40020070
 80042a8:	40020088 	.word	0x40020088
 80042ac:	400200a0 	.word	0x400200a0
 80042b0:	400200b8 	.word	0x400200b8
 80042b4:	40020410 	.word	0x40020410
 80042b8:	40020428 	.word	0x40020428
 80042bc:	40020440 	.word	0x40020440
 80042c0:	40020458 	.word	0x40020458
 80042c4:	40020470 	.word	0x40020470
 80042c8:	40020488 	.word	0x40020488
 80042cc:	400204a0 	.word	0x400204a0
 80042d0:	400204b8 	.word	0x400204b8

080042d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a42      	ldr	r2, [pc, #264]	; (80043ec <DMA_CalcBaseAndBitshift+0x118>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d04a      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a41      	ldr	r2, [pc, #260]	; (80043f0 <DMA_CalcBaseAndBitshift+0x11c>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d045      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a3f      	ldr	r2, [pc, #252]	; (80043f4 <DMA_CalcBaseAndBitshift+0x120>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d040      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a3e      	ldr	r2, [pc, #248]	; (80043f8 <DMA_CalcBaseAndBitshift+0x124>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d03b      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a3c      	ldr	r2, [pc, #240]	; (80043fc <DMA_CalcBaseAndBitshift+0x128>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d036      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a3b      	ldr	r2, [pc, #236]	; (8004400 <DMA_CalcBaseAndBitshift+0x12c>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d031      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a39      	ldr	r2, [pc, #228]	; (8004404 <DMA_CalcBaseAndBitshift+0x130>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d02c      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a38      	ldr	r2, [pc, #224]	; (8004408 <DMA_CalcBaseAndBitshift+0x134>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d027      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a36      	ldr	r2, [pc, #216]	; (800440c <DMA_CalcBaseAndBitshift+0x138>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d022      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a35      	ldr	r2, [pc, #212]	; (8004410 <DMA_CalcBaseAndBitshift+0x13c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d01d      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a33      	ldr	r2, [pc, #204]	; (8004414 <DMA_CalcBaseAndBitshift+0x140>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d018      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a32      	ldr	r2, [pc, #200]	; (8004418 <DMA_CalcBaseAndBitshift+0x144>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d013      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a30      	ldr	r2, [pc, #192]	; (800441c <DMA_CalcBaseAndBitshift+0x148>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00e      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a2f      	ldr	r2, [pc, #188]	; (8004420 <DMA_CalcBaseAndBitshift+0x14c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d009      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a2d      	ldr	r2, [pc, #180]	; (8004424 <DMA_CalcBaseAndBitshift+0x150>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d004      	beq.n	800437c <DMA_CalcBaseAndBitshift+0xa8>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a2c      	ldr	r2, [pc, #176]	; (8004428 <DMA_CalcBaseAndBitshift+0x154>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d101      	bne.n	8004380 <DMA_CalcBaseAndBitshift+0xac>
 800437c:	2301      	movs	r3, #1
 800437e:	e000      	b.n	8004382 <DMA_CalcBaseAndBitshift+0xae>
 8004380:	2300      	movs	r3, #0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d024      	beq.n	80043d0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	3b10      	subs	r3, #16
 800438e:	4a27      	ldr	r2, [pc, #156]	; (800442c <DMA_CalcBaseAndBitshift+0x158>)
 8004390:	fba2 2303 	umull	r2, r3, r2, r3
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	4a24      	ldr	r2, [pc, #144]	; (8004430 <DMA_CalcBaseAndBitshift+0x15c>)
 80043a0:	5cd3      	ldrb	r3, [r2, r3]
 80043a2:	461a      	mov	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b03      	cmp	r3, #3
 80043ac:	d908      	bls.n	80043c0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	4b1f      	ldr	r3, [pc, #124]	; (8004434 <DMA_CalcBaseAndBitshift+0x160>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	1d1a      	adds	r2, r3, #4
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	659a      	str	r2, [r3, #88]	; 0x58
 80043be:	e00d      	b.n	80043dc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	4b1b      	ldr	r3, [pc, #108]	; (8004434 <DMA_CalcBaseAndBitshift+0x160>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6593      	str	r3, [r2, #88]	; 0x58
 80043ce:	e005      	b.n	80043dc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3714      	adds	r7, #20
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	40020010 	.word	0x40020010
 80043f0:	40020028 	.word	0x40020028
 80043f4:	40020040 	.word	0x40020040
 80043f8:	40020058 	.word	0x40020058
 80043fc:	40020070 	.word	0x40020070
 8004400:	40020088 	.word	0x40020088
 8004404:	400200a0 	.word	0x400200a0
 8004408:	400200b8 	.word	0x400200b8
 800440c:	40020410 	.word	0x40020410
 8004410:	40020428 	.word	0x40020428
 8004414:	40020440 	.word	0x40020440
 8004418:	40020458 	.word	0x40020458
 800441c:	40020470 	.word	0x40020470
 8004420:	40020488 	.word	0x40020488
 8004424:	400204a0 	.word	0x400204a0
 8004428:	400204b8 	.word	0x400204b8
 800442c:	aaaaaaab 	.word	0xaaaaaaab
 8004430:	0800d720 	.word	0x0800d720
 8004434:	fffffc00 	.word	0xfffffc00

08004438 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004440:	2300      	movs	r3, #0
 8004442:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699b      	ldr	r3, [r3, #24]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d120      	bne.n	800448e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004450:	2b03      	cmp	r3, #3
 8004452:	d858      	bhi.n	8004506 <DMA_CheckFifoParam+0xce>
 8004454:	a201      	add	r2, pc, #4	; (adr r2, 800445c <DMA_CheckFifoParam+0x24>)
 8004456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445a:	bf00      	nop
 800445c:	0800446d 	.word	0x0800446d
 8004460:	0800447f 	.word	0x0800447f
 8004464:	0800446d 	.word	0x0800446d
 8004468:	08004507 	.word	0x08004507
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004470:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d048      	beq.n	800450a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800447c:	e045      	b.n	800450a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004482:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004486:	d142      	bne.n	800450e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800448c:	e03f      	b.n	800450e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004496:	d123      	bne.n	80044e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449c:	2b03      	cmp	r3, #3
 800449e:	d838      	bhi.n	8004512 <DMA_CheckFifoParam+0xda>
 80044a0:	a201      	add	r2, pc, #4	; (adr r2, 80044a8 <DMA_CheckFifoParam+0x70>)
 80044a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a6:	bf00      	nop
 80044a8:	080044b9 	.word	0x080044b9
 80044ac:	080044bf 	.word	0x080044bf
 80044b0:	080044b9 	.word	0x080044b9
 80044b4:	080044d1 	.word	0x080044d1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	73fb      	strb	r3, [r7, #15]
        break;
 80044bc:	e030      	b.n	8004520 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d025      	beq.n	8004516 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80044ce:	e022      	b.n	8004516 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044d8:	d11f      	bne.n	800451a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80044de:	e01c      	b.n	800451a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d902      	bls.n	80044ee <DMA_CheckFifoParam+0xb6>
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d003      	beq.n	80044f4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80044ec:	e018      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	73fb      	strb	r3, [r7, #15]
        break;
 80044f2:	e015      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00e      	beq.n	800451e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	73fb      	strb	r3, [r7, #15]
    break;
 8004504:	e00b      	b.n	800451e <DMA_CheckFifoParam+0xe6>
        break;
 8004506:	bf00      	nop
 8004508:	e00a      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        break;
 800450a:	bf00      	nop
 800450c:	e008      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        break;
 800450e:	bf00      	nop
 8004510:	e006      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        break;
 8004512:	bf00      	nop
 8004514:	e004      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        break;
 8004516:	bf00      	nop
 8004518:	e002      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
        break;
 800451a:	bf00      	nop
 800451c:	e000      	b.n	8004520 <DMA_CheckFifoParam+0xe8>
    break;
 800451e:	bf00      	nop
    }
  }

  return status;
 8004520:	7bfb      	ldrb	r3, [r7, #15]
}
 8004522:	4618      	mov	r0, r3
 8004524:	3714      	adds	r7, #20
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop

08004530 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004530:	b480      	push	{r7}
 8004532:	b085      	sub	sp, #20
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a38      	ldr	r2, [pc, #224]	; (8004624 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d022      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a36      	ldr	r2, [pc, #216]	; (8004628 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d01d      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a35      	ldr	r2, [pc, #212]	; (800462c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d018      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a33      	ldr	r2, [pc, #204]	; (8004630 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d013      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a32      	ldr	r2, [pc, #200]	; (8004634 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d00e      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a30      	ldr	r2, [pc, #192]	; (8004638 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d009      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2f      	ldr	r2, [pc, #188]	; (800463c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d004      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a2d      	ldr	r2, [pc, #180]	; (8004640 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d101      	bne.n	8004592 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800458e:	2301      	movs	r3, #1
 8004590:	e000      	b.n	8004594 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004592:	2300      	movs	r3, #0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d01a      	beq.n	80045ce <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	b2db      	uxtb	r3, r3
 800459e:	3b08      	subs	r3, #8
 80045a0:	4a28      	ldr	r2, [pc, #160]	; (8004644 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80045a2:	fba2 2303 	umull	r2, r3, r2, r3
 80045a6:	091b      	lsrs	r3, r3, #4
 80045a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4b26      	ldr	r3, [pc, #152]	; (8004648 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	461a      	mov	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a24      	ldr	r2, [pc, #144]	; (800464c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80045bc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 031f 	and.w	r3, r3, #31
 80045c4:	2201      	movs	r2, #1
 80045c6:	409a      	lsls	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80045cc:	e024      	b.n	8004618 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	3b10      	subs	r3, #16
 80045d6:	4a1e      	ldr	r2, [pc, #120]	; (8004650 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80045d8:	fba2 2303 	umull	r2, r3, r2, r3
 80045dc:	091b      	lsrs	r3, r3, #4
 80045de:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	4a1c      	ldr	r2, [pc, #112]	; (8004654 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d806      	bhi.n	80045f6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	4a1b      	ldr	r2, [pc, #108]	; (8004658 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d902      	bls.n	80045f6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	3308      	adds	r3, #8
 80045f4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	4b18      	ldr	r3, [pc, #96]	; (800465c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	461a      	mov	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a16      	ldr	r2, [pc, #88]	; (8004660 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004608:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f003 031f 	and.w	r3, r3, #31
 8004610:	2201      	movs	r2, #1
 8004612:	409a      	lsls	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004618:	bf00      	nop
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr
 8004624:	58025408 	.word	0x58025408
 8004628:	5802541c 	.word	0x5802541c
 800462c:	58025430 	.word	0x58025430
 8004630:	58025444 	.word	0x58025444
 8004634:	58025458 	.word	0x58025458
 8004638:	5802546c 	.word	0x5802546c
 800463c:	58025480 	.word	0x58025480
 8004640:	58025494 	.word	0x58025494
 8004644:	cccccccd 	.word	0xcccccccd
 8004648:	16009600 	.word	0x16009600
 800464c:	58025880 	.word	0x58025880
 8004650:	aaaaaaab 	.word	0xaaaaaaab
 8004654:	400204b8 	.word	0x400204b8
 8004658:	4002040f 	.word	0x4002040f
 800465c:	10008200 	.word	0x10008200
 8004660:	40020880 	.word	0x40020880

08004664 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d04a      	beq.n	8004710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2b08      	cmp	r3, #8
 800467e:	d847      	bhi.n	8004710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a25      	ldr	r2, [pc, #148]	; (800471c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d022      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a24      	ldr	r2, [pc, #144]	; (8004720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d01d      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a22      	ldr	r2, [pc, #136]	; (8004724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d018      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a21      	ldr	r2, [pc, #132]	; (8004728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d013      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a1f      	ldr	r2, [pc, #124]	; (800472c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00e      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1e      	ldr	r2, [pc, #120]	; (8004730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d009      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a1c      	ldr	r2, [pc, #112]	; (8004734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d004      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1b      	ldr	r2, [pc, #108]	; (8004738 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d101      	bne.n	80046d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80046d4:	2300      	movs	r3, #0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00a      	beq.n	80046f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	4b17      	ldr	r3, [pc, #92]	; (800473c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80046de:	4413      	add	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	461a      	mov	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a15      	ldr	r2, [pc, #84]	; (8004740 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80046ec:	671a      	str	r2, [r3, #112]	; 0x70
 80046ee:	e009      	b.n	8004704 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	4b14      	ldr	r3, [pc, #80]	; (8004744 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	461a      	mov	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a11      	ldr	r2, [pc, #68]	; (8004748 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004702:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	3b01      	subs	r3, #1
 8004708:	2201      	movs	r2, #1
 800470a:	409a      	lsls	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004710:	bf00      	nop
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	58025408 	.word	0x58025408
 8004720:	5802541c 	.word	0x5802541c
 8004724:	58025430 	.word	0x58025430
 8004728:	58025444 	.word	0x58025444
 800472c:	58025458 	.word	0x58025458
 8004730:	5802546c 	.word	0x5802546c
 8004734:	58025480 	.word	0x58025480
 8004738:	58025494 	.word	0x58025494
 800473c:	1600963f 	.word	0x1600963f
 8004740:	58025940 	.word	0x58025940
 8004744:	1000823f 	.word	0x1000823f
 8004748:	40020940 	.word	0x40020940

0800474c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e0c6      	b.n	80048ec <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004762:	2b00      	cmp	r3, #0
 8004764:	d102      	bne.n	800476c <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7fd fce2 	bl	8002130 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2223      	movs	r2, #35	; 0x23
 8004770:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004772:	4b60      	ldr	r3, [pc, #384]	; (80048f4 <HAL_ETH_Init+0x1a8>)
 8004774:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004778:	4a5e      	ldr	r2, [pc, #376]	; (80048f4 <HAL_ETH_Init+0x1a8>)
 800477a:	f043 0302 	orr.w	r3, r3, #2
 800477e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004782:	4b5c      	ldr	r3, [pc, #368]	; (80048f4 <HAL_ETH_Init+0x1a8>)
 8004784:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	60bb      	str	r3, [r7, #8]
 800478e:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	7a1b      	ldrb	r3, [r3, #8]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d103      	bne.n	80047a0 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004798:	2000      	movs	r0, #0
 800479a:	f7fe f8f9 	bl	8002990 <HAL_SYSCFG_ETHInterfaceSelect>
 800479e:	e003      	b.n	80047a8 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80047a0:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80047a4:	f7fe f8f4 	bl	8002990 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f042 0201 	orr.w	r2, r2, #1
 80047ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047c0:	f7fe f8b6 	bl	8002930 <HAL_GetTick>
 80047c4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80047c6:	e00f      	b.n	80047e8 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80047c8:	f7fe f8b2 	bl	8002930 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80047d6:	d907      	bls.n	80047e8 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2204      	movs	r2, #4
 80047dc:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	22e0      	movs	r2, #224	; 0xe0
 80047e2:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e081      	b.n	80048ec <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1e6      	bne.n	80047c8 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 fac0 	bl	8004d80 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004800:	f001 fcf6 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8004804:	4603      	mov	r3, r0
 8004806:	4a3c      	ldr	r2, [pc, #240]	; (80048f8 <HAL_ETH_Init+0x1ac>)
 8004808:	fba2 2303 	umull	r2, r3, r2, r3
 800480c:	0c9a      	lsrs	r2, r3, #18
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	3a01      	subs	r2, #1
 8004814:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 fa13 	bl	8004c44 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004834:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004838:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d007      	beq.n	8004856 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	22e0      	movs	r2, #224	; 0xe0
 8004850:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e04a      	b.n	80048ec <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	f241 1308 	movw	r3, #4360	; 0x1108
 800485e:	4413      	add	r3, r2
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	4b26      	ldr	r3, [pc, #152]	; (80048fc <HAL_ETH_Init+0x1b0>)
 8004864:	4013      	ands	r3, r2
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	6952      	ldr	r2, [r2, #20]
 800486a:	0052      	lsls	r2, r2, #1
 800486c:	6879      	ldr	r1, [r7, #4]
 800486e:	6809      	ldr	r1, [r1, #0]
 8004870:	431a      	orrs	r2, r3
 8004872:	f241 1308 	movw	r3, #4360	; 0x1108
 8004876:	440b      	add	r3, r1
 8004878:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fad8 	bl	8004e30 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fb1c 	bl	8004ebe <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	3305      	adds	r3, #5
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	021a      	lsls	r2, r3, #8
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	3304      	adds	r3, #4
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	4619      	mov	r1, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	430a      	orrs	r2, r1
 80048a0:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	3303      	adds	r3, #3
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	061a      	lsls	r2, r3, #24
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	3302      	adds	r3, #2
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	041b      	lsls	r3, r3, #16
 80048b8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	3301      	adds	r3, #1
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80048c4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80048d2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80048d4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2210      	movs	r2, #16
 80048e2:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2210      	movs	r2, #16
 80048e8:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	58024400 	.word	0x58024400
 80048f8:	431bde83 	.word	0x431bde83
 80048fc:	ffff8001 	.word	0xffff8001

08004900 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8004912:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	791b      	ldrb	r3, [r3, #4]
 8004918:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800491a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	7b1b      	ldrb	r3, [r3, #12]
 8004920:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004922:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	7b5b      	ldrb	r3, [r3, #13]
 8004928:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800492a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	7b9b      	ldrb	r3, [r3, #14]
 8004930:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004932:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	7bdb      	ldrb	r3, [r3, #15]
 8004938:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800493a:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	7c12      	ldrb	r2, [r2, #16]
 8004940:	2a00      	cmp	r2, #0
 8004942:	d102      	bne.n	800494a <ETH_SetMACConfig+0x4a>
 8004944:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004948:	e000      	b.n	800494c <ETH_SetMACConfig+0x4c>
 800494a:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800494c:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	7c52      	ldrb	r2, [r2, #17]
 8004952:	2a00      	cmp	r2, #0
 8004954:	d102      	bne.n	800495c <ETH_SetMACConfig+0x5c>
 8004956:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800495a:	e000      	b.n	800495e <ETH_SetMACConfig+0x5e>
 800495c:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800495e:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	7c9b      	ldrb	r3, [r3, #18]
 8004964:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004966:	431a      	orrs	r2, r3
                                macconf->Speed |
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 800496c:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8004972:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	7f1b      	ldrb	r3, [r3, #28]
 8004978:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 800497a:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	7f5b      	ldrb	r3, [r3, #29]
 8004980:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004982:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	7f92      	ldrb	r2, [r2, #30]
 8004988:	2a00      	cmp	r2, #0
 800498a:	d102      	bne.n	8004992 <ETH_SetMACConfig+0x92>
 800498c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004990:	e000      	b.n	8004994 <ETH_SetMACConfig+0x94>
 8004992:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004994:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	7fdb      	ldrb	r3, [r3, #31]
 800499a:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800499c:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	f892 2020 	ldrb.w	r2, [r2, #32]
 80049a4:	2a00      	cmp	r2, #0
 80049a6:	d102      	bne.n	80049ae <ETH_SetMACConfig+0xae>
 80049a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049ac:	e000      	b.n	80049b0 <ETH_SetMACConfig+0xb0>
 80049ae:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80049b0:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80049b6:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049be:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80049c0:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	4b56      	ldr	r3, [pc, #344]	; (8004b2c <ETH_SetMACConfig+0x22c>)
 80049d2:	4013      	ands	r3, r2
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	6812      	ldr	r2, [r2, #0]
 80049d8:	68f9      	ldr	r1, [r7, #12]
 80049da:	430b      	orrs	r3, r1
 80049dc:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e2:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049ea:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80049ec:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80049f4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80049f6:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80049fe:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004a00:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8004a08:	2a00      	cmp	r2, #0
 8004a0a:	d102      	bne.n	8004a12 <ETH_SetMACConfig+0x112>
 8004a0c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004a10:	e000      	b.n	8004a14 <ETH_SetMACConfig+0x114>
 8004a12:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004a14:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	685a      	ldr	r2, [r3, #4]
 8004a24:	4b42      	ldr	r3, [pc, #264]	; (8004b30 <ETH_SetMACConfig+0x230>)
 8004a26:	4013      	ands	r3, r2
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	68f9      	ldr	r1, [r7, #12]
 8004a2e:	430b      	orrs	r3, r1
 8004a30:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a38:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	4b3a      	ldr	r3, [pc, #232]	; (8004b34 <ETH_SetMACConfig+0x234>)
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6812      	ldr	r2, [r2, #0]
 8004a50:	68f9      	ldr	r1, [r7, #12]
 8004a52:	430b      	orrs	r3, r1
 8004a54:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004a5c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004a62:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004a6a:	2a00      	cmp	r2, #0
 8004a6c:	d101      	bne.n	8004a72 <ETH_SetMACConfig+0x172>
 8004a6e:	2280      	movs	r2, #128	; 0x80
 8004a70:	e000      	b.n	8004a74 <ETH_SetMACConfig+0x174>
 8004a72:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004a74:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a7a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a86:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	68f9      	ldr	r1, [r7, #12]
 8004a92:	430b      	orrs	r3, r1
 8004a94:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004a9c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8004aa4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab2:	f023 0103 	bic.w	r1, r3, #3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	430a      	orrs	r2, r1
 8004abe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8004aca:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8004ae6:	2a00      	cmp	r2, #0
 8004ae8:	d101      	bne.n	8004aee <ETH_SetMACConfig+0x1ee>
 8004aea:	2240      	movs	r2, #64	; 0x40
 8004aec:	e000      	b.n	8004af0 <ETH_SetMACConfig+0x1f0>
 8004aee:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8004af0:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8004af8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004afa:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8004b02:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8004b10:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8004b20:	bf00      	nop
 8004b22:	3714      	adds	r7, #20
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	00048083 	.word	0x00048083
 8004b30:	c0f88000 	.word	0xc0f88000
 8004b34:	fffffef0 	.word	0xfffffef0

08004b38 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	4b38      	ldr	r3, [pc, #224]	; (8004c30 <ETH_SetDMAConfig+0xf8>)
 8004b4e:	4013      	ands	r3, r2
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	6879      	ldr	r1, [r7, #4]
 8004b56:	6809      	ldr	r1, [r1, #0]
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8004b5e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	791b      	ldrb	r3, [r3, #4]
 8004b64:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004b6a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	7b1b      	ldrb	r3, [r3, #12]
 8004b70:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	f241 0304 	movw	r3, #4100	; 0x1004
 8004b7e:	4413      	add	r3, r2
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	4b2c      	ldr	r3, [pc, #176]	; (8004c34 <ETH_SetDMAConfig+0xfc>)
 8004b84:	4013      	ands	r3, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6811      	ldr	r1, [r2, #0]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	f241 0304 	movw	r3, #4100	; 0x1004
 8004b92:	440b      	add	r3, r1
 8004b94:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	7b5b      	ldrb	r3, [r3, #13]
 8004b9a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	4b22      	ldr	r3, [pc, #136]	; (8004c38 <ETH_SetDMAConfig+0x100>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6811      	ldr	r1, [r2, #0]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8004bbe:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	7d1b      	ldrb	r3, [r3, #20]
 8004bc8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004bca:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	7f5b      	ldrb	r3, [r3, #29]
 8004bd0:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	f241 1304 	movw	r3, #4356	; 0x1104
 8004bde:	4413      	add	r3, r2
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	4b16      	ldr	r3, [pc, #88]	; (8004c3c <ETH_SetDMAConfig+0x104>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6811      	ldr	r1, [r2, #0]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	431a      	orrs	r2, r3
 8004bee:	f241 1304 	movw	r3, #4356	; 0x1104
 8004bf2:	440b      	add	r3, r1
 8004bf4:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	7f1b      	ldrb	r3, [r3, #28]
 8004bfa:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004c00:	4313      	orrs	r3, r2
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	f241 1308 	movw	r3, #4360	; 0x1108
 8004c0c:	4413      	add	r3, r2
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <ETH_SetDMAConfig+0x108>)
 8004c12:	4013      	ands	r3, r2
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	6811      	ldr	r1, [r2, #0]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	f241 1308 	movw	r3, #4360	; 0x1108
 8004c20:	440b      	add	r3, r1
 8004c22:	601a      	str	r2, [r3, #0]
}
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	ffff87fd 	.word	0xffff87fd
 8004c34:	ffff2ffe 	.word	0xffff2ffe
 8004c38:	fffec000 	.word	0xfffec000
 8004c3c:	ffc0efef 	.word	0xffc0efef
 8004c40:	7fc0ffff 	.word	0x7fc0ffff

08004c44 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b0a4      	sub	sp, #144	; 0x90
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004c52:	2300      	movs	r3, #0
 8004c54:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8004c56:	2300      	movs	r3, #0
 8004c58:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8004c62:	2301      	movs	r3, #1
 8004c64:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004c74:	2300      	movs	r3, #0
 8004c76:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004c80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c84:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004c86:	2300      	movs	r3, #0
 8004c88:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8004c90:	2300      	movs	r3, #0
 8004c92:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004c96:	2300      	movs	r3, #0
 8004c98:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8004c9c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8004ca0:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8004cac:	2301      	movs	r3, #1
 8004cae:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004cdc:	2320      	movs	r3, #32
 8004cde:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8004cee:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8004cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004cf4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004cf8:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8004d00:	2302      	movs	r3, #2
 8004d02:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004d06:	2300      	movs	r3, #0
 8004d08:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8004d12:	2300      	movs	r3, #0
 8004d14:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8004d22:	2301      	movs	r3, #1
 8004d24:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004d28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7ff fde6 	bl	8004900 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004d34:	2301      	movs	r3, #1
 8004d36:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8004d40:	2300      	movs	r3, #0
 8004d42:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8004d46:	2300      	movs	r3, #0
 8004d48:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004d4e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d52:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8004d54:	2300      	movs	r3, #0
 8004d56:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004d58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d5c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8004d64:	f44f 7306 	mov.w	r3, #536	; 0x218
 8004d68:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004d6a:	f107 0308 	add.w	r3, r7, #8
 8004d6e:	4619      	mov	r1, r3
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff fee1 	bl	8004b38 <ETH_SetDMAConfig>
}
 8004d76:	bf00      	nop
 8004d78:	3790      	adds	r7, #144	; 0x90
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
	...

08004d80 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004d90:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d98:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004d9a:	f001 fa29 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8004d9e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	4a1e      	ldr	r2, [pc, #120]	; (8004e1c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d908      	bls.n	8004dba <ETH_MAC_MDIO_ClkConfig+0x3a>
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	4a1d      	ldr	r2, [pc, #116]	; (8004e20 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d804      	bhi.n	8004dba <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	e027      	b.n	8004e0a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	4a18      	ldr	r2, [pc, #96]	; (8004e20 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d908      	bls.n	8004dd4 <ETH_MAC_MDIO_ClkConfig+0x54>
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	4a17      	ldr	r2, [pc, #92]	; (8004e24 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d204      	bcs.n	8004dd4 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	e01a      	b.n	8004e0a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4a13      	ldr	r2, [pc, #76]	; (8004e24 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d303      	bcc.n	8004de4 <ETH_MAC_MDIO_ClkConfig+0x64>
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	4a12      	ldr	r2, [pc, #72]	; (8004e28 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d911      	bls.n	8004e08 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4a10      	ldr	r2, [pc, #64]	; (8004e28 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d908      	bls.n	8004dfe <ETH_MAC_MDIO_ClkConfig+0x7e>
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4a0f      	ldr	r2, [pc, #60]	; (8004e2c <ETH_MAC_MDIO_ClkConfig+0xac>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d804      	bhi.n	8004dfe <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dfa:	60fb      	str	r3, [r7, #12]
 8004dfc:	e005      	b.n	8004e0a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	e000      	b.n	8004e0a <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004e08:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004e14:	bf00      	nop
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	01312cff 	.word	0x01312cff
 8004e20:	02160ebf 	.word	0x02160ebf
 8004e24:	03938700 	.word	0x03938700
 8004e28:	05f5e0ff 	.word	0x05f5e0ff
 8004e2c:	08f0d17f 	.word	0x08f0d17f

08004e30 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60fb      	str	r3, [r7, #12]
 8004e3c:	e01d      	b.n	8004e7a <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68d9      	ldr	r1, [r3, #12]
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	4613      	mov	r3, r2
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	4413      	add	r3, r2
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	440b      	add	r3, r1
 8004e4e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2200      	movs	r2, #0
 8004e66:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004e68:	68b9      	ldr	r1, [r7, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	3206      	adds	r2, #6
 8004e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	3301      	adds	r3, #1
 8004e78:	60fb      	str	r3, [r7, #12]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2b03      	cmp	r3, #3
 8004e7e:	d9de      	bls.n	8004e3e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	f241 132c 	movw	r3, #4396	; 0x112c
 8004e8e:	4413      	add	r3, r2
 8004e90:	2203      	movs	r2, #3
 8004e92:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	68d9      	ldr	r1, [r3, #12]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	f241 1314 	movw	r3, #4372	; 0x1114
 8004ea0:	4413      	add	r3, r2
 8004ea2:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68da      	ldr	r2, [r3, #12]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8004eb0:	601a      	str	r2, [r3, #0]
}
 8004eb2:	bf00      	nop
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b085      	sub	sp, #20
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60fb      	str	r3, [r7, #12]
 8004eca:	e024      	b.n	8004f16 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6919      	ldr	r1, [r3, #16]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	4413      	add	r3, r2
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	440b      	add	r3, r1
 8004edc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2200      	movs	r2, #0
 8004eee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	2200      	movs	r2, #0
 8004f00:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	6879      	ldr	r1, [r7, #4]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	3310      	adds	r3, #16
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	3301      	adds	r3, #1
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2b03      	cmp	r3, #3
 8004f1a:	d9d7      	bls.n	8004ecc <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	f241 1330 	movw	r3, #4400	; 0x1130
 8004f42:	4413      	add	r3, r2
 8004f44:	2203      	movs	r2, #3
 8004f46:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6919      	ldr	r1, [r3, #16]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	f241 131c 	movw	r3, #4380	; 0x111c
 8004f54:	4413      	add	r3, r2
 8004f56:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	f241 1328 	movw	r3, #4392	; 0x1128
 8004f68:	4413      	add	r3, r2
 8004f6a:	6019      	str	r1, [r3, #0]
}
 8004f6c:	bf00      	nop
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b089      	sub	sp, #36	; 0x24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f86:	4b86      	ldr	r3, [pc, #536]	; (80051a0 <HAL_GPIO_Init+0x228>)
 8004f88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f8a:	e18c      	b.n	80052a6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	2101      	movs	r1, #1
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	fa01 f303 	lsl.w	r3, r1, r3
 8004f98:	4013      	ands	r3, r2
 8004f9a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	f000 817e 	beq.w	80052a0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d00b      	beq.n	8004fc4 <HAL_GPIO_Init+0x4c>
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d007      	beq.n	8004fc4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fb8:	2b11      	cmp	r3, #17
 8004fba:	d003      	beq.n	8004fc4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b12      	cmp	r3, #18
 8004fc2:	d130      	bne.n	8005026 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	2203      	movs	r2, #3
 8004fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd4:	43db      	mvns	r3, r3
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	69ba      	ldr	r2, [r7, #24]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8005002:	43db      	mvns	r3, r3
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	4013      	ands	r3, r2
 8005008:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	091b      	lsrs	r3, r3, #4
 8005010:	f003 0201 	and.w	r2, r3, #1
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	fa02 f303 	lsl.w	r3, r2, r3
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	4313      	orrs	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	2203      	movs	r2, #3
 8005032:	fa02 f303 	lsl.w	r3, r2, r3
 8005036:	43db      	mvns	r3, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	4013      	ands	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	689a      	ldr	r2, [r3, #8]
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	fa02 f303 	lsl.w	r3, r2, r3
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	4313      	orrs	r3, r2
 800504e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d003      	beq.n	8005066 <HAL_GPIO_Init+0xee>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b12      	cmp	r3, #18
 8005064:	d123      	bne.n	80050ae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	08da      	lsrs	r2, r3, #3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	3208      	adds	r2, #8
 800506e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	220f      	movs	r2, #15
 800507e:	fa02 f303 	lsl.w	r3, r2, r3
 8005082:	43db      	mvns	r3, r3
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	4013      	ands	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	691a      	ldr	r2, [r3, #16]
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	f003 0307 	and.w	r3, r3, #7
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	fa02 f303 	lsl.w	r3, r2, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4313      	orrs	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	08da      	lsrs	r2, r3, #3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3208      	adds	r2, #8
 80050a8:	69b9      	ldr	r1, [r7, #24]
 80050aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	2203      	movs	r2, #3
 80050ba:	fa02 f303 	lsl.w	r3, r2, r3
 80050be:	43db      	mvns	r3, r3
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	4013      	ands	r3, r2
 80050c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f003 0203 	and.w	r2, r3, #3
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	fa02 f303 	lsl.w	r3, r2, r3
 80050d6:	69ba      	ldr	r2, [r7, #24]
 80050d8:	4313      	orrs	r3, r2
 80050da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 80d8 	beq.w	80052a0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050f0:	4b2c      	ldr	r3, [pc, #176]	; (80051a4 <HAL_GPIO_Init+0x22c>)
 80050f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80050f6:	4a2b      	ldr	r2, [pc, #172]	; (80051a4 <HAL_GPIO_Init+0x22c>)
 80050f8:	f043 0302 	orr.w	r3, r3, #2
 80050fc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005100:	4b28      	ldr	r3, [pc, #160]	; (80051a4 <HAL_GPIO_Init+0x22c>)
 8005102:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800510e:	4a26      	ldr	r2, [pc, #152]	; (80051a8 <HAL_GPIO_Init+0x230>)
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	089b      	lsrs	r3, r3, #2
 8005114:	3302      	adds	r3, #2
 8005116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800511a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	f003 0303 	and.w	r3, r3, #3
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	220f      	movs	r2, #15
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	43db      	mvns	r3, r3
 800512c:	69ba      	ldr	r2, [r7, #24]
 800512e:	4013      	ands	r3, r2
 8005130:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a1d      	ldr	r2, [pc, #116]	; (80051ac <HAL_GPIO_Init+0x234>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d04a      	beq.n	80051d0 <HAL_GPIO_Init+0x258>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a1c      	ldr	r2, [pc, #112]	; (80051b0 <HAL_GPIO_Init+0x238>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d02b      	beq.n	800519a <HAL_GPIO_Init+0x222>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a1b      	ldr	r2, [pc, #108]	; (80051b4 <HAL_GPIO_Init+0x23c>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d025      	beq.n	8005196 <HAL_GPIO_Init+0x21e>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a1a      	ldr	r2, [pc, #104]	; (80051b8 <HAL_GPIO_Init+0x240>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d01f      	beq.n	8005192 <HAL_GPIO_Init+0x21a>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a19      	ldr	r2, [pc, #100]	; (80051bc <HAL_GPIO_Init+0x244>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d019      	beq.n	800518e <HAL_GPIO_Init+0x216>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a18      	ldr	r2, [pc, #96]	; (80051c0 <HAL_GPIO_Init+0x248>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d013      	beq.n	800518a <HAL_GPIO_Init+0x212>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a17      	ldr	r2, [pc, #92]	; (80051c4 <HAL_GPIO_Init+0x24c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d00d      	beq.n	8005186 <HAL_GPIO_Init+0x20e>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a16      	ldr	r2, [pc, #88]	; (80051c8 <HAL_GPIO_Init+0x250>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d007      	beq.n	8005182 <HAL_GPIO_Init+0x20a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a15      	ldr	r2, [pc, #84]	; (80051cc <HAL_GPIO_Init+0x254>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d101      	bne.n	800517e <HAL_GPIO_Init+0x206>
 800517a:	2309      	movs	r3, #9
 800517c:	e029      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 800517e:	230a      	movs	r3, #10
 8005180:	e027      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 8005182:	2307      	movs	r3, #7
 8005184:	e025      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 8005186:	2306      	movs	r3, #6
 8005188:	e023      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 800518a:	2305      	movs	r3, #5
 800518c:	e021      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 800518e:	2304      	movs	r3, #4
 8005190:	e01f      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 8005192:	2303      	movs	r3, #3
 8005194:	e01d      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 8005196:	2302      	movs	r3, #2
 8005198:	e01b      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 800519a:	2301      	movs	r3, #1
 800519c:	e019      	b.n	80051d2 <HAL_GPIO_Init+0x25a>
 800519e:	bf00      	nop
 80051a0:	58000080 	.word	0x58000080
 80051a4:	58024400 	.word	0x58024400
 80051a8:	58000400 	.word	0x58000400
 80051ac:	58020000 	.word	0x58020000
 80051b0:	58020400 	.word	0x58020400
 80051b4:	58020800 	.word	0x58020800
 80051b8:	58020c00 	.word	0x58020c00
 80051bc:	58021000 	.word	0x58021000
 80051c0:	58021400 	.word	0x58021400
 80051c4:	58021800 	.word	0x58021800
 80051c8:	58021c00 	.word	0x58021c00
 80051cc:	58022400 	.word	0x58022400
 80051d0:	2300      	movs	r3, #0
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	f002 0203 	and.w	r2, r2, #3
 80051d8:	0092      	lsls	r2, r2, #2
 80051da:	4093      	lsls	r3, r2
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	4313      	orrs	r3, r2
 80051e0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051e2:	4938      	ldr	r1, [pc, #224]	; (80052c4 <HAL_GPIO_Init+0x34c>)
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	089b      	lsrs	r3, r3, #2
 80051e8:	3302      	adds	r3, #2
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	43db      	mvns	r3, r3
 80051fa:	69ba      	ldr	r2, [r7, #24]
 80051fc:	4013      	ands	r3, r2
 80051fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	4313      	orrs	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	43db      	mvns	r3, r3
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	4013      	ands	r3, r2
 8005228:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8005236:	69ba      	ldr	r2, [r7, #24]
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	4313      	orrs	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005244:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	43db      	mvns	r3, r3
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	4013      	ands	r3, r2
 8005254:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	4313      	orrs	r3, r2
 8005268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800526a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	43db      	mvns	r3, r3
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	4013      	ands	r3, r2
 8005282:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005298:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	3301      	adds	r3, #1
 80052a4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	fa22 f303 	lsr.w	r3, r2, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f47f ae6b 	bne.w	8004f8c <HAL_GPIO_Init+0x14>
  }
}
 80052b6:	bf00      	nop
 80052b8:	bf00      	nop
 80052ba:	3724      	adds	r7, #36	; 0x24
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	58000400 	.word	0x58000400

080052c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	460b      	mov	r3, r1
 80052d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	887b      	ldrh	r3, [r7, #2]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d002      	beq.n	80052e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052e0:	2301      	movs	r3, #1
 80052e2:	73fb      	strb	r3, [r7, #15]
 80052e4:	e001      	b.n	80052ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052e6:	2300      	movs	r3, #0
 80052e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	460b      	mov	r3, r1
 8005302:	807b      	strh	r3, [r7, #2]
 8005304:	4613      	mov	r3, r2
 8005306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005308:	787b      	ldrb	r3, [r7, #1]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800530e:	887a      	ldrh	r2, [r7, #2]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005314:	e003      	b.n	800531e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005316:	887b      	ldrh	r3, [r7, #2]
 8005318:	041a      	lsls	r2, r3, #16
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	619a      	str	r2, [r3, #24]
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
	...

0800532c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005334:	4b19      	ldr	r3, [pc, #100]	; (800539c <HAL_PWREx_ConfigSupply+0x70>)
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b04      	cmp	r3, #4
 800533e:	d00a      	beq.n	8005356 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005340:	4b16      	ldr	r3, [pc, #88]	; (800539c <HAL_PWREx_ConfigSupply+0x70>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	429a      	cmp	r2, r3
 800534c:	d001      	beq.n	8005352 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e01f      	b.n	8005392 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005352:	2300      	movs	r3, #0
 8005354:	e01d      	b.n	8005392 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005356:	4b11      	ldr	r3, [pc, #68]	; (800539c <HAL_PWREx_ConfigSupply+0x70>)
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	f023 0207 	bic.w	r2, r3, #7
 800535e:	490f      	ldr	r1, [pc, #60]	; (800539c <HAL_PWREx_ConfigSupply+0x70>)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4313      	orrs	r3, r2
 8005364:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005366:	f7fd fae3 	bl	8002930 <HAL_GetTick>
 800536a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800536c:	e009      	b.n	8005382 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800536e:	f7fd fadf 	bl	8002930 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800537c:	d901      	bls.n	8005382 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e007      	b.n	8005392 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005382:	4b06      	ldr	r3, [pc, #24]	; (800539c <HAL_PWREx_ConfigSupply+0x70>)
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800538a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538e:	d1ee      	bne.n	800536e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	58024800 	.word	0x58024800

080053a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08c      	sub	sp, #48	; 0x30
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e37a      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 8087 	beq.w	80054ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053c0:	4ba0      	ldr	r3, [pc, #640]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053ca:	4b9e      	ldr	r3, [pc, #632]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80053cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ce:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80053d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d2:	2b10      	cmp	r3, #16
 80053d4:	d007      	beq.n	80053e6 <HAL_RCC_OscConfig+0x46>
 80053d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d8:	2b18      	cmp	r3, #24
 80053da:	d110      	bne.n	80053fe <HAL_RCC_OscConfig+0x5e>
 80053dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053de:	f003 0303 	and.w	r3, r3, #3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d10b      	bne.n	80053fe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053e6:	4b97      	ldr	r3, [pc, #604]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d06c      	beq.n	80054cc <HAL_RCC_OscConfig+0x12c>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d168      	bne.n	80054cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e354      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005406:	d106      	bne.n	8005416 <HAL_RCC_OscConfig+0x76>
 8005408:	4b8e      	ldr	r3, [pc, #568]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a8d      	ldr	r2, [pc, #564]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800540e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005412:	6013      	str	r3, [r2, #0]
 8005414:	e02e      	b.n	8005474 <HAL_RCC_OscConfig+0xd4>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10c      	bne.n	8005438 <HAL_RCC_OscConfig+0x98>
 800541e:	4b89      	ldr	r3, [pc, #548]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a88      	ldr	r2, [pc, #544]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	4b86      	ldr	r3, [pc, #536]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a85      	ldr	r2, [pc, #532]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005430:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	e01d      	b.n	8005474 <HAL_RCC_OscConfig+0xd4>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005440:	d10c      	bne.n	800545c <HAL_RCC_OscConfig+0xbc>
 8005442:	4b80      	ldr	r3, [pc, #512]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a7f      	ldr	r2, [pc, #508]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	4b7d      	ldr	r3, [pc, #500]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a7c      	ldr	r2, [pc, #496]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	e00b      	b.n	8005474 <HAL_RCC_OscConfig+0xd4>
 800545c:	4b79      	ldr	r3, [pc, #484]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a78      	ldr	r2, [pc, #480]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	4b76      	ldr	r3, [pc, #472]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a75      	ldr	r2, [pc, #468]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800546e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d013      	beq.n	80054a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547c:	f7fd fa58 	bl	8002930 <HAL_GetTick>
 8005480:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005482:	e008      	b.n	8005496 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005484:	f7fd fa54 	bl	8002930 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b64      	cmp	r3, #100	; 0x64
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e308      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005496:	4b6b      	ldr	r3, [pc, #428]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d0f0      	beq.n	8005484 <HAL_RCC_OscConfig+0xe4>
 80054a2:	e014      	b.n	80054ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a4:	f7fd fa44 	bl	8002930 <HAL_GetTick>
 80054a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054aa:	e008      	b.n	80054be <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054ac:	f7fd fa40 	bl	8002930 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b64      	cmp	r3, #100	; 0x64
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e2f4      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054be:	4b61      	ldr	r3, [pc, #388]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1f0      	bne.n	80054ac <HAL_RCC_OscConfig+0x10c>
 80054ca:	e000      	b.n	80054ce <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d06d      	beq.n	80055b6 <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054da:	4b5a      	ldr	r3, [pc, #360]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054e2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80054e4:	4b57      	ldr	r3, [pc, #348]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80054e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e8:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d007      	beq.n	8005500 <HAL_RCC_OscConfig+0x160>
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	2b18      	cmp	r3, #24
 80054f4:	d11b      	bne.n	800552e <HAL_RCC_OscConfig+0x18e>
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	f003 0303 	and.w	r3, r3, #3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d116      	bne.n	800552e <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005500:	4b50      	ldr	r3, [pc, #320]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0304 	and.w	r3, r3, #4
 8005508:	2b00      	cmp	r3, #0
 800550a:	d005      	beq.n	8005518 <HAL_RCC_OscConfig+0x178>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e2c7      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005518:	4b4a      	ldr	r3, [pc, #296]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	061b      	lsls	r3, r3, #24
 8005526:	4947      	ldr	r1, [pc, #284]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005528:	4313      	orrs	r3, r2
 800552a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800552c:	e043      	b.n	80055b6 <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d026      	beq.n	8005584 <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005536:	4b43      	ldr	r3, [pc, #268]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f023 0219 	bic.w	r2, r3, #25
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	4940      	ldr	r1, [pc, #256]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005544:	4313      	orrs	r3, r2
 8005546:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005548:	f7fd f9f2 	bl	8002930 <HAL_GetTick>
 800554c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800554e:	e008      	b.n	8005562 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005550:	f7fd f9ee 	bl	8002930 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b02      	cmp	r3, #2
 800555c:	d901      	bls.n	8005562 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e2a2      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005562:	4b38      	ldr	r3, [pc, #224]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0304 	and.w	r3, r3, #4
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0f0      	beq.n	8005550 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800556e:	4b35      	ldr	r3, [pc, #212]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	061b      	lsls	r3, r3, #24
 800557c:	4931      	ldr	r1, [pc, #196]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800557e:	4313      	orrs	r3, r2
 8005580:	604b      	str	r3, [r1, #4]
 8005582:	e018      	b.n	80055b6 <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005584:	4b2f      	ldr	r3, [pc, #188]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a2e      	ldr	r2, [pc, #184]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 800558a:	f023 0301 	bic.w	r3, r3, #1
 800558e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005590:	f7fd f9ce 	bl	8002930 <HAL_GetTick>
 8005594:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005598:	f7fd f9ca 	bl	8002930 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e27e      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055aa:	4b26      	ldr	r3, [pc, #152]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0304 	and.w	r3, r3, #4
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0310 	and.w	r3, r3, #16
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d06c      	beq.n	800569c <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055c2:	4b20      	ldr	r3, [pc, #128]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055ca:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055cc:	4b1d      	ldr	r3, [pc, #116]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80055ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d007      	beq.n	80055e8 <HAL_RCC_OscConfig+0x248>
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	2b18      	cmp	r3, #24
 80055dc:	d11b      	bne.n	8005616 <HAL_RCC_OscConfig+0x276>
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	f003 0303 	and.w	r3, r3, #3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d116      	bne.n	8005616 <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80055e8:	4b16      	ldr	r3, [pc, #88]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d005      	beq.n	8005600 <HAL_RCC_OscConfig+0x260>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	2b80      	cmp	r3, #128	; 0x80
 80055fa:	d001      	beq.n	8005600 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e253      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005600:	4b10      	ldr	r3, [pc, #64]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	061b      	lsls	r3, r3, #24
 800560e:	490d      	ldr	r1, [pc, #52]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005610:	4313      	orrs	r3, r2
 8005612:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005614:	e042      	b.n	800569c <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d025      	beq.n	800566a <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800561e:	4b09      	ldr	r3, [pc, #36]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a08      	ldr	r2, [pc, #32]	; (8005644 <HAL_RCC_OscConfig+0x2a4>)
 8005624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005628:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800562a:	f7fd f981 	bl	8002930 <HAL_GetTick>
 800562e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005630:	e00a      	b.n	8005648 <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005632:	f7fd f97d 	bl	8002930 <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d903      	bls.n	8005648 <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e231      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
 8005644:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005648:	4ba3      	ldr	r3, [pc, #652]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0ee      	beq.n	8005632 <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005654:	4ba0      	ldr	r3, [pc, #640]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	061b      	lsls	r3, r3, #24
 8005662:	499d      	ldr	r1, [pc, #628]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005664:	4313      	orrs	r3, r2
 8005666:	60cb      	str	r3, [r1, #12]
 8005668:	e018      	b.n	800569c <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800566a:	4b9b      	ldr	r3, [pc, #620]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a9a      	ldr	r2, [pc, #616]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005676:	f7fd f95b 	bl	8002930 <HAL_GetTick>
 800567a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800567e:	f7fd f957 	bl	8002930 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e20b      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005690:	4b91      	ldr	r3, [pc, #580]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1f0      	bne.n	800567e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d036      	beq.n	8005716 <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d019      	beq.n	80056e4 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056b0:	4b89      	ldr	r3, [pc, #548]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80056b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056b4:	4a88      	ldr	r2, [pc, #544]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80056b6:	f043 0301 	orr.w	r3, r3, #1
 80056ba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056bc:	f7fd f938 	bl	8002930 <HAL_GetTick>
 80056c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056c4:	f7fd f934 	bl	8002930 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e1e8      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056d6:	4b80      	ldr	r3, [pc, #512]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80056d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d0f0      	beq.n	80056c4 <HAL_RCC_OscConfig+0x324>
 80056e2:	e018      	b.n	8005716 <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056e4:	4b7c      	ldr	r3, [pc, #496]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80056e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056e8:	4a7b      	ldr	r2, [pc, #492]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80056ea:	f023 0301 	bic.w	r3, r3, #1
 80056ee:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f0:	f7fd f91e 	bl	8002930 <HAL_GetTick>
 80056f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056f8:	f7fd f91a 	bl	8002930 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e1ce      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800570a:	4b73      	ldr	r3, [pc, #460]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800570c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1f0      	bne.n	80056f8 <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d036      	beq.n	8005790 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d019      	beq.n	800575e <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800572a:	4b6b      	ldr	r3, [pc, #428]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a6a      	ldr	r2, [pc, #424]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005730:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005734:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005736:	f7fd f8fb 	bl	8002930 <HAL_GetTick>
 800573a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800573e:	f7fd f8f7 	bl	8002930 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e1ab      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005750:	4b61      	ldr	r3, [pc, #388]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d0f0      	beq.n	800573e <HAL_RCC_OscConfig+0x39e>
 800575c:	e018      	b.n	8005790 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800575e:	4b5e      	ldr	r3, [pc, #376]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a5d      	ldr	r2, [pc, #372]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005764:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005768:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800576a:	f7fd f8e1 	bl	8002930 <HAL_GetTick>
 800576e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005770:	e008      	b.n	8005784 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005772:	f7fd f8dd 	bl	8002930 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d901      	bls.n	8005784 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e191      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005784:	4b54      	ldr	r3, [pc, #336]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1f0      	bne.n	8005772 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 8081 	beq.w	80058a0 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800579e:	4b4f      	ldr	r3, [pc, #316]	; (80058dc <HAL_RCC_OscConfig+0x53c>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a4e      	ldr	r2, [pc, #312]	; (80058dc <HAL_RCC_OscConfig+0x53c>)
 80057a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057aa:	f7fd f8c1 	bl	8002930 <HAL_GetTick>
 80057ae:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057b0:	e008      	b.n	80057c4 <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80057b2:	f7fd f8bd 	bl	8002930 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b64      	cmp	r3, #100	; 0x64
 80057be:	d901      	bls.n	80057c4 <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e171      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057c4:	4b45      	ldr	r3, [pc, #276]	; (80058dc <HAL_RCC_OscConfig+0x53c>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d0f0      	beq.n	80057b2 <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d106      	bne.n	80057e6 <HAL_RCC_OscConfig+0x446>
 80057d8:	4b3f      	ldr	r3, [pc, #252]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80057da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057dc:	4a3e      	ldr	r2, [pc, #248]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	6713      	str	r3, [r2, #112]	; 0x70
 80057e4:	e02d      	b.n	8005842 <HAL_RCC_OscConfig+0x4a2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10c      	bne.n	8005808 <HAL_RCC_OscConfig+0x468>
 80057ee:	4b3a      	ldr	r3, [pc, #232]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80057f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057f2:	4a39      	ldr	r2, [pc, #228]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80057f4:	f023 0301 	bic.w	r3, r3, #1
 80057f8:	6713      	str	r3, [r2, #112]	; 0x70
 80057fa:	4b37      	ldr	r3, [pc, #220]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80057fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fe:	4a36      	ldr	r2, [pc, #216]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005800:	f023 0304 	bic.w	r3, r3, #4
 8005804:	6713      	str	r3, [r2, #112]	; 0x70
 8005806:	e01c      	b.n	8005842 <HAL_RCC_OscConfig+0x4a2>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	2b05      	cmp	r3, #5
 800580e:	d10c      	bne.n	800582a <HAL_RCC_OscConfig+0x48a>
 8005810:	4b31      	ldr	r3, [pc, #196]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005814:	4a30      	ldr	r2, [pc, #192]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005816:	f043 0304 	orr.w	r3, r3, #4
 800581a:	6713      	str	r3, [r2, #112]	; 0x70
 800581c:	4b2e      	ldr	r3, [pc, #184]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800581e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005820:	4a2d      	ldr	r2, [pc, #180]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005822:	f043 0301 	orr.w	r3, r3, #1
 8005826:	6713      	str	r3, [r2, #112]	; 0x70
 8005828:	e00b      	b.n	8005842 <HAL_RCC_OscConfig+0x4a2>
 800582a:	4b2b      	ldr	r3, [pc, #172]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800582c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582e:	4a2a      	ldr	r2, [pc, #168]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005830:	f023 0301 	bic.w	r3, r3, #1
 8005834:	6713      	str	r3, [r2, #112]	; 0x70
 8005836:	4b28      	ldr	r3, [pc, #160]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800583a:	4a27      	ldr	r2, [pc, #156]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800583c:	f023 0304 	bic.w	r3, r3, #4
 8005840:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d015      	beq.n	8005876 <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800584a:	f7fd f871 	bl	8002930 <HAL_GetTick>
 800584e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005850:	e00a      	b.n	8005868 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005852:	f7fd f86d 	bl	8002930 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005860:	4293      	cmp	r3, r2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e11f      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005868:	4b1b      	ldr	r3, [pc, #108]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 800586a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d0ee      	beq.n	8005852 <HAL_RCC_OscConfig+0x4b2>
 8005874:	e014      	b.n	80058a0 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005876:	f7fd f85b 	bl	8002930 <HAL_GetTick>
 800587a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800587c:	e00a      	b.n	8005894 <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800587e:	f7fd f857 	bl	8002930 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	f241 3288 	movw	r2, #5000	; 0x1388
 800588c:	4293      	cmp	r3, r2
 800588e:	d901      	bls.n	8005894 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e109      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005894:	4b10      	ldr	r3, [pc, #64]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005898:	f003 0302 	and.w	r3, r3, #2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d1ee      	bne.n	800587e <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 80fe 	beq.w	8005aa6 <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80058aa:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058b2:	2b18      	cmp	r3, #24
 80058b4:	f000 80b9 	beq.w	8005a2a <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058bc:	2b02      	cmp	r3, #2
 80058be:	f040 809a 	bne.w	80059f6 <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058c2:	4b05      	ldr	r3, [pc, #20]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a04      	ldr	r2, [pc, #16]	; (80058d8 <HAL_RCC_OscConfig+0x538>)
 80058c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ce:	f7fd f82f 	bl	8002930 <HAL_GetTick>
 80058d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80058d4:	e00d      	b.n	80058f2 <HAL_RCC_OscConfig+0x552>
 80058d6:	bf00      	nop
 80058d8:	58024400 	.word	0x58024400
 80058dc:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058e0:	f7fd f826 	bl	8002930 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e0da      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80058f2:	4b6f      	ldr	r3, [pc, #444]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1f0      	bne.n	80058e0 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058fe:	4b6c      	ldr	r3, [pc, #432]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005900:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005902:	4b6c      	ldr	r3, [pc, #432]	; (8005ab4 <HAL_RCC_OscConfig+0x714>)
 8005904:	4013      	ands	r3, r2
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800590e:	0112      	lsls	r2, r2, #4
 8005910:	430a      	orrs	r2, r1
 8005912:	4967      	ldr	r1, [pc, #412]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005914:	4313      	orrs	r3, r2
 8005916:	628b      	str	r3, [r1, #40]	; 0x28
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800591c:	3b01      	subs	r3, #1
 800591e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005926:	3b01      	subs	r3, #1
 8005928:	025b      	lsls	r3, r3, #9
 800592a:	b29b      	uxth	r3, r3
 800592c:	431a      	orrs	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	3b01      	subs	r3, #1
 8005934:	041b      	lsls	r3, r3, #16
 8005936:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800593a:	431a      	orrs	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005940:	3b01      	subs	r3, #1
 8005942:	061b      	lsls	r3, r3, #24
 8005944:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005948:	4959      	ldr	r1, [pc, #356]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 800594a:	4313      	orrs	r3, r2
 800594c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800594e:	4b58      	ldr	r3, [pc, #352]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005952:	4a57      	ldr	r2, [pc, #348]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005954:	f023 0301 	bic.w	r3, r3, #1
 8005958:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800595a:	4b55      	ldr	r3, [pc, #340]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 800595c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800595e:	4b56      	ldr	r3, [pc, #344]	; (8005ab8 <HAL_RCC_OscConfig+0x718>)
 8005960:	4013      	ands	r3, r2
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005966:	00d2      	lsls	r2, r2, #3
 8005968:	4951      	ldr	r1, [pc, #324]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 800596a:	4313      	orrs	r3, r2
 800596c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800596e:	4b50      	ldr	r3, [pc, #320]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005972:	f023 020c 	bic.w	r2, r3, #12
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597a:	494d      	ldr	r1, [pc, #308]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 800597c:	4313      	orrs	r3, r2
 800597e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005980:	4b4b      	ldr	r3, [pc, #300]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005984:	f023 0202 	bic.w	r2, r3, #2
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598c:	4948      	ldr	r1, [pc, #288]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 800598e:	4313      	orrs	r3, r2
 8005990:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005992:	4b47      	ldr	r3, [pc, #284]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005996:	4a46      	ldr	r2, [pc, #280]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800599c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800599e:	4b44      	ldr	r3, [pc, #272]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	4a43      	ldr	r2, [pc, #268]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80059aa:	4b41      	ldr	r3, [pc, #260]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ae:	4a40      	ldr	r2, [pc, #256]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80059b6:	4b3e      	ldr	r3, [pc, #248]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ba:	4a3d      	ldr	r2, [pc, #244]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059bc:	f043 0301 	orr.w	r3, r3, #1
 80059c0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059c2:	4b3b      	ldr	r3, [pc, #236]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a3a      	ldr	r2, [pc, #232]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ce:	f7fc ffaf 	bl	8002930 <HAL_GetTick>
 80059d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80059d4:	e008      	b.n	80059e8 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059d6:	f7fc ffab 	bl	8002930 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e05f      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80059e8:	4b31      	ldr	r3, [pc, #196]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0f0      	beq.n	80059d6 <HAL_RCC_OscConfig+0x636>
 80059f4:	e057      	b.n	8005aa6 <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059f6:	4b2e      	ldr	r3, [pc, #184]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a2d      	ldr	r2, [pc, #180]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 80059fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a02:	f7fc ff95 	bl	8002930 <HAL_GetTick>
 8005a06:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a08:	e008      	b.n	8005a1c <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a0a:	f7fc ff91 	bl	8002930 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d901      	bls.n	8005a1c <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e045      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a1c:	4b24      	ldr	r3, [pc, #144]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1f0      	bne.n	8005a0a <HAL_RCC_OscConfig+0x66a>
 8005a28:	e03d      	b.n	8005aa6 <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005a2a:	4b21      	ldr	r3, [pc, #132]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005a30:	4b1f      	ldr	r3, [pc, #124]	; (8005ab0 <HAL_RCC_OscConfig+0x710>)
 8005a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a34:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d031      	beq.n	8005aa2 <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f003 0203 	and.w	r2, r3, #3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d12a      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	091b      	lsrs	r3, r3, #4
 8005a50:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d122      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a66:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d11a      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	0a5b      	lsrs	r3, r3, #9
 8005a70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a78:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d111      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	0c1b      	lsrs	r3, r3, #16
 8005a82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d108      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	0e1b      	lsrs	r3, r3, #24
 8005a94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a9c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d001      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e000      	b.n	8005aa8 <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3730      	adds	r7, #48	; 0x30
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	58024400 	.word	0x58024400
 8005ab4:	fffffc0c 	.word	0xfffffc0c
 8005ab8:	ffff0007 	.word	0xffff0007

08005abc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d101      	bne.n	8005ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e19c      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ad0:	4b8a      	ldr	r3, [pc, #552]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d910      	bls.n	8005b00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ade:	4b87      	ldr	r3, [pc, #540]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f023 020f 	bic.w	r2, r3, #15
 8005ae6:	4985      	ldr	r1, [pc, #532]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aee:	4b83      	ldr	r3, [pc, #524]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 030f 	and.w	r3, r3, #15
 8005af6:	683a      	ldr	r2, [r7, #0]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d001      	beq.n	8005b00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e184      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0304 	and.w	r3, r3, #4
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d010      	beq.n	8005b2e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	4b7b      	ldr	r3, [pc, #492]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d908      	bls.n	8005b2e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b1c:	4b78      	ldr	r3, [pc, #480]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	4975      	ldr	r1, [pc, #468]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0308 	and.w	r3, r3, #8
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d010      	beq.n	8005b5c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695a      	ldr	r2, [r3, #20]
 8005b3e:	4b70      	ldr	r3, [pc, #448]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b40:	69db      	ldr	r3, [r3, #28]
 8005b42:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d908      	bls.n	8005b5c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b4a:	4b6d      	ldr	r3, [pc, #436]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b4c:	69db      	ldr	r3, [r3, #28]
 8005b4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	496a      	ldr	r1, [pc, #424]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0310 	and.w	r3, r3, #16
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d010      	beq.n	8005b8a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	699a      	ldr	r2, [r3, #24]
 8005b6c:	4b64      	ldr	r3, [pc, #400]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b6e:	69db      	ldr	r3, [r3, #28]
 8005b70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d908      	bls.n	8005b8a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005b78:	4b61      	ldr	r3, [pc, #388]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	495e      	ldr	r1, [pc, #376]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d010      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	69da      	ldr	r2, [r3, #28]
 8005b9a:	4b59      	ldr	r3, [pc, #356]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d908      	bls.n	8005bb8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005ba6:	4b56      	ldr	r3, [pc, #344]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	69db      	ldr	r3, [r3, #28]
 8005bb2:	4953      	ldr	r1, [pc, #332]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d010      	beq.n	8005be6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68da      	ldr	r2, [r3, #12]
 8005bc8:	4b4d      	ldr	r3, [pc, #308]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	f003 030f 	and.w	r3, r3, #15
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d908      	bls.n	8005be6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bd4:	4b4a      	ldr	r3, [pc, #296]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	f023 020f 	bic.w	r2, r3, #15
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	4947      	ldr	r1, [pc, #284]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d055      	beq.n	8005c9e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005bf2:	4b43      	ldr	r3, [pc, #268]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	4940      	ldr	r1, [pc, #256]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d107      	bne.n	8005c1c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c0c:	4b3c      	ldr	r3, [pc, #240]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d121      	bne.n	8005c5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e0f6      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	2b03      	cmp	r3, #3
 8005c22:	d107      	bne.n	8005c34 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c24:	4b36      	ldr	r3, [pc, #216]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d115      	bne.n	8005c5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e0ea      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d107      	bne.n	8005c4c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005c3c:	4b30      	ldr	r3, [pc, #192]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d109      	bne.n	8005c5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e0de      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c4c:	4b2c      	ldr	r3, [pc, #176]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0304 	and.w	r3, r3, #4
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d101      	bne.n	8005c5c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e0d6      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c5c:	4b28      	ldr	r3, [pc, #160]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f023 0207 	bic.w	r2, r3, #7
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	4925      	ldr	r1, [pc, #148]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c6e:	f7fc fe5f 	bl	8002930 <HAL_GetTick>
 8005c72:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c74:	e00a      	b.n	8005c8c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c76:	f7fc fe5b 	bl	8002930 <HAL_GetTick>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d901      	bls.n	8005c8c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e0be      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c8c:	4b1c      	ldr	r3, [pc, #112]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d1eb      	bne.n	8005c76 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d010      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	4b14      	ldr	r3, [pc, #80]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	f003 030f 	and.w	r3, r3, #15
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d208      	bcs.n	8005ccc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cba:	4b11      	ldr	r3, [pc, #68]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	f023 020f 	bic.w	r2, r3, #15
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	490e      	ldr	r1, [pc, #56]	; (8005d00 <HAL_RCC_ClockConfig+0x244>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ccc:	4b0b      	ldr	r3, [pc, #44]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 030f 	and.w	r3, r3, #15
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d214      	bcs.n	8005d04 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cda:	4b08      	ldr	r3, [pc, #32]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f023 020f 	bic.w	r2, r3, #15
 8005ce2:	4906      	ldr	r1, [pc, #24]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cea:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <HAL_RCC_ClockConfig+0x240>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d005      	beq.n	8005d04 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e086      	b.n	8005e0a <HAL_RCC_ClockConfig+0x34e>
 8005cfc:	52002000 	.word	0x52002000
 8005d00:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d010      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	691a      	ldr	r2, [r3, #16]
 8005d14:	4b3f      	ldr	r3, [pc, #252]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d208      	bcs.n	8005d32 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d20:	4b3c      	ldr	r3, [pc, #240]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	4939      	ldr	r1, [pc, #228]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0308 	and.w	r3, r3, #8
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d010      	beq.n	8005d60 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	695a      	ldr	r2, [r3, #20]
 8005d42:	4b34      	ldr	r3, [pc, #208]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d208      	bcs.n	8005d60 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d4e:	4b31      	ldr	r3, [pc, #196]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	492e      	ldr	r1, [pc, #184]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0310 	and.w	r3, r3, #16
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d010      	beq.n	8005d8e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	699a      	ldr	r2, [r3, #24]
 8005d70:	4b28      	ldr	r3, [pc, #160]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d208      	bcs.n	8005d8e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005d7c:	4b25      	ldr	r3, [pc, #148]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	4922      	ldr	r1, [pc, #136]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0320 	and.w	r3, r3, #32
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d010      	beq.n	8005dbc <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	69da      	ldr	r2, [r3, #28]
 8005d9e:	4b1d      	ldr	r3, [pc, #116]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d208      	bcs.n	8005dbc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005daa:	4b1a      	ldr	r3, [pc, #104]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	69db      	ldr	r3, [r3, #28]
 8005db6:	4917      	ldr	r1, [pc, #92]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005dbc:	f000 f89e 	bl	8005efc <HAL_RCC_GetSysClockFreq>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	4b14      	ldr	r3, [pc, #80]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	0a1b      	lsrs	r3, r3, #8
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	4912      	ldr	r1, [pc, #72]	; (8005e18 <HAL_RCC_ClockConfig+0x35c>)
 8005dce:	5ccb      	ldrb	r3, [r1, r3]
 8005dd0:	f003 031f 	and.w	r3, r3, #31
 8005dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8005dd8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005dda:	4b0e      	ldr	r3, [pc, #56]	; (8005e14 <HAL_RCC_ClockConfig+0x358>)
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	f003 030f 	and.w	r3, r3, #15
 8005de2:	4a0d      	ldr	r2, [pc, #52]	; (8005e18 <HAL_RCC_ClockConfig+0x35c>)
 8005de4:	5cd3      	ldrb	r3, [r2, r3]
 8005de6:	f003 031f 	and.w	r3, r3, #31
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	fa22 f303 	lsr.w	r3, r2, r3
 8005df0:	4a0a      	ldr	r2, [pc, #40]	; (8005e1c <HAL_RCC_ClockConfig+0x360>)
 8005df2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005df4:	4a0a      	ldr	r2, [pc, #40]	; (8005e20 <HAL_RCC_ClockConfig+0x364>)
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005dfa:	4b0a      	ldr	r3, [pc, #40]	; (8005e24 <HAL_RCC_ClockConfig+0x368>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7fc fbf6 	bl	80025f0 <HAL_InitTick>
 8005e04:	4603      	mov	r3, r0
 8005e06:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3718      	adds	r7, #24
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	58024400 	.word	0x58024400
 8005e18:	0800d710 	.word	0x0800d710
 8005e1c:	20000008 	.word	0x20000008
 8005e20:	20000004 	.word	0x20000004
 8005e24:	2000000c 	.word	0x2000000c

08005e28 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08c      	sub	sp, #48	; 0x30
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d12a      	bne.n	8005e90 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8005e3a:	4b2d      	ldr	r3, [pc, #180]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e40:	4a2b      	ldr	r2, [pc, #172]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e42:	f043 0301 	orr.w	r3, r3, #1
 8005e46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005e4a:	4b29      	ldr	r3, [pc, #164]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	61bb      	str	r3, [r7, #24]
 8005e56:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e5e:	2302      	movs	r3, #2
 8005e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e62:	2303      	movs	r3, #3
 8005e64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e66:	2300      	movs	r3, #0
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005e6e:	f107 031c 	add.w	r3, r7, #28
 8005e72:	4619      	mov	r1, r3
 8005e74:	481f      	ldr	r0, [pc, #124]	; (8005ef4 <HAL_RCC_MCOConfig+0xcc>)
 8005e76:	f7ff f87f 	bl	8004f78 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005e7a:	4b1d      	ldr	r3, [pc, #116]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8005e82:	68b9      	ldr	r1, [r7, #8]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	430b      	orrs	r3, r1
 8005e88:	4919      	ldr	r1, [pc, #100]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8005e8e:	e02a      	b.n	8005ee6 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8005e90:	4b17      	ldr	r3, [pc, #92]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e96:	4a16      	ldr	r2, [pc, #88]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005e98:	f043 0304 	orr.w	r3, r3, #4
 8005e9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005ea0:	4b13      	ldr	r3, [pc, #76]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ea6:	f003 0304 	and.w	r3, r3, #4
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005eae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005ec4:	f107 031c 	add.w	r3, r7, #28
 8005ec8:	4619      	mov	r1, r3
 8005eca:	480b      	ldr	r0, [pc, #44]	; (8005ef8 <HAL_RCC_MCOConfig+0xd0>)
 8005ecc:	f7ff f854 	bl	8004f78 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005ed0:	4b07      	ldr	r3, [pc, #28]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	01d9      	lsls	r1, r3, #7
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	430b      	orrs	r3, r1
 8005ee0:	4903      	ldr	r1, [pc, #12]	; (8005ef0 <HAL_RCC_MCOConfig+0xc8>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	610b      	str	r3, [r1, #16]
}
 8005ee6:	bf00      	nop
 8005ee8:	3730      	adds	r7, #48	; 0x30
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	58024400 	.word	0x58024400
 8005ef4:	58020000 	.word	0x58020000
 8005ef8:	58020800 	.word	0x58020800

08005efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b089      	sub	sp, #36	; 0x24
 8005f00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f02:	4bb3      	ldr	r3, [pc, #716]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f0a:	2b18      	cmp	r3, #24
 8005f0c:	f200 8155 	bhi.w	80061ba <HAL_RCC_GetSysClockFreq+0x2be>
 8005f10:	a201      	add	r2, pc, #4	; (adr r2, 8005f18 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f16:	bf00      	nop
 8005f18:	08005f7d 	.word	0x08005f7d
 8005f1c:	080061bb 	.word	0x080061bb
 8005f20:	080061bb 	.word	0x080061bb
 8005f24:	080061bb 	.word	0x080061bb
 8005f28:	080061bb 	.word	0x080061bb
 8005f2c:	080061bb 	.word	0x080061bb
 8005f30:	080061bb 	.word	0x080061bb
 8005f34:	080061bb 	.word	0x080061bb
 8005f38:	08005fa3 	.word	0x08005fa3
 8005f3c:	080061bb 	.word	0x080061bb
 8005f40:	080061bb 	.word	0x080061bb
 8005f44:	080061bb 	.word	0x080061bb
 8005f48:	080061bb 	.word	0x080061bb
 8005f4c:	080061bb 	.word	0x080061bb
 8005f50:	080061bb 	.word	0x080061bb
 8005f54:	080061bb 	.word	0x080061bb
 8005f58:	08005fa9 	.word	0x08005fa9
 8005f5c:	080061bb 	.word	0x080061bb
 8005f60:	080061bb 	.word	0x080061bb
 8005f64:	080061bb 	.word	0x080061bb
 8005f68:	080061bb 	.word	0x080061bb
 8005f6c:	080061bb 	.word	0x080061bb
 8005f70:	080061bb 	.word	0x080061bb
 8005f74:	080061bb 	.word	0x080061bb
 8005f78:	08005faf 	.word	0x08005faf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f7c:	4b94      	ldr	r3, [pc, #592]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0320 	and.w	r3, r3, #32
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d009      	beq.n	8005f9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f88:	4b91      	ldr	r3, [pc, #580]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	08db      	lsrs	r3, r3, #3
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	4a90      	ldr	r2, [pc, #576]	; (80061d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f94:	fa22 f303 	lsr.w	r3, r2, r3
 8005f98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005f9a:	e111      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005f9c:	4b8d      	ldr	r3, [pc, #564]	; (80061d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f9e:	61bb      	str	r3, [r7, #24]
    break;
 8005fa0:	e10e      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005fa2:	4b8d      	ldr	r3, [pc, #564]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005fa4:	61bb      	str	r3, [r7, #24]
    break;
 8005fa6:	e10b      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005fa8:	4b8c      	ldr	r3, [pc, #560]	; (80061dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005faa:	61bb      	str	r3, [r7, #24]
    break;
 8005fac:	e108      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005fae:	4b88      	ldr	r3, [pc, #544]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb2:	f003 0303 	and.w	r3, r3, #3
 8005fb6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005fb8:	4b85      	ldr	r3, [pc, #532]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fbc:	091b      	lsrs	r3, r3, #4
 8005fbe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fc2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005fc4:	4b82      	ldr	r3, [pc, #520]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005fce:	4b80      	ldr	r3, [pc, #512]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd2:	08db      	lsrs	r3, r3, #3
 8005fd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	fb02 f303 	mul.w	r3, r2, r3
 8005fde:	ee07 3a90 	vmov	s15, r3
 8005fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f000 80e1 	beq.w	80061b4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	f000 8083 	beq.w	8006100 <HAL_RCC_GetSysClockFreq+0x204>
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	f200 80a1 	bhi.w	8006144 <HAL_RCC_GetSysClockFreq+0x248>
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d003      	beq.n	8006010 <HAL_RCC_GetSysClockFreq+0x114>
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d056      	beq.n	80060bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800600e:	e099      	b.n	8006144 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006010:	4b6f      	ldr	r3, [pc, #444]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0320 	and.w	r3, r3, #32
 8006018:	2b00      	cmp	r3, #0
 800601a:	d02d      	beq.n	8006078 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800601c:	4b6c      	ldr	r3, [pc, #432]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	08db      	lsrs	r3, r3, #3
 8006022:	f003 0303 	and.w	r3, r3, #3
 8006026:	4a6b      	ldr	r2, [pc, #428]	; (80061d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006028:	fa22 f303 	lsr.w	r3, r2, r3
 800602c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	ee07 3a90 	vmov	s15, r3
 8006034:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	ee07 3a90 	vmov	s15, r3
 800603e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006046:	4b62      	ldr	r3, [pc, #392]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800604e:	ee07 3a90 	vmov	s15, r3
 8006052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006056:	ed97 6a02 	vldr	s12, [r7, #8]
 800605a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80061e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800605e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006066:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800606a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800606e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006072:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006076:	e087      	b.n	8006188 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	ee07 3a90 	vmov	s15, r3
 800607e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006082:	eddf 6a58 	vldr	s13, [pc, #352]	; 80061e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800608a:	4b51      	ldr	r3, [pc, #324]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800608c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006092:	ee07 3a90 	vmov	s15, r3
 8006096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800609a:	ed97 6a02 	vldr	s12, [r7, #8]
 800609e:	eddf 5a50 	vldr	s11, [pc, #320]	; 80061e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060ba:	e065      	b.n	8006188 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80061e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80060ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ce:	4b40      	ldr	r3, [pc, #256]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d6:	ee07 3a90 	vmov	s15, r3
 80060da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060de:	ed97 6a02 	vldr	s12, [r7, #8]
 80060e2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80061e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060fe:	e043      	b.n	8006188 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	ee07 3a90 	vmov	s15, r3
 8006106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800610a:	eddf 6a38 	vldr	s13, [pc, #224]	; 80061ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800610e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006112:	4b2f      	ldr	r3, [pc, #188]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800611a:	ee07 3a90 	vmov	s15, r3
 800611e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006122:	ed97 6a02 	vldr	s12, [r7, #8]
 8006126:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80061e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800612a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800612e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006132:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800613a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800613e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006142:	e021      	b.n	8006188 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	ee07 3a90 	vmov	s15, r3
 800614a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800614e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80061e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006156:	4b1e      	ldr	r3, [pc, #120]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800615e:	ee07 3a90 	vmov	s15, r3
 8006162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006166:	ed97 6a02 	vldr	s12, [r7, #8]
 800616a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80061e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800616e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006176:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800617a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800617e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006182:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006186:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006188:	4b11      	ldr	r3, [pc, #68]	; (80061d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800618a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800618c:	0a5b      	lsrs	r3, r3, #9
 800618e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006192:	3301      	adds	r3, #1
 8006194:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	ee07 3a90 	vmov	s15, r3
 800619c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80061a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061ac:	ee17 3a90 	vmov	r3, s15
 80061b0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80061b2:	e005      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	61bb      	str	r3, [r7, #24]
    break;
 80061b8:	e002      	b.n	80061c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80061ba:	4b07      	ldr	r3, [pc, #28]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80061bc:	61bb      	str	r3, [r7, #24]
    break;
 80061be:	bf00      	nop
  }

  return sysclockfreq;
 80061c0:	69bb      	ldr	r3, [r7, #24]
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3724      	adds	r7, #36	; 0x24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	58024400 	.word	0x58024400
 80061d4:	03d09000 	.word	0x03d09000
 80061d8:	003d0900 	.word	0x003d0900
 80061dc:	007a1200 	.word	0x007a1200
 80061e0:	46000000 	.word	0x46000000
 80061e4:	4c742400 	.word	0x4c742400
 80061e8:	4a742400 	.word	0x4a742400
 80061ec:	4af42400 	.word	0x4af42400

080061f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80061f6:	f7ff fe81 	bl	8005efc <HAL_RCC_GetSysClockFreq>
 80061fa:	4602      	mov	r2, r0
 80061fc:	4b10      	ldr	r3, [pc, #64]	; (8006240 <HAL_RCC_GetHCLKFreq+0x50>)
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	0a1b      	lsrs	r3, r3, #8
 8006202:	f003 030f 	and.w	r3, r3, #15
 8006206:	490f      	ldr	r1, [pc, #60]	; (8006244 <HAL_RCC_GetHCLKFreq+0x54>)
 8006208:	5ccb      	ldrb	r3, [r1, r3]
 800620a:	f003 031f 	and.w	r3, r3, #31
 800620e:	fa22 f303 	lsr.w	r3, r2, r3
 8006212:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006214:	4b0a      	ldr	r3, [pc, #40]	; (8006240 <HAL_RCC_GetHCLKFreq+0x50>)
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	f003 030f 	and.w	r3, r3, #15
 800621c:	4a09      	ldr	r2, [pc, #36]	; (8006244 <HAL_RCC_GetHCLKFreq+0x54>)
 800621e:	5cd3      	ldrb	r3, [r2, r3]
 8006220:	f003 031f 	and.w	r3, r3, #31
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	fa22 f303 	lsr.w	r3, r2, r3
 800622a:	4a07      	ldr	r2, [pc, #28]	; (8006248 <HAL_RCC_GetHCLKFreq+0x58>)
 800622c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800622e:	4a07      	ldr	r2, [pc, #28]	; (800624c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006234:	4b04      	ldr	r3, [pc, #16]	; (8006248 <HAL_RCC_GetHCLKFreq+0x58>)
 8006236:	681b      	ldr	r3, [r3, #0]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	58024400 	.word	0x58024400
 8006244:	0800d710 	.word	0x0800d710
 8006248:	20000008 	.word	0x20000008
 800624c:	20000004 	.word	0x20000004

08006250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006254:	f7ff ffcc 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8006258:	4602      	mov	r2, r0
 800625a:	4b06      	ldr	r3, [pc, #24]	; (8006274 <HAL_RCC_GetPCLK1Freq+0x24>)
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	091b      	lsrs	r3, r3, #4
 8006260:	f003 0307 	and.w	r3, r3, #7
 8006264:	4904      	ldr	r1, [pc, #16]	; (8006278 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006266:	5ccb      	ldrb	r3, [r1, r3]
 8006268:	f003 031f 	and.w	r3, r3, #31
 800626c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006270:	4618      	mov	r0, r3
 8006272:	bd80      	pop	{r7, pc}
 8006274:	58024400 	.word	0x58024400
 8006278:	0800d710 	.word	0x0800d710

0800627c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006280:	f7ff ffb6 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8006284:	4602      	mov	r2, r0
 8006286:	4b06      	ldr	r3, [pc, #24]	; (80062a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	0a1b      	lsrs	r3, r3, #8
 800628c:	f003 0307 	and.w	r3, r3, #7
 8006290:	4904      	ldr	r1, [pc, #16]	; (80062a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006292:	5ccb      	ldrb	r3, [r1, r3]
 8006294:	f003 031f 	and.w	r3, r3, #31
 8006298:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800629c:	4618      	mov	r0, r3
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	58024400 	.word	0x58024400
 80062a4:	0800d710 	.word	0x0800d710

080062a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	223f      	movs	r2, #63	; 0x3f
 80062b6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80062b8:	4b1a      	ldr	r3, [pc, #104]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	f003 0207 	and.w	r2, r3, #7
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80062c4:	4b17      	ldr	r3, [pc, #92]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80062d0:	4b14      	ldr	r3, [pc, #80]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	f003 020f 	and.w	r2, r3, #15
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80062dc:	4b11      	ldr	r3, [pc, #68]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80062e8:	4b0e      	ldr	r3, [pc, #56]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 80062ea:	69db      	ldr	r3, [r3, #28]
 80062ec:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80062f4:	4b0b      	ldr	r3, [pc, #44]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 80062f6:	69db      	ldr	r3, [r3, #28]
 80062f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006300:	4b08      	ldr	r3, [pc, #32]	; (8006324 <HAL_RCC_GetClockConfig+0x7c>)
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800630c:	4b06      	ldr	r3, [pc, #24]	; (8006328 <HAL_RCC_GetClockConfig+0x80>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 020f 	and.w	r2, r3, #15
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	601a      	str	r2, [r3, #0]
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr
 8006324:	58024400 	.word	0x58024400
 8006328:	52002000 	.word	0x52002000

0800632c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006334:	2300      	movs	r3, #0
 8006336:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006338:	2300      	movs	r3, #0
 800633a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d03f      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800634c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006350:	d02a      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006352:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006356:	d824      	bhi.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006358:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800635c:	d018      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800635e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006362:	d81e      	bhi.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006368:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800636c:	d007      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800636e:	e018      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006370:	4bab      	ldr	r3, [pc, #684]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006374:	4aaa      	ldr	r2, [pc, #680]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006376:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800637a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800637c:	e015      	b.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	3304      	adds	r3, #4
 8006382:	2102      	movs	r1, #2
 8006384:	4618      	mov	r0, r3
 8006386:	f001 f989 	bl	800769c <RCCEx_PLL2_Config>
 800638a:	4603      	mov	r3, r0
 800638c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800638e:	e00c      	b.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3324      	adds	r3, #36	; 0x24
 8006394:	2102      	movs	r1, #2
 8006396:	4618      	mov	r0, r3
 8006398:	f001 fa32 	bl	8007800 <RCCEx_PLL3_Config>
 800639c:	4603      	mov	r3, r0
 800639e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80063a0:	e003      	b.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	75fb      	strb	r3, [r7, #23]
      break;
 80063a6:	e000      	b.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80063a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063aa:	7dfb      	ldrb	r3, [r7, #23]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d109      	bne.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80063b0:	4b9b      	ldr	r3, [pc, #620]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063bc:	4998      	ldr	r1, [pc, #608]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	650b      	str	r3, [r1, #80]	; 0x50
 80063c2:	e001      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063c4:	7dfb      	ldrb	r3, [r7, #23]
 80063c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d03d      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063d8:	2b04      	cmp	r3, #4
 80063da:	d826      	bhi.n	800642a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80063dc:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80063de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e2:	bf00      	nop
 80063e4:	080063f9 	.word	0x080063f9
 80063e8:	08006407 	.word	0x08006407
 80063ec:	08006419 	.word	0x08006419
 80063f0:	08006431 	.word	0x08006431
 80063f4:	08006431 	.word	0x08006431
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063f8:	4b89      	ldr	r3, [pc, #548]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fc:	4a88      	ldr	r2, [pc, #544]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006402:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006404:	e015      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	3304      	adds	r3, #4
 800640a:	2100      	movs	r1, #0
 800640c:	4618      	mov	r0, r3
 800640e:	f001 f945 	bl	800769c <RCCEx_PLL2_Config>
 8006412:	4603      	mov	r3, r0
 8006414:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006416:	e00c      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	3324      	adds	r3, #36	; 0x24
 800641c:	2100      	movs	r1, #0
 800641e:	4618      	mov	r0, r3
 8006420:	f001 f9ee 	bl	8007800 <RCCEx_PLL3_Config>
 8006424:	4603      	mov	r3, r0
 8006426:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006428:	e003      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	75fb      	strb	r3, [r7, #23]
      break;
 800642e:	e000      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006430:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006432:	7dfb      	ldrb	r3, [r7, #23]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d109      	bne.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006438:	4b79      	ldr	r3, [pc, #484]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800643a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800643c:	f023 0207 	bic.w	r2, r3, #7
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006444:	4976      	ldr	r1, [pc, #472]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006446:	4313      	orrs	r3, r2
 8006448:	650b      	str	r3, [r1, #80]	; 0x50
 800644a:	e001      	b.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800644c:	7dfb      	ldrb	r3, [r7, #23]
 800644e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006458:	2b00      	cmp	r3, #0
 800645a:	d051      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006462:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006466:	d036      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006468:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800646c:	d830      	bhi.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800646e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006472:	d032      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8006474:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006478:	d82a      	bhi.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800647a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800647e:	d02e      	beq.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006480:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006484:	d824      	bhi.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006486:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800648a:	d018      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x192>
 800648c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006490:	d81e      	bhi.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006492:	2b00      	cmp	r3, #0
 8006494:	d003      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006496:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800649a:	d007      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x180>
 800649c:	e018      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800649e:	4b60      	ldr	r3, [pc, #384]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a2:	4a5f      	ldr	r2, [pc, #380]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80064aa:	e019      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	3304      	adds	r3, #4
 80064b0:	2100      	movs	r1, #0
 80064b2:	4618      	mov	r0, r3
 80064b4:	f001 f8f2 	bl	800769c <RCCEx_PLL2_Config>
 80064b8:	4603      	mov	r3, r0
 80064ba:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80064bc:	e010      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	3324      	adds	r3, #36	; 0x24
 80064c2:	2100      	movs	r1, #0
 80064c4:	4618      	mov	r0, r3
 80064c6:	f001 f99b 	bl	8007800 <RCCEx_PLL3_Config>
 80064ca:	4603      	mov	r3, r0
 80064cc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80064ce:	e007      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	75fb      	strb	r3, [r7, #23]
      break;
 80064d4:	e004      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80064d6:	bf00      	nop
 80064d8:	e002      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80064da:	bf00      	nop
 80064dc:	e000      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80064de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064e0:	7dfb      	ldrb	r3, [r7, #23]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10a      	bne.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80064e6:	4b4e      	ldr	r3, [pc, #312]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064ea:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80064f4:	494a      	ldr	r1, [pc, #296]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	658b      	str	r3, [r1, #88]	; 0x58
 80064fa:	e001      	b.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064fc:	7dfb      	ldrb	r3, [r7, #23]
 80064fe:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006508:	2b00      	cmp	r3, #0
 800650a:	d051      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006512:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8006516:	d036      	beq.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8006518:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800651c:	d830      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800651e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006522:	d032      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8006524:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006528:	d82a      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800652a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800652e:	d02e      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x262>
 8006530:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006534:	d824      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006536:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800653a:	d018      	beq.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x242>
 800653c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006540:	d81e      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006542:	2b00      	cmp	r3, #0
 8006544:	d003      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8006546:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800654a:	d007      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x230>
 800654c:	e018      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800654e:	4b34      	ldr	r3, [pc, #208]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006552:	4a33      	ldr	r2, [pc, #204]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006558:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800655a:	e019      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3304      	adds	r3, #4
 8006560:	2100      	movs	r1, #0
 8006562:	4618      	mov	r0, r3
 8006564:	f001 f89a 	bl	800769c <RCCEx_PLL2_Config>
 8006568:	4603      	mov	r3, r0
 800656a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800656c:	e010      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	3324      	adds	r3, #36	; 0x24
 8006572:	2100      	movs	r1, #0
 8006574:	4618      	mov	r0, r3
 8006576:	f001 f943 	bl	8007800 <RCCEx_PLL3_Config>
 800657a:	4603      	mov	r3, r0
 800657c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800657e:	e007      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	75fb      	strb	r3, [r7, #23]
      break;
 8006584:	e004      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006586:	bf00      	nop
 8006588:	e002      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800658a:	bf00      	nop
 800658c:	e000      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800658e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006590:	7dfb      	ldrb	r3, [r7, #23]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10a      	bne.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006596:	4b22      	ldr	r3, [pc, #136]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800659a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80065a4:	491e      	ldr	r1, [pc, #120]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065a6:	4313      	orrs	r3, r2
 80065a8:	658b      	str	r3, [r1, #88]	; 0x58
 80065aa:	e001      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ac:	7dfb      	ldrb	r3, [r7, #23]
 80065ae:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d035      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065c0:	2b30      	cmp	r3, #48	; 0x30
 80065c2:	d01c      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80065c4:	2b30      	cmp	r3, #48	; 0x30
 80065c6:	d817      	bhi.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80065c8:	2b20      	cmp	r3, #32
 80065ca:	d00c      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80065cc:	2b20      	cmp	r3, #32
 80065ce:	d813      	bhi.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d016      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80065d4:	2b10      	cmp	r3, #16
 80065d6:	d10f      	bne.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065d8:	4b11      	ldr	r3, [pc, #68]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065dc:	4a10      	ldr	r2, [pc, #64]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80065e4:	e00e      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	3304      	adds	r3, #4
 80065ea:	2102      	movs	r1, #2
 80065ec:	4618      	mov	r0, r3
 80065ee:	f001 f855 	bl	800769c <RCCEx_PLL2_Config>
 80065f2:	4603      	mov	r3, r0
 80065f4:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80065f6:	e005      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	75fb      	strb	r3, [r7, #23]
      break;
 80065fc:	e002      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80065fe:	bf00      	nop
 8006600:	e000      	b.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8006602:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006604:	7dfb      	ldrb	r3, [r7, #23]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10c      	bne.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800660a:	4b05      	ldr	r3, [pc, #20]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800660c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800660e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006616:	4902      	ldr	r1, [pc, #8]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006618:	4313      	orrs	r3, r2
 800661a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800661c:	e004      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800661e:	bf00      	nop
 8006620:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006624:	7dfb      	ldrb	r3, [r7, #23]
 8006626:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d047      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006638:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800663c:	d030      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800663e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006642:	d82a      	bhi.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006644:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006648:	d02c      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800664a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800664e:	d824      	bhi.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006654:	d018      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006656:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800665a:	d81e      	bhi.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800665c:	2b00      	cmp	r3, #0
 800665e:	d003      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006664:	d007      	beq.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006666:	e018      	b.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006668:	4bac      	ldr	r3, [pc, #688]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800666a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800666c:	4aab      	ldr	r2, [pc, #684]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800666e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006672:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006674:	e017      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	3304      	adds	r3, #4
 800667a:	2100      	movs	r1, #0
 800667c:	4618      	mov	r0, r3
 800667e:	f001 f80d 	bl	800769c <RCCEx_PLL2_Config>
 8006682:	4603      	mov	r3, r0
 8006684:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006686:	e00e      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	3324      	adds	r3, #36	; 0x24
 800668c:	2100      	movs	r1, #0
 800668e:	4618      	mov	r0, r3
 8006690:	f001 f8b6 	bl	8007800 <RCCEx_PLL3_Config>
 8006694:	4603      	mov	r3, r0
 8006696:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006698:	e005      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	75fb      	strb	r3, [r7, #23]
      break;
 800669e:	e002      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80066a0:	bf00      	nop
 80066a2:	e000      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80066a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066a6:	7dfb      	ldrb	r3, [r7, #23]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d109      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80066ac:	4b9b      	ldr	r3, [pc, #620]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80066ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066b0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066b8:	4998      	ldr	r1, [pc, #608]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80066ba:	4313      	orrs	r3, r2
 80066bc:	650b      	str	r3, [r1, #80]	; 0x50
 80066be:	e001      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
 80066c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d049      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066d8:	d02e      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80066da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066de:	d828      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80066e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80066e4:	d02a      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x410>
 80066e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80066ea:	d822      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80066ec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80066f0:	d026      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80066f2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80066f6:	d81c      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80066f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066fc:	d010      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80066fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006702:	d816      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006704:	2b00      	cmp	r3, #0
 8006706:	d01d      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800670c:	d111      	bne.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	3304      	adds	r3, #4
 8006712:	2101      	movs	r1, #1
 8006714:	4618      	mov	r0, r3
 8006716:	f000 ffc1 	bl	800769c <RCCEx_PLL2_Config>
 800671a:	4603      	mov	r3, r0
 800671c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800671e:	e012      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3324      	adds	r3, #36	; 0x24
 8006724:	2101      	movs	r1, #1
 8006726:	4618      	mov	r0, r3
 8006728:	f001 f86a 	bl	8007800 <RCCEx_PLL3_Config>
 800672c:	4603      	mov	r3, r0
 800672e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006730:	e009      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	75fb      	strb	r3, [r7, #23]
      break;
 8006736:	e006      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006738:	bf00      	nop
 800673a:	e004      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800673c:	bf00      	nop
 800673e:	e002      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006740:	bf00      	nop
 8006742:	e000      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006746:	7dfb      	ldrb	r3, [r7, #23]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d109      	bne.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800674c:	4b73      	ldr	r3, [pc, #460]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800674e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006750:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006758:	4970      	ldr	r1, [pc, #448]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800675a:	4313      	orrs	r3, r2
 800675c:	650b      	str	r3, [r1, #80]	; 0x50
 800675e:	e001      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006760:	7dfb      	ldrb	r3, [r7, #23]
 8006762:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d04b      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006776:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800677a:	d02e      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800677c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006780:	d828      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006786:	d02a      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800678c:	d822      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800678e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006792:	d026      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8006794:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006798:	d81c      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800679a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800679e:	d010      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x496>
 80067a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067a4:	d816      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d01d      	beq.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80067aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067ae:	d111      	bne.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	3304      	adds	r3, #4
 80067b4:	2101      	movs	r1, #1
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 ff70 	bl	800769c <RCCEx_PLL2_Config>
 80067bc:	4603      	mov	r3, r0
 80067be:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80067c0:	e012      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	3324      	adds	r3, #36	; 0x24
 80067c6:	2101      	movs	r1, #1
 80067c8:	4618      	mov	r0, r3
 80067ca:	f001 f819 	bl	8007800 <RCCEx_PLL3_Config>
 80067ce:	4603      	mov	r3, r0
 80067d0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80067d2:	e009      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	75fb      	strb	r3, [r7, #23]
      break;
 80067d8:	e006      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80067da:	bf00      	nop
 80067dc:	e004      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80067de:	bf00      	nop
 80067e0:	e002      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80067e2:	bf00      	nop
 80067e4:	e000      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80067e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067e8:	7dfb      	ldrb	r3, [r7, #23]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10a      	bne.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80067ee:	4b4b      	ldr	r3, [pc, #300]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80067f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80067fc:	4947      	ldr	r1, [pc, #284]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	658b      	str	r3, [r1, #88]	; 0x58
 8006802:	e001      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006804:	7dfb      	ldrb	r3, [r7, #23]
 8006806:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006810:	2b00      	cmp	r3, #0
 8006812:	d02f      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006818:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800681c:	d00e      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x510>
 800681e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006822:	d814      	bhi.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x522>
 8006824:	2b00      	cmp	r3, #0
 8006826:	d015      	beq.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006828:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800682c:	d10f      	bne.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800682e:	4b3b      	ldr	r3, [pc, #236]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006832:	4a3a      	ldr	r2, [pc, #232]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006838:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800683a:	e00c      	b.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3304      	adds	r3, #4
 8006840:	2101      	movs	r1, #1
 8006842:	4618      	mov	r0, r3
 8006844:	f000 ff2a 	bl	800769c <RCCEx_PLL2_Config>
 8006848:	4603      	mov	r3, r0
 800684a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800684c:	e003      	b.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	75fb      	strb	r3, [r7, #23]
      break;
 8006852:	e000      	b.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8006854:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006856:	7dfb      	ldrb	r3, [r7, #23]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d109      	bne.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800685c:	4b2f      	ldr	r3, [pc, #188]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800685e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006860:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006868:	492c      	ldr	r1, [pc, #176]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800686a:	4313      	orrs	r3, r2
 800686c:	650b      	str	r3, [r1, #80]	; 0x50
 800686e:	e001      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006870:	7dfb      	ldrb	r3, [r7, #23]
 8006872:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d032      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006884:	2b03      	cmp	r3, #3
 8006886:	d81b      	bhi.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8006888:	a201      	add	r2, pc, #4	; (adr r2, 8006890 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800688a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800688e:	bf00      	nop
 8006890:	080068c7 	.word	0x080068c7
 8006894:	080068a1 	.word	0x080068a1
 8006898:	080068af 	.word	0x080068af
 800689c:	080068c7 	.word	0x080068c7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068a0:	4b1e      	ldr	r3, [pc, #120]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a4:	4a1d      	ldr	r2, [pc, #116]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80068a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80068ac:	e00c      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	3304      	adds	r3, #4
 80068b2:	2102      	movs	r1, #2
 80068b4:	4618      	mov	r0, r3
 80068b6:	f000 fef1 	bl	800769c <RCCEx_PLL2_Config>
 80068ba:	4603      	mov	r3, r0
 80068bc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80068be:	e003      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	75fb      	strb	r3, [r7, #23]
      break;
 80068c4:	e000      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80068c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068c8:	7dfb      	ldrb	r3, [r7, #23]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d109      	bne.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80068ce:	4b13      	ldr	r3, [pc, #76]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80068d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068d2:	f023 0203 	bic.w	r2, r3, #3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068da:	4910      	ldr	r1, [pc, #64]	; (800691c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	64cb      	str	r3, [r1, #76]	; 0x4c
 80068e0:	e001      	b.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068e2:	7dfb      	ldrb	r3, [r7, #23]
 80068e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 808a 	beq.w	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80068f4:	4b0a      	ldr	r3, [pc, #40]	; (8006920 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a09      	ldr	r2, [pc, #36]	; (8006920 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80068fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006900:	f7fc f816 	bl	8002930 <HAL_GetTick>
 8006904:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006906:	e00d      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006908:	f7fc f812 	bl	8002930 <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	2b64      	cmp	r3, #100	; 0x64
 8006914:	d906      	bls.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	75fb      	strb	r3, [r7, #23]
        break;
 800691a:	e009      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800691c:	58024400 	.word	0x58024400
 8006920:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006924:	4bb9      	ldr	r3, [pc, #740]	; (8006c0c <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800692c:	2b00      	cmp	r3, #0
 800692e:	d0eb      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8006930:	7dfb      	ldrb	r3, [r7, #23]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d166      	bne.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006936:	4bb6      	ldr	r3, [pc, #728]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006938:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006940:	4053      	eors	r3, r2
 8006942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006946:	2b00      	cmp	r3, #0
 8006948:	d013      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800694a:	4bb1      	ldr	r3, [pc, #708]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800694c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800694e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006952:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006954:	4bae      	ldr	r3, [pc, #696]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006958:	4aad      	ldr	r2, [pc, #692]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800695a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800695e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006960:	4bab      	ldr	r3, [pc, #684]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006964:	4aaa      	ldr	r2, [pc, #680]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006966:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800696a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800696c:	4aa8      	ldr	r2, [pc, #672]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006978:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800697c:	d115      	bne.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800697e:	f7fb ffd7 	bl	8002930 <HAL_GetTick>
 8006982:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006984:	e00b      	b.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006986:	f7fb ffd3 	bl	8002930 <HAL_GetTick>
 800698a:	4602      	mov	r2, r0
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	1ad3      	subs	r3, r2, r3
 8006990:	f241 3288 	movw	r2, #5000	; 0x1388
 8006994:	4293      	cmp	r3, r2
 8006996:	d902      	bls.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	75fb      	strb	r3, [r7, #23]
            break;
 800699c:	e005      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800699e:	4b9c      	ldr	r3, [pc, #624]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0ed      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 80069aa:	7dfb      	ldrb	r3, [r7, #23]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d126      	bne.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80069b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069be:	d10d      	bne.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80069c0:	4b93      	ldr	r3, [pc, #588]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80069ce:	0919      	lsrs	r1, r3, #4
 80069d0:	4b90      	ldr	r3, [pc, #576]	; (8006c14 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80069d2:	400b      	ands	r3, r1
 80069d4:	498e      	ldr	r1, [pc, #568]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	610b      	str	r3, [r1, #16]
 80069da:	e005      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80069dc:	4b8c      	ldr	r3, [pc, #560]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	4a8b      	ldr	r2, [pc, #556]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069e2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80069e6:	6113      	str	r3, [r2, #16]
 80069e8:	4b89      	ldr	r3, [pc, #548]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80069f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069f6:	4986      	ldr	r1, [pc, #536]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	670b      	str	r3, [r1, #112]	; 0x70
 80069fc:	e004      	b.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80069fe:	7dfb      	ldrb	r3, [r7, #23]
 8006a00:	75bb      	strb	r3, [r7, #22]
 8006a02:	e001      	b.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a04:	7dfb      	ldrb	r3, [r7, #23]
 8006a06:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d07e      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a18:	2b28      	cmp	r3, #40	; 0x28
 8006a1a:	d867      	bhi.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8006a1c:	a201      	add	r2, pc, #4	; (adr r2, 8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8006a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a22:	bf00      	nop
 8006a24:	08006af3 	.word	0x08006af3
 8006a28:	08006aed 	.word	0x08006aed
 8006a2c:	08006aed 	.word	0x08006aed
 8006a30:	08006aed 	.word	0x08006aed
 8006a34:	08006aed 	.word	0x08006aed
 8006a38:	08006aed 	.word	0x08006aed
 8006a3c:	08006aed 	.word	0x08006aed
 8006a40:	08006aed 	.word	0x08006aed
 8006a44:	08006ac9 	.word	0x08006ac9
 8006a48:	08006aed 	.word	0x08006aed
 8006a4c:	08006aed 	.word	0x08006aed
 8006a50:	08006aed 	.word	0x08006aed
 8006a54:	08006aed 	.word	0x08006aed
 8006a58:	08006aed 	.word	0x08006aed
 8006a5c:	08006aed 	.word	0x08006aed
 8006a60:	08006aed 	.word	0x08006aed
 8006a64:	08006adb 	.word	0x08006adb
 8006a68:	08006aed 	.word	0x08006aed
 8006a6c:	08006aed 	.word	0x08006aed
 8006a70:	08006aed 	.word	0x08006aed
 8006a74:	08006aed 	.word	0x08006aed
 8006a78:	08006aed 	.word	0x08006aed
 8006a7c:	08006aed 	.word	0x08006aed
 8006a80:	08006aed 	.word	0x08006aed
 8006a84:	08006af3 	.word	0x08006af3
 8006a88:	08006aed 	.word	0x08006aed
 8006a8c:	08006aed 	.word	0x08006aed
 8006a90:	08006aed 	.word	0x08006aed
 8006a94:	08006aed 	.word	0x08006aed
 8006a98:	08006aed 	.word	0x08006aed
 8006a9c:	08006aed 	.word	0x08006aed
 8006aa0:	08006aed 	.word	0x08006aed
 8006aa4:	08006af3 	.word	0x08006af3
 8006aa8:	08006aed 	.word	0x08006aed
 8006aac:	08006aed 	.word	0x08006aed
 8006ab0:	08006aed 	.word	0x08006aed
 8006ab4:	08006aed 	.word	0x08006aed
 8006ab8:	08006aed 	.word	0x08006aed
 8006abc:	08006aed 	.word	0x08006aed
 8006ac0:	08006aed 	.word	0x08006aed
 8006ac4:	08006af3 	.word	0x08006af3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	3304      	adds	r3, #4
 8006acc:	2101      	movs	r1, #1
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f000 fde4 	bl	800769c <RCCEx_PLL2_Config>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006ad8:	e00c      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3324      	adds	r3, #36	; 0x24
 8006ade:	2101      	movs	r1, #1
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 fe8d 	bl	8007800 <RCCEx_PLL3_Config>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006aea:	e003      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	75fb      	strb	r3, [r7, #23]
      break;
 8006af0:	e000      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8006af2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006af4:	7dfb      	ldrb	r3, [r7, #23]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d109      	bne.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006afa:	4b45      	ldr	r3, [pc, #276]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006afe:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b06:	4942      	ldr	r1, [pc, #264]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	654b      	str	r3, [r1, #84]	; 0x54
 8006b0c:	e001      	b.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b0e:	7dfb      	ldrb	r3, [r7, #23]
 8006b10:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d037      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b22:	2b05      	cmp	r3, #5
 8006b24:	d820      	bhi.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8006b26:	a201      	add	r2, pc, #4	; (adr r2, 8006b2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8006b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2c:	08006b6f 	.word	0x08006b6f
 8006b30:	08006b45 	.word	0x08006b45
 8006b34:	08006b57 	.word	0x08006b57
 8006b38:	08006b6f 	.word	0x08006b6f
 8006b3c:	08006b6f 	.word	0x08006b6f
 8006b40:	08006b6f 	.word	0x08006b6f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	3304      	adds	r3, #4
 8006b48:	2101      	movs	r1, #1
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f000 fda6 	bl	800769c <RCCEx_PLL2_Config>
 8006b50:	4603      	mov	r3, r0
 8006b52:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006b54:	e00c      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	3324      	adds	r3, #36	; 0x24
 8006b5a:	2101      	movs	r1, #1
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f000 fe4f 	bl	8007800 <RCCEx_PLL3_Config>
 8006b62:	4603      	mov	r3, r0
 8006b64:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006b66:	e003      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8006b6c:	e000      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8006b6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b70:	7dfb      	ldrb	r3, [r7, #23]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d109      	bne.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006b76:	4b26      	ldr	r3, [pc, #152]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b7a:	f023 0207 	bic.w	r2, r3, #7
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b82:	4923      	ldr	r1, [pc, #140]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	654b      	str	r3, [r1, #84]	; 0x54
 8006b88:	e001      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b8a:	7dfb      	ldrb	r3, [r7, #23]
 8006b8c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d040      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ba0:	2b05      	cmp	r3, #5
 8006ba2:	d821      	bhi.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006ba4:	a201      	add	r2, pc, #4	; (adr r2, 8006bac <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8006ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006baa:	bf00      	nop
 8006bac:	08006bef 	.word	0x08006bef
 8006bb0:	08006bc5 	.word	0x08006bc5
 8006bb4:	08006bd7 	.word	0x08006bd7
 8006bb8:	08006bef 	.word	0x08006bef
 8006bbc:	08006bef 	.word	0x08006bef
 8006bc0:	08006bef 	.word	0x08006bef
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	3304      	adds	r3, #4
 8006bc8:	2101      	movs	r1, #1
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 fd66 	bl	800769c <RCCEx_PLL2_Config>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006bd4:	e00c      	b.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	3324      	adds	r3, #36	; 0x24
 8006bda:	2101      	movs	r1, #1
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f000 fe0f 	bl	8007800 <RCCEx_PLL3_Config>
 8006be2:	4603      	mov	r3, r0
 8006be4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006be6:	e003      	b.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	75fb      	strb	r3, [r7, #23]
      break;
 8006bec:	e000      	b.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8006bee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bf0:	7dfb      	ldrb	r3, [r7, #23]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d110      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006bf6:	4b06      	ldr	r3, [pc, #24]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bfa:	f023 0207 	bic.w	r2, r3, #7
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c04:	4902      	ldr	r1, [pc, #8]	; (8006c10 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	658b      	str	r3, [r1, #88]	; 0x58
 8006c0a:	e007      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8006c0c:	58024800 	.word	0x58024800
 8006c10:	58024400 	.word	0x58024400
 8006c14:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0320 	and.w	r3, r3, #32
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d04b      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006c32:	d02e      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8006c34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006c38:	d828      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c3e:	d02a      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c44:	d822      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006c46:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006c4a:	d026      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006c4c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006c50:	d81c      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006c52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c56:	d010      	beq.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8006c58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c5c:	d816      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d01d      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x972>
 8006c62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c66:	d111      	bne.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f000 fd14 	bl	800769c <RCCEx_PLL2_Config>
 8006c74:	4603      	mov	r3, r0
 8006c76:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006c78:	e012      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	3324      	adds	r3, #36	; 0x24
 8006c7e:	2102      	movs	r1, #2
 8006c80:	4618      	mov	r0, r3
 8006c82:	f000 fdbd 	bl	8007800 <RCCEx_PLL3_Config>
 8006c86:	4603      	mov	r3, r0
 8006c88:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006c8a:	e009      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8006c90:	e006      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006c92:	bf00      	nop
 8006c94:	e004      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006c96:	bf00      	nop
 8006c98:	e002      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006c9a:	bf00      	nop
 8006c9c:	e000      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006c9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ca0:	7dfb      	ldrb	r3, [r7, #23]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10a      	bne.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ca6:	4bb2      	ldr	r3, [pc, #712]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006caa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb4:	49ae      	ldr	r1, [pc, #696]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	654b      	str	r3, [r1, #84]	; 0x54
 8006cba:	e001      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cbc:	7dfb      	ldrb	r3, [r7, #23]
 8006cbe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d04b      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006cd2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006cd6:	d02e      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006cd8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006cdc:	d828      	bhi.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ce2:	d02a      	beq.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8006ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ce8:	d822      	bhi.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006cea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006cee:	d026      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006cf0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006cf4:	d81c      	bhi.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006cf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cfa:	d010      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8006cfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d00:	d816      	bhi.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d01d      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8006d06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d0a:	d111      	bne.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3304      	adds	r3, #4
 8006d10:	2100      	movs	r1, #0
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 fcc2 	bl	800769c <RCCEx_PLL2_Config>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006d1c:	e012      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	3324      	adds	r3, #36	; 0x24
 8006d22:	2102      	movs	r1, #2
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 fd6b 	bl	8007800 <RCCEx_PLL3_Config>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006d2e:	e009      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	75fb      	strb	r3, [r7, #23]
      break;
 8006d34:	e006      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006d36:	bf00      	nop
 8006d38:	e004      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006d3a:	bf00      	nop
 8006d3c:	e002      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006d3e:	bf00      	nop
 8006d40:	e000      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006d42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d44:	7dfb      	ldrb	r3, [r7, #23]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d10a      	bne.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d4a:	4b89      	ldr	r3, [pc, #548]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d4e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d58:	4985      	ldr	r1, [pc, #532]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	658b      	str	r3, [r1, #88]	; 0x58
 8006d5e:	e001      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d60:	7dfb      	ldrb	r3, [r7, #23]
 8006d62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d04b      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d76:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006d7a:	d02e      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8006d7c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006d80:	d828      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006d82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d86:	d02a      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8006d88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d8c:	d822      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006d8e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006d92:	d026      	beq.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8006d94:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006d98:	d81c      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006d9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d9e:	d010      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8006da0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006da4:	d816      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d01d      	beq.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8006daa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dae:	d111      	bne.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3304      	adds	r3, #4
 8006db4:	2100      	movs	r1, #0
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 fc70 	bl	800769c <RCCEx_PLL2_Config>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006dc0:	e012      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	3324      	adds	r3, #36	; 0x24
 8006dc6:	2102      	movs	r1, #2
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f000 fd19 	bl	8007800 <RCCEx_PLL3_Config>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006dd2:	e009      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	75fb      	strb	r3, [r7, #23]
      break;
 8006dd8:	e006      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006dda:	bf00      	nop
 8006ddc:	e004      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006dde:	bf00      	nop
 8006de0:	e002      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006de2:	bf00      	nop
 8006de4:	e000      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006de6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006de8:	7dfb      	ldrb	r3, [r7, #23]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d10a      	bne.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006dee:	4b60      	ldr	r3, [pc, #384]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006df2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006dfc:	495c      	ldr	r1, [pc, #368]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	658b      	str	r3, [r1, #88]	; 0x58
 8006e02:	e001      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e04:	7dfb      	ldrb	r3, [r7, #23]
 8006e06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0308 	and.w	r3, r3, #8
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d018      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e1c:	d10a      	bne.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	3324      	adds	r3, #36	; 0x24
 8006e22:	2102      	movs	r1, #2
 8006e24:	4618      	mov	r0, r3
 8006e26:	f000 fceb 	bl	8007800 <RCCEx_PLL3_Config>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006e34:	4b4e      	ldr	r3, [pc, #312]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e38:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e40:	494b      	ldr	r1, [pc, #300]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e42:	4313      	orrs	r3, r2
 8006e44:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0310 	and.w	r3, r3, #16
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d01a      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e5c:	d10a      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	3324      	adds	r3, #36	; 0x24
 8006e62:	2102      	movs	r1, #2
 8006e64:	4618      	mov	r0, r3
 8006e66:	f000 fccb 	bl	8007800 <RCCEx_PLL3_Config>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d001      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006e74:	4b3e      	ldr	r3, [pc, #248]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e82:	493b      	ldr	r1, [pc, #236]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d034      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e9e:	d01d      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006ea0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006ea4:	d817      	bhi.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d003      	beq.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eae:	d009      	beq.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006eb0:	e011      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	3304      	adds	r3, #4
 8006eb6:	2100      	movs	r1, #0
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f000 fbef 	bl	800769c <RCCEx_PLL2_Config>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006ec2:	e00c      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	3324      	adds	r3, #36	; 0x24
 8006ec8:	2102      	movs	r1, #2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f000 fc98 	bl	8007800 <RCCEx_PLL3_Config>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006ed4:	e003      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	75fb      	strb	r3, [r7, #23]
      break;
 8006eda:	e000      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8006edc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ede:	7dfb      	ldrb	r3, [r7, #23]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10a      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ee4:	4b22      	ldr	r3, [pc, #136]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006ef2:	491f      	ldr	r1, [pc, #124]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	658b      	str	r3, [r1, #88]	; 0x58
 8006ef8:	e001      	b.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efa:	7dfb      	ldrb	r3, [r7, #23]
 8006efc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d036      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f10:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f14:	d01c      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006f16:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f1a:	d816      	bhi.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006f1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f20:	d003      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006f22:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f26:	d007      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8006f28:	e00f      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f2a:	4b11      	ldr	r3, [pc, #68]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2e:	4a10      	ldr	r2, [pc, #64]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006f30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f34:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006f36:	e00c      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	3324      	adds	r3, #36	; 0x24
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 fc5e 	bl	8007800 <RCCEx_PLL3_Config>
 8006f44:	4603      	mov	r3, r0
 8006f46:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006f48:	e003      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	75fb      	strb	r3, [r7, #23]
      break;
 8006f4e:	e000      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8006f50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f52:	7dfb      	ldrb	r3, [r7, #23]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10d      	bne.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f58:	4b05      	ldr	r3, [pc, #20]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f66:	4902      	ldr	r1, [pc, #8]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	654b      	str	r3, [r1, #84]	; 0x54
 8006f6c:	e004      	b.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8006f6e:	bf00      	nop
 8006f70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f74:	7dfb      	ldrb	r3, [r7, #23]
 8006f76:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d029      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d003      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f90:	d007      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8006f92:	e00f      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f94:	4b61      	ldr	r3, [pc, #388]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f98:	4a60      	ldr	r2, [pc, #384]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f9e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006fa0:	e00b      	b.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	2102      	movs	r1, #2
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f000 fb77 	bl	800769c <RCCEx_PLL2_Config>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006fb2:	e002      	b.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8006fb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fba:	7dfb      	ldrb	r3, [r7, #23]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d109      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006fc0:	4b56      	ldr	r3, [pc, #344]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fc4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fcc:	4953      	ldr	r1, [pc, #332]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006fd2:	e001      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fd4:	7dfb      	ldrb	r3, [r7, #23]
 8006fd6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d00a      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	3324      	adds	r3, #36	; 0x24
 8006fe8:	2102      	movs	r1, #2
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fc08 	bl	8007800 <RCCEx_PLL3_Config>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d030      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800700a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800700e:	d017      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007010:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007014:	d811      	bhi.n	800703a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007016:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800701a:	d013      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 800701c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007020:	d80b      	bhi.n	800703a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d010      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8007026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800702a:	d106      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800702c:	4b3b      	ldr	r3, [pc, #236]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800702e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007030:	4a3a      	ldr	r2, [pc, #232]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007032:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007036:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007038:	e007      	b.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	75fb      	strb	r3, [r7, #23]
      break;
 800703e:	e004      	b.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007040:	bf00      	nop
 8007042:	e002      	b.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007044:	bf00      	nop
 8007046:	e000      	b.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007048:	bf00      	nop
    }

    if(ret == HAL_OK)
 800704a:	7dfb      	ldrb	r3, [r7, #23]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d109      	bne.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007050:	4b32      	ldr	r3, [pc, #200]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007054:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800705c:	492f      	ldr	r1, [pc, #188]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800705e:	4313      	orrs	r3, r2
 8007060:	654b      	str	r3, [r1, #84]	; 0x54
 8007062:	e001      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007064:	7dfb      	ldrb	r3, [r7, #23]
 8007066:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d008      	beq.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007074:	4b29      	ldr	r3, [pc, #164]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007076:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007078:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007080:	4926      	ldr	r1, [pc, #152]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007082:	4313      	orrs	r3, r2
 8007084:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d008      	beq.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007092:	4b22      	ldr	r3, [pc, #136]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007096:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800709e:	491f      	ldr	r1, [pc, #124]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00d      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80070b0:	4b1a      	ldr	r3, [pc, #104]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	4a19      	ldr	r2, [pc, #100]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80070ba:	6113      	str	r3, [r2, #16]
 80070bc:	4b17      	ldr	r3, [pc, #92]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070be:	691a      	ldr	r2, [r3, #16]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80070c6:	4915      	ldr	r1, [pc, #84]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	da08      	bge.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80070d4:	4b11      	ldr	r3, [pc, #68]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070e0:	490e      	ldr	r1, [pc, #56]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d009      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80070f2:	4b0a      	ldr	r3, [pc, #40]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80070f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007100:	4906      	ldr	r1, [pc, #24]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007102:	4313      	orrs	r3, r2
 8007104:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007106:	7dbb      	ldrb	r3, [r7, #22]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d101      	bne.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 800710c:	2300      	movs	r3, #0
 800710e:	e000      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
}
 8007112:	4618      	mov	r0, r3
 8007114:	3718      	adds	r7, #24
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	58024400 	.word	0x58024400

08007120 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007124:	f7ff f864 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8007128:	4602      	mov	r2, r0
 800712a:	4b06      	ldr	r3, [pc, #24]	; (8007144 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	091b      	lsrs	r3, r3, #4
 8007130:	f003 0307 	and.w	r3, r3, #7
 8007134:	4904      	ldr	r1, [pc, #16]	; (8007148 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007136:	5ccb      	ldrb	r3, [r1, r3]
 8007138:	f003 031f 	and.w	r3, r3, #31
 800713c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007140:	4618      	mov	r0, r3
 8007142:	bd80      	pop	{r7, pc}
 8007144:	58024400 	.word	0x58024400
 8007148:	0800d710 	.word	0x0800d710

0800714c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800714c:	b480      	push	{r7}
 800714e:	b089      	sub	sp, #36	; 0x24
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007154:	4ba1      	ldr	r3, [pc, #644]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007158:	f003 0303 	and.w	r3, r3, #3
 800715c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800715e:	4b9f      	ldr	r3, [pc, #636]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007162:	0b1b      	lsrs	r3, r3, #12
 8007164:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007168:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800716a:	4b9c      	ldr	r3, [pc, #624]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800716c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716e:	091b      	lsrs	r3, r3, #4
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007176:	4b99      	ldr	r3, [pc, #612]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800717a:	08db      	lsrs	r3, r3, #3
 800717c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	fb02 f303 	mul.w	r3, r2, r3
 8007186:	ee07 3a90 	vmov	s15, r3
 800718a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800718e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 8111 	beq.w	80073bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	2b02      	cmp	r3, #2
 800719e:	f000 8083 	beq.w	80072a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	f200 80a1 	bhi.w	80072ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d003      	beq.n	80071b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d056      	beq.n	8007264 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80071b6:	e099      	b.n	80072ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071b8:	4b88      	ldr	r3, [pc, #544]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 0320 	and.w	r3, r3, #32
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d02d      	beq.n	8007220 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80071c4:	4b85      	ldr	r3, [pc, #532]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	08db      	lsrs	r3, r3, #3
 80071ca:	f003 0303 	and.w	r3, r3, #3
 80071ce:	4a84      	ldr	r2, [pc, #528]	; (80073e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80071d0:	fa22 f303 	lsr.w	r3, r2, r3
 80071d4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	ee07 3a90 	vmov	s15, r3
 80071dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	ee07 3a90 	vmov	s15, r3
 80071e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ee:	4b7b      	ldr	r3, [pc, #492]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071f6:	ee07 3a90 	vmov	s15, r3
 80071fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007202:	eddf 5a78 	vldr	s11, [pc, #480]	; 80073e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800720a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800720e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800721a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800721e:	e087      	b.n	8007330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	ee07 3a90 	vmov	s15, r3
 8007226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80073e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800722e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007232:	4b6a      	ldr	r3, [pc, #424]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800723a:	ee07 3a90 	vmov	s15, r3
 800723e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007242:	ed97 6a03 	vldr	s12, [r7, #12]
 8007246:	eddf 5a67 	vldr	s11, [pc, #412]	; 80073e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800724a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800724e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800725e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007262:	e065      	b.n	8007330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	ee07 3a90 	vmov	s15, r3
 800726a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007276:	4b59      	ldr	r3, [pc, #356]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727e:	ee07 3a90 	vmov	s15, r3
 8007282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007286:	ed97 6a03 	vldr	s12, [r7, #12]
 800728a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80073e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800728e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800729a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800729e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072a6:	e043      	b.n	8007330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	ee07 3a90 	vmov	s15, r3
 80072ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80073f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80072b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ba:	4b48      	ldr	r3, [pc, #288]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c2:	ee07 3a90 	vmov	s15, r3
 80072c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80072ce:	eddf 5a45 	vldr	s11, [pc, #276]	; 80073e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80072d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072ea:	e021      	b.n	8007330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	ee07 3a90 	vmov	s15, r3
 80072f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80072fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072fe:	4b37      	ldr	r3, [pc, #220]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007306:	ee07 3a90 	vmov	s15, r3
 800730a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800730e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007312:	eddf 5a34 	vldr	s11, [pc, #208]	; 80073e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800731a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800731e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800732a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800732e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007330:	4b2a      	ldr	r3, [pc, #168]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007334:	0a5b      	lsrs	r3, r3, #9
 8007336:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800733a:	ee07 3a90 	vmov	s15, r3
 800733e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007342:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007346:	ee37 7a87 	vadd.f32	s14, s15, s14
 800734a:	edd7 6a07 	vldr	s13, [r7, #28]
 800734e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007352:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007356:	ee17 2a90 	vmov	r2, s15
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800735e:	4b1f      	ldr	r3, [pc, #124]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007362:	0c1b      	lsrs	r3, r3, #16
 8007364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007368:	ee07 3a90 	vmov	s15, r3
 800736c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007370:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007374:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007378:	edd7 6a07 	vldr	s13, [r7, #28]
 800737c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007380:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007384:	ee17 2a90 	vmov	r2, s15
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800738c:	4b13      	ldr	r3, [pc, #76]	; (80073dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800738e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007390:	0e1b      	lsrs	r3, r3, #24
 8007392:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007396:	ee07 3a90 	vmov	s15, r3
 800739a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800739e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80073a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80073aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073b2:	ee17 2a90 	vmov	r2, s15
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80073ba:	e008      	b.n	80073ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	609a      	str	r2, [r3, #8]
}
 80073ce:	bf00      	nop
 80073d0:	3724      	adds	r7, #36	; 0x24
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	58024400 	.word	0x58024400
 80073e0:	03d09000 	.word	0x03d09000
 80073e4:	46000000 	.word	0x46000000
 80073e8:	4c742400 	.word	0x4c742400
 80073ec:	4a742400 	.word	0x4a742400
 80073f0:	4af42400 	.word	0x4af42400

080073f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b089      	sub	sp, #36	; 0x24
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073fc:	4ba1      	ldr	r3, [pc, #644]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007400:	f003 0303 	and.w	r3, r3, #3
 8007404:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007406:	4b9f      	ldr	r3, [pc, #636]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800740a:	0d1b      	lsrs	r3, r3, #20
 800740c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007410:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007412:	4b9c      	ldr	r3, [pc, #624]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007416:	0a1b      	lsrs	r3, r3, #8
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800741e:	4b99      	ldr	r3, [pc, #612]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007422:	08db      	lsrs	r3, r3, #3
 8007424:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	fb02 f303 	mul.w	r3, r2, r3
 800742e:	ee07 3a90 	vmov	s15, r3
 8007432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007436:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 8111 	beq.w	8007664 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	2b02      	cmp	r3, #2
 8007446:	f000 8083 	beq.w	8007550 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	2b02      	cmp	r3, #2
 800744e:	f200 80a1 	bhi.w	8007594 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d003      	beq.n	8007460 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d056      	beq.n	800750c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800745e:	e099      	b.n	8007594 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007460:	4b88      	ldr	r3, [pc, #544]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0320 	and.w	r3, r3, #32
 8007468:	2b00      	cmp	r3, #0
 800746a:	d02d      	beq.n	80074c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800746c:	4b85      	ldr	r3, [pc, #532]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	08db      	lsrs	r3, r3, #3
 8007472:	f003 0303 	and.w	r3, r3, #3
 8007476:	4a84      	ldr	r2, [pc, #528]	; (8007688 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007478:	fa22 f303 	lsr.w	r3, r2, r3
 800747c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	ee07 3a90 	vmov	s15, r3
 8007484:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	ee07 3a90 	vmov	s15, r3
 800748e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007496:	4b7b      	ldr	r3, [pc, #492]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800749a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800749e:	ee07 3a90 	vmov	s15, r3
 80074a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074aa:	eddf 5a78 	vldr	s11, [pc, #480]	; 800768c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074c2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80074c6:	e087      	b.n	80075d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	ee07 3a90 	vmov	s15, r3
 80074ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007690 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80074d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074da:	4b6a      	ldr	r3, [pc, #424]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074e2:	ee07 3a90 	vmov	s15, r3
 80074e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80074ee:	eddf 5a67 	vldr	s11, [pc, #412]	; 800768c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007506:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800750a:	e065      	b.n	80075d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	ee07 3a90 	vmov	s15, r3
 8007512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007516:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800751a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800751e:	4b59      	ldr	r3, [pc, #356]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007526:	ee07 3a90 	vmov	s15, r3
 800752a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800752e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007532:	eddf 5a56 	vldr	s11, [pc, #344]	; 800768c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800753a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800753e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800754a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800754e:	e043      	b.n	80075d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	ee07 3a90 	vmov	s15, r3
 8007556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800755a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007698 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800755e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007562:	4b48      	ldr	r3, [pc, #288]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007572:	ed97 6a03 	vldr	s12, [r7, #12]
 8007576:	eddf 5a45 	vldr	s11, [pc, #276]	; 800768c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800757a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800757e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007582:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800758a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800758e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007592:	e021      	b.n	80075d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	ee07 3a90 	vmov	s15, r3
 800759a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800759e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007694 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80075a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075a6:	4b37      	ldr	r3, [pc, #220]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075ae:	ee07 3a90 	vmov	s15, r3
 80075b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80075ba:	eddf 5a34 	vldr	s11, [pc, #208]	; 800768c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80075be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80075ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80075d8:	4b2a      	ldr	r3, [pc, #168]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075dc:	0a5b      	lsrs	r3, r3, #9
 80075de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075e2:	ee07 3a90 	vmov	s15, r3
 80075e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80075ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80075f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075fe:	ee17 2a90 	vmov	r2, s15
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007606:	4b1f      	ldr	r3, [pc, #124]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760a:	0c1b      	lsrs	r3, r3, #16
 800760c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007610:	ee07 3a90 	vmov	s15, r3
 8007614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007618:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800761c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007620:	edd7 6a07 	vldr	s13, [r7, #28]
 8007624:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007628:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800762c:	ee17 2a90 	vmov	r2, s15
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007634:	4b13      	ldr	r3, [pc, #76]	; (8007684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007638:	0e1b      	lsrs	r3, r3, #24
 800763a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800763e:	ee07 3a90 	vmov	s15, r3
 8007642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007646:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800764a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800764e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007652:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007656:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800765a:	ee17 2a90 	vmov	r2, s15
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007662:	e008      	b.n	8007676 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	609a      	str	r2, [r3, #8]
}
 8007676:	bf00      	nop
 8007678:	3724      	adds	r7, #36	; 0x24
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	58024400 	.word	0x58024400
 8007688:	03d09000 	.word	0x03d09000
 800768c:	46000000 	.word	0x46000000
 8007690:	4c742400 	.word	0x4c742400
 8007694:	4a742400 	.word	0x4a742400
 8007698:	4af42400 	.word	0x4af42400

0800769c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80076aa:	4b53      	ldr	r3, [pc, #332]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80076ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ae:	f003 0303 	and.w	r3, r3, #3
 80076b2:	2b03      	cmp	r3, #3
 80076b4:	d101      	bne.n	80076ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e099      	b.n	80077ee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80076ba:	4b4f      	ldr	r3, [pc, #316]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a4e      	ldr	r2, [pc, #312]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80076c0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80076c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076c6:	f7fb f933 	bl	8002930 <HAL_GetTick>
 80076ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80076cc:	e008      	b.n	80076e0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80076ce:	f7fb f92f 	bl	8002930 <HAL_GetTick>
 80076d2:	4602      	mov	r2, r0
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	2b02      	cmp	r3, #2
 80076da:	d901      	bls.n	80076e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80076dc:	2303      	movs	r3, #3
 80076de:	e086      	b.n	80077ee <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80076e0:	4b45      	ldr	r3, [pc, #276]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1f0      	bne.n	80076ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80076ec:	4b42      	ldr	r3, [pc, #264]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80076ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	031b      	lsls	r3, r3, #12
 80076fa:	493f      	ldr	r1, [pc, #252]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80076fc:	4313      	orrs	r3, r2
 80076fe:	628b      	str	r3, [r1, #40]	; 0x28
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	3b01      	subs	r3, #1
 8007706:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	3b01      	subs	r3, #1
 8007710:	025b      	lsls	r3, r3, #9
 8007712:	b29b      	uxth	r3, r3
 8007714:	431a      	orrs	r2, r3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	3b01      	subs	r3, #1
 800771c:	041b      	lsls	r3, r3, #16
 800771e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007722:	431a      	orrs	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	691b      	ldr	r3, [r3, #16]
 8007728:	3b01      	subs	r3, #1
 800772a:	061b      	lsls	r3, r3, #24
 800772c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007730:	4931      	ldr	r1, [pc, #196]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007732:	4313      	orrs	r3, r2
 8007734:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007736:	4b30      	ldr	r3, [pc, #192]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800773a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	492d      	ldr	r1, [pc, #180]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007744:	4313      	orrs	r3, r2
 8007746:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007748:	4b2b      	ldr	r3, [pc, #172]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	f023 0220 	bic.w	r2, r3, #32
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	4928      	ldr	r1, [pc, #160]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007756:	4313      	orrs	r3, r2
 8007758:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800775a:	4b27      	ldr	r3, [pc, #156]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 800775c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800775e:	4a26      	ldr	r2, [pc, #152]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007760:	f023 0310 	bic.w	r3, r3, #16
 8007764:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007766:	4b24      	ldr	r3, [pc, #144]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007768:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800776a:	4b24      	ldr	r3, [pc, #144]	; (80077fc <RCCEx_PLL2_Config+0x160>)
 800776c:	4013      	ands	r3, r2
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	69d2      	ldr	r2, [r2, #28]
 8007772:	00d2      	lsls	r2, r2, #3
 8007774:	4920      	ldr	r1, [pc, #128]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007776:	4313      	orrs	r3, r2
 8007778:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800777a:	4b1f      	ldr	r3, [pc, #124]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 800777c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777e:	4a1e      	ldr	r2, [pc, #120]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007780:	f043 0310 	orr.w	r3, r3, #16
 8007784:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d106      	bne.n	800779a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800778c:	4b1a      	ldr	r3, [pc, #104]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 800778e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007790:	4a19      	ldr	r2, [pc, #100]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 8007792:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007796:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007798:	e00f      	b.n	80077ba <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d106      	bne.n	80077ae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80077a0:	4b15      	ldr	r3, [pc, #84]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a4:	4a14      	ldr	r2, [pc, #80]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80077ac:	e005      	b.n	80077ba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80077ae:	4b12      	ldr	r3, [pc, #72]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b2:	4a11      	ldr	r2, [pc, #68]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80077b8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80077ba:	4b0f      	ldr	r3, [pc, #60]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a0e      	ldr	r2, [pc, #56]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80077c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077c6:	f7fb f8b3 	bl	8002930 <HAL_GetTick>
 80077ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80077cc:	e008      	b.n	80077e0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80077ce:	f7fb f8af 	bl	8002930 <HAL_GetTick>
 80077d2:	4602      	mov	r2, r0
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	1ad3      	subs	r3, r2, r3
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d901      	bls.n	80077e0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e006      	b.n	80077ee <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80077e0:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <RCCEx_PLL2_Config+0x15c>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d0f0      	beq.n	80077ce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80077ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	58024400 	.word	0x58024400
 80077fc:	ffff0007 	.word	0xffff0007

08007800 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800780a:	2300      	movs	r3, #0
 800780c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800780e:	4b53      	ldr	r3, [pc, #332]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007812:	f003 0303 	and.w	r3, r3, #3
 8007816:	2b03      	cmp	r3, #3
 8007818:	d101      	bne.n	800781e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e099      	b.n	8007952 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800781e:	4b4f      	ldr	r3, [pc, #316]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a4e      	ldr	r2, [pc, #312]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007828:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800782a:	f7fb f881 	bl	8002930 <HAL_GetTick>
 800782e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007830:	e008      	b.n	8007844 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007832:	f7fb f87d 	bl	8002930 <HAL_GetTick>
 8007836:	4602      	mov	r2, r0
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	2b02      	cmp	r3, #2
 800783e:	d901      	bls.n	8007844 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e086      	b.n	8007952 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007844:	4b45      	ldr	r3, [pc, #276]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1f0      	bne.n	8007832 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007850:	4b42      	ldr	r3, [pc, #264]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007854:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	051b      	lsls	r3, r3, #20
 800785e:	493f      	ldr	r1, [pc, #252]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007860:	4313      	orrs	r3, r2
 8007862:	628b      	str	r3, [r1, #40]	; 0x28
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	3b01      	subs	r3, #1
 800786a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	3b01      	subs	r3, #1
 8007874:	025b      	lsls	r3, r3, #9
 8007876:	b29b      	uxth	r3, r3
 8007878:	431a      	orrs	r2, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	3b01      	subs	r3, #1
 8007880:	041b      	lsls	r3, r3, #16
 8007882:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007886:	431a      	orrs	r2, r3
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	3b01      	subs	r3, #1
 800788e:	061b      	lsls	r3, r3, #24
 8007890:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007894:	4931      	ldr	r1, [pc, #196]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007896:	4313      	orrs	r3, r2
 8007898:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800789a:	4b30      	ldr	r3, [pc, #192]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 800789c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	695b      	ldr	r3, [r3, #20]
 80078a6:	492d      	ldr	r1, [pc, #180]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078a8:	4313      	orrs	r3, r2
 80078aa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80078ac:	4b2b      	ldr	r3, [pc, #172]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	4928      	ldr	r1, [pc, #160]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80078be:	4b27      	ldr	r3, [pc, #156]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c2:	4a26      	ldr	r2, [pc, #152]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80078ca:	4b24      	ldr	r3, [pc, #144]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078ce:	4b24      	ldr	r3, [pc, #144]	; (8007960 <RCCEx_PLL3_Config+0x160>)
 80078d0:	4013      	ands	r3, r2
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	69d2      	ldr	r2, [r2, #28]
 80078d6:	00d2      	lsls	r2, r2, #3
 80078d8:	4920      	ldr	r1, [pc, #128]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078da:	4313      	orrs	r3, r2
 80078dc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80078de:	4b1f      	ldr	r3, [pc, #124]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e2:	4a1e      	ldr	r2, [pc, #120]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d106      	bne.n	80078fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80078f0:	4b1a      	ldr	r3, [pc, #104]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f4:	4a19      	ldr	r2, [pc, #100]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 80078f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80078fa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80078fc:	e00f      	b.n	800791e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d106      	bne.n	8007912 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007904:	4b15      	ldr	r3, [pc, #84]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007908:	4a14      	ldr	r2, [pc, #80]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 800790a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800790e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007910:	e005      	b.n	800791e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007912:	4b12      	ldr	r3, [pc, #72]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007916:	4a11      	ldr	r2, [pc, #68]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007918:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800791c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800791e:	4b0f      	ldr	r3, [pc, #60]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a0e      	ldr	r2, [pc, #56]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007928:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800792a:	f7fb f801 	bl	8002930 <HAL_GetTick>
 800792e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007930:	e008      	b.n	8007944 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007932:	f7fa fffd 	bl	8002930 <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	2b02      	cmp	r3, #2
 800793e:	d901      	bls.n	8007944 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e006      	b.n	8007952 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007944:	4b05      	ldr	r3, [pc, #20]	; (800795c <RCCEx_PLL3_Config+0x15c>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d0f0      	beq.n	8007932 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007950:	7bfb      	ldrb	r3, [r7, #15]
}
 8007952:	4618      	mov	r0, r3
 8007954:	3710      	adds	r7, #16
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	58024400 	.word	0x58024400
 8007960:	ffff0007 	.word	0xffff0007

08007964 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e049      	b.n	8007a0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b00      	cmp	r3, #0
 8007980:	d106      	bne.n	8007990 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7fa fc9e 	bl	80022cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	3304      	adds	r3, #4
 80079a0:	4619      	mov	r1, r3
 80079a2:	4610      	mov	r0, r2
 80079a4:	f000 fd40 	bl	8008428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a08:	2300      	movs	r3, #0
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
	...

08007a14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b085      	sub	sp, #20
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d001      	beq.n	8007a2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e05e      	b.n	8007aea <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68da      	ldr	r2, [r3, #12]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f042 0201 	orr.w	r2, r2, #1
 8007a42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a2b      	ldr	r2, [pc, #172]	; (8007af8 <HAL_TIM_Base_Start_IT+0xe4>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d02c      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a56:	d027      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a27      	ldr	r2, [pc, #156]	; (8007afc <HAL_TIM_Base_Start_IT+0xe8>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d022      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a26      	ldr	r2, [pc, #152]	; (8007b00 <HAL_TIM_Base_Start_IT+0xec>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d01d      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a24      	ldr	r2, [pc, #144]	; (8007b04 <HAL_TIM_Base_Start_IT+0xf0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d018      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a23      	ldr	r2, [pc, #140]	; (8007b08 <HAL_TIM_Base_Start_IT+0xf4>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d013      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a21      	ldr	r2, [pc, #132]	; (8007b0c <HAL_TIM_Base_Start_IT+0xf8>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d00e      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a20      	ldr	r2, [pc, #128]	; (8007b10 <HAL_TIM_Base_Start_IT+0xfc>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d009      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a1e      	ldr	r2, [pc, #120]	; (8007b14 <HAL_TIM_Base_Start_IT+0x100>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d004      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0x94>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a1d      	ldr	r2, [pc, #116]	; (8007b18 <HAL_TIM_Base_Start_IT+0x104>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d115      	bne.n	8007ad4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	689a      	ldr	r2, [r3, #8]
 8007aae:	4b1b      	ldr	r3, [pc, #108]	; (8007b1c <HAL_TIM_Base_Start_IT+0x108>)
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2b06      	cmp	r3, #6
 8007ab8:	d015      	beq.n	8007ae6 <HAL_TIM_Base_Start_IT+0xd2>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ac0:	d011      	beq.n	8007ae6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f042 0201 	orr.w	r2, r2, #1
 8007ad0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad2:	e008      	b.n	8007ae6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f042 0201 	orr.w	r2, r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]
 8007ae4:	e000      	b.n	8007ae8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ae6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	40010000 	.word	0x40010000
 8007afc:	40000400 	.word	0x40000400
 8007b00:	40000800 	.word	0x40000800
 8007b04:	40000c00 	.word	0x40000c00
 8007b08:	40010400 	.word	0x40010400
 8007b0c:	40001800 	.word	0x40001800
 8007b10:	40014000 	.word	0x40014000
 8007b14:	4000e000 	.word	0x4000e000
 8007b18:	4000e400 	.word	0x4000e400
 8007b1c:	00010007 	.word	0x00010007

08007b20 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b082      	sub	sp, #8
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d101      	bne.n	8007b32 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e049      	b.n	8007bc6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d106      	bne.n	8007b4c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f841 	bl	8007bce <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2202      	movs	r2, #2
 8007b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	3304      	adds	r3, #4
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	4610      	mov	r0, r2
 8007b60:	f000 fc62 	bl	8008428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b083      	sub	sp, #12
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007bd6:	bf00      	nop
 8007bd8:	370c      	adds	r7, #12
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr

08007be2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b082      	sub	sp, #8
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d101      	bne.n	8007bf4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e049      	b.n	8007c88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d106      	bne.n	8007c0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 f841 	bl	8007c90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2202      	movs	r2, #2
 8007c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4610      	mov	r0, r2
 8007c22:	f000 fc01 	bl	8008428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2201      	movs	r2, #1
 8007c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2201      	movs	r2, #1
 8007c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3708      	adds	r7, #8
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	f003 0302 	and.w	r3, r3, #2
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d122      	bne.n	8007d00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	f003 0302 	and.w	r3, r3, #2
 8007cc4:	2b02      	cmp	r3, #2
 8007cc6:	d11b      	bne.n	8007d00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f06f 0202 	mvn.w	r2, #2
 8007cd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	f003 0303 	and.w	r3, r3, #3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d003      	beq.n	8007cee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fb80 	bl	80083ec <HAL_TIM_IC_CaptureCallback>
 8007cec:	e005      	b.n	8007cfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 fb72 	bl	80083d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fb83 	bl	8008400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	f003 0304 	and.w	r3, r3, #4
 8007d0a:	2b04      	cmp	r3, #4
 8007d0c:	d122      	bne.n	8007d54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	f003 0304 	and.w	r3, r3, #4
 8007d18:	2b04      	cmp	r3, #4
 8007d1a:	d11b      	bne.n	8007d54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f06f 0204 	mvn.w	r2, #4
 8007d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2202      	movs	r2, #2
 8007d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d003      	beq.n	8007d42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 fb56 	bl	80083ec <HAL_TIM_IC_CaptureCallback>
 8007d40:	e005      	b.n	8007d4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 fb48 	bl	80083d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 fb59 	bl	8008400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	f003 0308 	and.w	r3, r3, #8
 8007d5e:	2b08      	cmp	r3, #8
 8007d60:	d122      	bne.n	8007da8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	f003 0308 	and.w	r3, r3, #8
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d11b      	bne.n	8007da8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f06f 0208 	mvn.w	r2, #8
 8007d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2204      	movs	r2, #4
 8007d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	f003 0303 	and.w	r3, r3, #3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d003      	beq.n	8007d96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fb2c 	bl	80083ec <HAL_TIM_IC_CaptureCallback>
 8007d94:	e005      	b.n	8007da2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fb1e 	bl	80083d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 fb2f 	bl	8008400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	691b      	ldr	r3, [r3, #16]
 8007dae:	f003 0310 	and.w	r3, r3, #16
 8007db2:	2b10      	cmp	r3, #16
 8007db4:	d122      	bne.n	8007dfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	f003 0310 	and.w	r3, r3, #16
 8007dc0:	2b10      	cmp	r3, #16
 8007dc2:	d11b      	bne.n	8007dfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f06f 0210 	mvn.w	r2, #16
 8007dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2208      	movs	r2, #8
 8007dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	69db      	ldr	r3, [r3, #28]
 8007dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d003      	beq.n	8007dea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 fb02 	bl	80083ec <HAL_TIM_IC_CaptureCallback>
 8007de8:	e005      	b.n	8007df6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 faf4 	bl	80083d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fb05 	bl	8008400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d10e      	bne.n	8007e28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	f003 0301 	and.w	r3, r3, #1
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d107      	bne.n	8007e28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f06f 0201 	mvn.w	r2, #1
 8007e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f7fa f88e 	bl	8001f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e32:	2b80      	cmp	r3, #128	; 0x80
 8007e34:	d10e      	bne.n	8007e54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e40:	2b80      	cmp	r3, #128	; 0x80
 8007e42:	d107      	bne.n	8007e54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f001 f820 	bl	8008e94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e62:	d10e      	bne.n	8007e82 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e6e:	2b80      	cmp	r3, #128	; 0x80
 8007e70:	d107      	bne.n	8007e82 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f001 f813 	bl	8008ea8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e8c:	2b40      	cmp	r3, #64	; 0x40
 8007e8e:	d10e      	bne.n	8007eae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e9a:	2b40      	cmp	r3, #64	; 0x40
 8007e9c:	d107      	bne.n	8007eae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fab3 	bl	8008414 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	f003 0320 	and.w	r3, r3, #32
 8007eb8:	2b20      	cmp	r3, #32
 8007eba:	d10e      	bne.n	8007eda <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	f003 0320 	and.w	r3, r3, #32
 8007ec6:	2b20      	cmp	r3, #32
 8007ec8:	d107      	bne.n	8007eda <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f06f 0220 	mvn.w	r2, #32
 8007ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 ffd3 	bl	8008e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007eda:	bf00      	nop
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d101      	bne.n	8007efe <HAL_TIM_OC_ConfigChannel+0x1a>
 8007efa:	2302      	movs	r3, #2
 8007efc:	e064      	b.n	8007fc8 <HAL_TIM_OC_ConfigChannel+0xe4>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2201      	movs	r2, #1
 8007f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2b14      	cmp	r3, #20
 8007f0a:	d857      	bhi.n	8007fbc <HAL_TIM_OC_ConfigChannel+0xd8>
 8007f0c:	a201      	add	r2, pc, #4	; (adr r2, 8007f14 <HAL_TIM_OC_ConfigChannel+0x30>)
 8007f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f12:	bf00      	nop
 8007f14:	08007f69 	.word	0x08007f69
 8007f18:	08007fbd 	.word	0x08007fbd
 8007f1c:	08007fbd 	.word	0x08007fbd
 8007f20:	08007fbd 	.word	0x08007fbd
 8007f24:	08007f77 	.word	0x08007f77
 8007f28:	08007fbd 	.word	0x08007fbd
 8007f2c:	08007fbd 	.word	0x08007fbd
 8007f30:	08007fbd 	.word	0x08007fbd
 8007f34:	08007f85 	.word	0x08007f85
 8007f38:	08007fbd 	.word	0x08007fbd
 8007f3c:	08007fbd 	.word	0x08007fbd
 8007f40:	08007fbd 	.word	0x08007fbd
 8007f44:	08007f93 	.word	0x08007f93
 8007f48:	08007fbd 	.word	0x08007fbd
 8007f4c:	08007fbd 	.word	0x08007fbd
 8007f50:	08007fbd 	.word	0x08007fbd
 8007f54:	08007fa1 	.word	0x08007fa1
 8007f58:	08007fbd 	.word	0x08007fbd
 8007f5c:	08007fbd 	.word	0x08007fbd
 8007f60:	08007fbd 	.word	0x08007fbd
 8007f64:	08007faf 	.word	0x08007faf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68b9      	ldr	r1, [r7, #8]
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f000 fb00 	bl	8008574 <TIM_OC1_SetConfig>
      break;
 8007f74:	e023      	b.n	8007fbe <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68b9      	ldr	r1, [r7, #8]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f000 fb89 	bl	8008694 <TIM_OC2_SetConfig>
      break;
 8007f82:	e01c      	b.n	8007fbe <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	68b9      	ldr	r1, [r7, #8]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f000 fc0c 	bl	80087a8 <TIM_OC3_SetConfig>
      break;
 8007f90:	e015      	b.n	8007fbe <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	68b9      	ldr	r1, [r7, #8]
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fc8b 	bl	80088b4 <TIM_OC4_SetConfig>
      break;
 8007f9e:	e00e      	b.n	8007fbe <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68b9      	ldr	r1, [r7, #8]
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f000 fcec 	bl	8008984 <TIM_OC5_SetConfig>
      break;
 8007fac:	e007      	b.n	8007fbe <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	68b9      	ldr	r1, [r7, #8]
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f000 fd47 	bl	8008a48 <TIM_OC6_SetConfig>
      break;
 8007fba:	e000      	b.n	8007fbe <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8007fbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007fc6:	2300      	movs	r3, #0
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d101      	bne.n	8007fea <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007fe6:	2302      	movs	r3, #2
 8007fe8:	e0fd      	b.n	80081e6 <HAL_TIM_PWM_ConfigChannel+0x216>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2201      	movs	r2, #1
 8007fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b14      	cmp	r3, #20
 8007ff6:	f200 80f0 	bhi.w	80081da <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007ffa:	a201      	add	r2, pc, #4	; (adr r2, 8008000 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008000:	08008055 	.word	0x08008055
 8008004:	080081db 	.word	0x080081db
 8008008:	080081db 	.word	0x080081db
 800800c:	080081db 	.word	0x080081db
 8008010:	08008095 	.word	0x08008095
 8008014:	080081db 	.word	0x080081db
 8008018:	080081db 	.word	0x080081db
 800801c:	080081db 	.word	0x080081db
 8008020:	080080d7 	.word	0x080080d7
 8008024:	080081db 	.word	0x080081db
 8008028:	080081db 	.word	0x080081db
 800802c:	080081db 	.word	0x080081db
 8008030:	08008117 	.word	0x08008117
 8008034:	080081db 	.word	0x080081db
 8008038:	080081db 	.word	0x080081db
 800803c:	080081db 	.word	0x080081db
 8008040:	08008159 	.word	0x08008159
 8008044:	080081db 	.word	0x080081db
 8008048:	080081db 	.word	0x080081db
 800804c:	080081db 	.word	0x080081db
 8008050:	08008199 	.word	0x08008199
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68b9      	ldr	r1, [r7, #8]
 800805a:	4618      	mov	r0, r3
 800805c:	f000 fa8a 	bl	8008574 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	699a      	ldr	r2, [r3, #24]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f042 0208 	orr.w	r2, r2, #8
 800806e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	699a      	ldr	r2, [r3, #24]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f022 0204 	bic.w	r2, r2, #4
 800807e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6999      	ldr	r1, [r3, #24]
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	691a      	ldr	r2, [r3, #16]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	619a      	str	r2, [r3, #24]
      break;
 8008092:	e0a3      	b.n	80081dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	4618      	mov	r0, r3
 800809c:	f000 fafa 	bl	8008694 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	699a      	ldr	r2, [r3, #24]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	699a      	ldr	r2, [r3, #24]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	6999      	ldr	r1, [r3, #24]
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	021a      	lsls	r2, r3, #8
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	619a      	str	r2, [r3, #24]
      break;
 80080d4:	e082      	b.n	80081dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68b9      	ldr	r1, [r7, #8]
 80080dc:	4618      	mov	r0, r3
 80080de:	f000 fb63 	bl	80087a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f042 0208 	orr.w	r2, r2, #8
 80080f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	69da      	ldr	r2, [r3, #28]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f022 0204 	bic.w	r2, r2, #4
 8008100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	69d9      	ldr	r1, [r3, #28]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	691a      	ldr	r2, [r3, #16]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	430a      	orrs	r2, r1
 8008112:	61da      	str	r2, [r3, #28]
      break;
 8008114:	e062      	b.n	80081dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	68b9      	ldr	r1, [r7, #8]
 800811c:	4618      	mov	r0, r3
 800811e:	f000 fbc9 	bl	80088b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	69da      	ldr	r2, [r3, #28]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008130:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	69da      	ldr	r2, [r3, #28]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	69d9      	ldr	r1, [r3, #28]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	021a      	lsls	r2, r3, #8
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	430a      	orrs	r2, r1
 8008154:	61da      	str	r2, [r3, #28]
      break;
 8008156:	e041      	b.n	80081dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68b9      	ldr	r1, [r7, #8]
 800815e:	4618      	mov	r0, r3
 8008160:	f000 fc10 	bl	8008984 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f042 0208 	orr.w	r2, r2, #8
 8008172:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f022 0204 	bic.w	r2, r2, #4
 8008182:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	691a      	ldr	r2, [r3, #16]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	430a      	orrs	r2, r1
 8008194:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008196:	e021      	b.n	80081dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68b9      	ldr	r1, [r7, #8]
 800819e:	4618      	mov	r0, r3
 80081a0:	f000 fc52 	bl	8008a48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	021a      	lsls	r2, r3, #8
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	430a      	orrs	r2, r1
 80081d6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80081d8:	e000      	b.n	80081dc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80081da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3710      	adds	r7, #16
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop

080081f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008200:	2b01      	cmp	r3, #1
 8008202:	d101      	bne.n	8008208 <HAL_TIM_ConfigClockSource+0x18>
 8008204:	2302      	movs	r3, #2
 8008206:	e0db      	b.n	80083c0 <HAL_TIM_ConfigClockSource+0x1d0>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2202      	movs	r2, #2
 8008214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	4b69      	ldr	r3, [pc, #420]	; (80083c8 <HAL_TIM_ConfigClockSource+0x1d8>)
 8008224:	4013      	ands	r3, r2
 8008226:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800822e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a63      	ldr	r2, [pc, #396]	; (80083cc <HAL_TIM_ConfigClockSource+0x1dc>)
 800823e:	4293      	cmp	r3, r2
 8008240:	f000 80a9 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 8008244:	4a61      	ldr	r2, [pc, #388]	; (80083cc <HAL_TIM_ConfigClockSource+0x1dc>)
 8008246:	4293      	cmp	r3, r2
 8008248:	f200 80ae 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 800824c:	4a60      	ldr	r2, [pc, #384]	; (80083d0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800824e:	4293      	cmp	r3, r2
 8008250:	f000 80a1 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 8008254:	4a5e      	ldr	r2, [pc, #376]	; (80083d0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008256:	4293      	cmp	r3, r2
 8008258:	f200 80a6 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 800825c:	4a5d      	ldr	r2, [pc, #372]	; (80083d4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800825e:	4293      	cmp	r3, r2
 8008260:	f000 8099 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 8008264:	4a5b      	ldr	r2, [pc, #364]	; (80083d4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008266:	4293      	cmp	r3, r2
 8008268:	f200 809e 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 800826c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008270:	f000 8091 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 8008274:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008278:	f200 8096 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 800827c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008280:	f000 8089 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 8008284:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008288:	f200 808e 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 800828c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008290:	d03e      	beq.n	8008310 <HAL_TIM_ConfigClockSource+0x120>
 8008292:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008296:	f200 8087 	bhi.w	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 800829a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800829e:	f000 8085 	beq.w	80083ac <HAL_TIM_ConfigClockSource+0x1bc>
 80082a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082a6:	d87f      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082a8:	2b70      	cmp	r3, #112	; 0x70
 80082aa:	d01a      	beq.n	80082e2 <HAL_TIM_ConfigClockSource+0xf2>
 80082ac:	2b70      	cmp	r3, #112	; 0x70
 80082ae:	d87b      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082b0:	2b60      	cmp	r3, #96	; 0x60
 80082b2:	d050      	beq.n	8008356 <HAL_TIM_ConfigClockSource+0x166>
 80082b4:	2b60      	cmp	r3, #96	; 0x60
 80082b6:	d877      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082b8:	2b50      	cmp	r3, #80	; 0x50
 80082ba:	d03c      	beq.n	8008336 <HAL_TIM_ConfigClockSource+0x146>
 80082bc:	2b50      	cmp	r3, #80	; 0x50
 80082be:	d873      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082c0:	2b40      	cmp	r3, #64	; 0x40
 80082c2:	d058      	beq.n	8008376 <HAL_TIM_ConfigClockSource+0x186>
 80082c4:	2b40      	cmp	r3, #64	; 0x40
 80082c6:	d86f      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082c8:	2b30      	cmp	r3, #48	; 0x30
 80082ca:	d064      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 80082cc:	2b30      	cmp	r3, #48	; 0x30
 80082ce:	d86b      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082d0:	2b20      	cmp	r3, #32
 80082d2:	d060      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 80082d4:	2b20      	cmp	r3, #32
 80082d6:	d867      	bhi.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d05c      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
 80082dc:	2b10      	cmp	r3, #16
 80082de:	d05a      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80082e0:	e062      	b.n	80083a8 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6818      	ldr	r0, [r3, #0]
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	6899      	ldr	r1, [r3, #8]
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	f000 fc8b 	bl	8008c0c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008304:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	609a      	str	r2, [r3, #8]
      break;
 800830e:	e04e      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6818      	ldr	r0, [r3, #0]
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	6899      	ldr	r1, [r3, #8]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	f000 fc74 	bl	8008c0c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	689a      	ldr	r2, [r3, #8]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008332:	609a      	str	r2, [r3, #8]
      break;
 8008334:	e03b      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6818      	ldr	r0, [r3, #0]
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	6859      	ldr	r1, [r3, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	461a      	mov	r2, r3
 8008344:	f000 fbe4 	bl	8008b10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2150      	movs	r1, #80	; 0x50
 800834e:	4618      	mov	r0, r3
 8008350:	f000 fc3e 	bl	8008bd0 <TIM_ITRx_SetConfig>
      break;
 8008354:	e02b      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6818      	ldr	r0, [r3, #0]
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	6859      	ldr	r1, [r3, #4]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	461a      	mov	r2, r3
 8008364:	f000 fc03 	bl	8008b6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2160      	movs	r1, #96	; 0x60
 800836e:	4618      	mov	r0, r3
 8008370:	f000 fc2e 	bl	8008bd0 <TIM_ITRx_SetConfig>
      break;
 8008374:	e01b      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	6859      	ldr	r1, [r3, #4]
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	68db      	ldr	r3, [r3, #12]
 8008382:	461a      	mov	r2, r3
 8008384:	f000 fbc4 	bl	8008b10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2140      	movs	r1, #64	; 0x40
 800838e:	4618      	mov	r0, r3
 8008390:	f000 fc1e 	bl	8008bd0 <TIM_ITRx_SetConfig>
      break;
 8008394:	e00b      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4619      	mov	r1, r3
 80083a0:	4610      	mov	r0, r2
 80083a2:	f000 fc15 	bl	8008bd0 <TIM_ITRx_SetConfig>
        break;
 80083a6:	e002      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
      break;
 80083a8:	bf00      	nop
 80083aa:	e000      	b.n	80083ae <HAL_TIM_ConfigClockSource+0x1be>
      break;
 80083ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2201      	movs	r2, #1
 80083b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3710      	adds	r7, #16
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	ffceff88 	.word	0xffceff88
 80083cc:	00100040 	.word	0x00100040
 80083d0:	00100030 	.word	0x00100030
 80083d4:	00100020 	.word	0x00100020

080083d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008428:	b480      	push	{r7}
 800842a:	b085      	sub	sp, #20
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	4a44      	ldr	r2, [pc, #272]	; (800854c <TIM_Base_SetConfig+0x124>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d013      	beq.n	8008468 <TIM_Base_SetConfig+0x40>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008446:	d00f      	beq.n	8008468 <TIM_Base_SetConfig+0x40>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	4a41      	ldr	r2, [pc, #260]	; (8008550 <TIM_Base_SetConfig+0x128>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d00b      	beq.n	8008468 <TIM_Base_SetConfig+0x40>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	4a40      	ldr	r2, [pc, #256]	; (8008554 <TIM_Base_SetConfig+0x12c>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d007      	beq.n	8008468 <TIM_Base_SetConfig+0x40>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4a3f      	ldr	r2, [pc, #252]	; (8008558 <TIM_Base_SetConfig+0x130>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d003      	beq.n	8008468 <TIM_Base_SetConfig+0x40>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	4a3e      	ldr	r2, [pc, #248]	; (800855c <TIM_Base_SetConfig+0x134>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d108      	bne.n	800847a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800846e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a33      	ldr	r2, [pc, #204]	; (800854c <TIM_Base_SetConfig+0x124>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d027      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008488:	d023      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a30      	ldr	r2, [pc, #192]	; (8008550 <TIM_Base_SetConfig+0x128>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d01f      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a2f      	ldr	r2, [pc, #188]	; (8008554 <TIM_Base_SetConfig+0x12c>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d01b      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a2e      	ldr	r2, [pc, #184]	; (8008558 <TIM_Base_SetConfig+0x130>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d017      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4a2d      	ldr	r2, [pc, #180]	; (800855c <TIM_Base_SetConfig+0x134>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d013      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a2c      	ldr	r2, [pc, #176]	; (8008560 <TIM_Base_SetConfig+0x138>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d00f      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a2b      	ldr	r2, [pc, #172]	; (8008564 <TIM_Base_SetConfig+0x13c>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d00b      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	4a2a      	ldr	r2, [pc, #168]	; (8008568 <TIM_Base_SetConfig+0x140>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d007      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	4a29      	ldr	r2, [pc, #164]	; (800856c <TIM_Base_SetConfig+0x144>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d003      	beq.n	80084d2 <TIM_Base_SetConfig+0xaa>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4a28      	ldr	r2, [pc, #160]	; (8008570 <TIM_Base_SetConfig+0x148>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d108      	bne.n	80084e4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	68fa      	ldr	r2, [r7, #12]
 80084f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a10      	ldr	r2, [pc, #64]	; (800854c <TIM_Base_SetConfig+0x124>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d00f      	beq.n	8008530 <TIM_Base_SetConfig+0x108>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a12      	ldr	r2, [pc, #72]	; (800855c <TIM_Base_SetConfig+0x134>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d00b      	beq.n	8008530 <TIM_Base_SetConfig+0x108>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4a11      	ldr	r2, [pc, #68]	; (8008560 <TIM_Base_SetConfig+0x138>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d007      	beq.n	8008530 <TIM_Base_SetConfig+0x108>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	4a10      	ldr	r2, [pc, #64]	; (8008564 <TIM_Base_SetConfig+0x13c>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d003      	beq.n	8008530 <TIM_Base_SetConfig+0x108>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	4a0f      	ldr	r2, [pc, #60]	; (8008568 <TIM_Base_SetConfig+0x140>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d103      	bne.n	8008538 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	691a      	ldr	r2, [r3, #16]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	615a      	str	r2, [r3, #20]
}
 800853e:	bf00      	nop
 8008540:	3714      	adds	r7, #20
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	40010000 	.word	0x40010000
 8008550:	40000400 	.word	0x40000400
 8008554:	40000800 	.word	0x40000800
 8008558:	40000c00 	.word	0x40000c00
 800855c:	40010400 	.word	0x40010400
 8008560:	40014000 	.word	0x40014000
 8008564:	40014400 	.word	0x40014400
 8008568:	40014800 	.word	0x40014800
 800856c:	4000e000 	.word	0x4000e000
 8008570:	4000e400 	.word	0x4000e400

08008574 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008574:	b480      	push	{r7}
 8008576:	b087      	sub	sp, #28
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a1b      	ldr	r3, [r3, #32]
 8008582:	f023 0201 	bic.w	r2, r3, #1
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800859c:	68fa      	ldr	r2, [r7, #12]
 800859e:	4b37      	ldr	r3, [pc, #220]	; (800867c <TIM_OC1_SetConfig+0x108>)
 80085a0:	4013      	ands	r3, r2
 80085a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0303 	bic.w	r3, r3, #3
 80085aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	f023 0302 	bic.w	r3, r3, #2
 80085bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	4a2d      	ldr	r2, [pc, #180]	; (8008680 <TIM_OC1_SetConfig+0x10c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d00f      	beq.n	80085f0 <TIM_OC1_SetConfig+0x7c>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	4a2c      	ldr	r2, [pc, #176]	; (8008684 <TIM_OC1_SetConfig+0x110>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d00b      	beq.n	80085f0 <TIM_OC1_SetConfig+0x7c>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	4a2b      	ldr	r2, [pc, #172]	; (8008688 <TIM_OC1_SetConfig+0x114>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d007      	beq.n	80085f0 <TIM_OC1_SetConfig+0x7c>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a2a      	ldr	r2, [pc, #168]	; (800868c <TIM_OC1_SetConfig+0x118>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d003      	beq.n	80085f0 <TIM_OC1_SetConfig+0x7c>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a29      	ldr	r2, [pc, #164]	; (8008690 <TIM_OC1_SetConfig+0x11c>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d10c      	bne.n	800860a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f023 0308 	bic.w	r3, r3, #8
 80085f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	68db      	ldr	r3, [r3, #12]
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	4313      	orrs	r3, r2
 8008600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	f023 0304 	bic.w	r3, r3, #4
 8008608:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a1c      	ldr	r2, [pc, #112]	; (8008680 <TIM_OC1_SetConfig+0x10c>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d00f      	beq.n	8008632 <TIM_OC1_SetConfig+0xbe>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a1b      	ldr	r2, [pc, #108]	; (8008684 <TIM_OC1_SetConfig+0x110>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d00b      	beq.n	8008632 <TIM_OC1_SetConfig+0xbe>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a1a      	ldr	r2, [pc, #104]	; (8008688 <TIM_OC1_SetConfig+0x114>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d007      	beq.n	8008632 <TIM_OC1_SetConfig+0xbe>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a19      	ldr	r2, [pc, #100]	; (800868c <TIM_OC1_SetConfig+0x118>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d003      	beq.n	8008632 <TIM_OC1_SetConfig+0xbe>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a18      	ldr	r2, [pc, #96]	; (8008690 <TIM_OC1_SetConfig+0x11c>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d111      	bne.n	8008656 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008638:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008640:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	4313      	orrs	r3, r2
 800864a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	693a      	ldr	r2, [r7, #16]
 8008652:	4313      	orrs	r3, r2
 8008654:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	693a      	ldr	r2, [r7, #16]
 800865a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	685a      	ldr	r2, [r3, #4]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	621a      	str	r2, [r3, #32]
}
 8008670:	bf00      	nop
 8008672:	371c      	adds	r7, #28
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	fffeff8f 	.word	0xfffeff8f
 8008680:	40010000 	.word	0x40010000
 8008684:	40010400 	.word	0x40010400
 8008688:	40014000 	.word	0x40014000
 800868c:	40014400 	.word	0x40014400
 8008690:	40014800 	.word	0x40014800

08008694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008694:	b480      	push	{r7}
 8008696:	b087      	sub	sp, #28
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	f023 0210 	bic.w	r2, r3, #16
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6a1b      	ldr	r3, [r3, #32]
 80086ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	699b      	ldr	r3, [r3, #24]
 80086ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	4b34      	ldr	r3, [pc, #208]	; (8008790 <TIM_OC2_SetConfig+0xfc>)
 80086c0:	4013      	ands	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	021b      	lsls	r3, r3, #8
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	4313      	orrs	r3, r2
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	f023 0320 	bic.w	r3, r3, #32
 80086de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	011b      	lsls	r3, r3, #4
 80086e6:	697a      	ldr	r2, [r7, #20]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	4a29      	ldr	r2, [pc, #164]	; (8008794 <TIM_OC2_SetConfig+0x100>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d003      	beq.n	80086fc <TIM_OC2_SetConfig+0x68>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	4a28      	ldr	r2, [pc, #160]	; (8008798 <TIM_OC2_SetConfig+0x104>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d10d      	bne.n	8008718 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008702:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	011b      	lsls	r3, r3, #4
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	4313      	orrs	r3, r2
 800870e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008716:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a1e      	ldr	r2, [pc, #120]	; (8008794 <TIM_OC2_SetConfig+0x100>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d00f      	beq.n	8008740 <TIM_OC2_SetConfig+0xac>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a1d      	ldr	r2, [pc, #116]	; (8008798 <TIM_OC2_SetConfig+0x104>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d00b      	beq.n	8008740 <TIM_OC2_SetConfig+0xac>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a1c      	ldr	r2, [pc, #112]	; (800879c <TIM_OC2_SetConfig+0x108>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d007      	beq.n	8008740 <TIM_OC2_SetConfig+0xac>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4a1b      	ldr	r2, [pc, #108]	; (80087a0 <TIM_OC2_SetConfig+0x10c>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d003      	beq.n	8008740 <TIM_OC2_SetConfig+0xac>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	4a1a      	ldr	r2, [pc, #104]	; (80087a4 <TIM_OC2_SetConfig+0x110>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d113      	bne.n	8008768 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008746:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800874e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	695b      	ldr	r3, [r3, #20]
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	693a      	ldr	r2, [r7, #16]
 8008758:	4313      	orrs	r3, r2
 800875a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	693a      	ldr	r2, [r7, #16]
 8008764:	4313      	orrs	r3, r2
 8008766:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	685a      	ldr	r2, [r3, #4]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	697a      	ldr	r2, [r7, #20]
 8008780:	621a      	str	r2, [r3, #32]
}
 8008782:	bf00      	nop
 8008784:	371c      	adds	r7, #28
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	feff8fff 	.word	0xfeff8fff
 8008794:	40010000 	.word	0x40010000
 8008798:	40010400 	.word	0x40010400
 800879c:	40014000 	.word	0x40014000
 80087a0:	40014400 	.word	0x40014400
 80087a4:	40014800 	.word	0x40014800

080087a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b087      	sub	sp, #28
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a1b      	ldr	r3, [r3, #32]
 80087b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	69db      	ldr	r3, [r3, #28]
 80087ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f023 0303 	bic.w	r3, r3, #3
 80087de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	021b      	lsls	r3, r3, #8
 80087f8:	697a      	ldr	r2, [r7, #20]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	4a27      	ldr	r2, [pc, #156]	; (80088a0 <TIM_OC3_SetConfig+0xf8>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d003      	beq.n	800880e <TIM_OC3_SetConfig+0x66>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4a26      	ldr	r2, [pc, #152]	; (80088a4 <TIM_OC3_SetConfig+0xfc>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d10d      	bne.n	800882a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	021b      	lsls	r3, r3, #8
 800881c:	697a      	ldr	r2, [r7, #20]
 800881e:	4313      	orrs	r3, r2
 8008820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	4a1c      	ldr	r2, [pc, #112]	; (80088a0 <TIM_OC3_SetConfig+0xf8>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d00f      	beq.n	8008852 <TIM_OC3_SetConfig+0xaa>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4a1b      	ldr	r2, [pc, #108]	; (80088a4 <TIM_OC3_SetConfig+0xfc>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d00b      	beq.n	8008852 <TIM_OC3_SetConfig+0xaa>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	4a1a      	ldr	r2, [pc, #104]	; (80088a8 <TIM_OC3_SetConfig+0x100>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d007      	beq.n	8008852 <TIM_OC3_SetConfig+0xaa>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4a19      	ldr	r2, [pc, #100]	; (80088ac <TIM_OC3_SetConfig+0x104>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d003      	beq.n	8008852 <TIM_OC3_SetConfig+0xaa>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a18      	ldr	r2, [pc, #96]	; (80088b0 <TIM_OC3_SetConfig+0x108>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d113      	bne.n	800887a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008858:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008860:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	695b      	ldr	r3, [r3, #20]
 8008866:	011b      	lsls	r3, r3, #4
 8008868:	693a      	ldr	r2, [r7, #16]
 800886a:	4313      	orrs	r3, r2
 800886c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	011b      	lsls	r3, r3, #4
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	4313      	orrs	r3, r2
 8008878:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685a      	ldr	r2, [r3, #4]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	697a      	ldr	r2, [r7, #20]
 8008892:	621a      	str	r2, [r3, #32]
}
 8008894:	bf00      	nop
 8008896:	371c      	adds	r7, #28
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr
 80088a0:	40010000 	.word	0x40010000
 80088a4:	40010400 	.word	0x40010400
 80088a8:	40014000 	.word	0x40014000
 80088ac:	40014400 	.word	0x40014400
 80088b0:	40014800 	.word	0x40014800

080088b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b087      	sub	sp, #28
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	69db      	ldr	r3, [r3, #28]
 80088da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	021b      	lsls	r3, r3, #8
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	031b      	lsls	r3, r3, #12
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	4313      	orrs	r3, r2
 800890a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a18      	ldr	r2, [pc, #96]	; (8008970 <TIM_OC4_SetConfig+0xbc>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d00f      	beq.n	8008934 <TIM_OC4_SetConfig+0x80>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a17      	ldr	r2, [pc, #92]	; (8008974 <TIM_OC4_SetConfig+0xc0>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d00b      	beq.n	8008934 <TIM_OC4_SetConfig+0x80>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a16      	ldr	r2, [pc, #88]	; (8008978 <TIM_OC4_SetConfig+0xc4>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d007      	beq.n	8008934 <TIM_OC4_SetConfig+0x80>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4a15      	ldr	r2, [pc, #84]	; (800897c <TIM_OC4_SetConfig+0xc8>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d003      	beq.n	8008934 <TIM_OC4_SetConfig+0x80>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a14      	ldr	r2, [pc, #80]	; (8008980 <TIM_OC4_SetConfig+0xcc>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d109      	bne.n	8008948 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800893a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	019b      	lsls	r3, r3, #6
 8008942:	697a      	ldr	r2, [r7, #20]
 8008944:	4313      	orrs	r3, r2
 8008946:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	697a      	ldr	r2, [r7, #20]
 800894c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	68fa      	ldr	r2, [r7, #12]
 8008952:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	685a      	ldr	r2, [r3, #4]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	621a      	str	r2, [r3, #32]
}
 8008962:	bf00      	nop
 8008964:	371c      	adds	r7, #28
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop
 8008970:	40010000 	.word	0x40010000
 8008974:	40010400 	.word	0x40010400
 8008978:	40014000 	.word	0x40014000
 800897c:	40014400 	.word	0x40014400
 8008980:	40014800 	.word	0x40014800

08008984 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008984:	b480      	push	{r7}
 8008986:	b087      	sub	sp, #28
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6a1b      	ldr	r3, [r3, #32]
 8008992:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68fa      	ldr	r2, [r7, #12]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80089c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	041b      	lsls	r3, r3, #16
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a17      	ldr	r2, [pc, #92]	; (8008a34 <TIM_OC5_SetConfig+0xb0>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d00f      	beq.n	80089fa <TIM_OC5_SetConfig+0x76>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a16      	ldr	r2, [pc, #88]	; (8008a38 <TIM_OC5_SetConfig+0xb4>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d00b      	beq.n	80089fa <TIM_OC5_SetConfig+0x76>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a15      	ldr	r2, [pc, #84]	; (8008a3c <TIM_OC5_SetConfig+0xb8>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d007      	beq.n	80089fa <TIM_OC5_SetConfig+0x76>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a14      	ldr	r2, [pc, #80]	; (8008a40 <TIM_OC5_SetConfig+0xbc>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <TIM_OC5_SetConfig+0x76>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a13      	ldr	r2, [pc, #76]	; (8008a44 <TIM_OC5_SetConfig+0xc0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d109      	bne.n	8008a0e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	021b      	lsls	r3, r3, #8
 8008a08:	697a      	ldr	r2, [r7, #20]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	697a      	ldr	r2, [r7, #20]
 8008a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	685a      	ldr	r2, [r3, #4]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	693a      	ldr	r2, [r7, #16]
 8008a26:	621a      	str	r2, [r3, #32]
}
 8008a28:	bf00      	nop
 8008a2a:	371c      	adds	r7, #28
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr
 8008a34:	40010000 	.word	0x40010000
 8008a38:	40010400 	.word	0x40010400
 8008a3c:	40014000 	.word	0x40014000
 8008a40:	40014400 	.word	0x40014400
 8008a44:	40014800 	.word	0x40014800

08008a48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a1b      	ldr	r3, [r3, #32]
 8008a56:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	021b      	lsls	r3, r3, #8
 8008a7e:	68fa      	ldr	r2, [r7, #12]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	051b      	lsls	r3, r3, #20
 8008a92:	693a      	ldr	r2, [r7, #16]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a18      	ldr	r2, [pc, #96]	; (8008afc <TIM_OC6_SetConfig+0xb4>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d00f      	beq.n	8008ac0 <TIM_OC6_SetConfig+0x78>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a17      	ldr	r2, [pc, #92]	; (8008b00 <TIM_OC6_SetConfig+0xb8>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d00b      	beq.n	8008ac0 <TIM_OC6_SetConfig+0x78>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	4a16      	ldr	r2, [pc, #88]	; (8008b04 <TIM_OC6_SetConfig+0xbc>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d007      	beq.n	8008ac0 <TIM_OC6_SetConfig+0x78>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	4a15      	ldr	r2, [pc, #84]	; (8008b08 <TIM_OC6_SetConfig+0xc0>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d003      	beq.n	8008ac0 <TIM_OC6_SetConfig+0x78>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	4a14      	ldr	r2, [pc, #80]	; (8008b0c <TIM_OC6_SetConfig+0xc4>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d109      	bne.n	8008ad4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	695b      	ldr	r3, [r3, #20]
 8008acc:	029b      	lsls	r3, r3, #10
 8008ace:	697a      	ldr	r2, [r7, #20]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	697a      	ldr	r2, [r7, #20]
 8008ad8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	685a      	ldr	r2, [r3, #4]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	693a      	ldr	r2, [r7, #16]
 8008aec:	621a      	str	r2, [r3, #32]
}
 8008aee:	bf00      	nop
 8008af0:	371c      	adds	r7, #28
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	40010000 	.word	0x40010000
 8008b00:	40010400 	.word	0x40010400
 8008b04:	40014000 	.word	0x40014000
 8008b08:	40014400 	.word	0x40014400
 8008b0c:	40014800 	.word	0x40014800

08008b10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b087      	sub	sp, #28
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6a1b      	ldr	r3, [r3, #32]
 8008b26:	f023 0201 	bic.w	r2, r3, #1
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	f023 030a 	bic.w	r3, r3, #10
 8008b4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b4e:	697a      	ldr	r2, [r7, #20]
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	4313      	orrs	r3, r2
 8008b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	693a      	ldr	r2, [r7, #16]
 8008b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	697a      	ldr	r2, [r7, #20]
 8008b60:	621a      	str	r2, [r3, #32]
}
 8008b62:	bf00      	nop
 8008b64:	371c      	adds	r7, #28
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b087      	sub	sp, #28
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	60f8      	str	r0, [r7, #12]
 8008b76:	60b9      	str	r1, [r7, #8]
 8008b78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6a1b      	ldr	r3, [r3, #32]
 8008b7e:	f023 0210 	bic.w	r2, r3, #16
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	699b      	ldr	r3, [r3, #24]
 8008b8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	031b      	lsls	r3, r3, #12
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008baa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	011b      	lsls	r3, r3, #4
 8008bb0:	693a      	ldr	r2, [r7, #16]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	697a      	ldr	r2, [r7, #20]
 8008bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	621a      	str	r2, [r3, #32]
}
 8008bc2:	bf00      	nop
 8008bc4:	371c      	adds	r7, #28
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
	...

08008bd0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	4b09      	ldr	r3, [pc, #36]	; (8008c08 <TIM_ITRx_SetConfig+0x38>)
 8008be4:	4013      	ands	r3, r2
 8008be6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008be8:	683a      	ldr	r2, [r7, #0]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	f043 0307 	orr.w	r3, r3, #7
 8008bf2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	609a      	str	r2, [r3, #8]
}
 8008bfa:	bf00      	nop
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop
 8008c08:	ffcfff8f 	.word	0xffcfff8f

08008c0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b087      	sub	sp, #28
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	607a      	str	r2, [r7, #4]
 8008c18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	021a      	lsls	r2, r3, #8
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	431a      	orrs	r2, r3
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	609a      	str	r2, [r3, #8]
}
 8008c40:	bf00      	nop
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d101      	bne.n	8008c64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c60:	2302      	movs	r3, #2
 8008c62:	e077      	b.n	8008d54 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2202      	movs	r2, #2
 8008c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a35      	ldr	r2, [pc, #212]	; (8008d60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d004      	beq.n	8008c98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a34      	ldr	r2, [pc, #208]	; (8008d64 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d108      	bne.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008c9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cb0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a25      	ldr	r2, [pc, #148]	; (8008d60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d02c      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cd6:	d027      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a22      	ldr	r2, [pc, #136]	; (8008d68 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d022      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a21      	ldr	r2, [pc, #132]	; (8008d6c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d01d      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a1f      	ldr	r2, [pc, #124]	; (8008d70 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d018      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a1a      	ldr	r2, [pc, #104]	; (8008d64 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d013      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a1b      	ldr	r2, [pc, #108]	; (8008d74 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d00e      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a1a      	ldr	r2, [pc, #104]	; (8008d78 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d009      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a18      	ldr	r2, [pc, #96]	; (8008d7c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d004      	beq.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a17      	ldr	r2, [pc, #92]	; (8008d80 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d10c      	bne.n	8008d42 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	68ba      	ldr	r2, [r7, #8]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	68ba      	ldr	r2, [r7, #8]
 8008d40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d52:	2300      	movs	r3, #0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3714      	adds	r7, #20
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr
 8008d60:	40010000 	.word	0x40010000
 8008d64:	40010400 	.word	0x40010400
 8008d68:	40000400 	.word	0x40000400
 8008d6c:	40000800 	.word	0x40000800
 8008d70:	40000c00 	.word	0x40000c00
 8008d74:	40001800 	.word	0x40001800
 8008d78:	40014000 	.word	0x40014000
 8008d7c:	4000e000 	.word	0x4000e000
 8008d80:	4000e400 	.word	0x4000e400

08008d84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d101      	bne.n	8008da0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	e065      	b.n	8008e6c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	695b      	ldr	r3, [r3, #20]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e06:	4313      	orrs	r3, r2
 8008e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	041b      	lsls	r3, r3, #16
 8008e16:	4313      	orrs	r3, r2
 8008e18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a16      	ldr	r2, [pc, #88]	; (8008e78 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d004      	beq.n	8008e2e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a14      	ldr	r2, [pc, #80]	; (8008e7c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d115      	bne.n	8008e5a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e38:	051b      	lsls	r3, r3, #20
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	69db      	ldr	r3, [r3, #28]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	6a1b      	ldr	r3, [r3, #32]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	68fa      	ldr	r2, [r7, #12]
 8008e60:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3714      	adds	r7, #20
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr
 8008e78:	40010000 	.word	0x40010000
 8008e7c:	40010400 	.word	0x40010400

08008e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d101      	bne.n	8008ece <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e042      	b.n	8008f54 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d106      	bne.n	8008ee6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f7f9 fb1f 	bl	8002524 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2224      	movs	r2, #36	; 0x24
 8008eea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f022 0201 	bic.w	r2, r2, #1
 8008efc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f82c 	bl	8008f5c <UART_SetConfig>
 8008f04:	4603      	mov	r3, r0
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d101      	bne.n	8008f0e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e022      	b.n	8008f54 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d002      	beq.n	8008f1c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fe7e 	bl	8009c18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	685a      	ldr	r2, [r3, #4]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	689a      	ldr	r2, [r3, #8]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f042 0201 	orr.w	r2, r2, #1
 8008f4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 ff05 	bl	8009d5c <UART_CheckIdleState>
 8008f52:	4603      	mov	r3, r0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f5c:	b5b0      	push	{r4, r5, r7, lr}
 8008f5e:	b08e      	sub	sp, #56	; 0x38
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f64:	2300      	movs	r3, #0
 8008f66:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	431a      	orrs	r2, r3
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	695b      	ldr	r3, [r3, #20]
 8008f78:	431a      	orrs	r2, r3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	69db      	ldr	r3, [r3, #28]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	4bbf      	ldr	r3, [pc, #764]	; (8009288 <UART_SetConfig+0x32c>)
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	6812      	ldr	r2, [r2, #0]
 8008f90:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008f92:	430b      	orrs	r3, r1
 8008f94:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68da      	ldr	r2, [r3, #12]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	430a      	orrs	r2, r1
 8008faa:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	699b      	ldr	r3, [r3, #24]
 8008fb0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4ab5      	ldr	r2, [pc, #724]	; (800928c <UART_SetConfig+0x330>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d004      	beq.n	8008fc6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6a1b      	ldr	r3, [r3, #32]
 8008fc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	689a      	ldr	r2, [r3, #8]
 8008fcc:	4bb0      	ldr	r3, [pc, #704]	; (8009290 <UART_SetConfig+0x334>)
 8008fce:	4013      	ands	r3, r2
 8008fd0:	687a      	ldr	r2, [r7, #4]
 8008fd2:	6812      	ldr	r2, [r2, #0]
 8008fd4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008fd6:	430b      	orrs	r3, r1
 8008fd8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe0:	f023 010f 	bic.w	r1, r3, #15
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	430a      	orrs	r2, r1
 8008fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4aa7      	ldr	r2, [pc, #668]	; (8009294 <UART_SetConfig+0x338>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d176      	bne.n	80090e8 <UART_SetConfig+0x18c>
 8008ffa:	4ba7      	ldr	r3, [pc, #668]	; (8009298 <UART_SetConfig+0x33c>)
 8008ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ffe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009002:	2b28      	cmp	r3, #40	; 0x28
 8009004:	d86c      	bhi.n	80090e0 <UART_SetConfig+0x184>
 8009006:	a201      	add	r2, pc, #4	; (adr r2, 800900c <UART_SetConfig+0xb0>)
 8009008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800900c:	080090b1 	.word	0x080090b1
 8009010:	080090e1 	.word	0x080090e1
 8009014:	080090e1 	.word	0x080090e1
 8009018:	080090e1 	.word	0x080090e1
 800901c:	080090e1 	.word	0x080090e1
 8009020:	080090e1 	.word	0x080090e1
 8009024:	080090e1 	.word	0x080090e1
 8009028:	080090e1 	.word	0x080090e1
 800902c:	080090b9 	.word	0x080090b9
 8009030:	080090e1 	.word	0x080090e1
 8009034:	080090e1 	.word	0x080090e1
 8009038:	080090e1 	.word	0x080090e1
 800903c:	080090e1 	.word	0x080090e1
 8009040:	080090e1 	.word	0x080090e1
 8009044:	080090e1 	.word	0x080090e1
 8009048:	080090e1 	.word	0x080090e1
 800904c:	080090c1 	.word	0x080090c1
 8009050:	080090e1 	.word	0x080090e1
 8009054:	080090e1 	.word	0x080090e1
 8009058:	080090e1 	.word	0x080090e1
 800905c:	080090e1 	.word	0x080090e1
 8009060:	080090e1 	.word	0x080090e1
 8009064:	080090e1 	.word	0x080090e1
 8009068:	080090e1 	.word	0x080090e1
 800906c:	080090c9 	.word	0x080090c9
 8009070:	080090e1 	.word	0x080090e1
 8009074:	080090e1 	.word	0x080090e1
 8009078:	080090e1 	.word	0x080090e1
 800907c:	080090e1 	.word	0x080090e1
 8009080:	080090e1 	.word	0x080090e1
 8009084:	080090e1 	.word	0x080090e1
 8009088:	080090e1 	.word	0x080090e1
 800908c:	080090d1 	.word	0x080090d1
 8009090:	080090e1 	.word	0x080090e1
 8009094:	080090e1 	.word	0x080090e1
 8009098:	080090e1 	.word	0x080090e1
 800909c:	080090e1 	.word	0x080090e1
 80090a0:	080090e1 	.word	0x080090e1
 80090a4:	080090e1 	.word	0x080090e1
 80090a8:	080090e1 	.word	0x080090e1
 80090ac:	080090d9 	.word	0x080090d9
 80090b0:	2301      	movs	r3, #1
 80090b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090b6:	e326      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090b8:	2304      	movs	r3, #4
 80090ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090be:	e322      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090c0:	2308      	movs	r3, #8
 80090c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090c6:	e31e      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090c8:	2310      	movs	r3, #16
 80090ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ce:	e31a      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090d0:	2320      	movs	r3, #32
 80090d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090d6:	e316      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090d8:	2340      	movs	r3, #64	; 0x40
 80090da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090de:	e312      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090e0:	2380      	movs	r3, #128	; 0x80
 80090e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090e6:	e30e      	b.n	8009706 <UART_SetConfig+0x7aa>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a6b      	ldr	r2, [pc, #428]	; (800929c <UART_SetConfig+0x340>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d130      	bne.n	8009154 <UART_SetConfig+0x1f8>
 80090f2:	4b69      	ldr	r3, [pc, #420]	; (8009298 <UART_SetConfig+0x33c>)
 80090f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f6:	f003 0307 	and.w	r3, r3, #7
 80090fa:	2b05      	cmp	r3, #5
 80090fc:	d826      	bhi.n	800914c <UART_SetConfig+0x1f0>
 80090fe:	a201      	add	r2, pc, #4	; (adr r2, 8009104 <UART_SetConfig+0x1a8>)
 8009100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009104:	0800911d 	.word	0x0800911d
 8009108:	08009125 	.word	0x08009125
 800910c:	0800912d 	.word	0x0800912d
 8009110:	08009135 	.word	0x08009135
 8009114:	0800913d 	.word	0x0800913d
 8009118:	08009145 	.word	0x08009145
 800911c:	2300      	movs	r3, #0
 800911e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009122:	e2f0      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009124:	2304      	movs	r3, #4
 8009126:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800912a:	e2ec      	b.n	8009706 <UART_SetConfig+0x7aa>
 800912c:	2308      	movs	r3, #8
 800912e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009132:	e2e8      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009134:	2310      	movs	r3, #16
 8009136:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800913a:	e2e4      	b.n	8009706 <UART_SetConfig+0x7aa>
 800913c:	2320      	movs	r3, #32
 800913e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009142:	e2e0      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009144:	2340      	movs	r3, #64	; 0x40
 8009146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800914a:	e2dc      	b.n	8009706 <UART_SetConfig+0x7aa>
 800914c:	2380      	movs	r3, #128	; 0x80
 800914e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009152:	e2d8      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a51      	ldr	r2, [pc, #324]	; (80092a0 <UART_SetConfig+0x344>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d130      	bne.n	80091c0 <UART_SetConfig+0x264>
 800915e:	4b4e      	ldr	r3, [pc, #312]	; (8009298 <UART_SetConfig+0x33c>)
 8009160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009162:	f003 0307 	and.w	r3, r3, #7
 8009166:	2b05      	cmp	r3, #5
 8009168:	d826      	bhi.n	80091b8 <UART_SetConfig+0x25c>
 800916a:	a201      	add	r2, pc, #4	; (adr r2, 8009170 <UART_SetConfig+0x214>)
 800916c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009170:	08009189 	.word	0x08009189
 8009174:	08009191 	.word	0x08009191
 8009178:	08009199 	.word	0x08009199
 800917c:	080091a1 	.word	0x080091a1
 8009180:	080091a9 	.word	0x080091a9
 8009184:	080091b1 	.word	0x080091b1
 8009188:	2300      	movs	r3, #0
 800918a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800918e:	e2ba      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009190:	2304      	movs	r3, #4
 8009192:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009196:	e2b6      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009198:	2308      	movs	r3, #8
 800919a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800919e:	e2b2      	b.n	8009706 <UART_SetConfig+0x7aa>
 80091a0:	2310      	movs	r3, #16
 80091a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091a6:	e2ae      	b.n	8009706 <UART_SetConfig+0x7aa>
 80091a8:	2320      	movs	r3, #32
 80091aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ae:	e2aa      	b.n	8009706 <UART_SetConfig+0x7aa>
 80091b0:	2340      	movs	r3, #64	; 0x40
 80091b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b6:	e2a6      	b.n	8009706 <UART_SetConfig+0x7aa>
 80091b8:	2380      	movs	r3, #128	; 0x80
 80091ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091be:	e2a2      	b.n	8009706 <UART_SetConfig+0x7aa>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a37      	ldr	r2, [pc, #220]	; (80092a4 <UART_SetConfig+0x348>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d130      	bne.n	800922c <UART_SetConfig+0x2d0>
 80091ca:	4b33      	ldr	r3, [pc, #204]	; (8009298 <UART_SetConfig+0x33c>)
 80091cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ce:	f003 0307 	and.w	r3, r3, #7
 80091d2:	2b05      	cmp	r3, #5
 80091d4:	d826      	bhi.n	8009224 <UART_SetConfig+0x2c8>
 80091d6:	a201      	add	r2, pc, #4	; (adr r2, 80091dc <UART_SetConfig+0x280>)
 80091d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091dc:	080091f5 	.word	0x080091f5
 80091e0:	080091fd 	.word	0x080091fd
 80091e4:	08009205 	.word	0x08009205
 80091e8:	0800920d 	.word	0x0800920d
 80091ec:	08009215 	.word	0x08009215
 80091f0:	0800921d 	.word	0x0800921d
 80091f4:	2300      	movs	r3, #0
 80091f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091fa:	e284      	b.n	8009706 <UART_SetConfig+0x7aa>
 80091fc:	2304      	movs	r3, #4
 80091fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009202:	e280      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009204:	2308      	movs	r3, #8
 8009206:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800920a:	e27c      	b.n	8009706 <UART_SetConfig+0x7aa>
 800920c:	2310      	movs	r3, #16
 800920e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009212:	e278      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009214:	2320      	movs	r3, #32
 8009216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800921a:	e274      	b.n	8009706 <UART_SetConfig+0x7aa>
 800921c:	2340      	movs	r3, #64	; 0x40
 800921e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009222:	e270      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009224:	2380      	movs	r3, #128	; 0x80
 8009226:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800922a:	e26c      	b.n	8009706 <UART_SetConfig+0x7aa>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a1d      	ldr	r2, [pc, #116]	; (80092a8 <UART_SetConfig+0x34c>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d142      	bne.n	80092bc <UART_SetConfig+0x360>
 8009236:	4b18      	ldr	r3, [pc, #96]	; (8009298 <UART_SetConfig+0x33c>)
 8009238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800923a:	f003 0307 	and.w	r3, r3, #7
 800923e:	2b05      	cmp	r3, #5
 8009240:	d838      	bhi.n	80092b4 <UART_SetConfig+0x358>
 8009242:	a201      	add	r2, pc, #4	; (adr r2, 8009248 <UART_SetConfig+0x2ec>)
 8009244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009248:	08009261 	.word	0x08009261
 800924c:	08009269 	.word	0x08009269
 8009250:	08009271 	.word	0x08009271
 8009254:	08009279 	.word	0x08009279
 8009258:	08009281 	.word	0x08009281
 800925c:	080092ad 	.word	0x080092ad
 8009260:	2300      	movs	r3, #0
 8009262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009266:	e24e      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009268:	2304      	movs	r3, #4
 800926a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800926e:	e24a      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009270:	2308      	movs	r3, #8
 8009272:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009276:	e246      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009278:	2310      	movs	r3, #16
 800927a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800927e:	e242      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009280:	2320      	movs	r3, #32
 8009282:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009286:	e23e      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009288:	cfff69f3 	.word	0xcfff69f3
 800928c:	58000c00 	.word	0x58000c00
 8009290:	11fff4ff 	.word	0x11fff4ff
 8009294:	40011000 	.word	0x40011000
 8009298:	58024400 	.word	0x58024400
 800929c:	40004400 	.word	0x40004400
 80092a0:	40004800 	.word	0x40004800
 80092a4:	40004c00 	.word	0x40004c00
 80092a8:	40005000 	.word	0x40005000
 80092ac:	2340      	movs	r3, #64	; 0x40
 80092ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092b2:	e228      	b.n	8009706 <UART_SetConfig+0x7aa>
 80092b4:	2380      	movs	r3, #128	; 0x80
 80092b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80092ba:	e224      	b.n	8009706 <UART_SetConfig+0x7aa>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4ab1      	ldr	r2, [pc, #708]	; (8009588 <UART_SetConfig+0x62c>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d176      	bne.n	80093b4 <UART_SetConfig+0x458>
 80092c6:	4bb1      	ldr	r3, [pc, #708]	; (800958c <UART_SetConfig+0x630>)
 80092c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80092ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80092ce:	2b28      	cmp	r3, #40	; 0x28
 80092d0:	d86c      	bhi.n	80093ac <UART_SetConfig+0x450>
 80092d2:	a201      	add	r2, pc, #4	; (adr r2, 80092d8 <UART_SetConfig+0x37c>)
 80092d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d8:	0800937d 	.word	0x0800937d
 80092dc:	080093ad 	.word	0x080093ad
 80092e0:	080093ad 	.word	0x080093ad
 80092e4:	080093ad 	.word	0x080093ad
 80092e8:	080093ad 	.word	0x080093ad
 80092ec:	080093ad 	.word	0x080093ad
 80092f0:	080093ad 	.word	0x080093ad
 80092f4:	080093ad 	.word	0x080093ad
 80092f8:	08009385 	.word	0x08009385
 80092fc:	080093ad 	.word	0x080093ad
 8009300:	080093ad 	.word	0x080093ad
 8009304:	080093ad 	.word	0x080093ad
 8009308:	080093ad 	.word	0x080093ad
 800930c:	080093ad 	.word	0x080093ad
 8009310:	080093ad 	.word	0x080093ad
 8009314:	080093ad 	.word	0x080093ad
 8009318:	0800938d 	.word	0x0800938d
 800931c:	080093ad 	.word	0x080093ad
 8009320:	080093ad 	.word	0x080093ad
 8009324:	080093ad 	.word	0x080093ad
 8009328:	080093ad 	.word	0x080093ad
 800932c:	080093ad 	.word	0x080093ad
 8009330:	080093ad 	.word	0x080093ad
 8009334:	080093ad 	.word	0x080093ad
 8009338:	08009395 	.word	0x08009395
 800933c:	080093ad 	.word	0x080093ad
 8009340:	080093ad 	.word	0x080093ad
 8009344:	080093ad 	.word	0x080093ad
 8009348:	080093ad 	.word	0x080093ad
 800934c:	080093ad 	.word	0x080093ad
 8009350:	080093ad 	.word	0x080093ad
 8009354:	080093ad 	.word	0x080093ad
 8009358:	0800939d 	.word	0x0800939d
 800935c:	080093ad 	.word	0x080093ad
 8009360:	080093ad 	.word	0x080093ad
 8009364:	080093ad 	.word	0x080093ad
 8009368:	080093ad 	.word	0x080093ad
 800936c:	080093ad 	.word	0x080093ad
 8009370:	080093ad 	.word	0x080093ad
 8009374:	080093ad 	.word	0x080093ad
 8009378:	080093a5 	.word	0x080093a5
 800937c:	2301      	movs	r3, #1
 800937e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009382:	e1c0      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009384:	2304      	movs	r3, #4
 8009386:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800938a:	e1bc      	b.n	8009706 <UART_SetConfig+0x7aa>
 800938c:	2308      	movs	r3, #8
 800938e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009392:	e1b8      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009394:	2310      	movs	r3, #16
 8009396:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800939a:	e1b4      	b.n	8009706 <UART_SetConfig+0x7aa>
 800939c:	2320      	movs	r3, #32
 800939e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093a2:	e1b0      	b.n	8009706 <UART_SetConfig+0x7aa>
 80093a4:	2340      	movs	r3, #64	; 0x40
 80093a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093aa:	e1ac      	b.n	8009706 <UART_SetConfig+0x7aa>
 80093ac:	2380      	movs	r3, #128	; 0x80
 80093ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093b2:	e1a8      	b.n	8009706 <UART_SetConfig+0x7aa>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	4a75      	ldr	r2, [pc, #468]	; (8009590 <UART_SetConfig+0x634>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d130      	bne.n	8009420 <UART_SetConfig+0x4c4>
 80093be:	4b73      	ldr	r3, [pc, #460]	; (800958c <UART_SetConfig+0x630>)
 80093c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093c2:	f003 0307 	and.w	r3, r3, #7
 80093c6:	2b05      	cmp	r3, #5
 80093c8:	d826      	bhi.n	8009418 <UART_SetConfig+0x4bc>
 80093ca:	a201      	add	r2, pc, #4	; (adr r2, 80093d0 <UART_SetConfig+0x474>)
 80093cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d0:	080093e9 	.word	0x080093e9
 80093d4:	080093f1 	.word	0x080093f1
 80093d8:	080093f9 	.word	0x080093f9
 80093dc:	08009401 	.word	0x08009401
 80093e0:	08009409 	.word	0x08009409
 80093e4:	08009411 	.word	0x08009411
 80093e8:	2300      	movs	r3, #0
 80093ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093ee:	e18a      	b.n	8009706 <UART_SetConfig+0x7aa>
 80093f0:	2304      	movs	r3, #4
 80093f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093f6:	e186      	b.n	8009706 <UART_SetConfig+0x7aa>
 80093f8:	2308      	movs	r3, #8
 80093fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093fe:	e182      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009400:	2310      	movs	r3, #16
 8009402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009406:	e17e      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009408:	2320      	movs	r3, #32
 800940a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800940e:	e17a      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009410:	2340      	movs	r3, #64	; 0x40
 8009412:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009416:	e176      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009418:	2380      	movs	r3, #128	; 0x80
 800941a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800941e:	e172      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a5b      	ldr	r2, [pc, #364]	; (8009594 <UART_SetConfig+0x638>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d130      	bne.n	800948c <UART_SetConfig+0x530>
 800942a:	4b58      	ldr	r3, [pc, #352]	; (800958c <UART_SetConfig+0x630>)
 800942c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800942e:	f003 0307 	and.w	r3, r3, #7
 8009432:	2b05      	cmp	r3, #5
 8009434:	d826      	bhi.n	8009484 <UART_SetConfig+0x528>
 8009436:	a201      	add	r2, pc, #4	; (adr r2, 800943c <UART_SetConfig+0x4e0>)
 8009438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800943c:	08009455 	.word	0x08009455
 8009440:	0800945d 	.word	0x0800945d
 8009444:	08009465 	.word	0x08009465
 8009448:	0800946d 	.word	0x0800946d
 800944c:	08009475 	.word	0x08009475
 8009450:	0800947d 	.word	0x0800947d
 8009454:	2300      	movs	r3, #0
 8009456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800945a:	e154      	b.n	8009706 <UART_SetConfig+0x7aa>
 800945c:	2304      	movs	r3, #4
 800945e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009462:	e150      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009464:	2308      	movs	r3, #8
 8009466:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800946a:	e14c      	b.n	8009706 <UART_SetConfig+0x7aa>
 800946c:	2310      	movs	r3, #16
 800946e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009472:	e148      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009474:	2320      	movs	r3, #32
 8009476:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800947a:	e144      	b.n	8009706 <UART_SetConfig+0x7aa>
 800947c:	2340      	movs	r3, #64	; 0x40
 800947e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009482:	e140      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009484:	2380      	movs	r3, #128	; 0x80
 8009486:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800948a:	e13c      	b.n	8009706 <UART_SetConfig+0x7aa>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a41      	ldr	r2, [pc, #260]	; (8009598 <UART_SetConfig+0x63c>)
 8009492:	4293      	cmp	r3, r2
 8009494:	f040 8082 	bne.w	800959c <UART_SetConfig+0x640>
 8009498:	4b3c      	ldr	r3, [pc, #240]	; (800958c <UART_SetConfig+0x630>)
 800949a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800949c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80094a0:	2b28      	cmp	r3, #40	; 0x28
 80094a2:	d86d      	bhi.n	8009580 <UART_SetConfig+0x624>
 80094a4:	a201      	add	r2, pc, #4	; (adr r2, 80094ac <UART_SetConfig+0x550>)
 80094a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094aa:	bf00      	nop
 80094ac:	08009551 	.word	0x08009551
 80094b0:	08009581 	.word	0x08009581
 80094b4:	08009581 	.word	0x08009581
 80094b8:	08009581 	.word	0x08009581
 80094bc:	08009581 	.word	0x08009581
 80094c0:	08009581 	.word	0x08009581
 80094c4:	08009581 	.word	0x08009581
 80094c8:	08009581 	.word	0x08009581
 80094cc:	08009559 	.word	0x08009559
 80094d0:	08009581 	.word	0x08009581
 80094d4:	08009581 	.word	0x08009581
 80094d8:	08009581 	.word	0x08009581
 80094dc:	08009581 	.word	0x08009581
 80094e0:	08009581 	.word	0x08009581
 80094e4:	08009581 	.word	0x08009581
 80094e8:	08009581 	.word	0x08009581
 80094ec:	08009561 	.word	0x08009561
 80094f0:	08009581 	.word	0x08009581
 80094f4:	08009581 	.word	0x08009581
 80094f8:	08009581 	.word	0x08009581
 80094fc:	08009581 	.word	0x08009581
 8009500:	08009581 	.word	0x08009581
 8009504:	08009581 	.word	0x08009581
 8009508:	08009581 	.word	0x08009581
 800950c:	08009569 	.word	0x08009569
 8009510:	08009581 	.word	0x08009581
 8009514:	08009581 	.word	0x08009581
 8009518:	08009581 	.word	0x08009581
 800951c:	08009581 	.word	0x08009581
 8009520:	08009581 	.word	0x08009581
 8009524:	08009581 	.word	0x08009581
 8009528:	08009581 	.word	0x08009581
 800952c:	08009571 	.word	0x08009571
 8009530:	08009581 	.word	0x08009581
 8009534:	08009581 	.word	0x08009581
 8009538:	08009581 	.word	0x08009581
 800953c:	08009581 	.word	0x08009581
 8009540:	08009581 	.word	0x08009581
 8009544:	08009581 	.word	0x08009581
 8009548:	08009581 	.word	0x08009581
 800954c:	08009579 	.word	0x08009579
 8009550:	2301      	movs	r3, #1
 8009552:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009556:	e0d6      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009558:	2304      	movs	r3, #4
 800955a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800955e:	e0d2      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009560:	2308      	movs	r3, #8
 8009562:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009566:	e0ce      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009568:	2310      	movs	r3, #16
 800956a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800956e:	e0ca      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009570:	2320      	movs	r3, #32
 8009572:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009576:	e0c6      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009578:	2340      	movs	r3, #64	; 0x40
 800957a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800957e:	e0c2      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009580:	2380      	movs	r3, #128	; 0x80
 8009582:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009586:	e0be      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009588:	40011400 	.word	0x40011400
 800958c:	58024400 	.word	0x58024400
 8009590:	40007800 	.word	0x40007800
 8009594:	40007c00 	.word	0x40007c00
 8009598:	40011800 	.word	0x40011800
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4aad      	ldr	r2, [pc, #692]	; (8009858 <UART_SetConfig+0x8fc>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d176      	bne.n	8009694 <UART_SetConfig+0x738>
 80095a6:	4bad      	ldr	r3, [pc, #692]	; (800985c <UART_SetConfig+0x900>)
 80095a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80095ae:	2b28      	cmp	r3, #40	; 0x28
 80095b0:	d86c      	bhi.n	800968c <UART_SetConfig+0x730>
 80095b2:	a201      	add	r2, pc, #4	; (adr r2, 80095b8 <UART_SetConfig+0x65c>)
 80095b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b8:	0800965d 	.word	0x0800965d
 80095bc:	0800968d 	.word	0x0800968d
 80095c0:	0800968d 	.word	0x0800968d
 80095c4:	0800968d 	.word	0x0800968d
 80095c8:	0800968d 	.word	0x0800968d
 80095cc:	0800968d 	.word	0x0800968d
 80095d0:	0800968d 	.word	0x0800968d
 80095d4:	0800968d 	.word	0x0800968d
 80095d8:	08009665 	.word	0x08009665
 80095dc:	0800968d 	.word	0x0800968d
 80095e0:	0800968d 	.word	0x0800968d
 80095e4:	0800968d 	.word	0x0800968d
 80095e8:	0800968d 	.word	0x0800968d
 80095ec:	0800968d 	.word	0x0800968d
 80095f0:	0800968d 	.word	0x0800968d
 80095f4:	0800968d 	.word	0x0800968d
 80095f8:	0800966d 	.word	0x0800966d
 80095fc:	0800968d 	.word	0x0800968d
 8009600:	0800968d 	.word	0x0800968d
 8009604:	0800968d 	.word	0x0800968d
 8009608:	0800968d 	.word	0x0800968d
 800960c:	0800968d 	.word	0x0800968d
 8009610:	0800968d 	.word	0x0800968d
 8009614:	0800968d 	.word	0x0800968d
 8009618:	08009675 	.word	0x08009675
 800961c:	0800968d 	.word	0x0800968d
 8009620:	0800968d 	.word	0x0800968d
 8009624:	0800968d 	.word	0x0800968d
 8009628:	0800968d 	.word	0x0800968d
 800962c:	0800968d 	.word	0x0800968d
 8009630:	0800968d 	.word	0x0800968d
 8009634:	0800968d 	.word	0x0800968d
 8009638:	0800967d 	.word	0x0800967d
 800963c:	0800968d 	.word	0x0800968d
 8009640:	0800968d 	.word	0x0800968d
 8009644:	0800968d 	.word	0x0800968d
 8009648:	0800968d 	.word	0x0800968d
 800964c:	0800968d 	.word	0x0800968d
 8009650:	0800968d 	.word	0x0800968d
 8009654:	0800968d 	.word	0x0800968d
 8009658:	08009685 	.word	0x08009685
 800965c:	2301      	movs	r3, #1
 800965e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009662:	e050      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009664:	2304      	movs	r3, #4
 8009666:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800966a:	e04c      	b.n	8009706 <UART_SetConfig+0x7aa>
 800966c:	2308      	movs	r3, #8
 800966e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009672:	e048      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009674:	2310      	movs	r3, #16
 8009676:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800967a:	e044      	b.n	8009706 <UART_SetConfig+0x7aa>
 800967c:	2320      	movs	r3, #32
 800967e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009682:	e040      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009684:	2340      	movs	r3, #64	; 0x40
 8009686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800968a:	e03c      	b.n	8009706 <UART_SetConfig+0x7aa>
 800968c:	2380      	movs	r3, #128	; 0x80
 800968e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009692:	e038      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4a71      	ldr	r2, [pc, #452]	; (8009860 <UART_SetConfig+0x904>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d130      	bne.n	8009700 <UART_SetConfig+0x7a4>
 800969e:	4b6f      	ldr	r3, [pc, #444]	; (800985c <UART_SetConfig+0x900>)
 80096a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096a2:	f003 0307 	and.w	r3, r3, #7
 80096a6:	2b05      	cmp	r3, #5
 80096a8:	d826      	bhi.n	80096f8 <UART_SetConfig+0x79c>
 80096aa:	a201      	add	r2, pc, #4	; (adr r2, 80096b0 <UART_SetConfig+0x754>)
 80096ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b0:	080096c9 	.word	0x080096c9
 80096b4:	080096d1 	.word	0x080096d1
 80096b8:	080096d9 	.word	0x080096d9
 80096bc:	080096e1 	.word	0x080096e1
 80096c0:	080096e9 	.word	0x080096e9
 80096c4:	080096f1 	.word	0x080096f1
 80096c8:	2302      	movs	r3, #2
 80096ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096ce:	e01a      	b.n	8009706 <UART_SetConfig+0x7aa>
 80096d0:	2304      	movs	r3, #4
 80096d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096d6:	e016      	b.n	8009706 <UART_SetConfig+0x7aa>
 80096d8:	2308      	movs	r3, #8
 80096da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096de:	e012      	b.n	8009706 <UART_SetConfig+0x7aa>
 80096e0:	2310      	movs	r3, #16
 80096e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096e6:	e00e      	b.n	8009706 <UART_SetConfig+0x7aa>
 80096e8:	2320      	movs	r3, #32
 80096ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096ee:	e00a      	b.n	8009706 <UART_SetConfig+0x7aa>
 80096f0:	2340      	movs	r3, #64	; 0x40
 80096f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096f6:	e006      	b.n	8009706 <UART_SetConfig+0x7aa>
 80096f8:	2380      	movs	r3, #128	; 0x80
 80096fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80096fe:	e002      	b.n	8009706 <UART_SetConfig+0x7aa>
 8009700:	2380      	movs	r3, #128	; 0x80
 8009702:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a55      	ldr	r2, [pc, #340]	; (8009860 <UART_SetConfig+0x904>)
 800970c:	4293      	cmp	r3, r2
 800970e:	f040 80f0 	bne.w	80098f2 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009712:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009716:	2b20      	cmp	r3, #32
 8009718:	dc46      	bgt.n	80097a8 <UART_SetConfig+0x84c>
 800971a:	2b02      	cmp	r3, #2
 800971c:	db75      	blt.n	800980a <UART_SetConfig+0x8ae>
 800971e:	3b02      	subs	r3, #2
 8009720:	2b1e      	cmp	r3, #30
 8009722:	d872      	bhi.n	800980a <UART_SetConfig+0x8ae>
 8009724:	a201      	add	r2, pc, #4	; (adr r2, 800972c <UART_SetConfig+0x7d0>)
 8009726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800972a:	bf00      	nop
 800972c:	080097af 	.word	0x080097af
 8009730:	0800980b 	.word	0x0800980b
 8009734:	080097b7 	.word	0x080097b7
 8009738:	0800980b 	.word	0x0800980b
 800973c:	0800980b 	.word	0x0800980b
 8009740:	0800980b 	.word	0x0800980b
 8009744:	080097c7 	.word	0x080097c7
 8009748:	0800980b 	.word	0x0800980b
 800974c:	0800980b 	.word	0x0800980b
 8009750:	0800980b 	.word	0x0800980b
 8009754:	0800980b 	.word	0x0800980b
 8009758:	0800980b 	.word	0x0800980b
 800975c:	0800980b 	.word	0x0800980b
 8009760:	0800980b 	.word	0x0800980b
 8009764:	080097d7 	.word	0x080097d7
 8009768:	0800980b 	.word	0x0800980b
 800976c:	0800980b 	.word	0x0800980b
 8009770:	0800980b 	.word	0x0800980b
 8009774:	0800980b 	.word	0x0800980b
 8009778:	0800980b 	.word	0x0800980b
 800977c:	0800980b 	.word	0x0800980b
 8009780:	0800980b 	.word	0x0800980b
 8009784:	0800980b 	.word	0x0800980b
 8009788:	0800980b 	.word	0x0800980b
 800978c:	0800980b 	.word	0x0800980b
 8009790:	0800980b 	.word	0x0800980b
 8009794:	0800980b 	.word	0x0800980b
 8009798:	0800980b 	.word	0x0800980b
 800979c:	0800980b 	.word	0x0800980b
 80097a0:	0800980b 	.word	0x0800980b
 80097a4:	080097fd 	.word	0x080097fd
 80097a8:	2b40      	cmp	r3, #64	; 0x40
 80097aa:	d02a      	beq.n	8009802 <UART_SetConfig+0x8a6>
 80097ac:	e02d      	b.n	800980a <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80097ae:	f7fd fcb7 	bl	8007120 <HAL_RCCEx_GetD3PCLK1Freq>
 80097b2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80097b4:	e02f      	b.n	8009816 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097b6:	f107 0314 	add.w	r3, r7, #20
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7fd fcc6 	bl	800714c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80097c0:	69bb      	ldr	r3, [r7, #24]
 80097c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097c4:	e027      	b.n	8009816 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097c6:	f107 0308 	add.w	r3, r7, #8
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7fd fe12 	bl	80073f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097d4:	e01f      	b.n	8009816 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097d6:	4b21      	ldr	r3, [pc, #132]	; (800985c <UART_SetConfig+0x900>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f003 0320 	and.w	r3, r3, #32
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d009      	beq.n	80097f6 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80097e2:	4b1e      	ldr	r3, [pc, #120]	; (800985c <UART_SetConfig+0x900>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	08db      	lsrs	r3, r3, #3
 80097e8:	f003 0303 	and.w	r3, r3, #3
 80097ec:	4a1d      	ldr	r2, [pc, #116]	; (8009864 <UART_SetConfig+0x908>)
 80097ee:	fa22 f303 	lsr.w	r3, r2, r3
 80097f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80097f4:	e00f      	b.n	8009816 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 80097f6:	4b1b      	ldr	r3, [pc, #108]	; (8009864 <UART_SetConfig+0x908>)
 80097f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80097fa:	e00c      	b.n	8009816 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80097fc:	4b1a      	ldr	r3, [pc, #104]	; (8009868 <UART_SetConfig+0x90c>)
 80097fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009800:	e009      	b.n	8009816 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009806:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009808:	e005      	b.n	8009816 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 800980a:	2300      	movs	r3, #0
 800980c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800980e:	2301      	movs	r3, #1
 8009810:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009814:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009818:	2b00      	cmp	r3, #0
 800981a:	f000 81e6 	beq.w	8009bea <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009822:	4a12      	ldr	r2, [pc, #72]	; (800986c <UART_SetConfig+0x910>)
 8009824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009828:	461a      	mov	r2, r3
 800982a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800982c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009830:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	685a      	ldr	r2, [r3, #4]
 8009836:	4613      	mov	r3, r2
 8009838:	005b      	lsls	r3, r3, #1
 800983a:	4413      	add	r3, r2
 800983c:	6a3a      	ldr	r2, [r7, #32]
 800983e:	429a      	cmp	r2, r3
 8009840:	d305      	bcc.n	800984e <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009848:	6a3a      	ldr	r2, [r7, #32]
 800984a:	429a      	cmp	r2, r3
 800984c:	d910      	bls.n	8009870 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009854:	e1c9      	b.n	8009bea <UART_SetConfig+0xc8e>
 8009856:	bf00      	nop
 8009858:	40011c00 	.word	0x40011c00
 800985c:	58024400 	.word	0x58024400
 8009860:	58000c00 	.word	0x58000c00
 8009864:	03d09000 	.word	0x03d09000
 8009868:	003d0900 	.word	0x003d0900
 800986c:	0800d728 	.word	0x0800d728
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009872:	4618      	mov	r0, r3
 8009874:	f04f 0100 	mov.w	r1, #0
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987c:	4ac1      	ldr	r2, [pc, #772]	; (8009b84 <UART_SetConfig+0xc28>)
 800987e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009882:	b29a      	uxth	r2, r3
 8009884:	f04f 0300 	mov.w	r3, #0
 8009888:	f7f6 fd42 	bl	8000310 <__aeabi_uldivmod>
 800988c:	4602      	mov	r2, r0
 800988e:	460b      	mov	r3, r1
 8009890:	4610      	mov	r0, r2
 8009892:	4619      	mov	r1, r3
 8009894:	f04f 0200 	mov.w	r2, #0
 8009898:	f04f 0300 	mov.w	r3, #0
 800989c:	020b      	lsls	r3, r1, #8
 800989e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098a2:	0202      	lsls	r2, r0, #8
 80098a4:	6879      	ldr	r1, [r7, #4]
 80098a6:	6849      	ldr	r1, [r1, #4]
 80098a8:	0849      	lsrs	r1, r1, #1
 80098aa:	4608      	mov	r0, r1
 80098ac:	f04f 0100 	mov.w	r1, #0
 80098b0:	1814      	adds	r4, r2, r0
 80098b2:	eb43 0501 	adc.w	r5, r3, r1
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	461a      	mov	r2, r3
 80098bc:	f04f 0300 	mov.w	r3, #0
 80098c0:	4620      	mov	r0, r4
 80098c2:	4629      	mov	r1, r5
 80098c4:	f7f6 fd24 	bl	8000310 <__aeabi_uldivmod>
 80098c8:	4602      	mov	r2, r0
 80098ca:	460b      	mov	r3, r1
 80098cc:	4613      	mov	r3, r2
 80098ce:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80098d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098d6:	d308      	bcc.n	80098ea <UART_SetConfig+0x98e>
 80098d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098de:	d204      	bcs.n	80098ea <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80098e6:	60da      	str	r2, [r3, #12]
 80098e8:	e17f      	b.n	8009bea <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80098f0:	e17b      	b.n	8009bea <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	69db      	ldr	r3, [r3, #28]
 80098f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098fa:	f040 80be 	bne.w	8009a7a <UART_SetConfig+0xb1e>
  {
    switch (clocksource)
 80098fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009902:	2b20      	cmp	r3, #32
 8009904:	dc48      	bgt.n	8009998 <UART_SetConfig+0xa3c>
 8009906:	2b00      	cmp	r3, #0
 8009908:	db7b      	blt.n	8009a02 <UART_SetConfig+0xaa6>
 800990a:	2b20      	cmp	r3, #32
 800990c:	d879      	bhi.n	8009a02 <UART_SetConfig+0xaa6>
 800990e:	a201      	add	r2, pc, #4	; (adr r2, 8009914 <UART_SetConfig+0x9b8>)
 8009910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009914:	0800999f 	.word	0x0800999f
 8009918:	080099a7 	.word	0x080099a7
 800991c:	08009a03 	.word	0x08009a03
 8009920:	08009a03 	.word	0x08009a03
 8009924:	080099af 	.word	0x080099af
 8009928:	08009a03 	.word	0x08009a03
 800992c:	08009a03 	.word	0x08009a03
 8009930:	08009a03 	.word	0x08009a03
 8009934:	080099bf 	.word	0x080099bf
 8009938:	08009a03 	.word	0x08009a03
 800993c:	08009a03 	.word	0x08009a03
 8009940:	08009a03 	.word	0x08009a03
 8009944:	08009a03 	.word	0x08009a03
 8009948:	08009a03 	.word	0x08009a03
 800994c:	08009a03 	.word	0x08009a03
 8009950:	08009a03 	.word	0x08009a03
 8009954:	080099cf 	.word	0x080099cf
 8009958:	08009a03 	.word	0x08009a03
 800995c:	08009a03 	.word	0x08009a03
 8009960:	08009a03 	.word	0x08009a03
 8009964:	08009a03 	.word	0x08009a03
 8009968:	08009a03 	.word	0x08009a03
 800996c:	08009a03 	.word	0x08009a03
 8009970:	08009a03 	.word	0x08009a03
 8009974:	08009a03 	.word	0x08009a03
 8009978:	08009a03 	.word	0x08009a03
 800997c:	08009a03 	.word	0x08009a03
 8009980:	08009a03 	.word	0x08009a03
 8009984:	08009a03 	.word	0x08009a03
 8009988:	08009a03 	.word	0x08009a03
 800998c:	08009a03 	.word	0x08009a03
 8009990:	08009a03 	.word	0x08009a03
 8009994:	080099f5 	.word	0x080099f5
 8009998:	2b40      	cmp	r3, #64	; 0x40
 800999a:	d02e      	beq.n	80099fa <UART_SetConfig+0xa9e>
 800999c:	e031      	b.n	8009a02 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800999e:	f7fc fc57 	bl	8006250 <HAL_RCC_GetPCLK1Freq>
 80099a2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80099a4:	e033      	b.n	8009a0e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80099a6:	f7fc fc69 	bl	800627c <HAL_RCC_GetPCLK2Freq>
 80099aa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80099ac:	e02f      	b.n	8009a0e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099ae:	f107 0314 	add.w	r3, r7, #20
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7fd fbca 	bl	800714c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80099b8:	69bb      	ldr	r3, [r7, #24]
 80099ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099bc:	e027      	b.n	8009a0e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099be:	f107 0308 	add.w	r3, r7, #8
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fd fd16 	bl	80073f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099cc:	e01f      	b.n	8009a0e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099ce:	4b6e      	ldr	r3, [pc, #440]	; (8009b88 <UART_SetConfig+0xc2c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 0320 	and.w	r3, r3, #32
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d009      	beq.n	80099ee <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80099da:	4b6b      	ldr	r3, [pc, #428]	; (8009b88 <UART_SetConfig+0xc2c>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	08db      	lsrs	r3, r3, #3
 80099e0:	f003 0303 	and.w	r3, r3, #3
 80099e4:	4a69      	ldr	r2, [pc, #420]	; (8009b8c <UART_SetConfig+0xc30>)
 80099e6:	fa22 f303 	lsr.w	r3, r2, r3
 80099ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80099ec:	e00f      	b.n	8009a0e <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 80099ee:	4b67      	ldr	r3, [pc, #412]	; (8009b8c <UART_SetConfig+0xc30>)
 80099f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099f2:	e00c      	b.n	8009a0e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80099f4:	4b66      	ldr	r3, [pc, #408]	; (8009b90 <UART_SetConfig+0xc34>)
 80099f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80099f8:	e009      	b.n	8009a0e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009a00:	e005      	b.n	8009a0e <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8009a02:	2300      	movs	r3, #0
 8009a04:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009a0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f000 80ea 	beq.w	8009bea <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a1a:	4a5a      	ldr	r2, [pc, #360]	; (8009b84 <UART_SetConfig+0xc28>)
 8009a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a20:	461a      	mov	r2, r3
 8009a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a28:	005a      	lsls	r2, r3, #1
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	085b      	lsrs	r3, r3, #1
 8009a30:	441a      	add	r2, r3
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a40:	2b0f      	cmp	r3, #15
 8009a42:	d916      	bls.n	8009a72 <UART_SetConfig+0xb16>
 8009a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a4a:	d212      	bcs.n	8009a72 <UART_SetConfig+0xb16>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	f023 030f 	bic.w	r3, r3, #15
 8009a54:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a58:	085b      	lsrs	r3, r3, #1
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	f003 0307 	and.w	r3, r3, #7
 8009a60:	b29a      	uxth	r2, r3
 8009a62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009a64:	4313      	orrs	r3, r2
 8009a66:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009a6e:	60da      	str	r2, [r3, #12]
 8009a70:	e0bb      	b.n	8009bea <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009a78:	e0b7      	b.n	8009bea <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009a7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009a7e:	2b20      	cmp	r3, #32
 8009a80:	dc4a      	bgt.n	8009b18 <UART_SetConfig+0xbbc>
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	f2c0 8086 	blt.w	8009b94 <UART_SetConfig+0xc38>
 8009a88:	2b20      	cmp	r3, #32
 8009a8a:	f200 8083 	bhi.w	8009b94 <UART_SetConfig+0xc38>
 8009a8e:	a201      	add	r2, pc, #4	; (adr r2, 8009a94 <UART_SetConfig+0xb38>)
 8009a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a94:	08009b1f 	.word	0x08009b1f
 8009a98:	08009b27 	.word	0x08009b27
 8009a9c:	08009b95 	.word	0x08009b95
 8009aa0:	08009b95 	.word	0x08009b95
 8009aa4:	08009b2f 	.word	0x08009b2f
 8009aa8:	08009b95 	.word	0x08009b95
 8009aac:	08009b95 	.word	0x08009b95
 8009ab0:	08009b95 	.word	0x08009b95
 8009ab4:	08009b3f 	.word	0x08009b3f
 8009ab8:	08009b95 	.word	0x08009b95
 8009abc:	08009b95 	.word	0x08009b95
 8009ac0:	08009b95 	.word	0x08009b95
 8009ac4:	08009b95 	.word	0x08009b95
 8009ac8:	08009b95 	.word	0x08009b95
 8009acc:	08009b95 	.word	0x08009b95
 8009ad0:	08009b95 	.word	0x08009b95
 8009ad4:	08009b4f 	.word	0x08009b4f
 8009ad8:	08009b95 	.word	0x08009b95
 8009adc:	08009b95 	.word	0x08009b95
 8009ae0:	08009b95 	.word	0x08009b95
 8009ae4:	08009b95 	.word	0x08009b95
 8009ae8:	08009b95 	.word	0x08009b95
 8009aec:	08009b95 	.word	0x08009b95
 8009af0:	08009b95 	.word	0x08009b95
 8009af4:	08009b95 	.word	0x08009b95
 8009af8:	08009b95 	.word	0x08009b95
 8009afc:	08009b95 	.word	0x08009b95
 8009b00:	08009b95 	.word	0x08009b95
 8009b04:	08009b95 	.word	0x08009b95
 8009b08:	08009b95 	.word	0x08009b95
 8009b0c:	08009b95 	.word	0x08009b95
 8009b10:	08009b95 	.word	0x08009b95
 8009b14:	08009b75 	.word	0x08009b75
 8009b18:	2b40      	cmp	r3, #64	; 0x40
 8009b1a:	d02e      	beq.n	8009b7a <UART_SetConfig+0xc1e>
 8009b1c:	e03a      	b.n	8009b94 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b1e:	f7fc fb97 	bl	8006250 <HAL_RCC_GetPCLK1Freq>
 8009b22:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009b24:	e03c      	b.n	8009ba0 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b26:	f7fc fba9 	bl	800627c <HAL_RCC_GetPCLK2Freq>
 8009b2a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009b2c:	e038      	b.n	8009ba0 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b2e:	f107 0314 	add.w	r3, r7, #20
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7fd fb0a 	bl	800714c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009b3c:	e030      	b.n	8009ba0 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b3e:	f107 0308 	add.w	r3, r7, #8
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fd fc56 	bl	80073f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009b4c:	e028      	b.n	8009ba0 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b4e:	4b0e      	ldr	r3, [pc, #56]	; (8009b88 <UART_SetConfig+0xc2c>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f003 0320 	and.w	r3, r3, #32
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d009      	beq.n	8009b6e <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009b5a:	4b0b      	ldr	r3, [pc, #44]	; (8009b88 <UART_SetConfig+0xc2c>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	08db      	lsrs	r3, r3, #3
 8009b60:	f003 0303 	and.w	r3, r3, #3
 8009b64:	4a09      	ldr	r2, [pc, #36]	; (8009b8c <UART_SetConfig+0xc30>)
 8009b66:	fa22 f303 	lsr.w	r3, r2, r3
 8009b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009b6c:	e018      	b.n	8009ba0 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8009b6e:	4b07      	ldr	r3, [pc, #28]	; (8009b8c <UART_SetConfig+0xc30>)
 8009b70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009b72:	e015      	b.n	8009ba0 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009b74:	4b06      	ldr	r3, [pc, #24]	; (8009b90 <UART_SetConfig+0xc34>)
 8009b76:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009b78:	e012      	b.n	8009ba0 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009b80:	e00e      	b.n	8009ba0 <UART_SetConfig+0xc44>
 8009b82:	bf00      	nop
 8009b84:	0800d728 	.word	0x0800d728
 8009b88:	58024400 	.word	0x58024400
 8009b8c:	03d09000 	.word	0x03d09000
 8009b90:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8009b94:	2300      	movs	r3, #0
 8009b96:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009b9e:	bf00      	nop
    }

    if (pclk != 0U)
 8009ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d021      	beq.n	8009bea <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009baa:	4a1a      	ldr	r2, [pc, #104]	; (8009c14 <UART_SetConfig+0xcb8>)
 8009bac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bb4:	fbb3 f2f2 	udiv	r2, r3, r2
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	085b      	lsrs	r3, r3, #1
 8009bbe:	441a      	add	r2, r3
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bce:	2b0f      	cmp	r3, #15
 8009bd0:	d908      	bls.n	8009be4 <UART_SetConfig+0xc88>
 8009bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009bd8:	d204      	bcs.n	8009be4 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = usartdiv;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009be0:	60da      	str	r2, [r3, #12]
 8009be2:	e002      	b.n	8009bea <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2201      	movs	r2, #1
 8009bee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009c06:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3738      	adds	r7, #56	; 0x38
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bdb0      	pop	{r4, r5, r7, pc}
 8009c12:	bf00      	nop
 8009c14:	0800d728 	.word	0x0800d728

08009c18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c24:	f003 0301 	and.w	r3, r3, #1
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d00a      	beq.n	8009c42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	430a      	orrs	r2, r1
 8009c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c46:	f003 0302 	and.w	r3, r3, #2
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d00a      	beq.n	8009c64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	430a      	orrs	r2, r1
 8009c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c68:	f003 0304 	and.w	r3, r3, #4
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d00a      	beq.n	8009c86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	430a      	orrs	r2, r1
 8009c84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c8a:	f003 0308 	and.w	r3, r3, #8
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00a      	beq.n	8009ca8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cac:	f003 0310 	and.w	r3, r3, #16
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d00a      	beq.n	8009cca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cce:	f003 0320 	and.w	r3, r3, #32
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00a      	beq.n	8009cec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	430a      	orrs	r2, r1
 8009cea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d01a      	beq.n	8009d2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	430a      	orrs	r2, r1
 8009d0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d16:	d10a      	bne.n	8009d2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	430a      	orrs	r2, r1
 8009d2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00a      	beq.n	8009d50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	430a      	orrs	r2, r1
 8009d4e:	605a      	str	r2, [r3, #4]
  }
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b086      	sub	sp, #24
 8009d60:	af02      	add	r7, sp, #8
 8009d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d6c:	f7f8 fde0 	bl	8002930 <HAL_GetTick>
 8009d70:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 0308 	and.w	r3, r3, #8
 8009d7c:	2b08      	cmp	r3, #8
 8009d7e:	d10e      	bne.n	8009d9e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009d84:	9300      	str	r3, [sp, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 f82f 	bl	8009df2 <UART_WaitOnFlagUntilTimeout>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d001      	beq.n	8009d9e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d9a:	2303      	movs	r3, #3
 8009d9c:	e025      	b.n	8009dea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f003 0304 	and.w	r3, r3, #4
 8009da8:	2b04      	cmp	r3, #4
 8009daa:	d10e      	bne.n	8009dca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009dac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009db0:	9300      	str	r3, [sp, #0]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 f819 	bl	8009df2 <UART_WaitOnFlagUntilTimeout>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	e00f      	b.n	8009dea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2220      	movs	r2, #32
 8009dce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009de8:	2300      	movs	r3, #0
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b084      	sub	sp, #16
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	60f8      	str	r0, [r7, #12]
 8009dfa:	60b9      	str	r1, [r7, #8]
 8009dfc:	603b      	str	r3, [r7, #0]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e02:	e062      	b.n	8009eca <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e0a:	d05e      	beq.n	8009eca <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e0c:	f7f8 fd90 	bl	8002930 <HAL_GetTick>
 8009e10:	4602      	mov	r2, r0
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	1ad3      	subs	r3, r2, r3
 8009e16:	69ba      	ldr	r2, [r7, #24]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d302      	bcc.n	8009e22 <UART_WaitOnFlagUntilTimeout+0x30>
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d11d      	bne.n	8009e5e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009e30:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	689a      	ldr	r2, [r3, #8]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f022 0201 	bic.w	r2, r2, #1
 8009e40:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2220      	movs	r2, #32
 8009e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2220      	movs	r2, #32
 8009e4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e045      	b.n	8009eea <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f003 0304 	and.w	r3, r3, #4
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d02e      	beq.n	8009eca <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	69db      	ldr	r3, [r3, #28]
 8009e72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e7a:	d126      	bne.n	8009eca <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009e84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009e94:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	689a      	ldr	r2, [r3, #8]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f022 0201 	bic.w	r2, r2, #1
 8009ea4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2220      	movs	r2, #32
 8009eaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	2220      	movs	r2, #32
 8009eb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009ec6:	2303      	movs	r3, #3
 8009ec8:	e00f      	b.n	8009eea <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	69da      	ldr	r2, [r3, #28]
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	bf0c      	ite	eq
 8009eda:	2301      	moveq	r3, #1
 8009edc:	2300      	movne	r3, #0
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	79fb      	ldrb	r3, [r7, #7]
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d08d      	beq.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3710      	adds	r7, #16
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}

08009ef2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b085      	sub	sp, #20
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d101      	bne.n	8009f08 <HAL_UARTEx_DisableFifoMode+0x16>
 8009f04:	2302      	movs	r3, #2
 8009f06:	e027      	b.n	8009f58 <HAL_UARTEx_DisableFifoMode+0x66>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2224      	movs	r2, #36	; 0x24
 8009f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f022 0201 	bic.w	r2, r2, #1
 8009f2e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009f36:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2220      	movs	r2, #32
 8009f4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d101      	bne.n	8009f7c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f78:	2302      	movs	r3, #2
 8009f7a:	e02d      	b.n	8009fd8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2224      	movs	r2, #36	; 0x24
 8009f88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	681a      	ldr	r2, [r3, #0]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f022 0201 	bic.w	r2, r2, #1
 8009fa2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	683a      	ldr	r2, [r7, #0]
 8009fb4:	430a      	orrs	r2, r1
 8009fb6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 f84f 	bl	800a05c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	68fa      	ldr	r2, [r7, #12]
 8009fc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2220      	movs	r2, #32
 8009fca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d101      	bne.n	8009ff8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009ff4:	2302      	movs	r3, #2
 8009ff6:	e02d      	b.n	800a054 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2224      	movs	r2, #36	; 0x24
 800a004:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	681a      	ldr	r2, [r3, #0]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f022 0201 	bic.w	r2, r2, #1
 800a01e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	683a      	ldr	r2, [r7, #0]
 800a030:	430a      	orrs	r2, r1
 800a032:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f000 f811 	bl	800a05c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	68fa      	ldr	r2, [r7, #12]
 800a040:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2220      	movs	r2, #32
 800a046:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a052:	2300      	movs	r3, #0
}
 800a054:	4618      	mov	r0, r3
 800a056:	3710      	adds	r7, #16
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b085      	sub	sp, #20
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d108      	bne.n	800a07e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2201      	movs	r2, #1
 800a070:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2201      	movs	r2, #1
 800a078:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a07c:	e031      	b.n	800a0e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a07e:	2310      	movs	r3, #16
 800a080:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a082:	2310      	movs	r3, #16
 800a084:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	0e5b      	lsrs	r3, r3, #25
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	f003 0307 	and.w	r3, r3, #7
 800a094:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	0f5b      	lsrs	r3, r3, #29
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	f003 0307 	and.w	r3, r3, #7
 800a0a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a0a6:	7bbb      	ldrb	r3, [r7, #14]
 800a0a8:	7b3a      	ldrb	r2, [r7, #12]
 800a0aa:	4911      	ldr	r1, [pc, #68]	; (800a0f0 <UARTEx_SetNbDataToProcess+0x94>)
 800a0ac:	5c8a      	ldrb	r2, [r1, r2]
 800a0ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a0b2:	7b3a      	ldrb	r2, [r7, #12]
 800a0b4:	490f      	ldr	r1, [pc, #60]	; (800a0f4 <UARTEx_SetNbDataToProcess+0x98>)
 800a0b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a0b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0bc:	b29a      	uxth	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0c4:	7bfb      	ldrb	r3, [r7, #15]
 800a0c6:	7b7a      	ldrb	r2, [r7, #13]
 800a0c8:	4909      	ldr	r1, [pc, #36]	; (800a0f0 <UARTEx_SetNbDataToProcess+0x94>)
 800a0ca:	5c8a      	ldrb	r2, [r1, r2]
 800a0cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a0d0:	7b7a      	ldrb	r2, [r7, #13]
 800a0d2:	4908      	ldr	r1, [pc, #32]	; (800a0f4 <UARTEx_SetNbDataToProcess+0x98>)
 800a0d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0d6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0da:	b29a      	uxth	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a0e2:	bf00      	nop
 800a0e4:	3714      	adds	r7, #20
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ec:	4770      	bx	lr
 800a0ee:	bf00      	nop
 800a0f0:	0800d740 	.word	0x0800d740
 800a0f4:	0800d748 	.word	0x0800d748

0800a0f8 <__NVIC_SetPriority>:
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	4603      	mov	r3, r0
 800a100:	6039      	str	r1, [r7, #0]
 800a102:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800a104:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	db0a      	blt.n	800a122 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	b2da      	uxtb	r2, r3
 800a110:	490c      	ldr	r1, [pc, #48]	; (800a144 <__NVIC_SetPriority+0x4c>)
 800a112:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a116:	0112      	lsls	r2, r2, #4
 800a118:	b2d2      	uxtb	r2, r2
 800a11a:	440b      	add	r3, r1
 800a11c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a120:	e00a      	b.n	800a138 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	b2da      	uxtb	r2, r3
 800a126:	4908      	ldr	r1, [pc, #32]	; (800a148 <__NVIC_SetPriority+0x50>)
 800a128:	88fb      	ldrh	r3, [r7, #6]
 800a12a:	f003 030f 	and.w	r3, r3, #15
 800a12e:	3b04      	subs	r3, #4
 800a130:	0112      	lsls	r2, r2, #4
 800a132:	b2d2      	uxtb	r2, r2
 800a134:	440b      	add	r3, r1
 800a136:	761a      	strb	r2, [r3, #24]
}
 800a138:	bf00      	nop
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	e000e100 	.word	0xe000e100
 800a148:	e000ed00 	.word	0xe000ed00

0800a14c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a14c:	b580      	push	{r7, lr}
 800a14e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a150:	4b05      	ldr	r3, [pc, #20]	; (800a168 <SysTick_Handler+0x1c>)
 800a152:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a154:	f002 f922 	bl	800c39c <xTaskGetSchedulerState>
 800a158:	4603      	mov	r3, r0
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d001      	beq.n	800a162 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a15e:	f002 ff43 	bl	800cfe8 <xPortSysTickHandler>
  }
}
 800a162:	bf00      	nop
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	e000e010 	.word	0xe000e010

0800a16c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a16c:	b580      	push	{r7, lr}
 800a16e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a170:	2100      	movs	r1, #0
 800a172:	f06f 0004 	mvn.w	r0, #4
 800a176:	f7ff ffbf 	bl	800a0f8 <__NVIC_SetPriority>
#endif
}
 800a17a:	bf00      	nop
 800a17c:	bd80      	pop	{r7, pc}
	...

0800a180 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a180:	b580      	push	{r7, lr}
 800a182:	b082      	sub	sp, #8
 800a184:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a186:	f3ef 8305 	mrs	r3, IPSR
 800a18a:	603b      	str	r3, [r7, #0]
  return(result);
 800a18c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d003      	beq.n	800a19a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a192:	f06f 0305 	mvn.w	r3, #5
 800a196:	607b      	str	r3, [r7, #4]
 800a198:	e00f      	b.n	800a1ba <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a19a:	4b0a      	ldr	r3, [pc, #40]	; (800a1c4 <osKernelInitialize+0x44>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d108      	bne.n	800a1b4 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800a1a2:	4809      	ldr	r0, [pc, #36]	; (800a1c8 <osKernelInitialize+0x48>)
 800a1a4:	f003 f914 	bl	800d3d0 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 800a1a8:	4b06      	ldr	r3, [pc, #24]	; (800a1c4 <osKernelInitialize+0x44>)
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	607b      	str	r3, [r7, #4]
 800a1b2:	e002      	b.n	800a1ba <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 800a1b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a1b8:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a1ba:	687b      	ldr	r3, [r7, #4]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}
 800a1c4:	2000012c 	.word	0x2000012c
 800a1c8:	20000014 	.word	0x20000014

0800a1cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b082      	sub	sp, #8
 800a1d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1d2:	f3ef 8305 	mrs	r3, IPSR
 800a1d6:	603b      	str	r3, [r7, #0]
  return(result);
 800a1d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d003      	beq.n	800a1e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a1de:	f06f 0305 	mvn.w	r3, #5
 800a1e2:	607b      	str	r3, [r7, #4]
 800a1e4:	e010      	b.n	800a208 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a1e6:	4b0b      	ldr	r3, [pc, #44]	; (800a214 <osKernelStart+0x48>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	d109      	bne.n	800a202 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a1ee:	f7ff ffbd 	bl	800a16c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a1f2:	4b08      	ldr	r3, [pc, #32]	; (800a214 <osKernelStart+0x48>)
 800a1f4:	2202      	movs	r2, #2
 800a1f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a1f8:	f001 fbbc 	bl	800b974 <vTaskStartScheduler>
      stat = osOK;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	607b      	str	r3, [r7, #4]
 800a200:	e002      	b.n	800a208 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a202:	f04f 33ff 	mov.w	r3, #4294967295
 800a206:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a208:	687b      	ldr	r3, [r7, #4]
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3708      	adds	r7, #8
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	2000012c 	.word	0x2000012c

0800a218 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a218:	b580      	push	{r7, lr}
 800a21a:	b08e      	sub	sp, #56	; 0x38
 800a21c:	af04      	add	r7, sp, #16
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a224:	2300      	movs	r3, #0
 800a226:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a228:	f3ef 8305 	mrs	r3, IPSR
 800a22c:	617b      	str	r3, [r7, #20]
  return(result);
 800a22e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a230:	2b00      	cmp	r3, #0
 800a232:	d17f      	bne.n	800a334 <osThreadNew+0x11c>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d07c      	beq.n	800a334 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a23a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a23e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a240:	2318      	movs	r3, #24
 800a242:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a244:	2300      	movs	r3, #0
 800a246:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a248:	f04f 33ff 	mov.w	r3, #4294967295
 800a24c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d045      	beq.n	800a2e0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <osThreadNew+0x4a>
        name = attr->name;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	699b      	ldr	r3, [r3, #24]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d002      	beq.n	800a270 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	699b      	ldr	r3, [r3, #24]
 800a26e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a270:	69fb      	ldr	r3, [r7, #28]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d008      	beq.n	800a288 <osThreadNew+0x70>
 800a276:	69fb      	ldr	r3, [r7, #28]
 800a278:	2b38      	cmp	r3, #56	; 0x38
 800a27a:	d805      	bhi.n	800a288 <osThreadNew+0x70>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	f003 0301 	and.w	r3, r3, #1
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <osThreadNew+0x74>
        return (NULL);
 800a288:	2300      	movs	r3, #0
 800a28a:	e054      	b.n	800a336 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	695b      	ldr	r3, [r3, #20]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d003      	beq.n	800a29c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	695b      	ldr	r3, [r3, #20]
 800a298:	089b      	lsrs	r3, r3, #2
 800a29a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d00e      	beq.n	800a2c2 <osThreadNew+0xaa>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	2b5b      	cmp	r3, #91	; 0x5b
 800a2aa:	d90a      	bls.n	800a2c2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d006      	beq.n	800a2c2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	695b      	ldr	r3, [r3, #20]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d002      	beq.n	800a2c2 <osThreadNew+0xaa>
        mem = 1;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	61bb      	str	r3, [r7, #24]
 800a2c0:	e010      	b.n	800a2e4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	689b      	ldr	r3, [r3, #8]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10c      	bne.n	800a2e4 <osThreadNew+0xcc>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d108      	bne.n	800a2e4 <osThreadNew+0xcc>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	691b      	ldr	r3, [r3, #16]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d104      	bne.n	800a2e4 <osThreadNew+0xcc>
          mem = 0;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	61bb      	str	r3, [r7, #24]
 800a2de:	e001      	b.n	800a2e4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d110      	bne.n	800a30c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a2f2:	9202      	str	r2, [sp, #8]
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	69fb      	ldr	r3, [r7, #28]
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	6a3a      	ldr	r2, [r7, #32]
 800a2fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a300:	68f8      	ldr	r0, [r7, #12]
 800a302:	f001 f961 	bl	800b5c8 <xTaskCreateStatic>
 800a306:	4603      	mov	r3, r0
 800a308:	613b      	str	r3, [r7, #16]
 800a30a:	e013      	b.n	800a334 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d110      	bne.n	800a334 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a312:	6a3b      	ldr	r3, [r7, #32]
 800a314:	b29a      	uxth	r2, r3
 800a316:	f107 0310 	add.w	r3, r7, #16
 800a31a:	9301      	str	r3, [sp, #4]
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	9300      	str	r3, [sp, #0]
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a324:	68f8      	ldr	r0, [r7, #12]
 800a326:	f001 f9ac 	bl	800b682 <xTaskCreate>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d001      	beq.n	800a334 <osThreadNew+0x11c>
            hTask = NULL;
 800a330:	2300      	movs	r3, #0
 800a332:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a334:	693b      	ldr	r3, [r7, #16]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3728      	adds	r7, #40	; 0x28
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a33e:	b580      	push	{r7, lr}
 800a340:	b084      	sub	sp, #16
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a346:	f3ef 8305 	mrs	r3, IPSR
 800a34a:	60bb      	str	r3, [r7, #8]
  return(result);
 800a34c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d003      	beq.n	800a35a <osDelay+0x1c>
    stat = osErrorISR;
 800a352:	f06f 0305 	mvn.w	r3, #5
 800a356:	60fb      	str	r3, [r7, #12]
 800a358:	e007      	b.n	800a36a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a35a:	2300      	movs	r3, #0
 800a35c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d002      	beq.n	800a36a <osDelay+0x2c>
      vTaskDelay(ticks);
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f001 fad1 	bl	800b90c <vTaskDelay>
    }
  }

  return (stat);
 800a36a:	68fb      	ldr	r3, [r7, #12]
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800a374:	b580      	push	{r7, lr}
 800a376:	b086      	sub	sp, #24
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800a37c:	2300      	movs	r3, #0
 800a37e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a380:	f3ef 8305 	mrs	r3, IPSR
 800a384:	60fb      	str	r3, [r7, #12]
  return(result);
 800a386:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d12d      	bne.n	800a3e8 <osEventFlagsNew+0x74>
    mem = -1;
 800a38c:	f04f 33ff 	mov.w	r3, #4294967295
 800a390:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d015      	beq.n	800a3c4 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d006      	beq.n	800a3ae <osEventFlagsNew+0x3a>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	2b1f      	cmp	r3, #31
 800a3a6:	d902      	bls.n	800a3ae <osEventFlagsNew+0x3a>
        mem = 1;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	613b      	str	r3, [r7, #16]
 800a3ac:	e00c      	b.n	800a3c8 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d108      	bne.n	800a3c8 <osEventFlagsNew+0x54>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d104      	bne.n	800a3c8 <osEventFlagsNew+0x54>
          mem = 0;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	613b      	str	r3, [r7, #16]
 800a3c2:	e001      	b.n	800a3c8 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d106      	bne.n	800a3dc <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f000 f90e 	bl	800a5f4 <xEventGroupCreateStatic>
 800a3d8:	6178      	str	r0, [r7, #20]
 800a3da:	e005      	b.n	800a3e8 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d102      	bne.n	800a3e8 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800a3e2:	f000 f93e 	bl	800a662 <xEventGroupCreate>
 800a3e6:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800a3e8:	697b      	ldr	r3, [r7, #20]
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3718      	adds	r7, #24
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
	...

0800a3f4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b086      	sub	sp, #24
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d004      	beq.n	800a412 <osEventFlagsSet+0x1e>
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d003      	beq.n	800a41a <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 800a412:	f06f 0303 	mvn.w	r3, #3
 800a416:	617b      	str	r3, [r7, #20]
 800a418:	e028      	b.n	800a46c <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a41a:	f3ef 8305 	mrs	r3, IPSR
 800a41e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a420:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a422:	2b00      	cmp	r3, #0
 800a424:	d01d      	beq.n	800a462 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800a426:	2300      	movs	r3, #0
 800a428:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800a42a:	f107 0308 	add.w	r3, r7, #8
 800a42e:	461a      	mov	r2, r3
 800a430:	6839      	ldr	r1, [r7, #0]
 800a432:	6938      	ldr	r0, [r7, #16]
 800a434:	f000 fb14 	bl	800aa60 <xEventGroupSetBitsFromISR>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d103      	bne.n	800a446 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800a43e:	f06f 0302 	mvn.w	r3, #2
 800a442:	617b      	str	r3, [r7, #20]
 800a444:	e012      	b.n	800a46c <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00d      	beq.n	800a46c <osEventFlagsSet+0x78>
 800a450:	4b09      	ldr	r3, [pc, #36]	; (800a478 <osEventFlagsSet+0x84>)
 800a452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a456:	601a      	str	r2, [r3, #0]
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	e004      	b.n	800a46c <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800a462:	6839      	ldr	r1, [r7, #0]
 800a464:	6938      	ldr	r0, [r7, #16]
 800a466:	f000 fa41 	bl	800a8ec <xEventGroupSetBits>
 800a46a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800a46c:	697b      	ldr	r3, [r7, #20]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	e000ed04 	.word	0xe000ed04

0800a47c <osEventFlagsGet>:
  }

  return (rflags);
}

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d102      	bne.n	800a494 <osEventFlagsGet+0x18>
    rflags = 0U;
 800a48e:	2300      	movs	r3, #0
 800a490:	617b      	str	r3, [r7, #20]
 800a492:	e00f      	b.n	800a4b4 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a494:	f3ef 8305 	mrs	r3, IPSR
 800a498:	60fb      	str	r3, [r7, #12]
  return(result);
 800a49a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d004      	beq.n	800a4aa <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800a4a0:	6938      	ldr	r0, [r7, #16]
 800a4a2:	f000 f9ff 	bl	800a8a4 <xEventGroupGetBitsFromISR>
 800a4a6:	6178      	str	r0, [r7, #20]
 800a4a8:	e004      	b.n	800a4b4 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 800a4aa:	2100      	movs	r1, #0
 800a4ac:	6938      	ldr	r0, [r7, #16]
 800a4ae:	f000 f9c1 	bl	800a834 <xEventGroupClearBits>
 800a4b2:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800a4b4:	697b      	ldr	r3, [r7, #20]
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3718      	adds	r7, #24
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}

0800a4be <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b08c      	sub	sp, #48	; 0x30
 800a4c2:	af02      	add	r7, sp, #8
 800a4c4:	60f8      	str	r0, [r7, #12]
 800a4c6:	60b9      	str	r1, [r7, #8]
 800a4c8:	607a      	str	r2, [r7, #4]
 800a4ca:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d004      	beq.n	800a4e0 <osEventFlagsWait+0x22>
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d003      	beq.n	800a4e8 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800a4e0:	f06f 0303 	mvn.w	r3, #3
 800a4e4:	61fb      	str	r3, [r7, #28]
 800a4e6:	e04b      	b.n	800a580 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4e8:	f3ef 8305 	mrs	r3, IPSR
 800a4ec:	617b      	str	r3, [r7, #20]
  return(result);
 800a4ee:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d003      	beq.n	800a4fc <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800a4f4:	f06f 0305 	mvn.w	r3, #5
 800a4f8:	61fb      	str	r3, [r7, #28]
 800a4fa:	e041      	b.n	800a580 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f003 0301 	and.w	r3, r3, #1
 800a502:	2b00      	cmp	r3, #0
 800a504:	d002      	beq.n	800a50c <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800a506:	2301      	movs	r3, #1
 800a508:	627b      	str	r3, [r7, #36]	; 0x24
 800a50a:	e001      	b.n	800a510 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800a50c:	2300      	movs	r3, #0
 800a50e:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f003 0302 	and.w	r3, r3, #2
 800a516:	2b00      	cmp	r3, #0
 800a518:	d002      	beq.n	800a520 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800a51a:	2300      	movs	r3, #0
 800a51c:	623b      	str	r3, [r7, #32]
 800a51e:	e001      	b.n	800a524 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800a520:	2301      	movs	r3, #1
 800a522:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	9300      	str	r3, [sp, #0]
 800a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52a:	6a3a      	ldr	r2, [r7, #32]
 800a52c:	68b9      	ldr	r1, [r7, #8]
 800a52e:	69b8      	ldr	r0, [r7, #24]
 800a530:	f000 f8b2 	bl	800a698 <xEventGroupWaitBits>
 800a534:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f003 0301 	and.w	r3, r3, #1
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d010      	beq.n	800a562 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800a540:	68ba      	ldr	r2, [r7, #8]
 800a542:	69fb      	ldr	r3, [r7, #28]
 800a544:	4013      	ands	r3, r2
 800a546:	68ba      	ldr	r2, [r7, #8]
 800a548:	429a      	cmp	r2, r3
 800a54a:	d019      	beq.n	800a580 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d003      	beq.n	800a55a <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800a552:	f06f 0301 	mvn.w	r3, #1
 800a556:	61fb      	str	r3, [r7, #28]
 800a558:	e012      	b.n	800a580 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800a55a:	f06f 0302 	mvn.w	r3, #2
 800a55e:	61fb      	str	r3, [r7, #28]
 800a560:	e00e      	b.n	800a580 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800a562:	68ba      	ldr	r2, [r7, #8]
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	4013      	ands	r3, r2
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d109      	bne.n	800a580 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800a572:	f06f 0301 	mvn.w	r3, #1
 800a576:	61fb      	str	r3, [r7, #28]
 800a578:	e002      	b.n	800a580 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800a57a:	f06f 0302 	mvn.w	r3, #2
 800a57e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800a580:	69fb      	ldr	r3, [r7, #28]
}
 800a582:	4618      	mov	r0, r3
 800a584:	3728      	adds	r7, #40	; 0x28
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
	...

0800a58c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a58c:	b480      	push	{r7}
 800a58e:	b085      	sub	sp, #20
 800a590:	af00      	add	r7, sp, #0
 800a592:	60f8      	str	r0, [r7, #12]
 800a594:	60b9      	str	r1, [r7, #8]
 800a596:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	4a07      	ldr	r2, [pc, #28]	; (800a5b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800a59c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	4a06      	ldr	r2, [pc, #24]	; (800a5bc <vApplicationGetIdleTaskMemory+0x30>)
 800a5a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a5aa:	601a      	str	r2, [r3, #0]
}
 800a5ac:	bf00      	nop
 800a5ae:	3714      	adds	r7, #20
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr
 800a5b8:	20008130 	.word	0x20008130
 800a5bc:	2000818c 	.word	0x2000818c

0800a5c0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	4a07      	ldr	r2, [pc, #28]	; (800a5ec <vApplicationGetTimerTaskMemory+0x2c>)
 800a5d0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	4a06      	ldr	r2, [pc, #24]	; (800a5f0 <vApplicationGetTimerTaskMemory+0x30>)
 800a5d6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a5de:	601a      	str	r2, [r3, #0]
}
 800a5e0:	bf00      	nop
 800a5e2:	3714      	adds	r7, #20
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr
 800a5ec:	2000858c 	.word	0x2000858c
 800a5f0:	200085e8 	.word	0x200085e8

0800a5f4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b086      	sub	sp, #24
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d10a      	bne.n	800a618 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a606:	f383 8811 	msr	BASEPRI, r3
 800a60a:	f3bf 8f6f 	isb	sy
 800a60e:	f3bf 8f4f 	dsb	sy
 800a612:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a614:	bf00      	nop
 800a616:	e7fe      	b.n	800a616 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800a618:	2320      	movs	r3, #32
 800a61a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	2b20      	cmp	r3, #32
 800a620:	d00a      	beq.n	800a638 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800a622:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a626:	f383 8811 	msr	BASEPRI, r3
 800a62a:	f3bf 8f6f 	isb	sy
 800a62e:	f3bf 8f4f 	dsb	sy
 800a632:	60fb      	str	r3, [r7, #12]
}
 800a634:	bf00      	nop
 800a636:	e7fe      	b.n	800a636 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00a      	beq.n	800a658 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	2200      	movs	r2, #0
 800a646:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	3304      	adds	r3, #4
 800a64c:	4618      	mov	r0, r3
 800a64e:	f000 fa1b 	bl	800aa88 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	2201      	movs	r2, #1
 800a656:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800a658:	697b      	ldr	r3, [r7, #20]
	}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3718      	adds	r7, #24
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}

0800a662 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800a662:	b580      	push	{r7, lr}
 800a664:	b082      	sub	sp, #8
 800a666:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800a668:	2020      	movs	r0, #32
 800a66a:	f002 fd4d 	bl	800d108 <pvPortMalloc>
 800a66e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d00a      	beq.n	800a68c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	3304      	adds	r3, #4
 800a680:	4618      	mov	r0, r3
 800a682:	f000 fa01 	bl	800aa88 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800a68c:	687b      	ldr	r3, [r7, #4]
	}
 800a68e:	4618      	mov	r0, r3
 800a690:	3708      	adds	r7, #8
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}
	...

0800a698 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b090      	sub	sp, #64	; 0x40
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	607a      	str	r2, [r7, #4]
 800a6a4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d10a      	bne.n	800a6ce <xEventGroupWaitBits+0x36>
	__asm volatile
 800a6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6bc:	f383 8811 	msr	BASEPRI, r3
 800a6c0:	f3bf 8f6f 	isb	sy
 800a6c4:	f3bf 8f4f 	dsb	sy
 800a6c8:	623b      	str	r3, [r7, #32]
}
 800a6ca:	bf00      	nop
 800a6cc:	e7fe      	b.n	800a6cc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00a      	beq.n	800a6ee <xEventGroupWaitBits+0x56>
	__asm volatile
 800a6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6dc:	f383 8811 	msr	BASEPRI, r3
 800a6e0:	f3bf 8f6f 	isb	sy
 800a6e4:	f3bf 8f4f 	dsb	sy
 800a6e8:	61fb      	str	r3, [r7, #28]
}
 800a6ea:	bf00      	nop
 800a6ec:	e7fe      	b.n	800a6ec <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d10a      	bne.n	800a70a <xEventGroupWaitBits+0x72>
	__asm volatile
 800a6f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f8:	f383 8811 	msr	BASEPRI, r3
 800a6fc:	f3bf 8f6f 	isb	sy
 800a700:	f3bf 8f4f 	dsb	sy
 800a704:	61bb      	str	r3, [r7, #24]
}
 800a706:	bf00      	nop
 800a708:	e7fe      	b.n	800a708 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a70a:	f001 fe47 	bl	800c39c <xTaskGetSchedulerState>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	d102      	bne.n	800a71a <xEventGroupWaitBits+0x82>
 800a714:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a716:	2b00      	cmp	r3, #0
 800a718:	d101      	bne.n	800a71e <xEventGroupWaitBits+0x86>
 800a71a:	2301      	movs	r3, #1
 800a71c:	e000      	b.n	800a720 <xEventGroupWaitBits+0x88>
 800a71e:	2300      	movs	r3, #0
 800a720:	2b00      	cmp	r3, #0
 800a722:	d10a      	bne.n	800a73a <xEventGroupWaitBits+0xa2>
	__asm volatile
 800a724:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a728:	f383 8811 	msr	BASEPRI, r3
 800a72c:	f3bf 8f6f 	isb	sy
 800a730:	f3bf 8f4f 	dsb	sy
 800a734:	617b      	str	r3, [r7, #20]
}
 800a736:	bf00      	nop
 800a738:	e7fe      	b.n	800a738 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800a73a:	f001 f981 	bl	800ba40 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800a73e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800a744:	683a      	ldr	r2, [r7, #0]
 800a746:	68b9      	ldr	r1, [r7, #8]
 800a748:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a74a:	f000 f967 	bl	800aa1c <prvTestWaitCondition>
 800a74e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800a750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a752:	2b00      	cmp	r3, #0
 800a754:	d00e      	beq.n	800a774 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800a756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a758:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d028      	beq.n	800a7b6 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800a764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	43db      	mvns	r3, r3
 800a76c:	401a      	ands	r2, r3
 800a76e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a770:	601a      	str	r2, [r3, #0]
 800a772:	e020      	b.n	800a7b6 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800a774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a776:	2b00      	cmp	r3, #0
 800a778:	d104      	bne.n	800a784 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800a77a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a77c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800a77e:	2301      	movs	r3, #1
 800a780:	633b      	str	r3, [r7, #48]	; 0x30
 800a782:	e018      	b.n	800a7b6 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d003      	beq.n	800a792 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800a78a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a78c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a790:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d003      	beq.n	800a7a0 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800a798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a79a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a79e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800a7a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7a2:	1d18      	adds	r0, r3, #4
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	f001 fb6b 	bl	800be88 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800a7b6:	f001 f951 	bl	800ba5c <xTaskResumeAll>
 800a7ba:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800a7bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d031      	beq.n	800a826 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d107      	bne.n	800a7d8 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800a7c8:	4b19      	ldr	r3, [pc, #100]	; (800a830 <xEventGroupWaitBits+0x198>)
 800a7ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7ce:	601a      	str	r2, [r3, #0]
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800a7d8:	f001 fe6c 	bl	800c4b4 <uxTaskResetEventItemValue>
 800a7dc:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800a7de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d11a      	bne.n	800a81e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800a7e8:	f002 fb6c 	bl	800cec4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800a7ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800a7f2:	683a      	ldr	r2, [r7, #0]
 800a7f4:	68b9      	ldr	r1, [r7, #8]
 800a7f6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a7f8:	f000 f910 	bl	800aa1c <prvTestWaitCondition>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d009      	beq.n	800a816 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d006      	beq.n	800a816 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800a808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	43db      	mvns	r3, r3
 800a810:	401a      	ands	r2, r3
 800a812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a814:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800a816:	2301      	movs	r3, #1
 800a818:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800a81a:	f002 fb83 	bl	800cf24 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a81e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a820:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a824:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800a826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3740      	adds	r7, #64	; 0x40
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bd80      	pop	{r7, pc}
 800a830:	e000ed04 	.word	0xe000ed04

0800a834 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b086      	sub	sp, #24
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d10a      	bne.n	800a85e <xEventGroupClearBits+0x2a>
	__asm volatile
 800a848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a84c:	f383 8811 	msr	BASEPRI, r3
 800a850:	f3bf 8f6f 	isb	sy
 800a854:	f3bf 8f4f 	dsb	sy
 800a858:	60fb      	str	r3, [r7, #12]
}
 800a85a:	bf00      	nop
 800a85c:	e7fe      	b.n	800a85c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d00a      	beq.n	800a87e <xEventGroupClearBits+0x4a>
	__asm volatile
 800a868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	60bb      	str	r3, [r7, #8]
}
 800a87a:	bf00      	nop
 800a87c:	e7fe      	b.n	800a87c <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800a87e:	f002 fb21 	bl	800cec4 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	43db      	mvns	r3, r3
 800a890:	401a      	ands	r2, r3
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800a896:	f002 fb45 	bl	800cf24 <vPortExitCritical>

	return uxReturn;
 800a89a:	693b      	ldr	r3, [r7, #16]
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3718      	adds	r7, #24
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b089      	sub	sp, #36	; 0x24
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a8b0:	f3ef 8211 	mrs	r2, BASEPRI
 800a8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b8:	f383 8811 	msr	BASEPRI, r3
 800a8bc:	f3bf 8f6f 	isb	sy
 800a8c0:	f3bf 8f4f 	dsb	sy
 800a8c4:	60fa      	str	r2, [r7, #12]
 800a8c6:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a8ca:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	617b      	str	r3, [r7, #20]
 800a8d2:	69bb      	ldr	r3, [r7, #24]
 800a8d4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a8dc:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800a8de:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3724      	adds	r7, #36	; 0x24
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b08e      	sub	sp, #56	; 0x38
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800a8fe:	2300      	movs	r3, #0
 800a900:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d10a      	bne.n	800a91e <xEventGroupSetBits+0x32>
	__asm volatile
 800a908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90c:	f383 8811 	msr	BASEPRI, r3
 800a910:	f3bf 8f6f 	isb	sy
 800a914:	f3bf 8f4f 	dsb	sy
 800a918:	613b      	str	r3, [r7, #16]
}
 800a91a:	bf00      	nop
 800a91c:	e7fe      	b.n	800a91c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00a      	beq.n	800a93e <xEventGroupSetBits+0x52>
	__asm volatile
 800a928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a92c:	f383 8811 	msr	BASEPRI, r3
 800a930:	f3bf 8f6f 	isb	sy
 800a934:	f3bf 8f4f 	dsb	sy
 800a938:	60fb      	str	r3, [r7, #12]
}
 800a93a:	bf00      	nop
 800a93c:	e7fe      	b.n	800a93c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800a93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a940:	3304      	adds	r3, #4
 800a942:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a946:	3308      	adds	r3, #8
 800a948:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800a94a:	f001 f879 	bl	800ba40 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800a94e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800a954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a956:	681a      	ldr	r2, [r3, #0]
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	431a      	orrs	r2, r3
 800a95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a95e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800a960:	e03c      	b.n	800a9dc <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800a962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800a968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800a96e:	2300      	movs	r3, #0
 800a970:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a978:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a980:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d108      	bne.n	800a99e <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800a98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98e:	681a      	ldr	r2, [r3, #0]
 800a990:	69bb      	ldr	r3, [r7, #24]
 800a992:	4013      	ands	r3, r2
 800a994:	2b00      	cmp	r3, #0
 800a996:	d00b      	beq.n	800a9b0 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800a998:	2301      	movs	r3, #1
 800a99a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a99c:	e008      	b.n	800a9b0 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800a99e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	4013      	ands	r3, r2
 800a9a6:	69ba      	ldr	r2, [r7, #24]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d101      	bne.n	800a9b0 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800a9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d010      	beq.n	800a9d8 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d003      	beq.n	800a9c8 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800a9c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	4313      	orrs	r3, r2
 800a9c6:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800a9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a9d0:	4619      	mov	r1, r3
 800a9d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a9d4:	f001 fb24 	bl	800c020 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800a9d8:	69fb      	ldr	r3, [r7, #28]
 800a9da:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800a9dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9de:	6a3b      	ldr	r3, [r7, #32]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d1be      	bne.n	800a962 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ea:	43db      	mvns	r3, r3
 800a9ec:	401a      	ands	r2, r3
 800a9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800a9f2:	f001 f833 	bl	800ba5c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800a9f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f8:	681b      	ldr	r3, [r3, #0]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3738      	adds	r7, #56	; 0x38
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b082      	sub	sp, #8
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
 800aa0a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800aa0c:	6839      	ldr	r1, [r7, #0]
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f7ff ff6c 	bl	800a8ec <xEventGroupSetBits>
}
 800aa14:	bf00      	nop
 800aa16:	3708      	adds	r7, #8
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b087      	sub	sp, #28
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	60f8      	str	r0, [r7, #12]
 800aa24:	60b9      	str	r1, [r7, #8]
 800aa26:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d107      	bne.n	800aa42 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800aa32:	68fa      	ldr	r2, [r7, #12]
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	4013      	ands	r3, r2
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d00a      	beq.n	800aa52 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	617b      	str	r3, [r7, #20]
 800aa40:	e007      	b.n	800aa52 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800aa42:	68fa      	ldr	r2, [r7, #12]
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	4013      	ands	r3, r2
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d101      	bne.n	800aa52 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800aa52:	697b      	ldr	r3, [r7, #20]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	371c      	adds	r7, #28
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b086      	sub	sp, #24
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60f8      	str	r0, [r7, #12]
 800aa68:	60b9      	str	r1, [r7, #8]
 800aa6a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	68ba      	ldr	r2, [r7, #8]
 800aa70:	68f9      	ldr	r1, [r7, #12]
 800aa72:	4804      	ldr	r0, [pc, #16]	; (800aa84 <xEventGroupSetBitsFromISR+0x24>)
 800aa74:	f002 f8da 	bl	800cc2c <xTimerPendFunctionCallFromISR>
 800aa78:	6178      	str	r0, [r7, #20]

		return xReturn;
 800aa7a:	697b      	ldr	r3, [r7, #20]
	}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	0800aa03 	.word	0x0800aa03

0800aa88 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b083      	sub	sp, #12
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f103 0208 	add.w	r2, r3, #8
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f04f 32ff 	mov.w	r2, #4294967295
 800aaa0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f103 0208 	add.w	r2, r3, #8
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f103 0208 	add.w	r2, r3, #8
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2200      	movs	r2, #0
 800aaba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800aabc:	bf00      	nop
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800aad6:	bf00      	nop
 800aad8:	370c      	adds	r7, #12
 800aada:	46bd      	mov	sp, r7
 800aadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae0:	4770      	bx	lr

0800aae2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aae2:	b480      	push	{r7}
 800aae4:	b085      	sub	sp, #20
 800aae6:	af00      	add	r7, sp, #0
 800aae8:	6078      	str	r0, [r7, #4]
 800aaea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	68fa      	ldr	r2, [r7, #12]
 800aaf6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	689a      	ldr	r2, [r3, #8]
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	683a      	ldr	r2, [r7, #0]
 800ab06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	683a      	ldr	r2, [r7, #0]
 800ab0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	1c5a      	adds	r2, r3, #1
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	601a      	str	r2, [r3, #0]
}
 800ab1e:	bf00      	nop
 800ab20:	3714      	adds	r7, #20
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr

0800ab2a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ab2a:	b480      	push	{r7}
 800ab2c:	b085      	sub	sp, #20
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
 800ab32:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab40:	d103      	bne.n	800ab4a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	691b      	ldr	r3, [r3, #16]
 800ab46:	60fb      	str	r3, [r7, #12]
 800ab48:	e00c      	b.n	800ab64 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	3308      	adds	r3, #8
 800ab4e:	60fb      	str	r3, [r7, #12]
 800ab50:	e002      	b.n	800ab58 <vListInsert+0x2e>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	685b      	ldr	r3, [r3, #4]
 800ab56:	60fb      	str	r3, [r7, #12]
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	68ba      	ldr	r2, [r7, #8]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d2f6      	bcs.n	800ab52 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	683a      	ldr	r2, [r7, #0]
 800ab72:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	68fa      	ldr	r2, [r7, #12]
 800ab78:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	683a      	ldr	r2, [r7, #0]
 800ab7e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	1c5a      	adds	r2, r3, #1
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	601a      	str	r2, [r3, #0]
}
 800ab90:	bf00      	nop
 800ab92:	3714      	adds	r7, #20
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b085      	sub	sp, #20
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	691b      	ldr	r3, [r3, #16]
 800aba8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685b      	ldr	r3, [r3, #4]
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	6892      	ldr	r2, [r2, #8]
 800abb2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	6852      	ldr	r2, [r2, #4]
 800abbc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d103      	bne.n	800abd0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	689a      	ldr	r2, [r3, #8]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	1e5a      	subs	r2, r3, #1
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3714      	adds	r7, #20
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b084      	sub	sp, #16
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d10a      	bne.n	800ac1a <xQueueGenericReset+0x2a>
	__asm volatile
 800ac04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac08:	f383 8811 	msr	BASEPRI, r3
 800ac0c:	f3bf 8f6f 	isb	sy
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	60bb      	str	r3, [r7, #8]
}
 800ac16:	bf00      	nop
 800ac18:	e7fe      	b.n	800ac18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ac1a:	f002 f953 	bl	800cec4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac26:	68f9      	ldr	r1, [r7, #12]
 800ac28:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ac2a:	fb01 f303 	mul.w	r3, r1, r3
 800ac2e:	441a      	add	r2, r3
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2200      	movs	r2, #0
 800ac38:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac4a:	3b01      	subs	r3, #1
 800ac4c:	68f9      	ldr	r1, [r7, #12]
 800ac4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ac50:	fb01 f303 	mul.w	r3, r1, r3
 800ac54:	441a      	add	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	22ff      	movs	r2, #255	; 0xff
 800ac5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	22ff      	movs	r2, #255	; 0xff
 800ac66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d114      	bne.n	800ac9a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	691b      	ldr	r3, [r3, #16]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d01a      	beq.n	800acae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	3310      	adds	r3, #16
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f001 f96b 	bl	800bf58 <xTaskRemoveFromEventList>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d012      	beq.n	800acae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ac88:	4b0c      	ldr	r3, [pc, #48]	; (800acbc <xQueueGenericReset+0xcc>)
 800ac8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac8e:	601a      	str	r2, [r3, #0]
 800ac90:	f3bf 8f4f 	dsb	sy
 800ac94:	f3bf 8f6f 	isb	sy
 800ac98:	e009      	b.n	800acae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	3310      	adds	r3, #16
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f7ff fef2 	bl	800aa88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	3324      	adds	r3, #36	; 0x24
 800aca8:	4618      	mov	r0, r3
 800acaa:	f7ff feed 	bl	800aa88 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800acae:	f002 f939 	bl	800cf24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800acb2:	2301      	movs	r3, #1
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3710      	adds	r7, #16
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}
 800acbc:	e000ed04 	.word	0xe000ed04

0800acc0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08e      	sub	sp, #56	; 0x38
 800acc4:	af02      	add	r7, sp, #8
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
 800accc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d10a      	bne.n	800acea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800acd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd8:	f383 8811 	msr	BASEPRI, r3
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ace6:	bf00      	nop
 800ace8:	e7fe      	b.n	800ace8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d10a      	bne.n	800ad06 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ad02:	bf00      	nop
 800ad04:	e7fe      	b.n	800ad04 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d002      	beq.n	800ad12 <xQueueGenericCreateStatic+0x52>
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d001      	beq.n	800ad16 <xQueueGenericCreateStatic+0x56>
 800ad12:	2301      	movs	r3, #1
 800ad14:	e000      	b.n	800ad18 <xQueueGenericCreateStatic+0x58>
 800ad16:	2300      	movs	r3, #0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10a      	bne.n	800ad32 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	623b      	str	r3, [r7, #32]
}
 800ad2e:	bf00      	nop
 800ad30:	e7fe      	b.n	800ad30 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d102      	bne.n	800ad3e <xQueueGenericCreateStatic+0x7e>
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d101      	bne.n	800ad42 <xQueueGenericCreateStatic+0x82>
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e000      	b.n	800ad44 <xQueueGenericCreateStatic+0x84>
 800ad42:	2300      	movs	r3, #0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d10a      	bne.n	800ad5e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ad48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4c:	f383 8811 	msr	BASEPRI, r3
 800ad50:	f3bf 8f6f 	isb	sy
 800ad54:	f3bf 8f4f 	dsb	sy
 800ad58:	61fb      	str	r3, [r7, #28]
}
 800ad5a:	bf00      	nop
 800ad5c:	e7fe      	b.n	800ad5c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ad5e:	2350      	movs	r3, #80	; 0x50
 800ad60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	2b50      	cmp	r3, #80	; 0x50
 800ad66:	d00a      	beq.n	800ad7e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ad68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6c:	f383 8811 	msr	BASEPRI, r3
 800ad70:	f3bf 8f6f 	isb	sy
 800ad74:	f3bf 8f4f 	dsb	sy
 800ad78:	61bb      	str	r3, [r7, #24]
}
 800ad7a:	bf00      	nop
 800ad7c:	e7fe      	b.n	800ad7c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ad7e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ad84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d00d      	beq.n	800ada6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ad8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ad92:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ad96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad98:	9300      	str	r3, [sp, #0]
 800ad9a:	4613      	mov	r3, r2
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	68b9      	ldr	r1, [r7, #8]
 800ada0:	68f8      	ldr	r0, [r7, #12]
 800ada2:	f000 f805 	bl	800adb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ada6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3730      	adds	r7, #48	; 0x30
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	60f8      	str	r0, [r7, #12]
 800adb8:	60b9      	str	r1, [r7, #8]
 800adba:	607a      	str	r2, [r7, #4]
 800adbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d103      	bne.n	800adcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800adc4:	69bb      	ldr	r3, [r7, #24]
 800adc6:	69ba      	ldr	r2, [r7, #24]
 800adc8:	601a      	str	r2, [r3, #0]
 800adca:	e002      	b.n	800add2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800adcc:	69bb      	ldr	r3, [r7, #24]
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800add8:	69bb      	ldr	r3, [r7, #24]
 800adda:	68ba      	ldr	r2, [r7, #8]
 800addc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800adde:	2101      	movs	r1, #1
 800ade0:	69b8      	ldr	r0, [r7, #24]
 800ade2:	f7ff ff05 	bl	800abf0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ade6:	69bb      	ldr	r3, [r7, #24]
 800ade8:	78fa      	ldrb	r2, [r7, #3]
 800adea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800adee:	bf00      	nop
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
	...

0800adf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b08e      	sub	sp, #56	; 0x38
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	607a      	str	r2, [r7, #4]
 800ae04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ae06:	2300      	movs	r3, #0
 800ae08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ae0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d10a      	bne.n	800ae2a <xQueueGenericSend+0x32>
	__asm volatile
 800ae14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae18:	f383 8811 	msr	BASEPRI, r3
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f3bf 8f4f 	dsb	sy
 800ae24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae26:	bf00      	nop
 800ae28:	e7fe      	b.n	800ae28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d103      	bne.n	800ae38 <xQueueGenericSend+0x40>
 800ae30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d101      	bne.n	800ae3c <xQueueGenericSend+0x44>
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e000      	b.n	800ae3e <xQueueGenericSend+0x46>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d10a      	bne.n	800ae58 <xQueueGenericSend+0x60>
	__asm volatile
 800ae42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae46:	f383 8811 	msr	BASEPRI, r3
 800ae4a:	f3bf 8f6f 	isb	sy
 800ae4e:	f3bf 8f4f 	dsb	sy
 800ae52:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae54:	bf00      	nop
 800ae56:	e7fe      	b.n	800ae56 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	2b02      	cmp	r3, #2
 800ae5c:	d103      	bne.n	800ae66 <xQueueGenericSend+0x6e>
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	d101      	bne.n	800ae6a <xQueueGenericSend+0x72>
 800ae66:	2301      	movs	r3, #1
 800ae68:	e000      	b.n	800ae6c <xQueueGenericSend+0x74>
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10a      	bne.n	800ae86 <xQueueGenericSend+0x8e>
	__asm volatile
 800ae70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae74:	f383 8811 	msr	BASEPRI, r3
 800ae78:	f3bf 8f6f 	isb	sy
 800ae7c:	f3bf 8f4f 	dsb	sy
 800ae80:	623b      	str	r3, [r7, #32]
}
 800ae82:	bf00      	nop
 800ae84:	e7fe      	b.n	800ae84 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae86:	f001 fa89 	bl	800c39c <xTaskGetSchedulerState>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d102      	bne.n	800ae96 <xQueueGenericSend+0x9e>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d101      	bne.n	800ae9a <xQueueGenericSend+0xa2>
 800ae96:	2301      	movs	r3, #1
 800ae98:	e000      	b.n	800ae9c <xQueueGenericSend+0xa4>
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d10a      	bne.n	800aeb6 <xQueueGenericSend+0xbe>
	__asm volatile
 800aea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea4:	f383 8811 	msr	BASEPRI, r3
 800aea8:	f3bf 8f6f 	isb	sy
 800aeac:	f3bf 8f4f 	dsb	sy
 800aeb0:	61fb      	str	r3, [r7, #28]
}
 800aeb2:	bf00      	nop
 800aeb4:	e7fe      	b.n	800aeb4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aeb6:	f002 f805 	bl	800cec4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aeba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aebc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aec2:	429a      	cmp	r2, r3
 800aec4:	d302      	bcc.n	800aecc <xQueueGenericSend+0xd4>
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	2b02      	cmp	r3, #2
 800aeca:	d129      	bne.n	800af20 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aecc:	683a      	ldr	r2, [r7, #0]
 800aece:	68b9      	ldr	r1, [r7, #8]
 800aed0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aed2:	f000 fa0b 	bl	800b2ec <prvCopyDataToQueue>
 800aed6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d010      	beq.n	800af02 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee2:	3324      	adds	r3, #36	; 0x24
 800aee4:	4618      	mov	r0, r3
 800aee6:	f001 f837 	bl	800bf58 <xTaskRemoveFromEventList>
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d013      	beq.n	800af18 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aef0:	4b3f      	ldr	r3, [pc, #252]	; (800aff0 <xQueueGenericSend+0x1f8>)
 800aef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aef6:	601a      	str	r2, [r3, #0]
 800aef8:	f3bf 8f4f 	dsb	sy
 800aefc:	f3bf 8f6f 	isb	sy
 800af00:	e00a      	b.n	800af18 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800af02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af04:	2b00      	cmp	r3, #0
 800af06:	d007      	beq.n	800af18 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800af08:	4b39      	ldr	r3, [pc, #228]	; (800aff0 <xQueueGenericSend+0x1f8>)
 800af0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af0e:	601a      	str	r2, [r3, #0]
 800af10:	f3bf 8f4f 	dsb	sy
 800af14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800af18:	f002 f804 	bl	800cf24 <vPortExitCritical>
				return pdPASS;
 800af1c:	2301      	movs	r3, #1
 800af1e:	e063      	b.n	800afe8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d103      	bne.n	800af2e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af26:	f001 fffd 	bl	800cf24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800af2a:	2300      	movs	r3, #0
 800af2c:	e05c      	b.n	800afe8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af30:	2b00      	cmp	r3, #0
 800af32:	d106      	bne.n	800af42 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af34:	f107 0314 	add.w	r3, r7, #20
 800af38:	4618      	mov	r0, r3
 800af3a:	f001 f8d3 	bl	800c0e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af3e:	2301      	movs	r3, #1
 800af40:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af42:	f001 ffef 	bl	800cf24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af46:	f000 fd7b 	bl	800ba40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af4a:	f001 ffbb 	bl	800cec4 <vPortEnterCritical>
 800af4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af54:	b25b      	sxtb	r3, r3
 800af56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af5a:	d103      	bne.n	800af64 <xQueueGenericSend+0x16c>
 800af5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af5e:	2200      	movs	r2, #0
 800af60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af6a:	b25b      	sxtb	r3, r3
 800af6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af70:	d103      	bne.n	800af7a <xQueueGenericSend+0x182>
 800af72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af74:	2200      	movs	r2, #0
 800af76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af7a:	f001 ffd3 	bl	800cf24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af7e:	1d3a      	adds	r2, r7, #4
 800af80:	f107 0314 	add.w	r3, r7, #20
 800af84:	4611      	mov	r1, r2
 800af86:	4618      	mov	r0, r3
 800af88:	f001 f8c2 	bl	800c110 <xTaskCheckForTimeOut>
 800af8c:	4603      	mov	r3, r0
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d124      	bne.n	800afdc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800af92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af94:	f000 faa2 	bl	800b4dc <prvIsQueueFull>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d018      	beq.n	800afd0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800af9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa0:	3310      	adds	r3, #16
 800afa2:	687a      	ldr	r2, [r7, #4]
 800afa4:	4611      	mov	r1, r2
 800afa6:	4618      	mov	r0, r3
 800afa8:	f000 ff4a 	bl	800be40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800afac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afae:	f000 fa2d 	bl	800b40c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800afb2:	f000 fd53 	bl	800ba5c <xTaskResumeAll>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	f47f af7c 	bne.w	800aeb6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800afbe:	4b0c      	ldr	r3, [pc, #48]	; (800aff0 <xQueueGenericSend+0x1f8>)
 800afc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afc4:	601a      	str	r2, [r3, #0]
 800afc6:	f3bf 8f4f 	dsb	sy
 800afca:	f3bf 8f6f 	isb	sy
 800afce:	e772      	b.n	800aeb6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800afd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afd2:	f000 fa1b 	bl	800b40c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800afd6:	f000 fd41 	bl	800ba5c <xTaskResumeAll>
 800afda:	e76c      	b.n	800aeb6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800afdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afde:	f000 fa15 	bl	800b40c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800afe2:	f000 fd3b 	bl	800ba5c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800afe6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3738      	adds	r7, #56	; 0x38
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	e000ed04 	.word	0xe000ed04

0800aff4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b090      	sub	sp, #64	; 0x40
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]
 800b000:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d10a      	bne.n	800b022 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b010:	f383 8811 	msr	BASEPRI, r3
 800b014:	f3bf 8f6f 	isb	sy
 800b018:	f3bf 8f4f 	dsb	sy
 800b01c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b01e:	bf00      	nop
 800b020:	e7fe      	b.n	800b020 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d103      	bne.n	800b030 <xQueueGenericSendFromISR+0x3c>
 800b028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b02a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <xQueueGenericSendFromISR+0x40>
 800b030:	2301      	movs	r3, #1
 800b032:	e000      	b.n	800b036 <xQueueGenericSendFromISR+0x42>
 800b034:	2300      	movs	r3, #0
 800b036:	2b00      	cmp	r3, #0
 800b038:	d10a      	bne.n	800b050 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b03e:	f383 8811 	msr	BASEPRI, r3
 800b042:	f3bf 8f6f 	isb	sy
 800b046:	f3bf 8f4f 	dsb	sy
 800b04a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b04c:	bf00      	nop
 800b04e:	e7fe      	b.n	800b04e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	2b02      	cmp	r3, #2
 800b054:	d103      	bne.n	800b05e <xQueueGenericSendFromISR+0x6a>
 800b056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d101      	bne.n	800b062 <xQueueGenericSendFromISR+0x6e>
 800b05e:	2301      	movs	r3, #1
 800b060:	e000      	b.n	800b064 <xQueueGenericSendFromISR+0x70>
 800b062:	2300      	movs	r3, #0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10a      	bne.n	800b07e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b06c:	f383 8811 	msr	BASEPRI, r3
 800b070:	f3bf 8f6f 	isb	sy
 800b074:	f3bf 8f4f 	dsb	sy
 800b078:	623b      	str	r3, [r7, #32]
}
 800b07a:	bf00      	nop
 800b07c:	e7fe      	b.n	800b07c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b07e:	f002 f803 	bl	800d088 <vPortValidateInterruptPriority>
	__asm volatile
 800b082:	f3ef 8211 	mrs	r2, BASEPRI
 800b086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b08a:	f383 8811 	msr	BASEPRI, r3
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	f3bf 8f4f 	dsb	sy
 800b096:	61fa      	str	r2, [r7, #28]
 800b098:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800b09a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b09c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d302      	bcc.n	800b0b0 <xQueueGenericSendFromISR+0xbc>
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	2b02      	cmp	r3, #2
 800b0ae:	d12f      	bne.n	800b110 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0be:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0c0:	683a      	ldr	r2, [r7, #0]
 800b0c2:	68b9      	ldr	r1, [r7, #8]
 800b0c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b0c6:	f000 f911 	bl	800b2ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b0ca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b0ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0d2:	d112      	bne.n	800b0fa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d016      	beq.n	800b10a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0de:	3324      	adds	r3, #36	; 0x24
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f000 ff39 	bl	800bf58 <xTaskRemoveFromEventList>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d00e      	beq.n	800b10a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d00b      	beq.n	800b10a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	601a      	str	r2, [r3, #0]
 800b0f8:	e007      	b.n	800b10a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b0fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b0fe:	3301      	adds	r3, #1
 800b100:	b2db      	uxtb	r3, r3
 800b102:	b25a      	sxtb	r2, r3
 800b104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b106:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b10a:	2301      	movs	r3, #1
 800b10c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b10e:	e001      	b.n	800b114 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b110:	2300      	movs	r3, #0
 800b112:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b116:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	f383 8811 	msr	BASEPRI, r3
}
 800b11e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b122:	4618      	mov	r0, r3
 800b124:	3740      	adds	r7, #64	; 0x40
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}
	...

0800b12c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b08c      	sub	sp, #48	; 0x30
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b138:	2300      	movs	r3, #0
 800b13a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b142:	2b00      	cmp	r3, #0
 800b144:	d10a      	bne.n	800b15c <xQueueReceive+0x30>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b14a:	f383 8811 	msr	BASEPRI, r3
 800b14e:	f3bf 8f6f 	isb	sy
 800b152:	f3bf 8f4f 	dsb	sy
 800b156:	623b      	str	r3, [r7, #32]
}
 800b158:	bf00      	nop
 800b15a:	e7fe      	b.n	800b15a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d103      	bne.n	800b16a <xQueueReceive+0x3e>
 800b162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b166:	2b00      	cmp	r3, #0
 800b168:	d101      	bne.n	800b16e <xQueueReceive+0x42>
 800b16a:	2301      	movs	r3, #1
 800b16c:	e000      	b.n	800b170 <xQueueReceive+0x44>
 800b16e:	2300      	movs	r3, #0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d10a      	bne.n	800b18a <xQueueReceive+0x5e>
	__asm volatile
 800b174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b178:	f383 8811 	msr	BASEPRI, r3
 800b17c:	f3bf 8f6f 	isb	sy
 800b180:	f3bf 8f4f 	dsb	sy
 800b184:	61fb      	str	r3, [r7, #28]
}
 800b186:	bf00      	nop
 800b188:	e7fe      	b.n	800b188 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b18a:	f001 f907 	bl	800c39c <xTaskGetSchedulerState>
 800b18e:	4603      	mov	r3, r0
 800b190:	2b00      	cmp	r3, #0
 800b192:	d102      	bne.n	800b19a <xQueueReceive+0x6e>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d101      	bne.n	800b19e <xQueueReceive+0x72>
 800b19a:	2301      	movs	r3, #1
 800b19c:	e000      	b.n	800b1a0 <xQueueReceive+0x74>
 800b19e:	2300      	movs	r3, #0
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d10a      	bne.n	800b1ba <xQueueReceive+0x8e>
	__asm volatile
 800b1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a8:	f383 8811 	msr	BASEPRI, r3
 800b1ac:	f3bf 8f6f 	isb	sy
 800b1b0:	f3bf 8f4f 	dsb	sy
 800b1b4:	61bb      	str	r3, [r7, #24]
}
 800b1b6:	bf00      	nop
 800b1b8:	e7fe      	b.n	800b1b8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1ba:	f001 fe83 	bl	800cec4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d01f      	beq.n	800b20a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b1ca:	68b9      	ldr	r1, [r7, #8]
 800b1cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1ce:	f000 f8f7 	bl	800b3c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d4:	1e5a      	subs	r2, r3, #1
 800b1d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00f      	beq.n	800b202 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1e4:	3310      	adds	r3, #16
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f000 feb6 	bl	800bf58 <xTaskRemoveFromEventList>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d007      	beq.n	800b202 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b1f2:	4b3d      	ldr	r3, [pc, #244]	; (800b2e8 <xQueueReceive+0x1bc>)
 800b1f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1f8:	601a      	str	r2, [r3, #0]
 800b1fa:	f3bf 8f4f 	dsb	sy
 800b1fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b202:	f001 fe8f 	bl	800cf24 <vPortExitCritical>
				return pdPASS;
 800b206:	2301      	movs	r3, #1
 800b208:	e069      	b.n	800b2de <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d103      	bne.n	800b218 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b210:	f001 fe88 	bl	800cf24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b214:	2300      	movs	r3, #0
 800b216:	e062      	b.n	800b2de <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d106      	bne.n	800b22c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b21e:	f107 0310 	add.w	r3, r7, #16
 800b222:	4618      	mov	r0, r3
 800b224:	f000 ff5e 	bl	800c0e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b228:	2301      	movs	r3, #1
 800b22a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b22c:	f001 fe7a 	bl	800cf24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b230:	f000 fc06 	bl	800ba40 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b234:	f001 fe46 	bl	800cec4 <vPortEnterCritical>
 800b238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b23a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b23e:	b25b      	sxtb	r3, r3
 800b240:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b244:	d103      	bne.n	800b24e <xQueueReceive+0x122>
 800b246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b248:	2200      	movs	r2, #0
 800b24a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b250:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b254:	b25b      	sxtb	r3, r3
 800b256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b25a:	d103      	bne.n	800b264 <xQueueReceive+0x138>
 800b25c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b25e:	2200      	movs	r2, #0
 800b260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b264:	f001 fe5e 	bl	800cf24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b268:	1d3a      	adds	r2, r7, #4
 800b26a:	f107 0310 	add.w	r3, r7, #16
 800b26e:	4611      	mov	r1, r2
 800b270:	4618      	mov	r0, r3
 800b272:	f000 ff4d 	bl	800c110 <xTaskCheckForTimeOut>
 800b276:	4603      	mov	r3, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d123      	bne.n	800b2c4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b27c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b27e:	f000 f917 	bl	800b4b0 <prvIsQueueEmpty>
 800b282:	4603      	mov	r3, r0
 800b284:	2b00      	cmp	r3, #0
 800b286:	d017      	beq.n	800b2b8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28a:	3324      	adds	r3, #36	; 0x24
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	4611      	mov	r1, r2
 800b290:	4618      	mov	r0, r3
 800b292:	f000 fdd5 	bl	800be40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b296:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b298:	f000 f8b8 	bl	800b40c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b29c:	f000 fbde 	bl	800ba5c <xTaskResumeAll>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d189      	bne.n	800b1ba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b2a6:	4b10      	ldr	r3, [pc, #64]	; (800b2e8 <xQueueReceive+0x1bc>)
 800b2a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2ac:	601a      	str	r2, [r3, #0]
 800b2ae:	f3bf 8f4f 	dsb	sy
 800b2b2:	f3bf 8f6f 	isb	sy
 800b2b6:	e780      	b.n	800b1ba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b2b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2ba:	f000 f8a7 	bl	800b40c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b2be:	f000 fbcd 	bl	800ba5c <xTaskResumeAll>
 800b2c2:	e77a      	b.n	800b1ba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b2c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2c6:	f000 f8a1 	bl	800b40c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b2ca:	f000 fbc7 	bl	800ba5c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2d0:	f000 f8ee 	bl	800b4b0 <prvIsQueueEmpty>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	f43f af6f 	beq.w	800b1ba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b2dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3730      	adds	r7, #48	; 0x30
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	e000ed04 	.word	0xe000ed04

0800b2ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b086      	sub	sp, #24
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b300:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b306:	2b00      	cmp	r3, #0
 800b308:	d10d      	bne.n	800b326 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d14d      	bne.n	800b3ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	4618      	mov	r0, r3
 800b318:	f001 f85e 	bl	800c3d8 <xTaskPriorityDisinherit>
 800b31c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	2200      	movs	r2, #0
 800b322:	609a      	str	r2, [r3, #8]
 800b324:	e043      	b.n	800b3ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d119      	bne.n	800b360 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	6858      	ldr	r0, [r3, #4]
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b334:	461a      	mov	r2, r3
 800b336:	68b9      	ldr	r1, [r7, #8]
 800b338:	f002 f938 	bl	800d5ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	685a      	ldr	r2, [r3, #4]
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b344:	441a      	add	r2, r3
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	685a      	ldr	r2, [r3, #4]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	689b      	ldr	r3, [r3, #8]
 800b352:	429a      	cmp	r2, r3
 800b354:	d32b      	bcc.n	800b3ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	605a      	str	r2, [r3, #4]
 800b35e:	e026      	b.n	800b3ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	68d8      	ldr	r0, [r3, #12]
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b368:	461a      	mov	r2, r3
 800b36a:	68b9      	ldr	r1, [r7, #8]
 800b36c:	f002 f91e 	bl	800d5ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	68da      	ldr	r2, [r3, #12]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b378:	425b      	negs	r3, r3
 800b37a:	441a      	add	r2, r3
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	68da      	ldr	r2, [r3, #12]
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	429a      	cmp	r2, r3
 800b38a:	d207      	bcs.n	800b39c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	689a      	ldr	r2, [r3, #8]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b394:	425b      	negs	r3, r3
 800b396:	441a      	add	r2, r3
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2b02      	cmp	r3, #2
 800b3a0:	d105      	bne.n	800b3ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d002      	beq.n	800b3ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	3b01      	subs	r3, #1
 800b3ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	1c5a      	adds	r2, r3, #1
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b3b6:	697b      	ldr	r3, [r7, #20]
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3718      	adds	r7, #24
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b082      	sub	sp, #8
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
 800b3c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d018      	beq.n	800b404 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	68da      	ldr	r2, [r3, #12]
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3da:	441a      	add	r2, r3
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	68da      	ldr	r2, [r3, #12]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	689b      	ldr	r3, [r3, #8]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d303      	bcc.n	800b3f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	68d9      	ldr	r1, [r3, #12]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	6838      	ldr	r0, [r7, #0]
 800b400:	f002 f8d4 	bl	800d5ac <memcpy>
	}
}
 800b404:	bf00      	nop
 800b406:	3708      	adds	r7, #8
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b414:	f001 fd56 	bl	800cec4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b41e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b420:	e011      	b.n	800b446 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b426:	2b00      	cmp	r3, #0
 800b428:	d012      	beq.n	800b450 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	3324      	adds	r3, #36	; 0x24
 800b42e:	4618      	mov	r0, r3
 800b430:	f000 fd92 	bl	800bf58 <xTaskRemoveFromEventList>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d001      	beq.n	800b43e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b43a:	f000 fecb 	bl	800c1d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b43e:	7bfb      	ldrb	r3, [r7, #15]
 800b440:	3b01      	subs	r3, #1
 800b442:	b2db      	uxtb	r3, r3
 800b444:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	dce9      	bgt.n	800b422 <prvUnlockQueue+0x16>
 800b44e:	e000      	b.n	800b452 <prvUnlockQueue+0x46>
					break;
 800b450:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	22ff      	movs	r2, #255	; 0xff
 800b456:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b45a:	f001 fd63 	bl	800cf24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b45e:	f001 fd31 	bl	800cec4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b468:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b46a:	e011      	b.n	800b490 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	691b      	ldr	r3, [r3, #16]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d012      	beq.n	800b49a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	3310      	adds	r3, #16
 800b478:	4618      	mov	r0, r3
 800b47a:	f000 fd6d 	bl	800bf58 <xTaskRemoveFromEventList>
 800b47e:	4603      	mov	r3, r0
 800b480:	2b00      	cmp	r3, #0
 800b482:	d001      	beq.n	800b488 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b484:	f000 fea6 	bl	800c1d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b488:	7bbb      	ldrb	r3, [r7, #14]
 800b48a:	3b01      	subs	r3, #1
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b490:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b494:	2b00      	cmp	r3, #0
 800b496:	dce9      	bgt.n	800b46c <prvUnlockQueue+0x60>
 800b498:	e000      	b.n	800b49c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b49a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	22ff      	movs	r2, #255	; 0xff
 800b4a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b4a4:	f001 fd3e 	bl	800cf24 <vPortExitCritical>
}
 800b4a8:	bf00      	nop
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b4b8:	f001 fd04 	bl	800cec4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d102      	bne.n	800b4ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	60fb      	str	r3, [r7, #12]
 800b4c8:	e001      	b.n	800b4ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b4ce:	f001 fd29 	bl	800cf24 <vPortExitCritical>

	return xReturn;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b4e4:	f001 fcee 	bl	800cec4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d102      	bne.n	800b4fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	60fb      	str	r3, [r7, #12]
 800b4f8:	e001      	b.n	800b4fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b4fe:	f001 fd11 	bl	800cf24 <vPortExitCritical>

	return xReturn;
 800b502:	68fb      	ldr	r3, [r7, #12]
}
 800b504:	4618      	mov	r0, r3
 800b506:	3710      	adds	r7, #16
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}

0800b50c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b50c:	b480      	push	{r7}
 800b50e:	b085      	sub	sp, #20
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
 800b514:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b516:	2300      	movs	r3, #0
 800b518:	60fb      	str	r3, [r7, #12]
 800b51a:	e014      	b.n	800b546 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b51c:	4a0f      	ldr	r2, [pc, #60]	; (800b55c <vQueueAddToRegistry+0x50>)
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d10b      	bne.n	800b540 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b528:	490c      	ldr	r1, [pc, #48]	; (800b55c <vQueueAddToRegistry+0x50>)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	683a      	ldr	r2, [r7, #0]
 800b52e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b532:	4a0a      	ldr	r2, [pc, #40]	; (800b55c <vQueueAddToRegistry+0x50>)
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	00db      	lsls	r3, r3, #3
 800b538:	4413      	add	r3, r2
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b53e:	e006      	b.n	800b54e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	3301      	adds	r3, #1
 800b544:	60fb      	str	r3, [r7, #12]
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2b07      	cmp	r3, #7
 800b54a:	d9e7      	bls.n	800b51c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b54c:	bf00      	nop
 800b54e:	bf00      	nop
 800b550:	3714      	adds	r7, #20
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr
 800b55a:	bf00      	nop
 800b55c:	2000a608 	.word	0x2000a608

0800b560 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b560:	b580      	push	{r7, lr}
 800b562:	b086      	sub	sp, #24
 800b564:	af00      	add	r7, sp, #0
 800b566:	60f8      	str	r0, [r7, #12]
 800b568:	60b9      	str	r1, [r7, #8]
 800b56a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b570:	f001 fca8 	bl	800cec4 <vPortEnterCritical>
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b57a:	b25b      	sxtb	r3, r3
 800b57c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b580:	d103      	bne.n	800b58a <vQueueWaitForMessageRestricted+0x2a>
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	2200      	movs	r2, #0
 800b586:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b590:	b25b      	sxtb	r3, r3
 800b592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b596:	d103      	bne.n	800b5a0 <vQueueWaitForMessageRestricted+0x40>
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	2200      	movs	r2, #0
 800b59c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5a0:	f001 fcc0 	bl	800cf24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d106      	bne.n	800b5ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	3324      	adds	r3, #36	; 0x24
 800b5b0:	687a      	ldr	r2, [r7, #4]
 800b5b2:	68b9      	ldr	r1, [r7, #8]
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f000 fca3 	bl	800bf00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b5ba:	6978      	ldr	r0, [r7, #20]
 800b5bc:	f7ff ff26 	bl	800b40c <prvUnlockQueue>
	}
 800b5c0:	bf00      	nop
 800b5c2:	3718      	adds	r7, #24
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b08e      	sub	sp, #56	; 0x38
 800b5cc:	af04      	add	r7, sp, #16
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	607a      	str	r2, [r7, #4]
 800b5d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b5d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d10a      	bne.n	800b5f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e0:	f383 8811 	msr	BASEPRI, r3
 800b5e4:	f3bf 8f6f 	isb	sy
 800b5e8:	f3bf 8f4f 	dsb	sy
 800b5ec:	623b      	str	r3, [r7, #32]
}
 800b5ee:	bf00      	nop
 800b5f0:	e7fe      	b.n	800b5f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d10a      	bne.n	800b60e <xTaskCreateStatic+0x46>
	__asm volatile
 800b5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5fc:	f383 8811 	msr	BASEPRI, r3
 800b600:	f3bf 8f6f 	isb	sy
 800b604:	f3bf 8f4f 	dsb	sy
 800b608:	61fb      	str	r3, [r7, #28]
}
 800b60a:	bf00      	nop
 800b60c:	e7fe      	b.n	800b60c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b60e:	235c      	movs	r3, #92	; 0x5c
 800b610:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	2b5c      	cmp	r3, #92	; 0x5c
 800b616:	d00a      	beq.n	800b62e <xTaskCreateStatic+0x66>
	__asm volatile
 800b618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b61c:	f383 8811 	msr	BASEPRI, r3
 800b620:	f3bf 8f6f 	isb	sy
 800b624:	f3bf 8f4f 	dsb	sy
 800b628:	61bb      	str	r3, [r7, #24]
}
 800b62a:	bf00      	nop
 800b62c:	e7fe      	b.n	800b62c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b62e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b632:	2b00      	cmp	r3, #0
 800b634:	d01e      	beq.n	800b674 <xTaskCreateStatic+0xac>
 800b636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d01b      	beq.n	800b674 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b63e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b642:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b644:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b648:	2202      	movs	r2, #2
 800b64a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b64e:	2300      	movs	r3, #0
 800b650:	9303      	str	r3, [sp, #12]
 800b652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b654:	9302      	str	r3, [sp, #8]
 800b656:	f107 0314 	add.w	r3, r7, #20
 800b65a:	9301      	str	r3, [sp, #4]
 800b65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b65e:	9300      	str	r3, [sp, #0]
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	68b9      	ldr	r1, [r7, #8]
 800b666:	68f8      	ldr	r0, [r7, #12]
 800b668:	f000 f850 	bl	800b70c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b66c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b66e:	f000 f8dd 	bl	800b82c <prvAddNewTaskToReadyList>
 800b672:	e001      	b.n	800b678 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b674:	2300      	movs	r3, #0
 800b676:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b678:	697b      	ldr	r3, [r7, #20]
	}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3728      	adds	r7, #40	; 0x28
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}

0800b682 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b682:	b580      	push	{r7, lr}
 800b684:	b08c      	sub	sp, #48	; 0x30
 800b686:	af04      	add	r7, sp, #16
 800b688:	60f8      	str	r0, [r7, #12]
 800b68a:	60b9      	str	r1, [r7, #8]
 800b68c:	603b      	str	r3, [r7, #0]
 800b68e:	4613      	mov	r3, r2
 800b690:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b692:	88fb      	ldrh	r3, [r7, #6]
 800b694:	009b      	lsls	r3, r3, #2
 800b696:	4618      	mov	r0, r3
 800b698:	f001 fd36 	bl	800d108 <pvPortMalloc>
 800b69c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d00e      	beq.n	800b6c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b6a4:	205c      	movs	r0, #92	; 0x5c
 800b6a6:	f001 fd2f 	bl	800d108 <pvPortMalloc>
 800b6aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b6ac:	69fb      	ldr	r3, [r7, #28]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d003      	beq.n	800b6ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b6b2:	69fb      	ldr	r3, [r7, #28]
 800b6b4:	697a      	ldr	r2, [r7, #20]
 800b6b6:	631a      	str	r2, [r3, #48]	; 0x30
 800b6b8:	e005      	b.n	800b6c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b6ba:	6978      	ldr	r0, [r7, #20]
 800b6bc:	f001 fdcc 	bl	800d258 <vPortFree>
 800b6c0:	e001      	b.n	800b6c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b6c6:	69fb      	ldr	r3, [r7, #28]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d017      	beq.n	800b6fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b6cc:	69fb      	ldr	r3, [r7, #28]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b6d4:	88fa      	ldrh	r2, [r7, #6]
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	9303      	str	r3, [sp, #12]
 800b6da:	69fb      	ldr	r3, [r7, #28]
 800b6dc:	9302      	str	r3, [sp, #8]
 800b6de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e0:	9301      	str	r3, [sp, #4]
 800b6e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e4:	9300      	str	r3, [sp, #0]
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	68b9      	ldr	r1, [r7, #8]
 800b6ea:	68f8      	ldr	r0, [r7, #12]
 800b6ec:	f000 f80e 	bl	800b70c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b6f0:	69f8      	ldr	r0, [r7, #28]
 800b6f2:	f000 f89b 	bl	800b82c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	61bb      	str	r3, [r7, #24]
 800b6fa:	e002      	b.n	800b702 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b6fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b700:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b702:	69bb      	ldr	r3, [r7, #24]
	}
 800b704:	4618      	mov	r0, r3
 800b706:	3720      	adds	r7, #32
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b088      	sub	sp, #32
 800b710:	af00      	add	r7, sp, #0
 800b712:	60f8      	str	r0, [r7, #12]
 800b714:	60b9      	str	r1, [r7, #8]
 800b716:	607a      	str	r2, [r7, #4]
 800b718:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	009b      	lsls	r3, r3, #2
 800b722:	461a      	mov	r2, r3
 800b724:	21a5      	movs	r1, #165	; 0xa5
 800b726:	f001 ff4f 	bl	800d5c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b72a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b72c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b72e:	6879      	ldr	r1, [r7, #4]
 800b730:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b734:	440b      	add	r3, r1
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	4413      	add	r3, r2
 800b73a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b73c:	69bb      	ldr	r3, [r7, #24]
 800b73e:	f023 0307 	bic.w	r3, r3, #7
 800b742:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b744:	69bb      	ldr	r3, [r7, #24]
 800b746:	f003 0307 	and.w	r3, r3, #7
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d00a      	beq.n	800b764 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b752:	f383 8811 	msr	BASEPRI, r3
 800b756:	f3bf 8f6f 	isb	sy
 800b75a:	f3bf 8f4f 	dsb	sy
 800b75e:	617b      	str	r3, [r7, #20]
}
 800b760:	bf00      	nop
 800b762:	e7fe      	b.n	800b762 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d01f      	beq.n	800b7aa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b76a:	2300      	movs	r3, #0
 800b76c:	61fb      	str	r3, [r7, #28]
 800b76e:	e012      	b.n	800b796 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b770:	68ba      	ldr	r2, [r7, #8]
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	4413      	add	r3, r2
 800b776:	7819      	ldrb	r1, [r3, #0]
 800b778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b77a:	69fb      	ldr	r3, [r7, #28]
 800b77c:	4413      	add	r3, r2
 800b77e:	3334      	adds	r3, #52	; 0x34
 800b780:	460a      	mov	r2, r1
 800b782:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b784:	68ba      	ldr	r2, [r7, #8]
 800b786:	69fb      	ldr	r3, [r7, #28]
 800b788:	4413      	add	r3, r2
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d006      	beq.n	800b79e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b790:	69fb      	ldr	r3, [r7, #28]
 800b792:	3301      	adds	r3, #1
 800b794:	61fb      	str	r3, [r7, #28]
 800b796:	69fb      	ldr	r3, [r7, #28]
 800b798:	2b0f      	cmp	r3, #15
 800b79a:	d9e9      	bls.n	800b770 <prvInitialiseNewTask+0x64>
 800b79c:	e000      	b.n	800b7a0 <prvInitialiseNewTask+0x94>
			{
				break;
 800b79e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b7a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b7a8:	e003      	b.n	800b7b2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b4:	2b37      	cmp	r3, #55	; 0x37
 800b7b6:	d901      	bls.n	800b7bc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b7b8:	2337      	movs	r3, #55	; 0x37
 800b7ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b7bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7c6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d0:	3304      	adds	r3, #4
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f7ff f978 	bl	800aac8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b7d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7da:	3318      	adds	r3, #24
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7ff f973 	bl	800aac8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b7f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b7fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b800:	2200      	movs	r2, #0
 800b802:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b806:	683a      	ldr	r2, [r7, #0]
 800b808:	68f9      	ldr	r1, [r7, #12]
 800b80a:	69b8      	ldr	r0, [r7, #24]
 800b80c:	f001 fa2e 	bl	800cc6c <pxPortInitialiseStack>
 800b810:	4602      	mov	r2, r0
 800b812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b814:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b81e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b820:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b822:	bf00      	nop
 800b824:	3720      	adds	r7, #32
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
	...

0800b82c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b834:	f001 fb46 	bl	800cec4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b838:	4b2d      	ldr	r3, [pc, #180]	; (800b8f0 <prvAddNewTaskToReadyList+0xc4>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	3301      	adds	r3, #1
 800b83e:	4a2c      	ldr	r2, [pc, #176]	; (800b8f0 <prvAddNewTaskToReadyList+0xc4>)
 800b840:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b842:	4b2c      	ldr	r3, [pc, #176]	; (800b8f4 <prvAddNewTaskToReadyList+0xc8>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d109      	bne.n	800b85e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b84a:	4a2a      	ldr	r2, [pc, #168]	; (800b8f4 <prvAddNewTaskToReadyList+0xc8>)
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b850:	4b27      	ldr	r3, [pc, #156]	; (800b8f0 <prvAddNewTaskToReadyList+0xc4>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2b01      	cmp	r3, #1
 800b856:	d110      	bne.n	800b87a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b858:	f000 fce2 	bl	800c220 <prvInitialiseTaskLists>
 800b85c:	e00d      	b.n	800b87a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b85e:	4b26      	ldr	r3, [pc, #152]	; (800b8f8 <prvAddNewTaskToReadyList+0xcc>)
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d109      	bne.n	800b87a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b866:	4b23      	ldr	r3, [pc, #140]	; (800b8f4 <prvAddNewTaskToReadyList+0xc8>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b870:	429a      	cmp	r2, r3
 800b872:	d802      	bhi.n	800b87a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b874:	4a1f      	ldr	r2, [pc, #124]	; (800b8f4 <prvAddNewTaskToReadyList+0xc8>)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b87a:	4b20      	ldr	r3, [pc, #128]	; (800b8fc <prvAddNewTaskToReadyList+0xd0>)
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	3301      	adds	r3, #1
 800b880:	4a1e      	ldr	r2, [pc, #120]	; (800b8fc <prvAddNewTaskToReadyList+0xd0>)
 800b882:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b884:	4b1d      	ldr	r3, [pc, #116]	; (800b8fc <prvAddNewTaskToReadyList+0xd0>)
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b890:	4b1b      	ldr	r3, [pc, #108]	; (800b900 <prvAddNewTaskToReadyList+0xd4>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	429a      	cmp	r2, r3
 800b896:	d903      	bls.n	800b8a0 <prvAddNewTaskToReadyList+0x74>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b89c:	4a18      	ldr	r2, [pc, #96]	; (800b900 <prvAddNewTaskToReadyList+0xd4>)
 800b89e:	6013      	str	r3, [r2, #0]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8a4:	4613      	mov	r3, r2
 800b8a6:	009b      	lsls	r3, r3, #2
 800b8a8:	4413      	add	r3, r2
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	4a15      	ldr	r2, [pc, #84]	; (800b904 <prvAddNewTaskToReadyList+0xd8>)
 800b8ae:	441a      	add	r2, r3
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	3304      	adds	r3, #4
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	4610      	mov	r0, r2
 800b8b8:	f7ff f913 	bl	800aae2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b8bc:	f001 fb32 	bl	800cf24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b8c0:	4b0d      	ldr	r3, [pc, #52]	; (800b8f8 <prvAddNewTaskToReadyList+0xcc>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d00e      	beq.n	800b8e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b8c8:	4b0a      	ldr	r3, [pc, #40]	; (800b8f4 <prvAddNewTaskToReadyList+0xc8>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d207      	bcs.n	800b8e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b8d6:	4b0c      	ldr	r3, [pc, #48]	; (800b908 <prvAddNewTaskToReadyList+0xdc>)
 800b8d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8dc:	601a      	str	r2, [r3, #0]
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b8e6:	bf00      	nop
 800b8e8:	3708      	adds	r7, #8
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	200092bc 	.word	0x200092bc
 800b8f4:	20008de8 	.word	0x20008de8
 800b8f8:	200092c8 	.word	0x200092c8
 800b8fc:	200092d8 	.word	0x200092d8
 800b900:	200092c4 	.word	0x200092c4
 800b904:	20008dec 	.word	0x20008dec
 800b908:	e000ed04 	.word	0xe000ed04

0800b90c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b084      	sub	sp, #16
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b914:	2300      	movs	r3, #0
 800b916:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d017      	beq.n	800b94e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b91e:	4b13      	ldr	r3, [pc, #76]	; (800b96c <vTaskDelay+0x60>)
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d00a      	beq.n	800b93c <vTaskDelay+0x30>
	__asm volatile
 800b926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92a:	f383 8811 	msr	BASEPRI, r3
 800b92e:	f3bf 8f6f 	isb	sy
 800b932:	f3bf 8f4f 	dsb	sy
 800b936:	60bb      	str	r3, [r7, #8]
}
 800b938:	bf00      	nop
 800b93a:	e7fe      	b.n	800b93a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b93c:	f000 f880 	bl	800ba40 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b940:	2100      	movs	r1, #0
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 fdce 	bl	800c4e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b948:	f000 f888 	bl	800ba5c <xTaskResumeAll>
 800b94c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d107      	bne.n	800b964 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b954:	4b06      	ldr	r3, [pc, #24]	; (800b970 <vTaskDelay+0x64>)
 800b956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b95a:	601a      	str	r2, [r3, #0]
 800b95c:	f3bf 8f4f 	dsb	sy
 800b960:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b964:	bf00      	nop
 800b966:	3710      	adds	r7, #16
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}
 800b96c:	200092e4 	.word	0x200092e4
 800b970:	e000ed04 	.word	0xe000ed04

0800b974 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b08a      	sub	sp, #40	; 0x28
 800b978:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b97a:	2300      	movs	r3, #0
 800b97c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b97e:	2300      	movs	r3, #0
 800b980:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b982:	463a      	mov	r2, r7
 800b984:	1d39      	adds	r1, r7, #4
 800b986:	f107 0308 	add.w	r3, r7, #8
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7fe fdfe 	bl	800a58c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b990:	6839      	ldr	r1, [r7, #0]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	68ba      	ldr	r2, [r7, #8]
 800b996:	9202      	str	r2, [sp, #8]
 800b998:	9301      	str	r3, [sp, #4]
 800b99a:	2300      	movs	r3, #0
 800b99c:	9300      	str	r3, [sp, #0]
 800b99e:	2300      	movs	r3, #0
 800b9a0:	460a      	mov	r2, r1
 800b9a2:	4921      	ldr	r1, [pc, #132]	; (800ba28 <vTaskStartScheduler+0xb4>)
 800b9a4:	4821      	ldr	r0, [pc, #132]	; (800ba2c <vTaskStartScheduler+0xb8>)
 800b9a6:	f7ff fe0f 	bl	800b5c8 <xTaskCreateStatic>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	4a20      	ldr	r2, [pc, #128]	; (800ba30 <vTaskStartScheduler+0xbc>)
 800b9ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b9b0:	4b1f      	ldr	r3, [pc, #124]	; (800ba30 <vTaskStartScheduler+0xbc>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d002      	beq.n	800b9be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	617b      	str	r3, [r7, #20]
 800b9bc:	e001      	b.n	800b9c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	2b01      	cmp	r3, #1
 800b9c6:	d102      	bne.n	800b9ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b9c8:	f000 fde0 	bl	800c58c <xTimerCreateTimerTask>
 800b9cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	d116      	bne.n	800ba02 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d8:	f383 8811 	msr	BASEPRI, r3
 800b9dc:	f3bf 8f6f 	isb	sy
 800b9e0:	f3bf 8f4f 	dsb	sy
 800b9e4:	613b      	str	r3, [r7, #16]
}
 800b9e6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b9e8:	4b12      	ldr	r3, [pc, #72]	; (800ba34 <vTaskStartScheduler+0xc0>)
 800b9ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b9ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b9f0:	4b11      	ldr	r3, [pc, #68]	; (800ba38 <vTaskStartScheduler+0xc4>)
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b9f6:	4b11      	ldr	r3, [pc, #68]	; (800ba3c <vTaskStartScheduler+0xc8>)
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b9fc:	f001 f9c0 	bl	800cd80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ba00:	e00e      	b.n	800ba20 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba08:	d10a      	bne.n	800ba20 <vTaskStartScheduler+0xac>
	__asm volatile
 800ba0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0e:	f383 8811 	msr	BASEPRI, r3
 800ba12:	f3bf 8f6f 	isb	sy
 800ba16:	f3bf 8f4f 	dsb	sy
 800ba1a:	60fb      	str	r3, [r7, #12]
}
 800ba1c:	bf00      	nop
 800ba1e:	e7fe      	b.n	800ba1e <vTaskStartScheduler+0xaa>
}
 800ba20:	bf00      	nop
 800ba22:	3718      	adds	r7, #24
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	0800d644 	.word	0x0800d644
 800ba2c:	0800c1ed 	.word	0x0800c1ed
 800ba30:	200092e0 	.word	0x200092e0
 800ba34:	200092dc 	.word	0x200092dc
 800ba38:	200092c8 	.word	0x200092c8
 800ba3c:	200092c0 	.word	0x200092c0

0800ba40 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ba40:	b480      	push	{r7}
 800ba42:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ba44:	4b04      	ldr	r3, [pc, #16]	; (800ba58 <vTaskSuspendAll+0x18>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	4a03      	ldr	r2, [pc, #12]	; (800ba58 <vTaskSuspendAll+0x18>)
 800ba4c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ba4e:	bf00      	nop
 800ba50:	46bd      	mov	sp, r7
 800ba52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba56:	4770      	bx	lr
 800ba58:	200092e4 	.word	0x200092e4

0800ba5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ba62:	2300      	movs	r3, #0
 800ba64:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ba66:	2300      	movs	r3, #0
 800ba68:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ba6a:	4b42      	ldr	r3, [pc, #264]	; (800bb74 <xTaskResumeAll+0x118>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d10a      	bne.n	800ba88 <xTaskResumeAll+0x2c>
	__asm volatile
 800ba72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba76:	f383 8811 	msr	BASEPRI, r3
 800ba7a:	f3bf 8f6f 	isb	sy
 800ba7e:	f3bf 8f4f 	dsb	sy
 800ba82:	603b      	str	r3, [r7, #0]
}
 800ba84:	bf00      	nop
 800ba86:	e7fe      	b.n	800ba86 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ba88:	f001 fa1c 	bl	800cec4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ba8c:	4b39      	ldr	r3, [pc, #228]	; (800bb74 <xTaskResumeAll+0x118>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	3b01      	subs	r3, #1
 800ba92:	4a38      	ldr	r2, [pc, #224]	; (800bb74 <xTaskResumeAll+0x118>)
 800ba94:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba96:	4b37      	ldr	r3, [pc, #220]	; (800bb74 <xTaskResumeAll+0x118>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d162      	bne.n	800bb64 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ba9e:	4b36      	ldr	r3, [pc, #216]	; (800bb78 <xTaskResumeAll+0x11c>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d05e      	beq.n	800bb64 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800baa6:	e02f      	b.n	800bb08 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800baa8:	4b34      	ldr	r3, [pc, #208]	; (800bb7c <xTaskResumeAll+0x120>)
 800baaa:	68db      	ldr	r3, [r3, #12]
 800baac:	68db      	ldr	r3, [r3, #12]
 800baae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	3318      	adds	r3, #24
 800bab4:	4618      	mov	r0, r3
 800bab6:	f7ff f871 	bl	800ab9c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3304      	adds	r3, #4
 800babe:	4618      	mov	r0, r3
 800bac0:	f7ff f86c 	bl	800ab9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bac8:	4b2d      	ldr	r3, [pc, #180]	; (800bb80 <xTaskResumeAll+0x124>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	429a      	cmp	r2, r3
 800bace:	d903      	bls.n	800bad8 <xTaskResumeAll+0x7c>
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad4:	4a2a      	ldr	r2, [pc, #168]	; (800bb80 <xTaskResumeAll+0x124>)
 800bad6:	6013      	str	r3, [r2, #0]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800badc:	4613      	mov	r3, r2
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4413      	add	r3, r2
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	4a27      	ldr	r2, [pc, #156]	; (800bb84 <xTaskResumeAll+0x128>)
 800bae6:	441a      	add	r2, r3
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	3304      	adds	r3, #4
 800baec:	4619      	mov	r1, r3
 800baee:	4610      	mov	r0, r2
 800baf0:	f7fe fff7 	bl	800aae2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baf8:	4b23      	ldr	r3, [pc, #140]	; (800bb88 <xTaskResumeAll+0x12c>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bafe:	429a      	cmp	r2, r3
 800bb00:	d302      	bcc.n	800bb08 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bb02:	4b22      	ldr	r3, [pc, #136]	; (800bb8c <xTaskResumeAll+0x130>)
 800bb04:	2201      	movs	r2, #1
 800bb06:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bb08:	4b1c      	ldr	r3, [pc, #112]	; (800bb7c <xTaskResumeAll+0x120>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d1cb      	bne.n	800baa8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d001      	beq.n	800bb1a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bb16:	f000 fc21 	bl	800c35c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bb1a:	4b1d      	ldr	r3, [pc, #116]	; (800bb90 <xTaskResumeAll+0x134>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d010      	beq.n	800bb48 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bb26:	f000 f847 	bl	800bbb8 <xTaskIncrementTick>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d002      	beq.n	800bb36 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bb30:	4b16      	ldr	r3, [pc, #88]	; (800bb8c <xTaskResumeAll+0x130>)
 800bb32:	2201      	movs	r2, #1
 800bb34:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	3b01      	subs	r3, #1
 800bb3a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d1f1      	bne.n	800bb26 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bb42:	4b13      	ldr	r3, [pc, #76]	; (800bb90 <xTaskResumeAll+0x134>)
 800bb44:	2200      	movs	r2, #0
 800bb46:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bb48:	4b10      	ldr	r3, [pc, #64]	; (800bb8c <xTaskResumeAll+0x130>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d009      	beq.n	800bb64 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bb50:	2301      	movs	r3, #1
 800bb52:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bb54:	4b0f      	ldr	r3, [pc, #60]	; (800bb94 <xTaskResumeAll+0x138>)
 800bb56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb5a:	601a      	str	r2, [r3, #0]
 800bb5c:	f3bf 8f4f 	dsb	sy
 800bb60:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb64:	f001 f9de 	bl	800cf24 <vPortExitCritical>

	return xAlreadyYielded;
 800bb68:	68bb      	ldr	r3, [r7, #8]
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3710      	adds	r7, #16
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	200092e4 	.word	0x200092e4
 800bb78:	200092bc 	.word	0x200092bc
 800bb7c:	2000927c 	.word	0x2000927c
 800bb80:	200092c4 	.word	0x200092c4
 800bb84:	20008dec 	.word	0x20008dec
 800bb88:	20008de8 	.word	0x20008de8
 800bb8c:	200092d0 	.word	0x200092d0
 800bb90:	200092cc 	.word	0x200092cc
 800bb94:	e000ed04 	.word	0xe000ed04

0800bb98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b083      	sub	sp, #12
 800bb9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bb9e:	4b05      	ldr	r3, [pc, #20]	; (800bbb4 <xTaskGetTickCount+0x1c>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bba4:	687b      	ldr	r3, [r7, #4]
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	370c      	adds	r7, #12
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb0:	4770      	bx	lr
 800bbb2:	bf00      	nop
 800bbb4:	200092c0 	.word	0x200092c0

0800bbb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b086      	sub	sp, #24
 800bbbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbc2:	4b53      	ldr	r3, [pc, #332]	; (800bd10 <xTaskIncrementTick+0x158>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	f040 8095 	bne.w	800bcf6 <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bbcc:	4b51      	ldr	r3, [pc, #324]	; (800bd14 <xTaskIncrementTick+0x15c>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	3301      	adds	r3, #1
 800bbd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bbd4:	4a4f      	ldr	r2, [pc, #316]	; (800bd14 <xTaskIncrementTick+0x15c>)
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bbda:	693b      	ldr	r3, [r7, #16]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d120      	bne.n	800bc22 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bbe0:	4b4d      	ldr	r3, [pc, #308]	; (800bd18 <xTaskIncrementTick+0x160>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d00a      	beq.n	800bc00 <xTaskIncrementTick+0x48>
	__asm volatile
 800bbea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbee:	f383 8811 	msr	BASEPRI, r3
 800bbf2:	f3bf 8f6f 	isb	sy
 800bbf6:	f3bf 8f4f 	dsb	sy
 800bbfa:	603b      	str	r3, [r7, #0]
}
 800bbfc:	bf00      	nop
 800bbfe:	e7fe      	b.n	800bbfe <xTaskIncrementTick+0x46>
 800bc00:	4b45      	ldr	r3, [pc, #276]	; (800bd18 <xTaskIncrementTick+0x160>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	60fb      	str	r3, [r7, #12]
 800bc06:	4b45      	ldr	r3, [pc, #276]	; (800bd1c <xTaskIncrementTick+0x164>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a43      	ldr	r2, [pc, #268]	; (800bd18 <xTaskIncrementTick+0x160>)
 800bc0c:	6013      	str	r3, [r2, #0]
 800bc0e:	4a43      	ldr	r2, [pc, #268]	; (800bd1c <xTaskIncrementTick+0x164>)
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	6013      	str	r3, [r2, #0]
 800bc14:	4b42      	ldr	r3, [pc, #264]	; (800bd20 <xTaskIncrementTick+0x168>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	4a41      	ldr	r2, [pc, #260]	; (800bd20 <xTaskIncrementTick+0x168>)
 800bc1c:	6013      	str	r3, [r2, #0]
 800bc1e:	f000 fb9d 	bl	800c35c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bc22:	4b40      	ldr	r3, [pc, #256]	; (800bd24 <xTaskIncrementTick+0x16c>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	693a      	ldr	r2, [r7, #16]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d349      	bcc.n	800bcc0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc2c:	4b3a      	ldr	r3, [pc, #232]	; (800bd18 <xTaskIncrementTick+0x160>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d104      	bne.n	800bc40 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc36:	4b3b      	ldr	r3, [pc, #236]	; (800bd24 <xTaskIncrementTick+0x16c>)
 800bc38:	f04f 32ff 	mov.w	r2, #4294967295
 800bc3c:	601a      	str	r2, [r3, #0]
					break;
 800bc3e:	e03f      	b.n	800bcc0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc40:	4b35      	ldr	r3, [pc, #212]	; (800bd18 <xTaskIncrementTick+0x160>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	68db      	ldr	r3, [r3, #12]
 800bc46:	68db      	ldr	r3, [r3, #12]
 800bc48:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bc50:	693a      	ldr	r2, [r7, #16]
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d203      	bcs.n	800bc60 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bc58:	4a32      	ldr	r2, [pc, #200]	; (800bd24 <xTaskIncrementTick+0x16c>)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bc5e:	e02f      	b.n	800bcc0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	3304      	adds	r3, #4
 800bc64:	4618      	mov	r0, r3
 800bc66:	f7fe ff99 	bl	800ab9c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d004      	beq.n	800bc7c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	3318      	adds	r3, #24
 800bc76:	4618      	mov	r0, r3
 800bc78:	f7fe ff90 	bl	800ab9c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc80:	4b29      	ldr	r3, [pc, #164]	; (800bd28 <xTaskIncrementTick+0x170>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	429a      	cmp	r2, r3
 800bc86:	d903      	bls.n	800bc90 <xTaskIncrementTick+0xd8>
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc8c:	4a26      	ldr	r2, [pc, #152]	; (800bd28 <xTaskIncrementTick+0x170>)
 800bc8e:	6013      	str	r3, [r2, #0]
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc94:	4613      	mov	r3, r2
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	4413      	add	r3, r2
 800bc9a:	009b      	lsls	r3, r3, #2
 800bc9c:	4a23      	ldr	r2, [pc, #140]	; (800bd2c <xTaskIncrementTick+0x174>)
 800bc9e:	441a      	add	r2, r3
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	3304      	adds	r3, #4
 800bca4:	4619      	mov	r1, r3
 800bca6:	4610      	mov	r0, r2
 800bca8:	f7fe ff1b 	bl	800aae2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb0:	4b1f      	ldr	r3, [pc, #124]	; (800bd30 <xTaskIncrementTick+0x178>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcb6:	429a      	cmp	r2, r3
 800bcb8:	d3b8      	bcc.n	800bc2c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bcbe:	e7b5      	b.n	800bc2c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bcc0:	4b1b      	ldr	r3, [pc, #108]	; (800bd30 <xTaskIncrementTick+0x178>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcc6:	4919      	ldr	r1, [pc, #100]	; (800bd2c <xTaskIncrementTick+0x174>)
 800bcc8:	4613      	mov	r3, r2
 800bcca:	009b      	lsls	r3, r3, #2
 800bccc:	4413      	add	r3, r2
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	440b      	add	r3, r1
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d901      	bls.n	800bcdc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800bcdc:	4b15      	ldr	r3, [pc, #84]	; (800bd34 <xTaskIncrementTick+0x17c>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d101      	bne.n	800bce8 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 800bce4:	f7f4 fc97 	bl	8000616 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bce8:	4b13      	ldr	r3, [pc, #76]	; (800bd38 <xTaskIncrementTick+0x180>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d009      	beq.n	800bd04 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	617b      	str	r3, [r7, #20]
 800bcf4:	e006      	b.n	800bd04 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bcf6:	4b0f      	ldr	r3, [pc, #60]	; (800bd34 <xTaskIncrementTick+0x17c>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	3301      	adds	r3, #1
 800bcfc:	4a0d      	ldr	r2, [pc, #52]	; (800bd34 <xTaskIncrementTick+0x17c>)
 800bcfe:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800bd00:	f7f4 fc89 	bl	8000616 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800bd04:	697b      	ldr	r3, [r7, #20]
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3718      	adds	r7, #24
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	200092e4 	.word	0x200092e4
 800bd14:	200092c0 	.word	0x200092c0
 800bd18:	20009274 	.word	0x20009274
 800bd1c:	20009278 	.word	0x20009278
 800bd20:	200092d4 	.word	0x200092d4
 800bd24:	200092dc 	.word	0x200092dc
 800bd28:	200092c4 	.word	0x200092c4
 800bd2c:	20008dec 	.word	0x20008dec
 800bd30:	20008de8 	.word	0x20008de8
 800bd34:	200092cc 	.word	0x200092cc
 800bd38:	200092d0 	.word	0x200092d0

0800bd3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b086      	sub	sp, #24
 800bd40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bd42:	4b3a      	ldr	r3, [pc, #232]	; (800be2c <vTaskSwitchContext+0xf0>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d003      	beq.n	800bd52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bd4a:	4b39      	ldr	r3, [pc, #228]	; (800be30 <vTaskSwitchContext+0xf4>)
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bd50:	e068      	b.n	800be24 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 800bd52:	4b37      	ldr	r3, [pc, #220]	; (800be30 <vTaskSwitchContext+0xf4>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800bd58:	4b36      	ldr	r3, [pc, #216]	; (800be34 <vTaskSwitchContext+0xf8>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd5e:	613b      	str	r3, [r7, #16]
 800bd60:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800bd64:	60fb      	str	r3, [r7, #12]
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	68fa      	ldr	r2, [r7, #12]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d111      	bne.n	800bd94 <vTaskSwitchContext+0x58>
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	3304      	adds	r3, #4
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	68fa      	ldr	r2, [r7, #12]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d10b      	bne.n	800bd94 <vTaskSwitchContext+0x58>
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	3308      	adds	r3, #8
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	68fa      	ldr	r2, [r7, #12]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d105      	bne.n	800bd94 <vTaskSwitchContext+0x58>
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	330c      	adds	r3, #12
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d008      	beq.n	800bda6 <vTaskSwitchContext+0x6a>
 800bd94:	4b27      	ldr	r3, [pc, #156]	; (800be34 <vTaskSwitchContext+0xf8>)
 800bd96:	681a      	ldr	r2, [r3, #0]
 800bd98:	4b26      	ldr	r3, [pc, #152]	; (800be34 <vTaskSwitchContext+0xf8>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	3334      	adds	r3, #52	; 0x34
 800bd9e:	4619      	mov	r1, r3
 800bda0:	4610      	mov	r0, r2
 800bda2:	f7f4 fc3f 	bl	8000624 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bda6:	4b24      	ldr	r3, [pc, #144]	; (800be38 <vTaskSwitchContext+0xfc>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	617b      	str	r3, [r7, #20]
 800bdac:	e010      	b.n	800bdd0 <vTaskSwitchContext+0x94>
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d10a      	bne.n	800bdca <vTaskSwitchContext+0x8e>
	__asm volatile
 800bdb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb8:	f383 8811 	msr	BASEPRI, r3
 800bdbc:	f3bf 8f6f 	isb	sy
 800bdc0:	f3bf 8f4f 	dsb	sy
 800bdc4:	607b      	str	r3, [r7, #4]
}
 800bdc6:	bf00      	nop
 800bdc8:	e7fe      	b.n	800bdc8 <vTaskSwitchContext+0x8c>
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	3b01      	subs	r3, #1
 800bdce:	617b      	str	r3, [r7, #20]
 800bdd0:	491a      	ldr	r1, [pc, #104]	; (800be3c <vTaskSwitchContext+0x100>)
 800bdd2:	697a      	ldr	r2, [r7, #20]
 800bdd4:	4613      	mov	r3, r2
 800bdd6:	009b      	lsls	r3, r3, #2
 800bdd8:	4413      	add	r3, r2
 800bdda:	009b      	lsls	r3, r3, #2
 800bddc:	440b      	add	r3, r1
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d0e4      	beq.n	800bdae <vTaskSwitchContext+0x72>
 800bde4:	697a      	ldr	r2, [r7, #20]
 800bde6:	4613      	mov	r3, r2
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	4413      	add	r3, r2
 800bdec:	009b      	lsls	r3, r3, #2
 800bdee:	4a13      	ldr	r2, [pc, #76]	; (800be3c <vTaskSwitchContext+0x100>)
 800bdf0:	4413      	add	r3, r2
 800bdf2:	60bb      	str	r3, [r7, #8]
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	685b      	ldr	r3, [r3, #4]
 800bdf8:	685a      	ldr	r2, [r3, #4]
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	605a      	str	r2, [r3, #4]
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	685a      	ldr	r2, [r3, #4]
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	3308      	adds	r3, #8
 800be06:	429a      	cmp	r2, r3
 800be08:	d104      	bne.n	800be14 <vTaskSwitchContext+0xd8>
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	685a      	ldr	r2, [r3, #4]
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	605a      	str	r2, [r3, #4]
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	685b      	ldr	r3, [r3, #4]
 800be18:	68db      	ldr	r3, [r3, #12]
 800be1a:	4a06      	ldr	r2, [pc, #24]	; (800be34 <vTaskSwitchContext+0xf8>)
 800be1c:	6013      	str	r3, [r2, #0]
 800be1e:	4a06      	ldr	r2, [pc, #24]	; (800be38 <vTaskSwitchContext+0xfc>)
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	6013      	str	r3, [r2, #0]
}
 800be24:	bf00      	nop
 800be26:	3718      	adds	r7, #24
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}
 800be2c:	200092e4 	.word	0x200092e4
 800be30:	200092d0 	.word	0x200092d0
 800be34:	20008de8 	.word	0x20008de8
 800be38:	200092c4 	.word	0x200092c4
 800be3c:	20008dec 	.word	0x20008dec

0800be40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d10a      	bne.n	800be66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800be50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be54:	f383 8811 	msr	BASEPRI, r3
 800be58:	f3bf 8f6f 	isb	sy
 800be5c:	f3bf 8f4f 	dsb	sy
 800be60:	60fb      	str	r3, [r7, #12]
}
 800be62:	bf00      	nop
 800be64:	e7fe      	b.n	800be64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800be66:	4b07      	ldr	r3, [pc, #28]	; (800be84 <vTaskPlaceOnEventList+0x44>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	3318      	adds	r3, #24
 800be6c:	4619      	mov	r1, r3
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f7fe fe5b 	bl	800ab2a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800be74:	2101      	movs	r1, #1
 800be76:	6838      	ldr	r0, [r7, #0]
 800be78:	f000 fb34 	bl	800c4e4 <prvAddCurrentTaskToDelayedList>
}
 800be7c:	bf00      	nop
 800be7e:	3710      	adds	r7, #16
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}
 800be84:	20008de8 	.word	0x20008de8

0800be88 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	60f8      	str	r0, [r7, #12]
 800be90:	60b9      	str	r1, [r7, #8]
 800be92:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10a      	bne.n	800beb0 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800be9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be9e:	f383 8811 	msr	BASEPRI, r3
 800bea2:	f3bf 8f6f 	isb	sy
 800bea6:	f3bf 8f4f 	dsb	sy
 800beaa:	617b      	str	r3, [r7, #20]
}
 800beac:	bf00      	nop
 800beae:	e7fe      	b.n	800beae <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800beb0:	4b11      	ldr	r3, [pc, #68]	; (800bef8 <vTaskPlaceOnUnorderedEventList+0x70>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d10a      	bne.n	800bece <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800beb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bebc:	f383 8811 	msr	BASEPRI, r3
 800bec0:	f3bf 8f6f 	isb	sy
 800bec4:	f3bf 8f4f 	dsb	sy
 800bec8:	613b      	str	r3, [r7, #16]
}
 800beca:	bf00      	nop
 800becc:	e7fe      	b.n	800becc <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800bece:	4b0b      	ldr	r3, [pc, #44]	; (800befc <vTaskPlaceOnUnorderedEventList+0x74>)
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	68ba      	ldr	r2, [r7, #8]
 800bed4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800bed8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800beda:	4b08      	ldr	r3, [pc, #32]	; (800befc <vTaskPlaceOnUnorderedEventList+0x74>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	3318      	adds	r3, #24
 800bee0:	4619      	mov	r1, r3
 800bee2:	68f8      	ldr	r0, [r7, #12]
 800bee4:	f7fe fdfd 	bl	800aae2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bee8:	2101      	movs	r1, #1
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f000 fafa 	bl	800c4e4 <prvAddCurrentTaskToDelayedList>
}
 800bef0:	bf00      	nop
 800bef2:	3718      	adds	r7, #24
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd80      	pop	{r7, pc}
 800bef8:	200092e4 	.word	0x200092e4
 800befc:	20008de8 	.word	0x20008de8

0800bf00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b086      	sub	sp, #24
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	60f8      	str	r0, [r7, #12]
 800bf08:	60b9      	str	r1, [r7, #8]
 800bf0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d10a      	bne.n	800bf28 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bf12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf16:	f383 8811 	msr	BASEPRI, r3
 800bf1a:	f3bf 8f6f 	isb	sy
 800bf1e:	f3bf 8f4f 	dsb	sy
 800bf22:	617b      	str	r3, [r7, #20]
}
 800bf24:	bf00      	nop
 800bf26:	e7fe      	b.n	800bf26 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bf28:	4b0a      	ldr	r3, [pc, #40]	; (800bf54 <vTaskPlaceOnEventListRestricted+0x54>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	3318      	adds	r3, #24
 800bf2e:	4619      	mov	r1, r3
 800bf30:	68f8      	ldr	r0, [r7, #12]
 800bf32:	f7fe fdd6 	bl	800aae2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d002      	beq.n	800bf42 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bf3c:	f04f 33ff 	mov.w	r3, #4294967295
 800bf40:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bf42:	6879      	ldr	r1, [r7, #4]
 800bf44:	68b8      	ldr	r0, [r7, #8]
 800bf46:	f000 facd 	bl	800c4e4 <prvAddCurrentTaskToDelayedList>
	}
 800bf4a:	bf00      	nop
 800bf4c:	3718      	adds	r7, #24
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	20008de8 	.word	0x20008de8

0800bf58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b086      	sub	sp, #24
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	68db      	ldr	r3, [r3, #12]
 800bf66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d10a      	bne.n	800bf84 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	60fb      	str	r3, [r7, #12]
}
 800bf80:	bf00      	nop
 800bf82:	e7fe      	b.n	800bf82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	3318      	adds	r3, #24
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f7fe fe07 	bl	800ab9c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf8e:	4b1e      	ldr	r3, [pc, #120]	; (800c008 <xTaskRemoveFromEventList+0xb0>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d11d      	bne.n	800bfd2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	3304      	adds	r3, #4
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7fe fdfe 	bl	800ab9c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfa4:	4b19      	ldr	r3, [pc, #100]	; (800c00c <xTaskRemoveFromEventList+0xb4>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d903      	bls.n	800bfb4 <xTaskRemoveFromEventList+0x5c>
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb0:	4a16      	ldr	r2, [pc, #88]	; (800c00c <xTaskRemoveFromEventList+0xb4>)
 800bfb2:	6013      	str	r3, [r2, #0]
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb8:	4613      	mov	r3, r2
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	4413      	add	r3, r2
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4a13      	ldr	r2, [pc, #76]	; (800c010 <xTaskRemoveFromEventList+0xb8>)
 800bfc2:	441a      	add	r2, r3
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	3304      	adds	r3, #4
 800bfc8:	4619      	mov	r1, r3
 800bfca:	4610      	mov	r0, r2
 800bfcc:	f7fe fd89 	bl	800aae2 <vListInsertEnd>
 800bfd0:	e005      	b.n	800bfde <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	3318      	adds	r3, #24
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	480e      	ldr	r0, [pc, #56]	; (800c014 <xTaskRemoveFromEventList+0xbc>)
 800bfda:	f7fe fd82 	bl	800aae2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfe2:	4b0d      	ldr	r3, [pc, #52]	; (800c018 <xTaskRemoveFromEventList+0xc0>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d905      	bls.n	800bff8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bfec:	2301      	movs	r3, #1
 800bfee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bff0:	4b0a      	ldr	r3, [pc, #40]	; (800c01c <xTaskRemoveFromEventList+0xc4>)
 800bff2:	2201      	movs	r2, #1
 800bff4:	601a      	str	r2, [r3, #0]
 800bff6:	e001      	b.n	800bffc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bff8:	2300      	movs	r3, #0
 800bffa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bffc:	697b      	ldr	r3, [r7, #20]
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3718      	adds	r7, #24
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}
 800c006:	bf00      	nop
 800c008:	200092e4 	.word	0x200092e4
 800c00c:	200092c4 	.word	0x200092c4
 800c010:	20008dec 	.word	0x20008dec
 800c014:	2000927c 	.word	0x2000927c
 800c018:	20008de8 	.word	0x20008de8
 800c01c:	200092d0 	.word	0x200092d0

0800c020 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b086      	sub	sp, #24
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800c02a:	4b29      	ldr	r3, [pc, #164]	; (800c0d0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d10a      	bne.n	800c048 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800c032:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c036:	f383 8811 	msr	BASEPRI, r3
 800c03a:	f3bf 8f6f 	isb	sy
 800c03e:	f3bf 8f4f 	dsb	sy
 800c042:	613b      	str	r3, [r7, #16]
}
 800c044:	bf00      	nop
 800c046:	e7fe      	b.n	800c046 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	68db      	ldr	r3, [r3, #12]
 800c056:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10a      	bne.n	800c074 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800c05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c062:	f383 8811 	msr	BASEPRI, r3
 800c066:	f3bf 8f6f 	isb	sy
 800c06a:	f3bf 8f4f 	dsb	sy
 800c06e:	60fb      	str	r3, [r7, #12]
}
 800c070:	bf00      	nop
 800c072:	e7fe      	b.n	800c072 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f7fe fd91 	bl	800ab9c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	3304      	adds	r3, #4
 800c07e:	4618      	mov	r0, r3
 800c080:	f7fe fd8c 	bl	800ab9c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c088:	4b12      	ldr	r3, [pc, #72]	; (800c0d4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	429a      	cmp	r2, r3
 800c08e:	d903      	bls.n	800c098 <vTaskRemoveFromUnorderedEventList+0x78>
 800c090:	697b      	ldr	r3, [r7, #20]
 800c092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c094:	4a0f      	ldr	r2, [pc, #60]	; (800c0d4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800c096:	6013      	str	r3, [r2, #0]
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c09c:	4613      	mov	r3, r2
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	4413      	add	r3, r2
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	4a0c      	ldr	r2, [pc, #48]	; (800c0d8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800c0a6:	441a      	add	r2, r3
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	3304      	adds	r3, #4
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	4610      	mov	r0, r2
 800c0b0:	f7fe fd17 	bl	800aae2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0b8:	4b08      	ldr	r3, [pc, #32]	; (800c0dc <vTaskRemoveFromUnorderedEventList+0xbc>)
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d902      	bls.n	800c0c8 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800c0c2:	4b07      	ldr	r3, [pc, #28]	; (800c0e0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	601a      	str	r2, [r3, #0]
	}
}
 800c0c8:	bf00      	nop
 800c0ca:	3718      	adds	r7, #24
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bd80      	pop	{r7, pc}
 800c0d0:	200092e4 	.word	0x200092e4
 800c0d4:	200092c4 	.word	0x200092c4
 800c0d8:	20008dec 	.word	0x20008dec
 800c0dc:	20008de8 	.word	0x20008de8
 800c0e0:	200092d0 	.word	0x200092d0

0800c0e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b083      	sub	sp, #12
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c0ec:	4b06      	ldr	r3, [pc, #24]	; (800c108 <vTaskInternalSetTimeOutState+0x24>)
 800c0ee:	681a      	ldr	r2, [r3, #0]
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c0f4:	4b05      	ldr	r3, [pc, #20]	; (800c10c <vTaskInternalSetTimeOutState+0x28>)
 800c0f6:	681a      	ldr	r2, [r3, #0]
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	605a      	str	r2, [r3, #4]
}
 800c0fc:	bf00      	nop
 800c0fe:	370c      	adds	r7, #12
 800c100:	46bd      	mov	sp, r7
 800c102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c106:	4770      	bx	lr
 800c108:	200092d4 	.word	0x200092d4
 800c10c:	200092c0 	.word	0x200092c0

0800c110 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b088      	sub	sp, #32
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d10a      	bne.n	800c136 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c120:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c124:	f383 8811 	msr	BASEPRI, r3
 800c128:	f3bf 8f6f 	isb	sy
 800c12c:	f3bf 8f4f 	dsb	sy
 800c130:	613b      	str	r3, [r7, #16]
}
 800c132:	bf00      	nop
 800c134:	e7fe      	b.n	800c134 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d10a      	bne.n	800c152 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c140:	f383 8811 	msr	BASEPRI, r3
 800c144:	f3bf 8f6f 	isb	sy
 800c148:	f3bf 8f4f 	dsb	sy
 800c14c:	60fb      	str	r3, [r7, #12]
}
 800c14e:	bf00      	nop
 800c150:	e7fe      	b.n	800c150 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c152:	f000 feb7 	bl	800cec4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c156:	4b1d      	ldr	r3, [pc, #116]	; (800c1cc <xTaskCheckForTimeOut+0xbc>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	685b      	ldr	r3, [r3, #4]
 800c160:	69ba      	ldr	r2, [r7, #24]
 800c162:	1ad3      	subs	r3, r2, r3
 800c164:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c16e:	d102      	bne.n	800c176 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c170:	2300      	movs	r3, #0
 800c172:	61fb      	str	r3, [r7, #28]
 800c174:	e023      	b.n	800c1be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681a      	ldr	r2, [r3, #0]
 800c17a:	4b15      	ldr	r3, [pc, #84]	; (800c1d0 <xTaskCheckForTimeOut+0xc0>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d007      	beq.n	800c192 <xTaskCheckForTimeOut+0x82>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	69ba      	ldr	r2, [r7, #24]
 800c188:	429a      	cmp	r2, r3
 800c18a:	d302      	bcc.n	800c192 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c18c:	2301      	movs	r3, #1
 800c18e:	61fb      	str	r3, [r7, #28]
 800c190:	e015      	b.n	800c1be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	697a      	ldr	r2, [r7, #20]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d20b      	bcs.n	800c1b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	681a      	ldr	r2, [r3, #0]
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	1ad2      	subs	r2, r2, r3
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f7ff ff9b 	bl	800c0e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	61fb      	str	r3, [r7, #28]
 800c1b2:	e004      	b.n	800c1be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c1be:	f000 feb1 	bl	800cf24 <vPortExitCritical>

	return xReturn;
 800c1c2:	69fb      	ldr	r3, [r7, #28]
}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	3720      	adds	r7, #32
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	200092c0 	.word	0x200092c0
 800c1d0:	200092d4 	.word	0x200092d4

0800c1d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c1d8:	4b03      	ldr	r3, [pc, #12]	; (800c1e8 <vTaskMissedYield+0x14>)
 800c1da:	2201      	movs	r2, #1
 800c1dc:	601a      	str	r2, [r3, #0]
}
 800c1de:	bf00      	nop
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr
 800c1e8:	200092d0 	.word	0x200092d0

0800c1ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b082      	sub	sp, #8
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c1f4:	f000 f854 	bl	800c2a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c1f8:	4b07      	ldr	r3, [pc, #28]	; (800c218 <prvIdleTask+0x2c>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	2b01      	cmp	r3, #1
 800c1fe:	d907      	bls.n	800c210 <prvIdleTask+0x24>
			{
				taskYIELD();
 800c200:	4b06      	ldr	r3, [pc, #24]	; (800c21c <prvIdleTask+0x30>)
 800c202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c206:	601a      	str	r2, [r3, #0]
 800c208:	f3bf 8f4f 	dsb	sy
 800c20c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800c210:	f7f4 f9fa 	bl	8000608 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800c214:	e7ee      	b.n	800c1f4 <prvIdleTask+0x8>
 800c216:	bf00      	nop
 800c218:	20008dec 	.word	0x20008dec
 800c21c:	e000ed04 	.word	0xe000ed04

0800c220 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b082      	sub	sp, #8
 800c224:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c226:	2300      	movs	r3, #0
 800c228:	607b      	str	r3, [r7, #4]
 800c22a:	e00c      	b.n	800c246 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	4613      	mov	r3, r2
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	4413      	add	r3, r2
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	4a12      	ldr	r2, [pc, #72]	; (800c280 <prvInitialiseTaskLists+0x60>)
 800c238:	4413      	add	r3, r2
 800c23a:	4618      	mov	r0, r3
 800c23c:	f7fe fc24 	bl	800aa88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	3301      	adds	r3, #1
 800c244:	607b      	str	r3, [r7, #4]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2b37      	cmp	r3, #55	; 0x37
 800c24a:	d9ef      	bls.n	800c22c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c24c:	480d      	ldr	r0, [pc, #52]	; (800c284 <prvInitialiseTaskLists+0x64>)
 800c24e:	f7fe fc1b 	bl	800aa88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c252:	480d      	ldr	r0, [pc, #52]	; (800c288 <prvInitialiseTaskLists+0x68>)
 800c254:	f7fe fc18 	bl	800aa88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c258:	480c      	ldr	r0, [pc, #48]	; (800c28c <prvInitialiseTaskLists+0x6c>)
 800c25a:	f7fe fc15 	bl	800aa88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c25e:	480c      	ldr	r0, [pc, #48]	; (800c290 <prvInitialiseTaskLists+0x70>)
 800c260:	f7fe fc12 	bl	800aa88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c264:	480b      	ldr	r0, [pc, #44]	; (800c294 <prvInitialiseTaskLists+0x74>)
 800c266:	f7fe fc0f 	bl	800aa88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c26a:	4b0b      	ldr	r3, [pc, #44]	; (800c298 <prvInitialiseTaskLists+0x78>)
 800c26c:	4a05      	ldr	r2, [pc, #20]	; (800c284 <prvInitialiseTaskLists+0x64>)
 800c26e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c270:	4b0a      	ldr	r3, [pc, #40]	; (800c29c <prvInitialiseTaskLists+0x7c>)
 800c272:	4a05      	ldr	r2, [pc, #20]	; (800c288 <prvInitialiseTaskLists+0x68>)
 800c274:	601a      	str	r2, [r3, #0]
}
 800c276:	bf00      	nop
 800c278:	3708      	adds	r7, #8
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}
 800c27e:	bf00      	nop
 800c280:	20008dec 	.word	0x20008dec
 800c284:	2000924c 	.word	0x2000924c
 800c288:	20009260 	.word	0x20009260
 800c28c:	2000927c 	.word	0x2000927c
 800c290:	20009290 	.word	0x20009290
 800c294:	200092a8 	.word	0x200092a8
 800c298:	20009274 	.word	0x20009274
 800c29c:	20009278 	.word	0x20009278

0800c2a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b082      	sub	sp, #8
 800c2a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c2a6:	e019      	b.n	800c2dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c2a8:	f000 fe0c 	bl	800cec4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2ac:	4b10      	ldr	r3, [pc, #64]	; (800c2f0 <prvCheckTasksWaitingTermination+0x50>)
 800c2ae:	68db      	ldr	r3, [r3, #12]
 800c2b0:	68db      	ldr	r3, [r3, #12]
 800c2b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	3304      	adds	r3, #4
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	f7fe fc6f 	bl	800ab9c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c2be:	4b0d      	ldr	r3, [pc, #52]	; (800c2f4 <prvCheckTasksWaitingTermination+0x54>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	4a0b      	ldr	r2, [pc, #44]	; (800c2f4 <prvCheckTasksWaitingTermination+0x54>)
 800c2c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c2c8:	4b0b      	ldr	r3, [pc, #44]	; (800c2f8 <prvCheckTasksWaitingTermination+0x58>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	3b01      	subs	r3, #1
 800c2ce:	4a0a      	ldr	r2, [pc, #40]	; (800c2f8 <prvCheckTasksWaitingTermination+0x58>)
 800c2d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c2d2:	f000 fe27 	bl	800cf24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f000 f810 	bl	800c2fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c2dc:	4b06      	ldr	r3, [pc, #24]	; (800c2f8 <prvCheckTasksWaitingTermination+0x58>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d1e1      	bne.n	800c2a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c2e4:	bf00      	nop
 800c2e6:	bf00      	nop
 800c2e8:	3708      	adds	r7, #8
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	20009290 	.word	0x20009290
 800c2f4:	200092bc 	.word	0x200092bc
 800c2f8:	200092a4 	.word	0x200092a4

0800c2fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b084      	sub	sp, #16
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d108      	bne.n	800c320 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c312:	4618      	mov	r0, r3
 800c314:	f000 ffa0 	bl	800d258 <vPortFree>
				vPortFree( pxTCB );
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f000 ff9d 	bl	800d258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c31e:	e018      	b.n	800c352 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c326:	2b01      	cmp	r3, #1
 800c328:	d103      	bne.n	800c332 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 ff94 	bl	800d258 <vPortFree>
	}
 800c330:	e00f      	b.n	800c352 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c338:	2b02      	cmp	r3, #2
 800c33a:	d00a      	beq.n	800c352 <prvDeleteTCB+0x56>
	__asm volatile
 800c33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c340:	f383 8811 	msr	BASEPRI, r3
 800c344:	f3bf 8f6f 	isb	sy
 800c348:	f3bf 8f4f 	dsb	sy
 800c34c:	60fb      	str	r3, [r7, #12]
}
 800c34e:	bf00      	nop
 800c350:	e7fe      	b.n	800c350 <prvDeleteTCB+0x54>
	}
 800c352:	bf00      	nop
 800c354:	3710      	adds	r7, #16
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}
	...

0800c35c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c35c:	b480      	push	{r7}
 800c35e:	b083      	sub	sp, #12
 800c360:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c362:	4b0c      	ldr	r3, [pc, #48]	; (800c394 <prvResetNextTaskUnblockTime+0x38>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d104      	bne.n	800c376 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c36c:	4b0a      	ldr	r3, [pc, #40]	; (800c398 <prvResetNextTaskUnblockTime+0x3c>)
 800c36e:	f04f 32ff 	mov.w	r2, #4294967295
 800c372:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c374:	e008      	b.n	800c388 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c376:	4b07      	ldr	r3, [pc, #28]	; (800c394 <prvResetNextTaskUnblockTime+0x38>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	68db      	ldr	r3, [r3, #12]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	4a04      	ldr	r2, [pc, #16]	; (800c398 <prvResetNextTaskUnblockTime+0x3c>)
 800c386:	6013      	str	r3, [r2, #0]
}
 800c388:	bf00      	nop
 800c38a:	370c      	adds	r7, #12
 800c38c:	46bd      	mov	sp, r7
 800c38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c392:	4770      	bx	lr
 800c394:	20009274 	.word	0x20009274
 800c398:	200092dc 	.word	0x200092dc

0800c39c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c39c:	b480      	push	{r7}
 800c39e:	b083      	sub	sp, #12
 800c3a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c3a2:	4b0b      	ldr	r3, [pc, #44]	; (800c3d0 <xTaskGetSchedulerState+0x34>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d102      	bne.n	800c3b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	607b      	str	r3, [r7, #4]
 800c3ae:	e008      	b.n	800c3c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3b0:	4b08      	ldr	r3, [pc, #32]	; (800c3d4 <xTaskGetSchedulerState+0x38>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d102      	bne.n	800c3be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c3b8:	2302      	movs	r3, #2
 800c3ba:	607b      	str	r3, [r7, #4]
 800c3bc:	e001      	b.n	800c3c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c3c2:	687b      	ldr	r3, [r7, #4]
	}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	370c      	adds	r7, #12
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ce:	4770      	bx	lr
 800c3d0:	200092c8 	.word	0x200092c8
 800c3d4:	200092e4 	.word	0x200092e4

0800c3d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b086      	sub	sp, #24
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d056      	beq.n	800c49c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c3ee:	4b2e      	ldr	r3, [pc, #184]	; (800c4a8 <xTaskPriorityDisinherit+0xd0>)
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	693a      	ldr	r2, [r7, #16]
 800c3f4:	429a      	cmp	r2, r3
 800c3f6:	d00a      	beq.n	800c40e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3fc:	f383 8811 	msr	BASEPRI, r3
 800c400:	f3bf 8f6f 	isb	sy
 800c404:	f3bf 8f4f 	dsb	sy
 800c408:	60fb      	str	r3, [r7, #12]
}
 800c40a:	bf00      	nop
 800c40c:	e7fe      	b.n	800c40c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c412:	2b00      	cmp	r3, #0
 800c414:	d10a      	bne.n	800c42c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c41a:	f383 8811 	msr	BASEPRI, r3
 800c41e:	f3bf 8f6f 	isb	sy
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	60bb      	str	r3, [r7, #8]
}
 800c428:	bf00      	nop
 800c42a:	e7fe      	b.n	800c42a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c430:	1e5a      	subs	r2, r3, #1
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c43e:	429a      	cmp	r2, r3
 800c440:	d02c      	beq.n	800c49c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c446:	2b00      	cmp	r3, #0
 800c448:	d128      	bne.n	800c49c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	3304      	adds	r3, #4
 800c44e:	4618      	mov	r0, r3
 800c450:	f7fe fba4 	bl	800ab9c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c460:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c468:	693b      	ldr	r3, [r7, #16]
 800c46a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c46c:	4b0f      	ldr	r3, [pc, #60]	; (800c4ac <xTaskPriorityDisinherit+0xd4>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	429a      	cmp	r2, r3
 800c472:	d903      	bls.n	800c47c <xTaskPriorityDisinherit+0xa4>
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c478:	4a0c      	ldr	r2, [pc, #48]	; (800c4ac <xTaskPriorityDisinherit+0xd4>)
 800c47a:	6013      	str	r3, [r2, #0]
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c480:	4613      	mov	r3, r2
 800c482:	009b      	lsls	r3, r3, #2
 800c484:	4413      	add	r3, r2
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	4a09      	ldr	r2, [pc, #36]	; (800c4b0 <xTaskPriorityDisinherit+0xd8>)
 800c48a:	441a      	add	r2, r3
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	3304      	adds	r3, #4
 800c490:	4619      	mov	r1, r3
 800c492:	4610      	mov	r0, r2
 800c494:	f7fe fb25 	bl	800aae2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c498:	2301      	movs	r3, #1
 800c49a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c49c:	697b      	ldr	r3, [r7, #20]
	}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3718      	adds	r7, #24
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
 800c4a6:	bf00      	nop
 800c4a8:	20008de8 	.word	0x20008de8
 800c4ac:	200092c4 	.word	0x200092c4
 800c4b0:	20008dec 	.word	0x20008dec

0800c4b4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800c4ba:	4b09      	ldr	r3, [pc, #36]	; (800c4e0 <uxTaskResetEventItemValue+0x2c>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	699b      	ldr	r3, [r3, #24]
 800c4c0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c4c2:	4b07      	ldr	r3, [pc, #28]	; (800c4e0 <uxTaskResetEventItemValue+0x2c>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4c8:	4b05      	ldr	r3, [pc, #20]	; (800c4e0 <uxTaskResetEventItemValue+0x2c>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800c4d0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800c4d2:	687b      	ldr	r3, [r7, #4]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	370c      	adds	r7, #12
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr
 800c4e0:	20008de8 	.word	0x20008de8

0800c4e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c4ee:	4b21      	ldr	r3, [pc, #132]	; (800c574 <prvAddCurrentTaskToDelayedList+0x90>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4f4:	4b20      	ldr	r3, [pc, #128]	; (800c578 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	3304      	adds	r3, #4
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	f7fe fb4e 	bl	800ab9c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c506:	d10a      	bne.n	800c51e <prvAddCurrentTaskToDelayedList+0x3a>
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d007      	beq.n	800c51e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c50e:	4b1a      	ldr	r3, [pc, #104]	; (800c578 <prvAddCurrentTaskToDelayedList+0x94>)
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	3304      	adds	r3, #4
 800c514:	4619      	mov	r1, r3
 800c516:	4819      	ldr	r0, [pc, #100]	; (800c57c <prvAddCurrentTaskToDelayedList+0x98>)
 800c518:	f7fe fae3 	bl	800aae2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c51c:	e026      	b.n	800c56c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c51e:	68fa      	ldr	r2, [r7, #12]
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	4413      	add	r3, r2
 800c524:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c526:	4b14      	ldr	r3, [pc, #80]	; (800c578 <prvAddCurrentTaskToDelayedList+0x94>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	68ba      	ldr	r2, [r7, #8]
 800c52c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c52e:	68ba      	ldr	r2, [r7, #8]
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	429a      	cmp	r2, r3
 800c534:	d209      	bcs.n	800c54a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c536:	4b12      	ldr	r3, [pc, #72]	; (800c580 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c538:	681a      	ldr	r2, [r3, #0]
 800c53a:	4b0f      	ldr	r3, [pc, #60]	; (800c578 <prvAddCurrentTaskToDelayedList+0x94>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	3304      	adds	r3, #4
 800c540:	4619      	mov	r1, r3
 800c542:	4610      	mov	r0, r2
 800c544:	f7fe faf1 	bl	800ab2a <vListInsert>
}
 800c548:	e010      	b.n	800c56c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c54a:	4b0e      	ldr	r3, [pc, #56]	; (800c584 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c54c:	681a      	ldr	r2, [r3, #0]
 800c54e:	4b0a      	ldr	r3, [pc, #40]	; (800c578 <prvAddCurrentTaskToDelayedList+0x94>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	3304      	adds	r3, #4
 800c554:	4619      	mov	r1, r3
 800c556:	4610      	mov	r0, r2
 800c558:	f7fe fae7 	bl	800ab2a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c55c:	4b0a      	ldr	r3, [pc, #40]	; (800c588 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	68ba      	ldr	r2, [r7, #8]
 800c562:	429a      	cmp	r2, r3
 800c564:	d202      	bcs.n	800c56c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c566:	4a08      	ldr	r2, [pc, #32]	; (800c588 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	6013      	str	r3, [r2, #0]
}
 800c56c:	bf00      	nop
 800c56e:	3710      	adds	r7, #16
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}
 800c574:	200092c0 	.word	0x200092c0
 800c578:	20008de8 	.word	0x20008de8
 800c57c:	200092a8 	.word	0x200092a8
 800c580:	20009278 	.word	0x20009278
 800c584:	20009274 	.word	0x20009274
 800c588:	200092dc 	.word	0x200092dc

0800c58c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b08a      	sub	sp, #40	; 0x28
 800c590:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c592:	2300      	movs	r3, #0
 800c594:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c596:	f000 fb09 	bl	800cbac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c59a:	4b1c      	ldr	r3, [pc, #112]	; (800c60c <xTimerCreateTimerTask+0x80>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d021      	beq.n	800c5e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c5aa:	1d3a      	adds	r2, r7, #4
 800c5ac:	f107 0108 	add.w	r1, r7, #8
 800c5b0:	f107 030c 	add.w	r3, r7, #12
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f7fe f803 	bl	800a5c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c5ba:	6879      	ldr	r1, [r7, #4]
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	68fa      	ldr	r2, [r7, #12]
 800c5c0:	9202      	str	r2, [sp, #8]
 800c5c2:	9301      	str	r3, [sp, #4]
 800c5c4:	2302      	movs	r3, #2
 800c5c6:	9300      	str	r3, [sp, #0]
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	460a      	mov	r2, r1
 800c5cc:	4910      	ldr	r1, [pc, #64]	; (800c610 <xTimerCreateTimerTask+0x84>)
 800c5ce:	4811      	ldr	r0, [pc, #68]	; (800c614 <xTimerCreateTimerTask+0x88>)
 800c5d0:	f7fe fffa 	bl	800b5c8 <xTaskCreateStatic>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	4a10      	ldr	r2, [pc, #64]	; (800c618 <xTimerCreateTimerTask+0x8c>)
 800c5d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c5da:	4b0f      	ldr	r3, [pc, #60]	; (800c618 <xTimerCreateTimerTask+0x8c>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d001      	beq.n	800c5e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d10a      	bne.n	800c602 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f0:	f383 8811 	msr	BASEPRI, r3
 800c5f4:	f3bf 8f6f 	isb	sy
 800c5f8:	f3bf 8f4f 	dsb	sy
 800c5fc:	613b      	str	r3, [r7, #16]
}
 800c5fe:	bf00      	nop
 800c600:	e7fe      	b.n	800c600 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c602:	697b      	ldr	r3, [r7, #20]
}
 800c604:	4618      	mov	r0, r3
 800c606:	3718      	adds	r7, #24
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}
 800c60c:	20009318 	.word	0x20009318
 800c610:	0800d64c 	.word	0x0800d64c
 800c614:	0800c751 	.word	0x0800c751
 800c618:	2000931c 	.word	0x2000931c

0800c61c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b08a      	sub	sp, #40	; 0x28
 800c620:	af00      	add	r7, sp, #0
 800c622:	60f8      	str	r0, [r7, #12]
 800c624:	60b9      	str	r1, [r7, #8]
 800c626:	607a      	str	r2, [r7, #4]
 800c628:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c62a:	2300      	movs	r3, #0
 800c62c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d10a      	bne.n	800c64a <xTimerGenericCommand+0x2e>
	__asm volatile
 800c634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c638:	f383 8811 	msr	BASEPRI, r3
 800c63c:	f3bf 8f6f 	isb	sy
 800c640:	f3bf 8f4f 	dsb	sy
 800c644:	623b      	str	r3, [r7, #32]
}
 800c646:	bf00      	nop
 800c648:	e7fe      	b.n	800c648 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c64a:	4b1a      	ldr	r3, [pc, #104]	; (800c6b4 <xTimerGenericCommand+0x98>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d02a      	beq.n	800c6a8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	2b05      	cmp	r3, #5
 800c662:	dc18      	bgt.n	800c696 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c664:	f7ff fe9a 	bl	800c39c <xTaskGetSchedulerState>
 800c668:	4603      	mov	r3, r0
 800c66a:	2b02      	cmp	r3, #2
 800c66c:	d109      	bne.n	800c682 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c66e:	4b11      	ldr	r3, [pc, #68]	; (800c6b4 <xTimerGenericCommand+0x98>)
 800c670:	6818      	ldr	r0, [r3, #0]
 800c672:	f107 0110 	add.w	r1, r7, #16
 800c676:	2300      	movs	r3, #0
 800c678:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c67a:	f7fe fbbd 	bl	800adf8 <xQueueGenericSend>
 800c67e:	6278      	str	r0, [r7, #36]	; 0x24
 800c680:	e012      	b.n	800c6a8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c682:	4b0c      	ldr	r3, [pc, #48]	; (800c6b4 <xTimerGenericCommand+0x98>)
 800c684:	6818      	ldr	r0, [r3, #0]
 800c686:	f107 0110 	add.w	r1, r7, #16
 800c68a:	2300      	movs	r3, #0
 800c68c:	2200      	movs	r2, #0
 800c68e:	f7fe fbb3 	bl	800adf8 <xQueueGenericSend>
 800c692:	6278      	str	r0, [r7, #36]	; 0x24
 800c694:	e008      	b.n	800c6a8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c696:	4b07      	ldr	r3, [pc, #28]	; (800c6b4 <xTimerGenericCommand+0x98>)
 800c698:	6818      	ldr	r0, [r3, #0]
 800c69a:	f107 0110 	add.w	r1, r7, #16
 800c69e:	2300      	movs	r3, #0
 800c6a0:	683a      	ldr	r2, [r7, #0]
 800c6a2:	f7fe fca7 	bl	800aff4 <xQueueGenericSendFromISR>
 800c6a6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3728      	adds	r7, #40	; 0x28
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}
 800c6b2:	bf00      	nop
 800c6b4:	20009318 	.word	0x20009318

0800c6b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b088      	sub	sp, #32
 800c6bc:	af02      	add	r7, sp, #8
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6c2:	4b22      	ldr	r3, [pc, #136]	; (800c74c <prvProcessExpiredTimer+0x94>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	68db      	ldr	r3, [r3, #12]
 800c6c8:	68db      	ldr	r3, [r3, #12]
 800c6ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	3304      	adds	r3, #4
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f7fe fa63 	bl	800ab9c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6dc:	f003 0304 	and.w	r3, r3, #4
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d022      	beq.n	800c72a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	699a      	ldr	r2, [r3, #24]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	18d1      	adds	r1, r2, r3
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	683a      	ldr	r2, [r7, #0]
 800c6f0:	6978      	ldr	r0, [r7, #20]
 800c6f2:	f000 f8d3 	bl	800c89c <prvInsertTimerInActiveList>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d01f      	beq.n	800c73c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	2300      	movs	r3, #0
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	2100      	movs	r1, #0
 800c706:	6978      	ldr	r0, [r7, #20]
 800c708:	f7ff ff88 	bl	800c61c <xTimerGenericCommand>
 800c70c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c70e:	693b      	ldr	r3, [r7, #16]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d113      	bne.n	800c73c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c718:	f383 8811 	msr	BASEPRI, r3
 800c71c:	f3bf 8f6f 	isb	sy
 800c720:	f3bf 8f4f 	dsb	sy
 800c724:	60fb      	str	r3, [r7, #12]
}
 800c726:	bf00      	nop
 800c728:	e7fe      	b.n	800c728 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c72a:	697b      	ldr	r3, [r7, #20]
 800c72c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c730:	f023 0301 	bic.w	r3, r3, #1
 800c734:	b2da      	uxtb	r2, r3
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	6a1b      	ldr	r3, [r3, #32]
 800c740:	6978      	ldr	r0, [r7, #20]
 800c742:	4798      	blx	r3
}
 800c744:	bf00      	nop
 800c746:	3718      	adds	r7, #24
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}
 800c74c:	20009310 	.word	0x20009310

0800c750 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b084      	sub	sp, #16
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 800c758:	f7f3 ff76 	bl	8000648 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c75c:	f107 0308 	add.w	r3, r7, #8
 800c760:	4618      	mov	r0, r3
 800c762:	f000 f857 	bl	800c814 <prvGetNextExpireTime>
 800c766:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	4619      	mov	r1, r3
 800c76c:	68f8      	ldr	r0, [r7, #12]
 800c76e:	f000 f803 	bl	800c778 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c772:	f000 f8d5 	bl	800c920 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c776:	e7f1      	b.n	800c75c <prvTimerTask+0xc>

0800c778 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c782:	f7ff f95d 	bl	800ba40 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c786:	f107 0308 	add.w	r3, r7, #8
 800c78a:	4618      	mov	r0, r3
 800c78c:	f000 f866 	bl	800c85c <prvSampleTimeNow>
 800c790:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d130      	bne.n	800c7fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d10a      	bne.n	800c7b4 <prvProcessTimerOrBlockTask+0x3c>
 800c79e:	687a      	ldr	r2, [r7, #4]
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	429a      	cmp	r2, r3
 800c7a4:	d806      	bhi.n	800c7b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c7a6:	f7ff f959 	bl	800ba5c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c7aa:	68f9      	ldr	r1, [r7, #12]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f7ff ff83 	bl	800c6b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c7b2:	e024      	b.n	800c7fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d008      	beq.n	800c7cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c7ba:	4b13      	ldr	r3, [pc, #76]	; (800c808 <prvProcessTimerOrBlockTask+0x90>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d101      	bne.n	800c7c8 <prvProcessTimerOrBlockTask+0x50>
 800c7c4:	2301      	movs	r3, #1
 800c7c6:	e000      	b.n	800c7ca <prvProcessTimerOrBlockTask+0x52>
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c7cc:	4b0f      	ldr	r3, [pc, #60]	; (800c80c <prvProcessTimerOrBlockTask+0x94>)
 800c7ce:	6818      	ldr	r0, [r3, #0]
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	1ad3      	subs	r3, r2, r3
 800c7d6:	683a      	ldr	r2, [r7, #0]
 800c7d8:	4619      	mov	r1, r3
 800c7da:	f7fe fec1 	bl	800b560 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c7de:	f7ff f93d 	bl	800ba5c <xTaskResumeAll>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d10a      	bne.n	800c7fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c7e8:	4b09      	ldr	r3, [pc, #36]	; (800c810 <prvProcessTimerOrBlockTask+0x98>)
 800c7ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7ee:	601a      	str	r2, [r3, #0]
 800c7f0:	f3bf 8f4f 	dsb	sy
 800c7f4:	f3bf 8f6f 	isb	sy
}
 800c7f8:	e001      	b.n	800c7fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c7fa:	f7ff f92f 	bl	800ba5c <xTaskResumeAll>
}
 800c7fe:	bf00      	nop
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}
 800c806:	bf00      	nop
 800c808:	20009314 	.word	0x20009314
 800c80c:	20009318 	.word	0x20009318
 800c810:	e000ed04 	.word	0xe000ed04

0800c814 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c814:	b480      	push	{r7}
 800c816:	b085      	sub	sp, #20
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c81c:	4b0e      	ldr	r3, [pc, #56]	; (800c858 <prvGetNextExpireTime+0x44>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d101      	bne.n	800c82a <prvGetNextExpireTime+0x16>
 800c826:	2201      	movs	r2, #1
 800c828:	e000      	b.n	800c82c <prvGetNextExpireTime+0x18>
 800c82a:	2200      	movs	r2, #0
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d105      	bne.n	800c844 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c838:	4b07      	ldr	r3, [pc, #28]	; (800c858 <prvGetNextExpireTime+0x44>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	68db      	ldr	r3, [r3, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	60fb      	str	r3, [r7, #12]
 800c842:	e001      	b.n	800c848 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c844:	2300      	movs	r3, #0
 800c846:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c848:	68fb      	ldr	r3, [r7, #12]
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3714      	adds	r7, #20
 800c84e:	46bd      	mov	sp, r7
 800c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c854:	4770      	bx	lr
 800c856:	bf00      	nop
 800c858:	20009310 	.word	0x20009310

0800c85c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c864:	f7ff f998 	bl	800bb98 <xTaskGetTickCount>
 800c868:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c86a:	4b0b      	ldr	r3, [pc, #44]	; (800c898 <prvSampleTimeNow+0x3c>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	68fa      	ldr	r2, [r7, #12]
 800c870:	429a      	cmp	r2, r3
 800c872:	d205      	bcs.n	800c880 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c874:	f000 f936 	bl	800cae4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2201      	movs	r2, #1
 800c87c:	601a      	str	r2, [r3, #0]
 800c87e:	e002      	b.n	800c886 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2200      	movs	r2, #0
 800c884:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c886:	4a04      	ldr	r2, [pc, #16]	; (800c898 <prvSampleTimeNow+0x3c>)
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c88c:	68fb      	ldr	r3, [r7, #12]
}
 800c88e:	4618      	mov	r0, r3
 800c890:	3710      	adds	r7, #16
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}
 800c896:	bf00      	nop
 800c898:	20009320 	.word	0x20009320

0800c89c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b086      	sub	sp, #24
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	60f8      	str	r0, [r7, #12]
 800c8a4:	60b9      	str	r1, [r7, #8]
 800c8a6:	607a      	str	r2, [r7, #4]
 800c8a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	68ba      	ldr	r2, [r7, #8]
 800c8b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	68fa      	ldr	r2, [r7, #12]
 800c8b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c8ba:	68ba      	ldr	r2, [r7, #8]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d812      	bhi.n	800c8e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	1ad2      	subs	r2, r2, r3
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	699b      	ldr	r3, [r3, #24]
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	d302      	bcc.n	800c8d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	617b      	str	r3, [r7, #20]
 800c8d4:	e01b      	b.n	800c90e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c8d6:	4b10      	ldr	r3, [pc, #64]	; (800c918 <prvInsertTimerInActiveList+0x7c>)
 800c8d8:	681a      	ldr	r2, [r3, #0]
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	3304      	adds	r3, #4
 800c8de:	4619      	mov	r1, r3
 800c8e0:	4610      	mov	r0, r2
 800c8e2:	f7fe f922 	bl	800ab2a <vListInsert>
 800c8e6:	e012      	b.n	800c90e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d206      	bcs.n	800c8fe <prvInsertTimerInActiveList+0x62>
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	429a      	cmp	r2, r3
 800c8f6:	d302      	bcc.n	800c8fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	617b      	str	r3, [r7, #20]
 800c8fc:	e007      	b.n	800c90e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c8fe:	4b07      	ldr	r3, [pc, #28]	; (800c91c <prvInsertTimerInActiveList+0x80>)
 800c900:	681a      	ldr	r2, [r3, #0]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	3304      	adds	r3, #4
 800c906:	4619      	mov	r1, r3
 800c908:	4610      	mov	r0, r2
 800c90a:	f7fe f90e 	bl	800ab2a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c90e:	697b      	ldr	r3, [r7, #20]
}
 800c910:	4618      	mov	r0, r3
 800c912:	3718      	adds	r7, #24
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}
 800c918:	20009314 	.word	0x20009314
 800c91c:	20009310 	.word	0x20009310

0800c920 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b08e      	sub	sp, #56	; 0x38
 800c924:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c926:	e0ca      	b.n	800cabe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	da18      	bge.n	800c960 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c92e:	1d3b      	adds	r3, r7, #4
 800c930:	3304      	adds	r3, #4
 800c932:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c936:	2b00      	cmp	r3, #0
 800c938:	d10a      	bne.n	800c950 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c93a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c93e:	f383 8811 	msr	BASEPRI, r3
 800c942:	f3bf 8f6f 	isb	sy
 800c946:	f3bf 8f4f 	dsb	sy
 800c94a:	61fb      	str	r3, [r7, #28]
}
 800c94c:	bf00      	nop
 800c94e:	e7fe      	b.n	800c94e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c956:	6850      	ldr	r0, [r2, #4]
 800c958:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c95a:	6892      	ldr	r2, [r2, #8]
 800c95c:	4611      	mov	r1, r2
 800c95e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2b00      	cmp	r3, #0
 800c964:	f2c0 80aa 	blt.w	800cabc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96e:	695b      	ldr	r3, [r3, #20]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d004      	beq.n	800c97e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c976:	3304      	adds	r3, #4
 800c978:	4618      	mov	r0, r3
 800c97a:	f7fe f90f 	bl	800ab9c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c97e:	463b      	mov	r3, r7
 800c980:	4618      	mov	r0, r3
 800c982:	f7ff ff6b 	bl	800c85c <prvSampleTimeNow>
 800c986:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2b09      	cmp	r3, #9
 800c98c:	f200 8097 	bhi.w	800cabe <prvProcessReceivedCommands+0x19e>
 800c990:	a201      	add	r2, pc, #4	; (adr r2, 800c998 <prvProcessReceivedCommands+0x78>)
 800c992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c996:	bf00      	nop
 800c998:	0800c9c1 	.word	0x0800c9c1
 800c99c:	0800c9c1 	.word	0x0800c9c1
 800c9a0:	0800c9c1 	.word	0x0800c9c1
 800c9a4:	0800ca35 	.word	0x0800ca35
 800c9a8:	0800ca49 	.word	0x0800ca49
 800c9ac:	0800ca93 	.word	0x0800ca93
 800c9b0:	0800c9c1 	.word	0x0800c9c1
 800c9b4:	0800c9c1 	.word	0x0800c9c1
 800c9b8:	0800ca35 	.word	0x0800ca35
 800c9bc:	0800ca49 	.word	0x0800ca49
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9c6:	f043 0301 	orr.w	r3, r3, #1
 800c9ca:	b2da      	uxtb	r2, r3
 800c9cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c9d2:	68ba      	ldr	r2, [r7, #8]
 800c9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d6:	699b      	ldr	r3, [r3, #24]
 800c9d8:	18d1      	adds	r1, r2, r3
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9e0:	f7ff ff5c 	bl	800c89c <prvInsertTimerInActiveList>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d069      	beq.n	800cabe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ec:	6a1b      	ldr	r3, [r3, #32]
 800c9ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c9f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9f8:	f003 0304 	and.w	r3, r3, #4
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d05e      	beq.n	800cabe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ca00:	68ba      	ldr	r2, [r7, #8]
 800ca02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca04:	699b      	ldr	r3, [r3, #24]
 800ca06:	441a      	add	r2, r3
 800ca08:	2300      	movs	r3, #0
 800ca0a:	9300      	str	r3, [sp, #0]
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	2100      	movs	r1, #0
 800ca10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca12:	f7ff fe03 	bl	800c61c <xTimerGenericCommand>
 800ca16:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ca18:	6a3b      	ldr	r3, [r7, #32]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d14f      	bne.n	800cabe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ca1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca22:	f383 8811 	msr	BASEPRI, r3
 800ca26:	f3bf 8f6f 	isb	sy
 800ca2a:	f3bf 8f4f 	dsb	sy
 800ca2e:	61bb      	str	r3, [r7, #24]
}
 800ca30:	bf00      	nop
 800ca32:	e7fe      	b.n	800ca32 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca3a:	f023 0301 	bic.w	r3, r3, #1
 800ca3e:	b2da      	uxtb	r2, r3
 800ca40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ca46:	e03a      	b.n	800cabe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca4e:	f043 0301 	orr.w	r3, r3, #1
 800ca52:	b2da      	uxtb	r2, r3
 800ca54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ca5a:	68ba      	ldr	r2, [r7, #8]
 800ca5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca5e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ca60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca62:	699b      	ldr	r3, [r3, #24]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d10a      	bne.n	800ca7e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ca68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6c:	f383 8811 	msr	BASEPRI, r3
 800ca70:	f3bf 8f6f 	isb	sy
 800ca74:	f3bf 8f4f 	dsb	sy
 800ca78:	617b      	str	r3, [r7, #20]
}
 800ca7a:	bf00      	nop
 800ca7c:	e7fe      	b.n	800ca7c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ca7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca80:	699a      	ldr	r2, [r3, #24]
 800ca82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca84:	18d1      	adds	r1, r2, r3
 800ca86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca8c:	f7ff ff06 	bl	800c89c <prvInsertTimerInActiveList>
					break;
 800ca90:	e015      	b.n	800cabe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca98:	f003 0302 	and.w	r3, r3, #2
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d103      	bne.n	800caa8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800caa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800caa2:	f000 fbd9 	bl	800d258 <vPortFree>
 800caa6:	e00a      	b.n	800cabe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800caa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800caae:	f023 0301 	bic.w	r3, r3, #1
 800cab2:	b2da      	uxtb	r2, r3
 800cab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cab6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800caba:	e000      	b.n	800cabe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cabc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cabe:	4b08      	ldr	r3, [pc, #32]	; (800cae0 <prvProcessReceivedCommands+0x1c0>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	1d39      	adds	r1, r7, #4
 800cac4:	2200      	movs	r2, #0
 800cac6:	4618      	mov	r0, r3
 800cac8:	f7fe fb30 	bl	800b12c <xQueueReceive>
 800cacc:	4603      	mov	r3, r0
 800cace:	2b00      	cmp	r3, #0
 800cad0:	f47f af2a 	bne.w	800c928 <prvProcessReceivedCommands+0x8>
	}
}
 800cad4:	bf00      	nop
 800cad6:	bf00      	nop
 800cad8:	3730      	adds	r7, #48	; 0x30
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	20009318 	.word	0x20009318

0800cae4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b088      	sub	sp, #32
 800cae8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800caea:	e048      	b.n	800cb7e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800caec:	4b2d      	ldr	r3, [pc, #180]	; (800cba4 <prvSwitchTimerLists+0xc0>)
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	68db      	ldr	r3, [r3, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caf6:	4b2b      	ldr	r3, [pc, #172]	; (800cba4 <prvSwitchTimerLists+0xc0>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	68db      	ldr	r3, [r3, #12]
 800cafc:	68db      	ldr	r3, [r3, #12]
 800cafe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	3304      	adds	r3, #4
 800cb04:	4618      	mov	r0, r3
 800cb06:	f7fe f849 	bl	800ab9c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	6a1b      	ldr	r3, [r3, #32]
 800cb0e:	68f8      	ldr	r0, [r7, #12]
 800cb10:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb18:	f003 0304 	and.w	r3, r3, #4
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d02e      	beq.n	800cb7e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	699b      	ldr	r3, [r3, #24]
 800cb24:	693a      	ldr	r2, [r7, #16]
 800cb26:	4413      	add	r3, r2
 800cb28:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cb2a:	68ba      	ldr	r2, [r7, #8]
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d90e      	bls.n	800cb50 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	68ba      	ldr	r2, [r7, #8]
 800cb36:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	68fa      	ldr	r2, [r7, #12]
 800cb3c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb3e:	4b19      	ldr	r3, [pc, #100]	; (800cba4 <prvSwitchTimerLists+0xc0>)
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	3304      	adds	r3, #4
 800cb46:	4619      	mov	r1, r3
 800cb48:	4610      	mov	r0, r2
 800cb4a:	f7fd ffee 	bl	800ab2a <vListInsert>
 800cb4e:	e016      	b.n	800cb7e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb50:	2300      	movs	r3, #0
 800cb52:	9300      	str	r3, [sp, #0]
 800cb54:	2300      	movs	r3, #0
 800cb56:	693a      	ldr	r2, [r7, #16]
 800cb58:	2100      	movs	r1, #0
 800cb5a:	68f8      	ldr	r0, [r7, #12]
 800cb5c:	f7ff fd5e 	bl	800c61c <xTimerGenericCommand>
 800cb60:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d10a      	bne.n	800cb7e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb6c:	f383 8811 	msr	BASEPRI, r3
 800cb70:	f3bf 8f6f 	isb	sy
 800cb74:	f3bf 8f4f 	dsb	sy
 800cb78:	603b      	str	r3, [r7, #0]
}
 800cb7a:	bf00      	nop
 800cb7c:	e7fe      	b.n	800cb7c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb7e:	4b09      	ldr	r3, [pc, #36]	; (800cba4 <prvSwitchTimerLists+0xc0>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d1b1      	bne.n	800caec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cb88:	4b06      	ldr	r3, [pc, #24]	; (800cba4 <prvSwitchTimerLists+0xc0>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb8e:	4b06      	ldr	r3, [pc, #24]	; (800cba8 <prvSwitchTimerLists+0xc4>)
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	4a04      	ldr	r2, [pc, #16]	; (800cba4 <prvSwitchTimerLists+0xc0>)
 800cb94:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb96:	4a04      	ldr	r2, [pc, #16]	; (800cba8 <prvSwitchTimerLists+0xc4>)
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	6013      	str	r3, [r2, #0]
}
 800cb9c:	bf00      	nop
 800cb9e:	3718      	adds	r7, #24
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}
 800cba4:	20009310 	.word	0x20009310
 800cba8:	20009314 	.word	0x20009314

0800cbac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cbb2:	f000 f987 	bl	800cec4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cbb6:	4b15      	ldr	r3, [pc, #84]	; (800cc0c <prvCheckForValidListAndQueue+0x60>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d120      	bne.n	800cc00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cbbe:	4814      	ldr	r0, [pc, #80]	; (800cc10 <prvCheckForValidListAndQueue+0x64>)
 800cbc0:	f7fd ff62 	bl	800aa88 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cbc4:	4813      	ldr	r0, [pc, #76]	; (800cc14 <prvCheckForValidListAndQueue+0x68>)
 800cbc6:	f7fd ff5f 	bl	800aa88 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cbca:	4b13      	ldr	r3, [pc, #76]	; (800cc18 <prvCheckForValidListAndQueue+0x6c>)
 800cbcc:	4a10      	ldr	r2, [pc, #64]	; (800cc10 <prvCheckForValidListAndQueue+0x64>)
 800cbce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cbd0:	4b12      	ldr	r3, [pc, #72]	; (800cc1c <prvCheckForValidListAndQueue+0x70>)
 800cbd2:	4a10      	ldr	r2, [pc, #64]	; (800cc14 <prvCheckForValidListAndQueue+0x68>)
 800cbd4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	9300      	str	r3, [sp, #0]
 800cbda:	4b11      	ldr	r3, [pc, #68]	; (800cc20 <prvCheckForValidListAndQueue+0x74>)
 800cbdc:	4a11      	ldr	r2, [pc, #68]	; (800cc24 <prvCheckForValidListAndQueue+0x78>)
 800cbde:	2110      	movs	r1, #16
 800cbe0:	200a      	movs	r0, #10
 800cbe2:	f7fe f86d 	bl	800acc0 <xQueueGenericCreateStatic>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	4a08      	ldr	r2, [pc, #32]	; (800cc0c <prvCheckForValidListAndQueue+0x60>)
 800cbea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cbec:	4b07      	ldr	r3, [pc, #28]	; (800cc0c <prvCheckForValidListAndQueue+0x60>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d005      	beq.n	800cc00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cbf4:	4b05      	ldr	r3, [pc, #20]	; (800cc0c <prvCheckForValidListAndQueue+0x60>)
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	490b      	ldr	r1, [pc, #44]	; (800cc28 <prvCheckForValidListAndQueue+0x7c>)
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	f7fe fc86 	bl	800b50c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc00:	f000 f990 	bl	800cf24 <vPortExitCritical>
}
 800cc04:	bf00      	nop
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
 800cc0a:	bf00      	nop
 800cc0c:	20009318 	.word	0x20009318
 800cc10:	200092e8 	.word	0x200092e8
 800cc14:	200092fc 	.word	0x200092fc
 800cc18:	20009310 	.word	0x20009310
 800cc1c:	20009314 	.word	0x20009314
 800cc20:	200093c4 	.word	0x200093c4
 800cc24:	20009324 	.word	0x20009324
 800cc28:	0800d654 	.word	0x0800d654

0800cc2c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b08a      	sub	sp, #40	; 0x28
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	60f8      	str	r0, [r7, #12]
 800cc34:	60b9      	str	r1, [r7, #8]
 800cc36:	607a      	str	r2, [r7, #4]
 800cc38:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800cc3a:	f06f 0301 	mvn.w	r3, #1
 800cc3e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cc4c:	4b06      	ldr	r3, [pc, #24]	; (800cc68 <xTimerPendFunctionCallFromISR+0x3c>)
 800cc4e:	6818      	ldr	r0, [r3, #0]
 800cc50:	f107 0114 	add.w	r1, r7, #20
 800cc54:	2300      	movs	r3, #0
 800cc56:	683a      	ldr	r2, [r7, #0]
 800cc58:	f7fe f9cc 	bl	800aff4 <xQueueGenericSendFromISR>
 800cc5c:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800cc5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800cc60:	4618      	mov	r0, r3
 800cc62:	3728      	adds	r7, #40	; 0x28
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}
 800cc68:	20009318 	.word	0x20009318

0800cc6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b085      	sub	sp, #20
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	60f8      	str	r0, [r7, #12]
 800cc74:	60b9      	str	r1, [r7, #8]
 800cc76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	3b04      	subs	r3, #4
 800cc7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cc84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	3b04      	subs	r3, #4
 800cc8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	f023 0201 	bic.w	r2, r3, #1
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	3b04      	subs	r3, #4
 800cc9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cc9c:	4a0c      	ldr	r2, [pc, #48]	; (800ccd0 <pxPortInitialiseStack+0x64>)
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	3b14      	subs	r3, #20
 800cca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cca8:	687a      	ldr	r2, [r7, #4]
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	3b04      	subs	r3, #4
 800ccb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f06f 0202 	mvn.w	r2, #2
 800ccba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	3b20      	subs	r3, #32
 800ccc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
}
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	3714      	adds	r7, #20
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr
 800ccd0:	0800ccd5 	.word	0x0800ccd5

0800ccd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	b085      	sub	sp, #20
 800ccd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ccde:	4b12      	ldr	r3, [pc, #72]	; (800cd28 <prvTaskExitError+0x54>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cce6:	d00a      	beq.n	800ccfe <prvTaskExitError+0x2a>
	__asm volatile
 800cce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccec:	f383 8811 	msr	BASEPRI, r3
 800ccf0:	f3bf 8f6f 	isb	sy
 800ccf4:	f3bf 8f4f 	dsb	sy
 800ccf8:	60fb      	str	r3, [r7, #12]
}
 800ccfa:	bf00      	nop
 800ccfc:	e7fe      	b.n	800ccfc <prvTaskExitError+0x28>
	__asm volatile
 800ccfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd02:	f383 8811 	msr	BASEPRI, r3
 800cd06:	f3bf 8f6f 	isb	sy
 800cd0a:	f3bf 8f4f 	dsb	sy
 800cd0e:	60bb      	str	r3, [r7, #8]
}
 800cd10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cd12:	bf00      	nop
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d0fc      	beq.n	800cd14 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cd1a:	bf00      	nop
 800cd1c:	bf00      	nop
 800cd1e:	3714      	adds	r7, #20
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr
 800cd28:	20000024 	.word	0x20000024
 800cd2c:	00000000 	.word	0x00000000

0800cd30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cd30:	4b07      	ldr	r3, [pc, #28]	; (800cd50 <pxCurrentTCBConst2>)
 800cd32:	6819      	ldr	r1, [r3, #0]
 800cd34:	6808      	ldr	r0, [r1, #0]
 800cd36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd3a:	f380 8809 	msr	PSP, r0
 800cd3e:	f3bf 8f6f 	isb	sy
 800cd42:	f04f 0000 	mov.w	r0, #0
 800cd46:	f380 8811 	msr	BASEPRI, r0
 800cd4a:	4770      	bx	lr
 800cd4c:	f3af 8000 	nop.w

0800cd50 <pxCurrentTCBConst2>:
 800cd50:	20008de8 	.word	0x20008de8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cd54:	bf00      	nop
 800cd56:	bf00      	nop

0800cd58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cd58:	4808      	ldr	r0, [pc, #32]	; (800cd7c <prvPortStartFirstTask+0x24>)
 800cd5a:	6800      	ldr	r0, [r0, #0]
 800cd5c:	6800      	ldr	r0, [r0, #0]
 800cd5e:	f380 8808 	msr	MSP, r0
 800cd62:	f04f 0000 	mov.w	r0, #0
 800cd66:	f380 8814 	msr	CONTROL, r0
 800cd6a:	b662      	cpsie	i
 800cd6c:	b661      	cpsie	f
 800cd6e:	f3bf 8f4f 	dsb	sy
 800cd72:	f3bf 8f6f 	isb	sy
 800cd76:	df00      	svc	0
 800cd78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cd7a:	bf00      	nop
 800cd7c:	e000ed08 	.word	0xe000ed08

0800cd80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b086      	sub	sp, #24
 800cd84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cd86:	4b46      	ldr	r3, [pc, #280]	; (800cea0 <xPortStartScheduler+0x120>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a46      	ldr	r2, [pc, #280]	; (800cea4 <xPortStartScheduler+0x124>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d10a      	bne.n	800cda6 <xPortStartScheduler+0x26>
	__asm volatile
 800cd90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd94:	f383 8811 	msr	BASEPRI, r3
 800cd98:	f3bf 8f6f 	isb	sy
 800cd9c:	f3bf 8f4f 	dsb	sy
 800cda0:	613b      	str	r3, [r7, #16]
}
 800cda2:	bf00      	nop
 800cda4:	e7fe      	b.n	800cda4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cda6:	4b3e      	ldr	r3, [pc, #248]	; (800cea0 <xPortStartScheduler+0x120>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a3f      	ldr	r2, [pc, #252]	; (800cea8 <xPortStartScheduler+0x128>)
 800cdac:	4293      	cmp	r3, r2
 800cdae:	d10a      	bne.n	800cdc6 <xPortStartScheduler+0x46>
	__asm volatile
 800cdb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb4:	f383 8811 	msr	BASEPRI, r3
 800cdb8:	f3bf 8f6f 	isb	sy
 800cdbc:	f3bf 8f4f 	dsb	sy
 800cdc0:	60fb      	str	r3, [r7, #12]
}
 800cdc2:	bf00      	nop
 800cdc4:	e7fe      	b.n	800cdc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cdc6:	4b39      	ldr	r3, [pc, #228]	; (800ceac <xPortStartScheduler+0x12c>)
 800cdc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	b2db      	uxtb	r3, r3
 800cdd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	22ff      	movs	r2, #255	; 0xff
 800cdd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	781b      	ldrb	r3, [r3, #0]
 800cddc:	b2db      	uxtb	r3, r3
 800cdde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cde0:	78fb      	ldrb	r3, [r7, #3]
 800cde2:	b2db      	uxtb	r3, r3
 800cde4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cde8:	b2da      	uxtb	r2, r3
 800cdea:	4b31      	ldr	r3, [pc, #196]	; (800ceb0 <xPortStartScheduler+0x130>)
 800cdec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cdee:	4b31      	ldr	r3, [pc, #196]	; (800ceb4 <xPortStartScheduler+0x134>)
 800cdf0:	2207      	movs	r2, #7
 800cdf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cdf4:	e009      	b.n	800ce0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cdf6:	4b2f      	ldr	r3, [pc, #188]	; (800ceb4 <xPortStartScheduler+0x134>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	3b01      	subs	r3, #1
 800cdfc:	4a2d      	ldr	r2, [pc, #180]	; (800ceb4 <xPortStartScheduler+0x134>)
 800cdfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ce00:	78fb      	ldrb	r3, [r7, #3]
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	005b      	lsls	r3, r3, #1
 800ce06:	b2db      	uxtb	r3, r3
 800ce08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce0a:	78fb      	ldrb	r3, [r7, #3]
 800ce0c:	b2db      	uxtb	r3, r3
 800ce0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce12:	2b80      	cmp	r3, #128	; 0x80
 800ce14:	d0ef      	beq.n	800cdf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ce16:	4b27      	ldr	r3, [pc, #156]	; (800ceb4 <xPortStartScheduler+0x134>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f1c3 0307 	rsb	r3, r3, #7
 800ce1e:	2b04      	cmp	r3, #4
 800ce20:	d00a      	beq.n	800ce38 <xPortStartScheduler+0xb8>
	__asm volatile
 800ce22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce26:	f383 8811 	msr	BASEPRI, r3
 800ce2a:	f3bf 8f6f 	isb	sy
 800ce2e:	f3bf 8f4f 	dsb	sy
 800ce32:	60bb      	str	r3, [r7, #8]
}
 800ce34:	bf00      	nop
 800ce36:	e7fe      	b.n	800ce36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ce38:	4b1e      	ldr	r3, [pc, #120]	; (800ceb4 <xPortStartScheduler+0x134>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	021b      	lsls	r3, r3, #8
 800ce3e:	4a1d      	ldr	r2, [pc, #116]	; (800ceb4 <xPortStartScheduler+0x134>)
 800ce40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ce42:	4b1c      	ldr	r3, [pc, #112]	; (800ceb4 <xPortStartScheduler+0x134>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ce4a:	4a1a      	ldr	r2, [pc, #104]	; (800ceb4 <xPortStartScheduler+0x134>)
 800ce4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	b2da      	uxtb	r2, r3
 800ce52:	697b      	ldr	r3, [r7, #20]
 800ce54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ce56:	4b18      	ldr	r3, [pc, #96]	; (800ceb8 <xPortStartScheduler+0x138>)
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	4a17      	ldr	r2, [pc, #92]	; (800ceb8 <xPortStartScheduler+0x138>)
 800ce5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ce60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ce62:	4b15      	ldr	r3, [pc, #84]	; (800ceb8 <xPortStartScheduler+0x138>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	4a14      	ldr	r2, [pc, #80]	; (800ceb8 <xPortStartScheduler+0x138>)
 800ce68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ce6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ce6e:	f000 f8dd 	bl	800d02c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ce72:	4b12      	ldr	r3, [pc, #72]	; (800cebc <xPortStartScheduler+0x13c>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ce78:	f000 f8fc 	bl	800d074 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ce7c:	4b10      	ldr	r3, [pc, #64]	; (800cec0 <xPortStartScheduler+0x140>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	4a0f      	ldr	r2, [pc, #60]	; (800cec0 <xPortStartScheduler+0x140>)
 800ce82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ce86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce88:	f7ff ff66 	bl	800cd58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce8c:	f7fe ff56 	bl	800bd3c <vTaskSwitchContext>
	prvTaskExitError();
 800ce90:	f7ff ff20 	bl	800ccd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3718      	adds	r7, #24
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	e000ed00 	.word	0xe000ed00
 800cea4:	410fc271 	.word	0x410fc271
 800cea8:	410fc270 	.word	0x410fc270
 800ceac:	e000e400 	.word	0xe000e400
 800ceb0:	20009414 	.word	0x20009414
 800ceb4:	20009418 	.word	0x20009418
 800ceb8:	e000ed20 	.word	0xe000ed20
 800cebc:	20000024 	.word	0x20000024
 800cec0:	e000ef34 	.word	0xe000ef34

0800cec4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cec4:	b480      	push	{r7}
 800cec6:	b083      	sub	sp, #12
 800cec8:	af00      	add	r7, sp, #0
	__asm volatile
 800ceca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cece:	f383 8811 	msr	BASEPRI, r3
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	607b      	str	r3, [r7, #4]
}
 800cedc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cede:	4b0f      	ldr	r3, [pc, #60]	; (800cf1c <vPortEnterCritical+0x58>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	3301      	adds	r3, #1
 800cee4:	4a0d      	ldr	r2, [pc, #52]	; (800cf1c <vPortEnterCritical+0x58>)
 800cee6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cee8:	4b0c      	ldr	r3, [pc, #48]	; (800cf1c <vPortEnterCritical+0x58>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	d10f      	bne.n	800cf10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cef0:	4b0b      	ldr	r3, [pc, #44]	; (800cf20 <vPortEnterCritical+0x5c>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	b2db      	uxtb	r3, r3
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00a      	beq.n	800cf10 <vPortEnterCritical+0x4c>
	__asm volatile
 800cefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cefe:	f383 8811 	msr	BASEPRI, r3
 800cf02:	f3bf 8f6f 	isb	sy
 800cf06:	f3bf 8f4f 	dsb	sy
 800cf0a:	603b      	str	r3, [r7, #0]
}
 800cf0c:	bf00      	nop
 800cf0e:	e7fe      	b.n	800cf0e <vPortEnterCritical+0x4a>
	}
}
 800cf10:	bf00      	nop
 800cf12:	370c      	adds	r7, #12
 800cf14:	46bd      	mov	sp, r7
 800cf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1a:	4770      	bx	lr
 800cf1c:	20000024 	.word	0x20000024
 800cf20:	e000ed04 	.word	0xe000ed04

0800cf24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cf24:	b480      	push	{r7}
 800cf26:	b083      	sub	sp, #12
 800cf28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cf2a:	4b12      	ldr	r3, [pc, #72]	; (800cf74 <vPortExitCritical+0x50>)
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d10a      	bne.n	800cf48 <vPortExitCritical+0x24>
	__asm volatile
 800cf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf36:	f383 8811 	msr	BASEPRI, r3
 800cf3a:	f3bf 8f6f 	isb	sy
 800cf3e:	f3bf 8f4f 	dsb	sy
 800cf42:	607b      	str	r3, [r7, #4]
}
 800cf44:	bf00      	nop
 800cf46:	e7fe      	b.n	800cf46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cf48:	4b0a      	ldr	r3, [pc, #40]	; (800cf74 <vPortExitCritical+0x50>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	3b01      	subs	r3, #1
 800cf4e:	4a09      	ldr	r2, [pc, #36]	; (800cf74 <vPortExitCritical+0x50>)
 800cf50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cf52:	4b08      	ldr	r3, [pc, #32]	; (800cf74 <vPortExitCritical+0x50>)
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d105      	bne.n	800cf66 <vPortExitCritical+0x42>
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	f383 8811 	msr	BASEPRI, r3
}
 800cf64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cf66:	bf00      	nop
 800cf68:	370c      	adds	r7, #12
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf70:	4770      	bx	lr
 800cf72:	bf00      	nop
 800cf74:	20000024 	.word	0x20000024
	...

0800cf80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf80:	f3ef 8009 	mrs	r0, PSP
 800cf84:	f3bf 8f6f 	isb	sy
 800cf88:	4b15      	ldr	r3, [pc, #84]	; (800cfe0 <pxCurrentTCBConst>)
 800cf8a:	681a      	ldr	r2, [r3, #0]
 800cf8c:	f01e 0f10 	tst.w	lr, #16
 800cf90:	bf08      	it	eq
 800cf92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cf96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9a:	6010      	str	r0, [r2, #0]
 800cf9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cfa0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cfa4:	f380 8811 	msr	BASEPRI, r0
 800cfa8:	f3bf 8f4f 	dsb	sy
 800cfac:	f3bf 8f6f 	isb	sy
 800cfb0:	f7fe fec4 	bl	800bd3c <vTaskSwitchContext>
 800cfb4:	f04f 0000 	mov.w	r0, #0
 800cfb8:	f380 8811 	msr	BASEPRI, r0
 800cfbc:	bc09      	pop	{r0, r3}
 800cfbe:	6819      	ldr	r1, [r3, #0]
 800cfc0:	6808      	ldr	r0, [r1, #0]
 800cfc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfc6:	f01e 0f10 	tst.w	lr, #16
 800cfca:	bf08      	it	eq
 800cfcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cfd0:	f380 8809 	msr	PSP, r0
 800cfd4:	f3bf 8f6f 	isb	sy
 800cfd8:	4770      	bx	lr
 800cfda:	bf00      	nop
 800cfdc:	f3af 8000 	nop.w

0800cfe0 <pxCurrentTCBConst>:
 800cfe0:	20008de8 	.word	0x20008de8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cfe4:	bf00      	nop
 800cfe6:	bf00      	nop

0800cfe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b082      	sub	sp, #8
 800cfec:	af00      	add	r7, sp, #0
	__asm volatile
 800cfee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cff2:	f383 8811 	msr	BASEPRI, r3
 800cff6:	f3bf 8f6f 	isb	sy
 800cffa:	f3bf 8f4f 	dsb	sy
 800cffe:	607b      	str	r3, [r7, #4]
}
 800d000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d002:	f7fe fdd9 	bl	800bbb8 <xTaskIncrementTick>
 800d006:	4603      	mov	r3, r0
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d003      	beq.n	800d014 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d00c:	4b06      	ldr	r3, [pc, #24]	; (800d028 <xPortSysTickHandler+0x40>)
 800d00e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d012:	601a      	str	r2, [r3, #0]
 800d014:	2300      	movs	r3, #0
 800d016:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	f383 8811 	msr	BASEPRI, r3
}
 800d01e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d020:	bf00      	nop
 800d022:	3708      	adds	r7, #8
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}
 800d028:	e000ed04 	.word	0xe000ed04

0800d02c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d02c:	b480      	push	{r7}
 800d02e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d030:	4b0b      	ldr	r3, [pc, #44]	; (800d060 <vPortSetupTimerInterrupt+0x34>)
 800d032:	2200      	movs	r2, #0
 800d034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d036:	4b0b      	ldr	r3, [pc, #44]	; (800d064 <vPortSetupTimerInterrupt+0x38>)
 800d038:	2200      	movs	r2, #0
 800d03a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d03c:	4b0a      	ldr	r3, [pc, #40]	; (800d068 <vPortSetupTimerInterrupt+0x3c>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a0a      	ldr	r2, [pc, #40]	; (800d06c <vPortSetupTimerInterrupt+0x40>)
 800d042:	fba2 2303 	umull	r2, r3, r2, r3
 800d046:	099b      	lsrs	r3, r3, #6
 800d048:	4a09      	ldr	r2, [pc, #36]	; (800d070 <vPortSetupTimerInterrupt+0x44>)
 800d04a:	3b01      	subs	r3, #1
 800d04c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d04e:	4b04      	ldr	r3, [pc, #16]	; (800d060 <vPortSetupTimerInterrupt+0x34>)
 800d050:	2207      	movs	r2, #7
 800d052:	601a      	str	r2, [r3, #0]
}
 800d054:	bf00      	nop
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr
 800d05e:	bf00      	nop
 800d060:	e000e010 	.word	0xe000e010
 800d064:	e000e018 	.word	0xe000e018
 800d068:	20000004 	.word	0x20000004
 800d06c:	10624dd3 	.word	0x10624dd3
 800d070:	e000e014 	.word	0xe000e014

0800d074 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d074:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d084 <vPortEnableVFP+0x10>
 800d078:	6801      	ldr	r1, [r0, #0]
 800d07a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d07e:	6001      	str	r1, [r0, #0]
 800d080:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d082:	bf00      	nop
 800d084:	e000ed88 	.word	0xe000ed88

0800d088 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d088:	b480      	push	{r7}
 800d08a:	b085      	sub	sp, #20
 800d08c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d08e:	f3ef 8305 	mrs	r3, IPSR
 800d092:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	2b0f      	cmp	r3, #15
 800d098:	d914      	bls.n	800d0c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d09a:	4a17      	ldr	r2, [pc, #92]	; (800d0f8 <vPortValidateInterruptPriority+0x70>)
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	4413      	add	r3, r2
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d0a4:	4b15      	ldr	r3, [pc, #84]	; (800d0fc <vPortValidateInterruptPriority+0x74>)
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	7afa      	ldrb	r2, [r7, #11]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d20a      	bcs.n	800d0c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	607b      	str	r3, [r7, #4]
}
 800d0c0:	bf00      	nop
 800d0c2:	e7fe      	b.n	800d0c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d0c4:	4b0e      	ldr	r3, [pc, #56]	; (800d100 <vPortValidateInterruptPriority+0x78>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d0cc:	4b0d      	ldr	r3, [pc, #52]	; (800d104 <vPortValidateInterruptPriority+0x7c>)
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d90a      	bls.n	800d0ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d8:	f383 8811 	msr	BASEPRI, r3
 800d0dc:	f3bf 8f6f 	isb	sy
 800d0e0:	f3bf 8f4f 	dsb	sy
 800d0e4:	603b      	str	r3, [r7, #0]
}
 800d0e6:	bf00      	nop
 800d0e8:	e7fe      	b.n	800d0e8 <vPortValidateInterruptPriority+0x60>
	}
 800d0ea:	bf00      	nop
 800d0ec:	3714      	adds	r7, #20
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f4:	4770      	bx	lr
 800d0f6:	bf00      	nop
 800d0f8:	e000e3f0 	.word	0xe000e3f0
 800d0fc:	20009414 	.word	0x20009414
 800d100:	e000ed0c 	.word	0xe000ed0c
 800d104:	20009418 	.word	0x20009418

0800d108 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b088      	sub	sp, #32
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d110:	2300      	movs	r3, #0
 800d112:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800d114:	4b4a      	ldr	r3, [pc, #296]	; (800d240 <pvPortMalloc+0x138>)
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d10a      	bne.n	800d132 <pvPortMalloc+0x2a>
	__asm volatile
 800d11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d120:	f383 8811 	msr	BASEPRI, r3
 800d124:	f3bf 8f6f 	isb	sy
 800d128:	f3bf 8f4f 	dsb	sy
 800d12c:	60fb      	str	r3, [r7, #12]
}
 800d12e:	bf00      	nop
 800d130:	e7fe      	b.n	800d130 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800d132:	f7fe fc85 	bl	800ba40 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d136:	4b43      	ldr	r3, [pc, #268]	; (800d244 <pvPortMalloc+0x13c>)
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	4013      	ands	r3, r2
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d172      	bne.n	800d228 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d00d      	beq.n	800d164 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800d148:	2208      	movs	r2, #8
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	4413      	add	r3, r2
 800d14e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f003 0307 	and.w	r3, r3, #7
 800d156:	2b00      	cmp	r3, #0
 800d158:	d004      	beq.n	800d164 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	f023 0307 	bic.w	r3, r3, #7
 800d160:	3308      	adds	r3, #8
 800d162:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d05e      	beq.n	800d228 <pvPortMalloc+0x120>
 800d16a:	4b37      	ldr	r3, [pc, #220]	; (800d248 <pvPortMalloc+0x140>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	429a      	cmp	r2, r3
 800d172:	d859      	bhi.n	800d228 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d174:	4b35      	ldr	r3, [pc, #212]	; (800d24c <pvPortMalloc+0x144>)
 800d176:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800d178:	4b34      	ldr	r3, [pc, #208]	; (800d24c <pvPortMalloc+0x144>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d17e:	e004      	b.n	800d18a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800d180:	69fb      	ldr	r3, [r7, #28]
 800d182:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d184:	69fb      	ldr	r3, [r7, #28]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d18a:	69fb      	ldr	r3, [r7, #28]
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	429a      	cmp	r2, r3
 800d192:	d903      	bls.n	800d19c <pvPortMalloc+0x94>
 800d194:	69fb      	ldr	r3, [r7, #28]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d1f1      	bne.n	800d180 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d19c:	4b28      	ldr	r3, [pc, #160]	; (800d240 <pvPortMalloc+0x138>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	69fa      	ldr	r2, [r7, #28]
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d040      	beq.n	800d228 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d1a6:	69bb      	ldr	r3, [r7, #24]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	2208      	movs	r2, #8
 800d1ac:	4413      	add	r3, r2
 800d1ae:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d1b0:	69fb      	ldr	r3, [r7, #28]
 800d1b2:	681a      	ldr	r2, [r3, #0]
 800d1b4:	69bb      	ldr	r3, [r7, #24]
 800d1b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	685a      	ldr	r2, [r3, #4]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	1ad2      	subs	r2, r2, r3
 800d1c0:	2308      	movs	r3, #8
 800d1c2:	005b      	lsls	r3, r3, #1
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	d90f      	bls.n	800d1e8 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d1c8:	69fa      	ldr	r2, [r7, #28]
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	4413      	add	r3, r2
 800d1ce:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d1d0:	69fb      	ldr	r3, [r7, #28]
 800d1d2:	685a      	ldr	r2, [r3, #4]
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	1ad2      	subs	r2, r2, r3
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d1dc:	69fb      	ldr	r3, [r7, #28]
 800d1de:	687a      	ldr	r2, [r7, #4]
 800d1e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800d1e2:	6938      	ldr	r0, [r7, #16]
 800d1e4:	f000 f89a 	bl	800d31c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d1e8:	4b17      	ldr	r3, [pc, #92]	; (800d248 <pvPortMalloc+0x140>)
 800d1ea:	681a      	ldr	r2, [r3, #0]
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	685b      	ldr	r3, [r3, #4]
 800d1f0:	1ad3      	subs	r3, r2, r3
 800d1f2:	4a15      	ldr	r2, [pc, #84]	; (800d248 <pvPortMalloc+0x140>)
 800d1f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d1f6:	4b14      	ldr	r3, [pc, #80]	; (800d248 <pvPortMalloc+0x140>)
 800d1f8:	681a      	ldr	r2, [r3, #0]
 800d1fa:	4b15      	ldr	r3, [pc, #84]	; (800d250 <pvPortMalloc+0x148>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d203      	bcs.n	800d20a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d202:	4b11      	ldr	r3, [pc, #68]	; (800d248 <pvPortMalloc+0x140>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4a12      	ldr	r2, [pc, #72]	; (800d250 <pvPortMalloc+0x148>)
 800d208:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d20a:	69fb      	ldr	r3, [r7, #28]
 800d20c:	685a      	ldr	r2, [r3, #4]
 800d20e:	4b0d      	ldr	r3, [pc, #52]	; (800d244 <pvPortMalloc+0x13c>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	431a      	orrs	r2, r3
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d218:	69fb      	ldr	r3, [r7, #28]
 800d21a:	2200      	movs	r2, #0
 800d21c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d21e:	4b0d      	ldr	r3, [pc, #52]	; (800d254 <pvPortMalloc+0x14c>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	3301      	adds	r3, #1
 800d224:	4a0b      	ldr	r2, [pc, #44]	; (800d254 <pvPortMalloc+0x14c>)
 800d226:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d228:	f7fe fc18 	bl	800ba5c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d101      	bne.n	800d236 <pvPortMalloc+0x12e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800d232:	f7f3 fa02 	bl	800063a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800d236:	697b      	ldr	r3, [r7, #20]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3720      	adds	r7, #32
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}
 800d240:	20009424 	.word	0x20009424
 800d244:	20009438 	.word	0x20009438
 800d248:	20009428 	.word	0x20009428
 800d24c:	2000941c 	.word	0x2000941c
 800d250:	2000942c 	.word	0x2000942c
 800d254:	20009430 	.word	0x20009430

0800d258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b086      	sub	sp, #24
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d04d      	beq.n	800d306 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d26a:	2308      	movs	r3, #8
 800d26c:	425b      	negs	r3, r3
 800d26e:	697a      	ldr	r2, [r7, #20]
 800d270:	4413      	add	r3, r2
 800d272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	685a      	ldr	r2, [r3, #4]
 800d27c:	4b24      	ldr	r3, [pc, #144]	; (800d310 <vPortFree+0xb8>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	4013      	ands	r3, r2
 800d282:	2b00      	cmp	r3, #0
 800d284:	d10a      	bne.n	800d29c <vPortFree+0x44>
	__asm volatile
 800d286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d28a:	f383 8811 	msr	BASEPRI, r3
 800d28e:	f3bf 8f6f 	isb	sy
 800d292:	f3bf 8f4f 	dsb	sy
 800d296:	60fb      	str	r3, [r7, #12]
}
 800d298:	bf00      	nop
 800d29a:	e7fe      	b.n	800d29a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d29c:	693b      	ldr	r3, [r7, #16]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d00a      	beq.n	800d2ba <vPortFree+0x62>
	__asm volatile
 800d2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2a8:	f383 8811 	msr	BASEPRI, r3
 800d2ac:	f3bf 8f6f 	isb	sy
 800d2b0:	f3bf 8f4f 	dsb	sy
 800d2b4:	60bb      	str	r3, [r7, #8]
}
 800d2b6:	bf00      	nop
 800d2b8:	e7fe      	b.n	800d2b8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d2ba:	693b      	ldr	r3, [r7, #16]
 800d2bc:	685a      	ldr	r2, [r3, #4]
 800d2be:	4b14      	ldr	r3, [pc, #80]	; (800d310 <vPortFree+0xb8>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4013      	ands	r3, r2
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d01e      	beq.n	800d306 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d11a      	bne.n	800d306 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d2d0:	693b      	ldr	r3, [r7, #16]
 800d2d2:	685a      	ldr	r2, [r3, #4]
 800d2d4:	4b0e      	ldr	r3, [pc, #56]	; (800d310 <vPortFree+0xb8>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	43db      	mvns	r3, r3
 800d2da:	401a      	ands	r2, r3
 800d2dc:	693b      	ldr	r3, [r7, #16]
 800d2de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d2e0:	f7fe fbae 	bl	800ba40 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	685a      	ldr	r2, [r3, #4]
 800d2e8:	4b0a      	ldr	r3, [pc, #40]	; (800d314 <vPortFree+0xbc>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	4413      	add	r3, r2
 800d2ee:	4a09      	ldr	r2, [pc, #36]	; (800d314 <vPortFree+0xbc>)
 800d2f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d2f2:	6938      	ldr	r0, [r7, #16]
 800d2f4:	f000 f812 	bl	800d31c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d2f8:	4b07      	ldr	r3, [pc, #28]	; (800d318 <vPortFree+0xc0>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	4a06      	ldr	r2, [pc, #24]	; (800d318 <vPortFree+0xc0>)
 800d300:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d302:	f7fe fbab 	bl	800ba5c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d306:	bf00      	nop
 800d308:	3718      	adds	r7, #24
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}
 800d30e:	bf00      	nop
 800d310:	20009438 	.word	0x20009438
 800d314:	20009428 	.word	0x20009428
 800d318:	20009434 	.word	0x20009434

0800d31c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d31c:	b480      	push	{r7}
 800d31e:	b085      	sub	sp, #20
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d324:	4b28      	ldr	r3, [pc, #160]	; (800d3c8 <prvInsertBlockIntoFreeList+0xac>)
 800d326:	60fb      	str	r3, [r7, #12]
 800d328:	e002      	b.n	800d330 <prvInsertBlockIntoFreeList+0x14>
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	60fb      	str	r3, [r7, #12]
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	687a      	ldr	r2, [r7, #4]
 800d336:	429a      	cmp	r2, r3
 800d338:	d8f7      	bhi.n	800d32a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	685b      	ldr	r3, [r3, #4]
 800d342:	68ba      	ldr	r2, [r7, #8]
 800d344:	4413      	add	r3, r2
 800d346:	687a      	ldr	r2, [r7, #4]
 800d348:	429a      	cmp	r2, r3
 800d34a:	d108      	bne.n	800d35e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	685a      	ldr	r2, [r3, #4]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	685b      	ldr	r3, [r3, #4]
 800d354:	441a      	add	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	685b      	ldr	r3, [r3, #4]
 800d366:	68ba      	ldr	r2, [r7, #8]
 800d368:	441a      	add	r2, r3
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	429a      	cmp	r2, r3
 800d370:	d118      	bne.n	800d3a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	681a      	ldr	r2, [r3, #0]
 800d376:	4b15      	ldr	r3, [pc, #84]	; (800d3cc <prvInsertBlockIntoFreeList+0xb0>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	429a      	cmp	r2, r3
 800d37c:	d00d      	beq.n	800d39a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	685a      	ldr	r2, [r3, #4]
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	441a      	add	r2, r3
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	681a      	ldr	r2, [r3, #0]
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	601a      	str	r2, [r3, #0]
 800d398:	e008      	b.n	800d3ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d39a:	4b0c      	ldr	r3, [pc, #48]	; (800d3cc <prvInsertBlockIntoFreeList+0xb0>)
 800d39c:	681a      	ldr	r2, [r3, #0]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	601a      	str	r2, [r3, #0]
 800d3a2:	e003      	b.n	800d3ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	681a      	ldr	r2, [r3, #0]
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d3ac:	68fa      	ldr	r2, [r7, #12]
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	429a      	cmp	r2, r3
 800d3b2:	d002      	beq.n	800d3ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	687a      	ldr	r2, [r7, #4]
 800d3b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3ba:	bf00      	nop
 800d3bc:	3714      	adds	r7, #20
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c4:	4770      	bx	lr
 800d3c6:	bf00      	nop
 800d3c8:	2000941c 	.word	0x2000941c
 800d3cc:	20009424 	.word	0x20009424

0800d3d0 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800d3d0:	b480      	push	{r7}
 800d3d2:	b08f      	sub	sp, #60	; 0x3c
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800d3dc:	2300      	movs	r3, #0
 800d3de:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800d3e4:	4b5a      	ldr	r3, [pc, #360]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d00a      	beq.n	800d402 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800d3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f0:	f383 8811 	msr	BASEPRI, r3
 800d3f4:	f3bf 8f6f 	isb	sy
 800d3f8:	f3bf 8f4f 	dsb	sy
 800d3fc:	617b      	str	r3, [r7, #20]
}
 800d3fe:	bf00      	nop
 800d400:	e7fe      	b.n	800d400 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800d402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d404:	00db      	lsls	r3, r3, #3
 800d406:	687a      	ldr	r2, [r7, #4]
 800d408:	4413      	add	r3, r2
 800d40a:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800d40c:	e07d      	b.n	800d50a <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800d40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800d414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d41c:	f003 0307 	and.w	r3, r3, #7
 800d420:	2b00      	cmp	r3, #0
 800d422:	d00e      	beq.n	800d442 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800d424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d426:	3307      	adds	r3, #7
 800d428:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800d42a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d42c:	f023 0307 	bic.w	r3, r3, #7
 800d430:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800d432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	461a      	mov	r2, r3
 800d438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d43a:	1ad3      	subs	r3, r2, r3
 800d43c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d43e:	4413      	add	r3, r2
 800d440:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800d442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d444:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800d446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d106      	bne.n	800d45a <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800d44c:	69fb      	ldr	r3, [r7, #28]
 800d44e:	4a41      	ldr	r2, [pc, #260]	; (800d554 <vPortDefineHeapRegions+0x184>)
 800d450:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800d452:	4b40      	ldr	r3, [pc, #256]	; (800d554 <vPortDefineHeapRegions+0x184>)
 800d454:	2200      	movs	r2, #0
 800d456:	605a      	str	r2, [r3, #4]
 800d458:	e01f      	b.n	800d49a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800d45a:	4b3d      	ldr	r3, [pc, #244]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d10a      	bne.n	800d478 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800d462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d466:	f383 8811 	msr	BASEPRI, r3
 800d46a:	f3bf 8f6f 	isb	sy
 800d46e:	f3bf 8f4f 	dsb	sy
 800d472:	613b      	str	r3, [r7, #16]
}
 800d474:	bf00      	nop
 800d476:	e7fe      	b.n	800d476 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800d478:	4b35      	ldr	r3, [pc, #212]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	461a      	mov	r2, r3
 800d47e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d480:	4293      	cmp	r3, r2
 800d482:	d80a      	bhi.n	800d49a <vPortDefineHeapRegions+0xca>
	__asm volatile
 800d484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d488:	f383 8811 	msr	BASEPRI, r3
 800d48c:	f3bf 8f6f 	isb	sy
 800d490:	f3bf 8f4f 	dsb	sy
 800d494:	60fb      	str	r3, [r7, #12]
}
 800d496:	bf00      	nop
 800d498:	e7fe      	b.n	800d498 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800d49a:	4b2d      	ldr	r3, [pc, #180]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800d4a0:	69fa      	ldr	r2, [r7, #28]
 800d4a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4a4:	4413      	add	r3, r2
 800d4a6:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800d4a8:	2208      	movs	r2, #8
 800d4aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ac:	1a9b      	subs	r3, r3, r2
 800d4ae:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800d4b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4b2:	f023 0307 	bic.w	r3, r3, #7
 800d4b6:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800d4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ba:	4a25      	ldr	r2, [pc, #148]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d4bc:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800d4be:	4b24      	ldr	r3, [pc, #144]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800d4c6:	4b22      	ldr	r3, [pc, #136]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800d4d2:	6a3b      	ldr	r3, [r7, #32]
 800d4d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d4d6:	1ad2      	subs	r2, r2, r3
 800d4d8:	6a3b      	ldr	r3, [r7, #32]
 800d4da:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800d4dc:	4b1c      	ldr	r3, [pc, #112]	; (800d550 <vPortDefineHeapRegions+0x180>)
 800d4de:	681a      	ldr	r2, [r3, #0]
 800d4e0:	6a3b      	ldr	r3, [r7, #32]
 800d4e2:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800d4e4:	69bb      	ldr	r3, [r7, #24]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d002      	beq.n	800d4f0 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800d4ea:	69bb      	ldr	r3, [r7, #24]
 800d4ec:	6a3a      	ldr	r2, [r7, #32]
 800d4ee:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800d4f0:	6a3b      	ldr	r3, [r7, #32]
 800d4f2:	685b      	ldr	r3, [r3, #4]
 800d4f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d4f6:	4413      	add	r3, r2
 800d4f8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800d4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800d500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d502:	00db      	lsls	r3, r3, #3
 800d504:	687a      	ldr	r2, [r7, #4]
 800d506:	4413      	add	r3, r2
 800d508:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800d50a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d50c:	685b      	ldr	r3, [r3, #4]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	f47f af7d 	bne.w	800d40e <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800d514:	4a10      	ldr	r2, [pc, #64]	; (800d558 <vPortDefineHeapRegions+0x188>)
 800d516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d518:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800d51a:	4a10      	ldr	r2, [pc, #64]	; (800d55c <vPortDefineHeapRegions+0x18c>)
 800d51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d51e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800d520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d522:	2b00      	cmp	r3, #0
 800d524:	d10a      	bne.n	800d53c <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800d526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d52a:	f383 8811 	msr	BASEPRI, r3
 800d52e:	f3bf 8f6f 	isb	sy
 800d532:	f3bf 8f4f 	dsb	sy
 800d536:	60bb      	str	r3, [r7, #8]
}
 800d538:	bf00      	nop
 800d53a:	e7fe      	b.n	800d53a <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d53c:	4b08      	ldr	r3, [pc, #32]	; (800d560 <vPortDefineHeapRegions+0x190>)
 800d53e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d542:	601a      	str	r2, [r3, #0]
}
 800d544:	bf00      	nop
 800d546:	373c      	adds	r7, #60	; 0x3c
 800d548:	46bd      	mov	sp, r7
 800d54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54e:	4770      	bx	lr
 800d550:	20009424 	.word	0x20009424
 800d554:	2000941c 	.word	0x2000941c
 800d558:	2000942c 	.word	0x2000942c
 800d55c:	20009428 	.word	0x20009428
 800d560:	20009438 	.word	0x20009438

0800d564 <__libc_init_array>:
 800d564:	b570      	push	{r4, r5, r6, lr}
 800d566:	4d0d      	ldr	r5, [pc, #52]	; (800d59c <__libc_init_array+0x38>)
 800d568:	4c0d      	ldr	r4, [pc, #52]	; (800d5a0 <__libc_init_array+0x3c>)
 800d56a:	1b64      	subs	r4, r4, r5
 800d56c:	10a4      	asrs	r4, r4, #2
 800d56e:	2600      	movs	r6, #0
 800d570:	42a6      	cmp	r6, r4
 800d572:	d109      	bne.n	800d588 <__libc_init_array+0x24>
 800d574:	4d0b      	ldr	r5, [pc, #44]	; (800d5a4 <__libc_init_array+0x40>)
 800d576:	4c0c      	ldr	r4, [pc, #48]	; (800d5a8 <__libc_init_array+0x44>)
 800d578:	f000 f82e 	bl	800d5d8 <_init>
 800d57c:	1b64      	subs	r4, r4, r5
 800d57e:	10a4      	asrs	r4, r4, #2
 800d580:	2600      	movs	r6, #0
 800d582:	42a6      	cmp	r6, r4
 800d584:	d105      	bne.n	800d592 <__libc_init_array+0x2e>
 800d586:	bd70      	pop	{r4, r5, r6, pc}
 800d588:	f855 3b04 	ldr.w	r3, [r5], #4
 800d58c:	4798      	blx	r3
 800d58e:	3601      	adds	r6, #1
 800d590:	e7ee      	b.n	800d570 <__libc_init_array+0xc>
 800d592:	f855 3b04 	ldr.w	r3, [r5], #4
 800d596:	4798      	blx	r3
 800d598:	3601      	adds	r6, #1
 800d59a:	e7f2      	b.n	800d582 <__libc_init_array+0x1e>
 800d59c:	0800d758 	.word	0x0800d758
 800d5a0:	0800d758 	.word	0x0800d758
 800d5a4:	0800d758 	.word	0x0800d758
 800d5a8:	0800d75c 	.word	0x0800d75c

0800d5ac <memcpy>:
 800d5ac:	440a      	add	r2, r1
 800d5ae:	4291      	cmp	r1, r2
 800d5b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d5b4:	d100      	bne.n	800d5b8 <memcpy+0xc>
 800d5b6:	4770      	bx	lr
 800d5b8:	b510      	push	{r4, lr}
 800d5ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5c2:	4291      	cmp	r1, r2
 800d5c4:	d1f9      	bne.n	800d5ba <memcpy+0xe>
 800d5c6:	bd10      	pop	{r4, pc}

0800d5c8 <memset>:
 800d5c8:	4402      	add	r2, r0
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d100      	bne.n	800d5d2 <memset+0xa>
 800d5d0:	4770      	bx	lr
 800d5d2:	f803 1b01 	strb.w	r1, [r3], #1
 800d5d6:	e7f9      	b.n	800d5cc <memset+0x4>

0800d5d8 <_init>:
 800d5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5da:	bf00      	nop
 800d5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5de:	bc08      	pop	{r3}
 800d5e0:	469e      	mov	lr, r3
 800d5e2:	4770      	bx	lr

0800d5e4 <_fini>:
 800d5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e6:	bf00      	nop
 800d5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ea:	bc08      	pop	{r3}
 800d5ec:	469e      	mov	lr, r3
 800d5ee:	4770      	bx	lr
