;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; LEDDrive
LEDDrive_Sync_ctrl_reg__0__MASK EQU 0x01
LEDDrive_Sync_ctrl_reg__0__POS EQU 0
LEDDrive_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LEDDrive_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LEDDrive_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LEDDrive_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LEDDrive_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LEDDrive_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LEDDrive_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LEDDrive_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LEDDrive_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LEDDrive_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LEDDrive_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LEDDrive_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LEDDrive_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
LEDDrive_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LEDDrive_Sync_ctrl_reg__MASK EQU 0x01
LEDDrive_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LEDDrive_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LEDDrive_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; MotorOut
MotorOut__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MotorOut__0__MASK EQU 0x08
MotorOut__0__PC EQU CYREG_PRT12_PC3
MotorOut__0__PORT EQU 12
MotorOut__0__SHIFT EQU 3
MotorOut__AG EQU CYREG_PRT12_AG
MotorOut__BIE EQU CYREG_PRT12_BIE
MotorOut__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MotorOut__BYP EQU CYREG_PRT12_BYP
MotorOut__DM0 EQU CYREG_PRT12_DM0
MotorOut__DM1 EQU CYREG_PRT12_DM1
MotorOut__DM2 EQU CYREG_PRT12_DM2
MotorOut__DR EQU CYREG_PRT12_DR
MotorOut__INP_DIS EQU CYREG_PRT12_INP_DIS
MotorOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MotorOut__MASK EQU 0x08
MotorOut__PORT EQU 12
MotorOut__PRT EQU CYREG_PRT12_PRT
MotorOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MotorOut__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MotorOut__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MotorOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MotorOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MotorOut__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MotorOut__PS EQU CYREG_PRT12_PS
MotorOut__SHIFT EQU 3
MotorOut__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MotorOut__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MotorOut__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MotorOut__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MotorOut__SLW EQU CYREG_PRT12_SLW

; Direction
Direction_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_Sync_ctrl_reg__0__POS EQU 0
Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Direction_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Direction_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Direction_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Direction_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Direction_Sync_ctrl_reg__MASK EQU 0x01
Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Direction_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; MotorKill
MotorKill_Sync_ctrl_reg__0__MASK EQU 0x01
MotorKill_Sync_ctrl_reg__0__POS EQU 0
MotorKill_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MotorKill_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
MotorKill_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
MotorKill_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
MotorKill_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
MotorKill_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
MotorKill_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
MotorKill_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
MotorKill_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
MotorKill_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MotorKill_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
MotorKill_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
MotorKill_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
MotorKill_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
MotorKill_Sync_ctrl_reg__MASK EQU 0x01
MotorKill_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MotorKill_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MotorKill_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; UARTReset
UARTReset_Sync_ctrl_reg__0__MASK EQU 0x01
UARTReset_Sync_ctrl_reg__0__POS EQU 0
UARTReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UARTReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UARTReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UARTReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
UARTReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UARTReset_Sync_ctrl_reg__MASK EQU 0x01
UARTReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UARTReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UARTReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; MotorDrive
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
MotorDrive_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
MotorDrive_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MotorDrive_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MotorDrive_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
MotorDrive_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
MotorDrive_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MotorDrive_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MotorDrive_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MotorDrive_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
MotorDrive_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MotorDrive_PWMUDB_genblk8_stsreg__0__POS EQU 0
MotorDrive_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MotorDrive_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
MotorDrive_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MotorDrive_PWMUDB_genblk8_stsreg__2__POS EQU 2
MotorDrive_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MotorDrive_PWMUDB_genblk8_stsreg__3__POS EQU 3
MotorDrive_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
MotorDrive_PWMUDB_genblk8_stsreg__5__POS EQU 5
MotorDrive_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
MotorDrive_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
MotorDrive_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MotorDrive_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
MotorDrive_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
MotorDrive_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
MotorDrive_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
MotorDrive_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
MotorDrive_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
MotorDrive_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
MotorDrive_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
MotorDrive_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
MotorDrive_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
MotorDrive_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
MotorDrive_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
MotorDrive_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MotorDrive_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
MotorDrive_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
MotorDrive_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
MotorDrive_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB06_A0
MotorDrive_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB06_A1
MotorDrive_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
MotorDrive_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB06_D0
MotorDrive_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB06_D1
MotorDrive_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MotorDrive_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
MotorDrive_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB06_F0
MotorDrive_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB06_F1

; ByteCounter
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
ByteCounter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
ByteCounter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
ByteCounter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
ByteCounter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
ByteCounter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
ByteCounter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
ByteCounter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
ByteCounter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ByteCounter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
ByteCounter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
ByteCounter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
ByteCounter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ByteCounter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ByteCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
ByteCounter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
ByteCounter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
ByteCounter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
ByteCounter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
ByteCounter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
ByteCounter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
ByteCounter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
ByteCounter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
ByteCounter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
ByteCounter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
ByteCounter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
ByteCounter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
ByteCounter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ByteCounter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ByteCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ByteCounter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
ByteCounter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
ByteCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; StepperStep
StepperStep_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
StepperStep_TimerUDB_rstSts_stsreg__0__POS EQU 0
StepperStep_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
StepperStep_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
StepperStep_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
StepperStep_TimerUDB_rstSts_stsreg__2__POS EQU 2
StepperStep_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
StepperStep_TimerUDB_rstSts_stsreg__3__POS EQU 3
StepperStep_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
StepperStep_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
StepperStep_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
StepperStep_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
StepperStep_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
StepperStep_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
StepperStep_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
StepperStep_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
StepperStep_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
StepperStep_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
StepperStep_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
StepperStep_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
StepperStep_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
StepperStep_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
StepperStep_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
StepperStep_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
StepperStep_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
StepperStep_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
StepperStep_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
StepperStep_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
StepperStep_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
StepperStep_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
StepperStep_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
StepperStep_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
StepperStep_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
StepperStep_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
StepperStep_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
StepperStep_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
StepperStep_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
StepperStep_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
StepperStep_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
StepperStep_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
StepperStep_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
StepperStep_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
StepperStep_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
StepperStep_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
StepperStep_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
StepperStep_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
StepperStep_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
StepperStep_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
StepperStep_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
StepperStep_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
StepperStep_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
StepperStep_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
StepperStep_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
StepperStep_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB11_A0
StepperStep_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB11_A1
StepperStep_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
StepperStep_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB11_D0
StepperStep_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB11_D1
StepperStep_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
StepperStep_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
StepperStep_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB11_F0
StepperStep_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB11_F1

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

; ByteReceived
ByteReceived__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ByteReceived__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ByteReceived__INTC_MASK EQU 0x01
ByteReceived__INTC_NUMBER EQU 0
ByteReceived__INTC_PRIOR_NUM EQU 7
ByteReceived__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ByteReceived__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ByteReceived__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LabVIEW_UART
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
LabVIEW_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
LabVIEW_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
LabVIEW_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
LabVIEW_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
LabVIEW_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
LabVIEW_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
LabVIEW_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
LabVIEW_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
LabVIEW_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LabVIEW_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
LabVIEW_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
LabVIEW_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
LabVIEW_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LabVIEW_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
LabVIEW_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
LabVIEW_UART_BUART_sRX_RxSts__3__POS EQU 3
LabVIEW_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
LabVIEW_UART_BUART_sRX_RxSts__4__POS EQU 4
LabVIEW_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
LabVIEW_UART_BUART_sRX_RxSts__5__POS EQU 5
LabVIEW_UART_BUART_sRX_RxSts__MASK EQU 0x38
LabVIEW_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
LabVIEW_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LabVIEW_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LabVIEW_UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
LabVIEW_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
LabVIEW_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
LabVIEW_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
LabVIEW_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
LabVIEW_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
LabVIEW_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
LabVIEW_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
LabVIEW_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LabVIEW_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
LabVIEW_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
LabVIEW_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
LabVIEW_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
LabVIEW_UART_BUART_sTX_TxSts__0__POS EQU 0
LabVIEW_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
LabVIEW_UART_BUART_sTX_TxSts__1__POS EQU 1
LabVIEW_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LabVIEW_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
LabVIEW_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
LabVIEW_UART_BUART_sTX_TxSts__2__POS EQU 2
LabVIEW_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
LabVIEW_UART_BUART_sTX_TxSts__3__POS EQU 3
LabVIEW_UART_BUART_sTX_TxSts__MASK EQU 0x0F
LabVIEW_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
LabVIEW_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LabVIEW_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
LabVIEW_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
LabVIEW_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
LabVIEW_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
LabVIEW_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LabVIEW_UART_IntClock__INDEX EQU 0x04
LabVIEW_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LabVIEW_UART_IntClock__PM_ACT_MSK EQU 0x10
LabVIEW_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LabVIEW_UART_IntClock__PM_STBY_MSK EQU 0x10

; PWMInterrupt
PWMInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PWMInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PWMInterrupt__INTC_MASK EQU 0x04
PWMInterrupt__INTC_NUMBER EQU 2
PWMInterrupt__INTC_PRIOR_NUM EQU 7
PWMInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
PWMInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PWMInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; StepPulseOut
StepPulseOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
StepPulseOut__0__MASK EQU 0x40
StepPulseOut__0__PC EQU CYREG_PRT0_PC6
StepPulseOut__0__PORT EQU 0
StepPulseOut__0__SHIFT EQU 6
StepPulseOut__AG EQU CYREG_PRT0_AG
StepPulseOut__AMUX EQU CYREG_PRT0_AMUX
StepPulseOut__BIE EQU CYREG_PRT0_BIE
StepPulseOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
StepPulseOut__BYP EQU CYREG_PRT0_BYP
StepPulseOut__CTL EQU CYREG_PRT0_CTL
StepPulseOut__DM0 EQU CYREG_PRT0_DM0
StepPulseOut__DM1 EQU CYREG_PRT0_DM1
StepPulseOut__DM2 EQU CYREG_PRT0_DM2
StepPulseOut__DR EQU CYREG_PRT0_DR
StepPulseOut__INP_DIS EQU CYREG_PRT0_INP_DIS
StepPulseOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
StepPulseOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
StepPulseOut__LCD_EN EQU CYREG_PRT0_LCD_EN
StepPulseOut__MASK EQU 0x40
StepPulseOut__PORT EQU 0
StepPulseOut__PRT EQU CYREG_PRT0_PRT
StepPulseOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
StepPulseOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
StepPulseOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
StepPulseOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
StepPulseOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
StepPulseOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
StepPulseOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
StepPulseOut__PS EQU CYREG_PRT0_PS
StepPulseOut__SHIFT EQU 6
StepPulseOut__SLW EQU CYREG_PRT0_SLW

; StepperCount
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
StepperCount_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
StepperCount_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
StepperCount_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
StepperCount_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
StepperCount_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
StepperCount_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
StepperCount_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
StepperCount_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
StepperCount_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
StepperCount_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
StepperCount_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
StepperCount_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
StepperCount_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
StepperCount_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
StepperCount_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
StepperCount_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
StepperCount_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
StepperCount_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
StepperCount_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
StepperCount_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
StepperCount_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
StepperCount_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
StepperCount_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
StepperCount_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
StepperCount_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
StepperCount_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
StepperCount_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
StepperCount_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
StepperCount_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB14_A0
StepperCount_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB14_A1
StepperCount_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
StepperCount_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB14_D0
StepperCount_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB14_D1
StepperCount_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
StepperCount_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
StepperCount_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB14_F0
StepperCount_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB14_F1
StepperCount_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
StepperCount_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB15_A0
StepperCount_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB15_A1
StepperCount_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
StepperCount_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB15_D0
StepperCount_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB15_D1
StepperCount_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
StepperCount_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
StepperCount_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB15_F0
StepperCount_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB15_F1
StepperCount_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StepperCount_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StepperCount_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
StepperCount_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
StepperCount_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
StepperCount_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
StepperCount_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
StepperCount_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
StepperCount_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
StepperCount_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
StepperCount_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
StepperCount_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
StepperCount_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
StepperCount_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
StepperCount_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StepperCount_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StepperCount_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
StepperCount_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
StepperCount_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
StepperCount_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

; StepperStart
StepperStart_Sync_ctrl_reg__0__MASK EQU 0x01
StepperStart_Sync_ctrl_reg__0__POS EQU 0
StepperStart_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
StepperStart_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
StepperStart_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
StepperStart_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
StepperStart_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
StepperStart_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
StepperStart_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
StepperStart_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
StepperStart_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
StepperStart_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
StepperStart_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
StepperStart_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
StepperStart_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
StepperStart_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
StepperStart_Sync_ctrl_reg__MASK EQU 0x01
StepperStart_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
StepperStart_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
StepperStart_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; StepDirection
StepDirection__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
StepDirection__0__MASK EQU 0x01
StepDirection__0__PC EQU CYREG_PRT2_PC0
StepDirection__0__PORT EQU 2
StepDirection__0__SHIFT EQU 0
StepDirection__AG EQU CYREG_PRT2_AG
StepDirection__AMUX EQU CYREG_PRT2_AMUX
StepDirection__BIE EQU CYREG_PRT2_BIE
StepDirection__BIT_MASK EQU CYREG_PRT2_BIT_MASK
StepDirection__BYP EQU CYREG_PRT2_BYP
StepDirection__CTL EQU CYREG_PRT2_CTL
StepDirection__DM0 EQU CYREG_PRT2_DM0
StepDirection__DM1 EQU CYREG_PRT2_DM1
StepDirection__DM2 EQU CYREG_PRT2_DM2
StepDirection__DR EQU CYREG_PRT2_DR
StepDirection__INP_DIS EQU CYREG_PRT2_INP_DIS
StepDirection__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
StepDirection__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
StepDirection__LCD_EN EQU CYREG_PRT2_LCD_EN
StepDirection__MASK EQU 0x01
StepDirection__PORT EQU 2
StepDirection__PRT EQU CYREG_PRT2_PRT
StepDirection__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
StepDirection__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
StepDirection__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
StepDirection__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
StepDirection__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
StepDirection__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
StepDirection__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
StepDirection__PS EQU CYREG_PRT2_PS
StepDirection__SHIFT EQU 0
StepDirection__SLW EQU CYREG_PRT2_SLW

; ByteCountReset
ByteCountReset_Sync_ctrl_reg__0__MASK EQU 0x01
ByteCountReset_Sync_ctrl_reg__0__POS EQU 0
ByteCountReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ByteCountReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ByteCountReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ByteCountReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ByteCountReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ByteCountReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ByteCountReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ByteCountReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ByteCountReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ByteCountReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
ByteCountReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ByteCountReset_Sync_ctrl_reg__MASK EQU 0x01
ByteCountReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ByteCountReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ByteCountReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; MotorDirection
MotorDirection__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MotorDirection__0__MASK EQU 0x02
MotorDirection__0__PC EQU CYREG_PRT12_PC1
MotorDirection__0__PORT EQU 12
MotorDirection__0__SHIFT EQU 1
MotorDirection__AG EQU CYREG_PRT12_AG
MotorDirection__BIE EQU CYREG_PRT12_BIE
MotorDirection__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MotorDirection__BYP EQU CYREG_PRT12_BYP
MotorDirection__DM0 EQU CYREG_PRT12_DM0
MotorDirection__DM1 EQU CYREG_PRT12_DM1
MotorDirection__DM2 EQU CYREG_PRT12_DM2
MotorDirection__DR EQU CYREG_PRT12_DR
MotorDirection__INP_DIS EQU CYREG_PRT12_INP_DIS
MotorDirection__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MotorDirection__MASK EQU 0x02
MotorDirection__PORT EQU 12
MotorDirection__PRT EQU CYREG_PRT12_PRT
MotorDirection__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MotorDirection__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MotorDirection__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MotorDirection__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MotorDirection__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MotorDirection__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MotorDirection__PS EQU CYREG_PRT12_PS
MotorDirection__SHIFT EQU 1
MotorDirection__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MotorDirection__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MotorDirection__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MotorDirection__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MotorDirection__SLW EQU CYREG_PRT12_SLW

; StepCountReset
StepCountReset_Sync_ctrl_reg__0__MASK EQU 0x01
StepCountReset_Sync_ctrl_reg__0__POS EQU 0
StepCountReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
StepCountReset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
StepCountReset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
StepCountReset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
StepCountReset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
StepCountReset_Sync_ctrl_reg__MASK EQU 0x01
StepCountReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StepCountReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
StepCountReset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; CommandReceived
CommandReceived__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CommandReceived__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CommandReceived__INTC_MASK EQU 0x02
CommandReceived__INTC_NUMBER EQU 1
CommandReceived__INTC_PRIOR_NUM EQU 7
CommandReceived__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CommandReceived__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CommandReceived__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; StepperDirection
StepperDirection_Sync_ctrl_reg__0__MASK EQU 0x01
StepperDirection_Sync_ctrl_reg__0__POS EQU 0
StepperDirection_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
StepperDirection_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
StepperDirection_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
StepperDirection_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
StepperDirection_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
StepperDirection_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
StepperDirection_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
StepperDirection_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
StepperDirection_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
StepperDirection_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
StepperDirection_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
StepperDirection_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
StepperDirection_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
StepperDirection_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
StepperDirection_Sync_ctrl_reg__MASK EQU 0x01
StepperDirection_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
StepperDirection_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
StepperDirection_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; StepperInterrupt
StepperInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
StepperInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
StepperInterrupt__INTC_MASK EQU 0x08
StepperInterrupt__INTC_NUMBER EQU 3
StepperInterrupt__INTC_PRIOR_NUM EQU 7
StepperInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
StepperInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
StepperInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
