C pmos1v(MOS) pmos1v(MOS)
N D D
N G G
N S S
N B B

C nmos1v(MOS) nmos1v(MOS)
N D D
N G G
N S S
N B B

C "inverter schematic test" "inverter layout test"
N input input
N output output
N vdda! avC4
N gnd! avC3
I NM0 avD1_1
I PM0 avD7_1

