vendor_name = ModelSim
source_file = 1, /home/misar/Desktop/trainVHDL/classWork/add/add.vhd
source_file = 1, /home/misar/Desktop/trainVHDL/classWork/add/portOu.vhd
source_file = 1, /home/misar/Desktop/trainVHDL/classWork/add/portEt.vhd
source_file = 1, /home/misar/Desktop/trainVHDL/classWork/add/portXor.vhd
source_file = 1, /home/misar/Desktop/trainVHDL/classWork/add/add_tb.vhd
source_file = 1, /home/misar/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/misar/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/misar/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/misar/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/misar/Desktop/trainVHDL/classWork/add/db/add.cbx.xml
design_name = add
instance = comp, \s~output\, s~output, add, 1
instance = comp, \Cout~output\, Cout~output, add, 1
instance = comp, \Cin~input\, Cin~input, add, 1
instance = comp, \b~input\, b~input, add, 1
instance = comp, \a~input\, a~input, add, 1
instance = comp, \u3|s\, u3|s, add, 1
instance = comp, \u4|s\, u4|s, add, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, add, 1
