{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685096056533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685096056534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 18:14:16 2023 " "Processing started: Fri May 26 18:14:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685096056534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685096056534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685096056534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685096056905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudesign.v 1 1 " "Found 1 design units, including 1 entities, in source file cpudesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDesign " "Found entity 1: CPUDesign" {  } { { "CPUDesign.v" "" { Text "E:/new/CPUDesign/CPUDesign.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "sccpu/regfile.v" "" { Text "E:/new/CPUDesign/sccpu/regfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "sccpu/mux2x32.v" "" { Text "E:/new/CPUDesign/sccpu/mux2x32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "sccpu/mux2x5.v" "" { Text "E:/new/CPUDesign/sccpu/mux2x5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wren WrEn main_dataflow.v(13) " "Verilog HDL Declaration information at main_dataflow.v(13): object \"wren\" differs only in case from object \"WrEn\" in the same scope" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685096056954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cause CAUSE main_dataflow.v(47) " "Verilog HDL Declaration information at main_dataflow.v(47): object \"cause\" differs only in case from object \"CAUSE\" in the same scope" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685096056954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "epc EPC main_dataflow.v(108) " "Verilog HDL Declaration information at main_dataflow.v(108): object \"epc\" differs only in case from object \"EPC\" in the same scope" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685096056954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/main_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/main_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_dataflow " "Found entity 1: main_dataflow" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/cla32.v 8 8 " "Found 8 design units, including 8 entities, in source file sccpu/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_32 " "Found entity 2: cla_32" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_16 " "Found entity 3: cla_16" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "4 cla_8 " "Found entity 4: cla_8" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "5 cla_4 " "Found entity 5: cla_4" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "6 cla_2 " "Found entity 6: cla_2" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "7 add " "Found entity 7: add" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""} { "Info" "ISGN_ENTITY_NAME" "8 g_p " "Found entity 8: g_p" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/cs_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/cs_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs_generator " "Found entity 1: cs_generator" {  } { { "sccpu/cs_generator.v" "" { Text "E:/new/CPUDesign/sccpu/cs_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/scinstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/scinstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 scinstmem " "Found entity 1: scinstmem" {  } { { "sccpu/scinstmem.v" "" { Text "E:/new/CPUDesign/sccpu/scinstmem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sccpu/alu.v" "" { Text "E:/new/CPUDesign/sccpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "sccpu/mux4x32.v" "" { Text "E:/new/CPUDesign/sccpu/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "sccpu/shift.v" "" { Text "E:/new/CPUDesign/sccpu/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/addsub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/addsub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub32 " "Found entity 1: addsub32" {  } { { "sccpu/addsub32.v" "" { Text "E:/new/CPUDesign/sccpu/addsub32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/jal_f.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/jal_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_f " "Found entity 1: jal_f" {  } { { "sccpu/jal_f.v" "" { Text "E:/new/CPUDesign/sccpu/jal_f.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/scdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/scdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 scdatamem " "Found entity 1: scdatamem" {  } { { "sccpu/scdatamem.v" "" { Text "E:/new/CPUDesign/sccpu/scdatamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/extendedthirtytwo.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/extendedthirtytwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 extendedThirtyTwo " "Found entity 1: extendedThirtyTwo" {  } { { "sccpu/extendedThirtyTwo.v" "" { Text "E:/new/CPUDesign/sccpu/extendedThirtyTwo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/extendedthirty.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/extendedthirty.v" { { "Info" "ISGN_ENTITY_NAME" "1 extendedThirty " "Found entity 1: extendedThirty" {  } { { "sccpu/extendedThirty.v" "" { Text "E:/new/CPUDesign/sccpu/extendedThirty.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetpc.v 1 1 " "Found 1 design units, including 1 entities, in source file resetpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetPC " "Found entity 1: resetPC" {  } { { "resetPC.v" "" { Text "E:/new/CPUDesign/resetPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/show.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "sccpu/show.v" "" { Text "E:/new/CPUDesign/sccpu/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "toLowclk.v(5) " "Verilog HDL information at toLowclk.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "sccpu/toLowclk.v" "" { Text "E:/new/CPUDesign/sccpu/toLowclk.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685096056968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/tolowclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/tolowclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 toLowclk " "Found entity 1: toLowclk" {  } { { "sccpu/toLowclk.v" "" { Text "E:/new/CPUDesign/sccpu/toLowclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll " "Found entity 1: pll_pll" {  } { { "pll_pll.v" "" { Text "E:/new/CPUDesign/pll_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_pll/pll_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_pll/pll_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll_0002 " "Found entity 1: pll_pll_0002" {  } { { "pll_pll/pll_pll_0002.v" "" { Text "E:/new/CPUDesign/pll_pll/pll_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/excreg.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/excreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 excReg " "Found entity 1: excReg" {  } { { "sccpu/excReg.v" "" { Text "E:/new/CPUDesign/sccpu/excReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096056971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096056971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrout main_dataflow.v(101) " "Verilog HDL Implicit Net warning at main_dataflow.v(101): created implicit net for \"ctrout\"" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685096056972 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPUDesign.v(29) " "Verilog HDL Instantiation warning at CPUDesign.v(29): instance has no name" {  } { { "CPUDesign.v" "" { Text "E:/new/CPUDesign/CPUDesign.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1685096056972 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPUDesign.v(35) " "Verilog HDL Instantiation warning at CPUDesign.v(35): instance has no name" {  } { { "CPUDesign.v" "" { Text "E:/new/CPUDesign/CPUDesign.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1685096056974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUDesign " "Elaborating entity \"CPUDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685096057316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pll pll_pll:pll_cpu_inst " "Elaborating entity \"pll_pll\" for hierarchy \"pll_pll:pll_cpu_inst\"" {  } { { "CPUDesign.v" "pll_cpu_inst" { Text "E:/new/CPUDesign/CPUDesign.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pll_0002 pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst " "Elaborating entity \"pll_pll_0002\" for hierarchy \"pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\"" {  } { { "pll_pll.v" "pll_pll_inst" { Text "E:/new/CPUDesign/pll_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_pll/pll_pll_0002.v" "altera_pll_i" { Text "E:/new/CPUDesign/pll_pll/pll_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1685096057341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_pll/pll_pll_0002.v" "" { Text "E:/new/CPUDesign/pll_pll/pll_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057341 ""}  } { { "pll_pll/pll_pll_0002.v" "" { Text "E:/new/CPUDesign/pll_pll/pll_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685096057341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetPC resetPC:comb_3 " "Elaborating entity \"resetPC\" for hierarchy \"resetPC:comb_3\"" {  } { { "CPUDesign.v" "comb_3" { Text "E:/new/CPUDesign/CPUDesign.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scinstmem scinstmem:sci " "Elaborating entity \"scinstmem\" for hierarchy \"scinstmem:sci\"" {  } { { "CPUDesign.v" "sci" { Text "E:/new/CPUDesign/CPUDesign.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057344 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[8..11\] 0 scinstmem.v(9) " "Net \"rom\[8..11\]\" at scinstmem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sccpu/scinstmem.v" "" { Text "E:/new/CPUDesign/sccpu/scinstmem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1685096057345 "|CPUDesign|scinstmem:sci"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[24..25\] 0 scinstmem.v(9) " "Net \"rom\[24..25\]\" at scinstmem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sccpu/scinstmem.v" "" { Text "E:/new/CPUDesign/sccpu/scinstmem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1685096057345 "|CPUDesign|scinstmem:sci"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_dataflow main_dataflow:comb_4 " "Elaborating entity \"main_dataflow\" for hierarchy \"main_dataflow:comb_4\"" {  } { { "CPUDesign.v" "comb_4" { Text "E:/new/CPUDesign/CPUDesign.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_generator main_dataflow:comb_4\|cs_generator:cs_generator " "Elaborating entity \"cs_generator\" for hierarchy \"main_dataflow:comb_4\|cs_generator:cs_generator\"" {  } { { "sccpu/main_dataflow.v" "cs_generator" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 main_dataflow:comb_4\|mux2x5:mux0 " "Elaborating entity \"mux2x5\" for hierarchy \"main_dataflow:comb_4\|mux2x5:mux0\"" {  } { { "sccpu/main_dataflow.v" "mux0" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile main_dataflow:comb_4\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"main_dataflow:comb_4\|regfile:rf\"" {  } { { "sccpu/main_dataflow.v" "rf" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu main_dataflow:comb_4\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\"" {  } { { "sccpu/main_dataflow.v" "alu0" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub32 main_dataflow:comb_4\|alu:alu0\|addsub32:as32 " "Elaborating entity \"addsub32\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\"" {  } { { "sccpu/alu.v" "as32" { Text "E:/new/CPUDesign/sccpu/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32 " "Elaborating entity \"cla32\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\"" {  } { { "sccpu/addsub32.v" "as32" { Text "E:/new/CPUDesign/sccpu/addsub32.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32 main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla " "Elaborating entity \"cla_32\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\"" {  } { { "sccpu/cla32.v" "cla" { Text "E:/new/CPUDesign/sccpu/cla32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16 main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0 " "Elaborating entity \"cla_16\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\"" {  } { { "sccpu/cla32.v" "cla0" { Text "E:/new/CPUDesign/sccpu/cla32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8 main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0 " "Elaborating entity \"cla_8\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\"" {  } { { "sccpu/cla32.v" "cla0" { Text "E:/new/CPUDesign/sccpu/cla32.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0 " "Elaborating entity \"cla_4\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\"" {  } { { "sccpu/cla32.v" "cla0" { Text "E:/new/CPUDesign/sccpu/cla32.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_2 main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\|cla_2:cla0 " "Elaborating entity \"cla_2\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\|cla_2:cla0\"" {  } { { "sccpu/cla32.v" "cla0" { Text "E:/new/CPUDesign/sccpu/cla32.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\|cla_2:cla0\|add:add0 " "Elaborating entity \"add\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\|cla_2:cla0\|add:add0\"" {  } { { "sccpu/cla32.v" "add0" { Text "E:/new/CPUDesign/sccpu/cla32.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g_p main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\|cla_2:cla0\|g_p:g_p0 " "Elaborating entity \"g_p\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|addsub32:as32\|cla32:as32\|cla_32:cla\|cla_16:cla0\|cla_8:cla0\|cla_4:cla0\|cla_2:cla0\|g_p:g_p0\"" {  } { { "sccpu/cla32.v" "g_p0" { Text "E:/new/CPUDesign/sccpu/cla32.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift main_dataflow:comb_4\|alu:alu0\|shift:shifter " "Elaborating entity \"shift\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|shift:shifter\"" {  } { { "sccpu/alu.v" "shifter" { Text "E:/new/CPUDesign/sccpu/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 main_dataflow:comb_4\|alu:alu0\|mux4x32:select " "Elaborating entity \"mux4x32\" for hierarchy \"main_dataflow:comb_4\|alu:alu0\|mux4x32:select\"" {  } { { "sccpu/alu.v" "select" { Text "E:/new/CPUDesign/sccpu/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 main_dataflow:comb_4\|mux2x32:mux1 " "Elaborating entity \"mux2x32\" for hierarchy \"main_dataflow:comb_4\|mux2x32:mux1\"" {  } { { "sccpu/main_dataflow.v" "mux1" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendedThirtyTwo main_dataflow:comb_4\|extendedThirtyTwo:extend " "Elaborating entity \"extendedThirtyTwo\" for hierarchy \"main_dataflow:comb_4\|extendedThirtyTwo:extend\"" {  } { { "sccpu/main_dataflow.v" "extend" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendedThirty main_dataflow:comb_4\|extendedThirty:extend0 " "Elaborating entity \"extendedThirty\" for hierarchy \"main_dataflow:comb_4\|extendedThirty:extend0\"" {  } { { "sccpu/main_dataflow.v" "extend0" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jal_f main_dataflow:comb_4\|jal_f:jalf " "Elaborating entity \"jal_f\" for hierarchy \"main_dataflow:comb_4\|jal_f:jalf\"" {  } { { "sccpu/main_dataflow.v" "jalf" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "excReg main_dataflow:comb_4\|excReg:STATUS " "Elaborating entity \"excReg\" for hierarchy \"main_dataflow:comb_4\|excReg:STATUS\"" {  } { { "sccpu/main_dataflow.v" "STATUS" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scdatamem scdatamem:dmem " "Elaborating entity \"scdatamem\" for hierarchy \"scdatamem:dmem\"" {  } { { "CPUDesign.v" "dmem" { Text "E:/new/CPUDesign/CPUDesign.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685096057624 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 cla 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"cla\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "sccpu/cla32.v" "cla" { Text "E:/new/CPUDesign/sccpu/cla32.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1685096057737 "|CPUDesign|main_dataflow:comb_4|alu:alu0|addsub32:as32|cla32:as32|cla_32:cla"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 cla 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"cla\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "sccpu/cla32.v" "cla" { Text "E:/new/CPUDesign/sccpu/cla32.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1685096057737 "|CPUDesign|main_dataflow:comb_4|alu:alu0|addsub32:as32|cla32:as32|cla_32:cla"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 cla 32 33 " "Port \"ordered port 0\" on the entity instantiation of \"cla\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "sccpu/cla32.v" "cla" { Text "E:/new/CPUDesign/sccpu/cla32.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1685096057743 "|CPUDesign|main_dataflow:comb_4|alu:alu0|addsub32:as32|cla32:as32|cla_32:cla"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 cla 32 33 " "Port \"ordered port 1\" on the entity instantiation of \"cla\" is connected to a signal of width 32. The formal width of the signal in the module is 33.  The extra bits will be driven by GND." {  } { { "sccpu/cla32.v" "cla" { Text "E:/new/CPUDesign/sccpu/cla32.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1685096057743 "|CPUDesign|main_dataflow:comb_4|alu:alu0|addsub32:as32|cla32:as32|cla_32:cla"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[31\] " "Net \"main_dataflow:comb_4\|Rw\[31\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[31\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[30\] " "Net \"main_dataflow:comb_4\|Rw\[30\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[30\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[29\] " "Net \"main_dataflow:comb_4\|Rw\[29\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[29\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[28\] " "Net \"main_dataflow:comb_4\|Rw\[28\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[28\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[27\] " "Net \"main_dataflow:comb_4\|Rw\[27\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[27\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[26\] " "Net \"main_dataflow:comb_4\|Rw\[26\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[26\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[25\] " "Net \"main_dataflow:comb_4\|Rw\[25\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[25\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[24\] " "Net \"main_dataflow:comb_4\|Rw\[24\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[24\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[23\] " "Net \"main_dataflow:comb_4\|Rw\[23\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[23\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[22\] " "Net \"main_dataflow:comb_4\|Rw\[22\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[22\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[21\] " "Net \"main_dataflow:comb_4\|Rw\[21\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[21\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[20\] " "Net \"main_dataflow:comb_4\|Rw\[20\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[20\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[19\] " "Net \"main_dataflow:comb_4\|Rw\[19\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[19\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[18\] " "Net \"main_dataflow:comb_4\|Rw\[18\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[18\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[17\] " "Net \"main_dataflow:comb_4\|Rw\[17\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[17\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[16\] " "Net \"main_dataflow:comb_4\|Rw\[16\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[16\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[15\] " "Net \"main_dataflow:comb_4\|Rw\[15\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[15\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[14\] " "Net \"main_dataflow:comb_4\|Rw\[14\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[14\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[13\] " "Net \"main_dataflow:comb_4\|Rw\[13\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[13\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[12\] " "Net \"main_dataflow:comb_4\|Rw\[12\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[12\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[11\] " "Net \"main_dataflow:comb_4\|Rw\[11\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[11\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[10\] " "Net \"main_dataflow:comb_4\|Rw\[10\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[10\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[9\] " "Net \"main_dataflow:comb_4\|Rw\[9\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[9\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[8\] " "Net \"main_dataflow:comb_4\|Rw\[8\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[8\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[7\] " "Net \"main_dataflow:comb_4\|Rw\[7\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[7\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[6\] " "Net \"main_dataflow:comb_4\|Rw\[6\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[6\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_dataflow:comb_4\|Rw\[5\] " "Net \"main_dataflow:comb_4\|Rw\[5\]\" is missing source, defaulting to GND" {  } { { "sccpu/main_dataflow.v" "Rw\[5\]" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1685096057761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb84 " "Found entity 1: altsyncram_gb84" {  } { { "db/altsyncram_gb84.tdf" "" { Text "E:/new/CPUDesign/db/altsyncram_gb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "E:/new/CPUDesign/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/new/CPUDesign/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_abi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_abi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_abi " "Found entity 1: cntr_abi" {  } { { "db/cntr_abi.tdf" "" { Text "E:/new/CPUDesign/db/cntr_abi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "E:/new/CPUDesign/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "E:/new/CPUDesign/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "E:/new/CPUDesign/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/new/CPUDesign/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/new/CPUDesign/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/new/CPUDesign/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096059668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096059668 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685096059912 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1685096061051 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1685096061051 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "scdatamem:dmem\|data " "RAM logic \"scdatamem:dmem\|data\" is uninferred due to asynchronous read logic" {  } { { "sccpu/scdatamem.v" "data" { Text "E:/new/CPUDesign/sccpu/scdatamem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1685096061272 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main_dataflow:comb_4\|regfile:rf\|registers " "RAM logic \"main_dataflow:comb_4\|regfile:rf\|registers\" is uninferred due to asynchronous read logic" {  } { { "sccpu/regfile.v" "registers" { Text "E:/new/CPUDesign/sccpu/regfile.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1685096061272 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1685096061272 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1685096063247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685096064875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/new/CPUDesign/output_files/CPUDesign.map.smsg " "Generated suppressed messages file E:/new/CPUDesign/output_files/CPUDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685096068084 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 629 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 629 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1685096068768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685096068931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685096068931 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_pll:pll_cpu_inst\|pll_pll_0002:pll_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1685096069301 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1685096069301 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "intr " "No output dependent on input pin \"intr\"" {  } { { "CPUDesign.v" "" { Text "E:/new/CPUDesign/CPUDesign.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685096069583 "|CPUDesign|intr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685096069583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7083 " "Implemented 7083 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685096069598 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685096069598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6776 " "Implemented 6776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685096069598 ""} { "Info" "ICUT_CUT_TM_RAMS" "298 " "Implemented 298 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1685096069598 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1685096069598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685096069598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685096069636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 18:14:29 2023 " "Processing ended: Fri May 26 18:14:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685096069636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685096069636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685096069636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685096069636 ""}
