{"_id": "512276d22718460a4a53735f", "categories": {"audience": [{"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "1 - Planning", "fullpath": "Development Status :: 1 - Planning", "id": 7, "shortname": "planning"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "Perl", "fullpath": "Programming Language :: Perl", "id": 176, "shortname": "perl"}, {"fullname": "XSL (XSLT/XPath/XSL-FO)", "fullpath": "Programming Language :: XSL (XSLT/XPath/XSL-FO)", "id": 560, "shortname": "xsl"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 2.0 (GPLv2)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "id": 15, "shortname": "gpl"}], "os": [{"fullname": "Cygwin (MS Windows)", "fullpath": "Operating System :: Emulation and API Compatibility :: Cygwin (MS Windows)", "id": 427, "shortname": "cygwin"}, {"fullname": "All POSIX (Linux/BSD/UNIX-like OSes)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: All POSIX (Linux/BSD/UNIX-like OSes)", "id": 200, "shortname": "posix"}], "topic": [{"fullname": "Electronic Design Automation (EDA)", "fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "id": 246, "shortname": "eda"}], "translation": []}, "creation_date": "2006-10-12", "developers": [{"name": "konezny", "url": "http://sourceforge.net/u/konezny/", "username": "konezny"}], "external_homepage": "http://zuphinx.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "zuphinx", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "zuphinx (say zoo'finks) is an efficient VHDL design environment.", "shortname": "zuphinx", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 179781}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Code", "mount_point": "code", "name": "git"}], "url": "http://sourceforge.net/p/zuphinx/", "video_url": ""}
