<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 2360, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   152, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   130, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   131, user inline pragmas are applied</column>
            <column name="">(4) simplification,   131, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   120, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   120, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   120, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   120, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   142, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   141, loop and instruction simplification</column>
            <column name="">(2) parallelization,   139, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   116, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   116, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   112, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   127, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="mlkem_top" col1="mlkem_ip.cpp:77" col2="2360" col3="131" col4="142" col5="116" col6="127">
                    <row id="2" col0="read_phase" col1="mlkem_ip.cpp:24" col2="143" col3="38" col4="30" col5="21" col6="25"/>
                    <row id="1" col0="process_phase" col1="mlkem_ip.cpp:38" col2="2032" col3="42" col4="42" col5="42" col6="47">
                        <row id="5" col0="montgomery_reduce" col1="mlkem_types.h:49" col2="1491" col2_disp="1,491 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="write_phase" col1="mlkem_ip.cpp:63" col2="149" col3="27" col4="48" col5="31" col6="26"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

