<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PTW-test01.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="testbench01.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486882833" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486882833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486886092" xil_pn:in_ck="6397711302923789104" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1486886092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PTW.v"/>
      <outfile xil_pn:name="RRArbiter.v"/>
      <outfile xil_pn:name="access_dirty_check_unit.v"/>
      <outfile xil_pn:name="cache_hit_judge_unit.v"/>
      <outfile xil_pn:name="cache_search_unit.v"/>
      <outfile xil_pn:name="dpath_wire_path.v"/>
      <outfile xil_pn:name="index_address_generate_unit.v"/>
      <outfile xil_pn:name="mem_wire_path.v"/>
      <outfile xil_pn:name="no_leaf_pte_check_unit.v"/>
      <outfile xil_pn:name="permission_privilege_check_unit.v"/>
      <outfile xil_pn:name="plru_unit.v"/>
      <outfile xil_pn:name="replace_select_unit.v"/>
      <outfile xil_pn:name="requestor_arb_wire_path.v"/>
      <outfile xil_pn:name="standard_PTW.v"/>
      <outfile xil_pn:name="target_ppn_generate_unit.v"/>
      <outfile xil_pn:name="testbench01.v"/>
    </transform>
    <transform xil_pn:end_ts="1486882833" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8480749010599449192" xil_pn:start_ts="1486882833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486882833" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6224807290251528874" xil_pn:start_ts="1486882833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486883538" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1152416664506562128" xil_pn:start_ts="1486883538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486886092" xil_pn:in_ck="6397711302923789104" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1486886092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PTW.v"/>
      <outfile xil_pn:name="RRArbiter.v"/>
      <outfile xil_pn:name="access_dirty_check_unit.v"/>
      <outfile xil_pn:name="cache_hit_judge_unit.v"/>
      <outfile xil_pn:name="cache_search_unit.v"/>
      <outfile xil_pn:name="dpath_wire_path.v"/>
      <outfile xil_pn:name="index_address_generate_unit.v"/>
      <outfile xil_pn:name="mem_wire_path.v"/>
      <outfile xil_pn:name="no_leaf_pte_check_unit.v"/>
      <outfile xil_pn:name="permission_privilege_check_unit.v"/>
      <outfile xil_pn:name="plru_unit.v"/>
      <outfile xil_pn:name="replace_select_unit.v"/>
      <outfile xil_pn:name="requestor_arb_wire_path.v"/>
      <outfile xil_pn:name="standard_PTW.v"/>
      <outfile xil_pn:name="target_ppn_generate_unit.v"/>
      <outfile xil_pn:name="testbench01.v"/>
    </transform>
    <transform xil_pn:end_ts="1486886093" xil_pn:in_ck="6397711302923789104" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1486886092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="testbench01.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
