$date
	Sat Oct 22 19:40:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#545743
b10001 !
1"
#545746
b10001 &
b10001 %
1$
#545747
0"
#545750
b110100 &
b110100 %
#545754
b11010 &
b11010 %
#545758
b1101 &
b1101 %
#545762
b101000 &
b101000 %
#545766
b10100 &
b10100 %
#545770
b1010 &
b1010 %
#545774
b101 &
b101 %
#545778
b10000 &
b10000 %
#545782
b1000 &
b1000 %
#545786
b100 &
b100 %
#545790
b10 &
b10 %
#545794
b1 &
b1 %
1#
#545798
b0 &
0#
b0 %
0$
#1575774
b11100 &
b11100 %
1$
b11100 !
1"
#1575775
0"
#1575778
b1110 &
b1110 %
#1575782
b111 &
b111 %
#1575786
b10110 &
b10110 %
#1575790
b1011 &
b1011 %
#1575794
b100010 &
b100010 %
#1575798
b10001 &
b10001 %
#1575802
b110100 &
b110100 %
#1575806
b11010 &
b11010 %
#1575810
b1101 &
b1101 %
#1575814
b101000 &
b101000 %
#1575818
b10100 &
b10100 %
#1575822
b1010 &
b1010 %
#1575826
b101 &
b101 %
#1575830
b10000 &
b10000 %
#1575834
b1000 &
b1000 %
#1575838
b100 &
b100 %
#1575842
b10 &
b10 %
#1575846
b1 &
1#
b1 %
#1575850
b0 &
b0 %
0#
0$
#2603729
b1 !
1"
#2603730
b1 &
b1 %
1$
#2603731
0"
#2603734
1#
#2603738
b0 &
b0 %
0#
0$
#4500012
