// Seed: 1673534235
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3
);
endmodule
module module_1 #(
    parameter id_21 = 32'd28,
    parameter id_6  = 32'd82,
    parameter id_7  = 32'd57
) (
    output tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire _id_6,
    input wor _id_7,
    input tri0 id_8,
    input supply0 id_9,
    output tri id_10,
    input tri1 id_11,
    input tri id_12,
    output logic id_13,
    input wor id_14,
    input tri id_15,
    input tri id_16,
    input tri0 id_17,
    input wor id_18,
    output wor id_19
);
  assign id_1 = id_14;
  logic _id_21;
  wire [~  id_6 : -1  ?  id_21 : id_7] id_22 = id_21;
  assign id_10 = {id_22};
  always_ff id_13 = -1'b0;
  wire id_23;
  assign id_19 = id_5;
  logic id_24;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_5,
      id_8
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = id_16;
endmodule
