 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:58 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.98 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.46 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.46 f
  data arrival time                                   8.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.46
  -----------------------------------------------------------
  slack (MET)                                       381.20


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.46 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.46 f
  data arrival time                                   8.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.46
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.46 f
  U1463/Y (INVX2TS)                        0.08       8.54 r
  s3_ps0_r_reg_17_/D (DFFQX1TS)            0.00       8.54 r
  data arrival time                                   8.54

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_17_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.24     389.76
  data required time                                389.76
  -----------------------------------------------------------
  data required time                                389.76
  data arrival time                                  -8.54
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_2_U4/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_2_U3/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_2_U2/CO (CMPR32X2TS)              0.45       7.48 f
  U1736/Y (XOR2XLTS)                       0.32       7.80 r
  U1737/Y (XOR2XLTS)                       0.41       8.21 r
  s3_ps1_r_reg_15_/D (DFFQX1TS)            0.00       8.21 r
  data arrival time                                   8.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_15_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -8.21
  -----------------------------------------------------------
  slack (MET)                                       381.43


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/S (CMPR32X2TS)               0.48       7.98 f
  s3_ps0_r_reg_15_/D (DFFQX1TS)            0.00       7.98 f
  data arrival time                                   7.98

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_15_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.98
  -----------------------------------------------------------
  slack (MET)                                       381.68


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/S (CMPR32X2TS)               0.48       7.51 f
  s3_ps0_r_reg_14_/D (DFFQX1TS)            0.00       7.51 f
  data arrival time                                   7.51

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_14_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.51
  -----------------------------------------------------------
  slack (MET)                                       382.15


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_2_U4/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_2_U3/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_2_U2/S (CMPR32X2TS)               0.48       7.51 f
  s3_ps1_r_reg_14_/D (DFFQX1TS)            0.00       7.51 f
  data arrival time                                   7.51

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_14_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.51
  -----------------------------------------------------------
  slack (MET)                                       382.15


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/S (CMPR32X2TS)               0.48       7.04 f
  s3_ps0_r_reg_13_/D (DFFQX1TS)            0.00       7.04 f
  data arrival time                                   7.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_13_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.04
  -----------------------------------------------------------
  slack (MET)                                       382.62


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_2_U4/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_2_U3/S (CMPR32X2TS)               0.48       7.04 f
  s3_ps1_r_reg_13_/D (DFFQX1TS)            0.00       7.04 f
  data arrival time                                   7.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_13_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.04
  -----------------------------------------------------------
  slack (MET)                                       382.62


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/S (CMPR32X2TS)               0.48       6.56 f
  s3_ps0_r_reg_12_/D (DFFQX1TS)            0.00       6.56 f
  data arrival time                                   6.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_12_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.56
  -----------------------------------------------------------
  slack (MET)                                       383.10


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_2_U4/S (CMPR32X2TS)               0.48       6.56 f
  s3_ps1_r_reg_12_/D (DFFQX1TS)            0.00       6.56 f
  data arrival time                                   6.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_12_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.56
  -----------------------------------------------------------
  slack (MET)                                       383.10


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/S (CMPR32X2TS)               0.48       6.09 f
  s3_ps0_r_reg_11_/D (DFFQX1TS)            0.00       6.09 f
  data arrival time                                   6.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_11_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.09
  -----------------------------------------------------------
  slack (MET)                                       383.57


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_2_U5/S (CMPR32X2TS)               0.48       6.09 f
  s3_ps1_r_reg_11_/D (DFFQX1TS)            0.00       6.09 f
  data arrival time                                   6.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_11_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.09
  -----------------------------------------------------------
  slack (MET)                                       383.57


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/S (CMPR32X2TS)               0.48       5.62 f
  s3_ps0_r_reg_10_/D (DFFQX1TS)            0.00       5.62 f
  data arrival time                                   5.62

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_10_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.62
  -----------------------------------------------------------
  slack (MET)                                       384.04


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_2_U6/S (CMPR32X2TS)               0.48       5.62 f
  s3_ps1_r_reg_10_/D (DFFQX1TS)            0.00       5.62 f
  data arrival time                                   5.62

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_10_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.62
  -----------------------------------------------------------
  slack (MET)                                       384.04


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.73       0.73 f
  U921/Y (INVX2TS)                                        0.12       0.85 r
  U922/Y (INVX2TS)                                        0.07       0.92 f
  U1377/Y (NOR2XLTS)                                      0.34       1.25 r
  U917/Y (INVX2TS)                                        0.22       1.47 f
  U1719/Y (NAND2X1TS)                                     0.17       1.64 r
  U949/Y (INVX2TS)                                        0.12       1.76 f
  U1724/Y (AOI211XLTS)                                    0.35       2.11 r
  DP_OP_155J1_125_6824_U14/S (CMPR32X2TS)                 0.90       3.02 f
  DP_OP_155J1_125_6824_U6/CO (CMPR32X2TS)                 0.68       3.70 f
  DP_OP_155J1_125_6824_U5/CO (CMPR32X2TS)                 0.47       4.17 f
  DP_OP_155J1_125_6824_U4/CO (CMPR32X2TS)                 0.47       4.65 f
  DP_OP_155J1_125_6824_U3/CO (CMPR32X2TS)                 0.45       5.10 f
  U1786/Y (XOR2XLTS)                                      0.31       5.41 r
  U1787/Y (NOR2BX1TS)                                     0.45       5.86 r
  dout_uni_y_exp[5] (out)                                 0.00       5.86 r
  data arrival time                                                  5.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                      384.09


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.73       0.73 f
  U921/Y (INVX2TS)                                        0.12       0.85 r
  U922/Y (INVX2TS)                                        0.07       0.92 f
  U1377/Y (NOR2XLTS)                                      0.34       1.25 r
  U917/Y (INVX2TS)                                        0.22       1.47 f
  U1719/Y (NAND2X1TS)                                     0.17       1.64 r
  U949/Y (INVX2TS)                                        0.12       1.76 f
  U1724/Y (AOI211XLTS)                                    0.35       2.11 r
  DP_OP_155J1_125_6824_U14/S (CMPR32X2TS)                 0.90       3.02 f
  DP_OP_155J1_125_6824_U6/CO (CMPR32X2TS)                 0.68       3.70 f
  DP_OP_155J1_125_6824_U5/CO (CMPR32X2TS)                 0.47       4.17 f
  DP_OP_155J1_125_6824_U4/CO (CMPR32X2TS)                 0.47       4.65 f
  DP_OP_155J1_125_6824_U3/S (CMPR32X2TS)                  0.48       5.13 f
  U1452/Y (NOR2BX1TS)                                     0.35       5.48 f
  dout_uni_y_exp[4] (out)                                 0.00       5.48 f
  data arrival time                                                  5.48

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.48
  --------------------------------------------------------------------------
  slack (MET)                                                      384.47


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/S (CMPR32X2TS)               0.48       5.15 f
  s3_ps0_r_reg_9_/D (DFFQX1TS)             0.00       5.15 f
  data arrival time                                   5.15

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_9_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.15
  -----------------------------------------------------------
  slack (MET)                                       384.52


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.66 f
  intadd_2_U7/S (CMPR32X2TS)               0.48       5.15 f
  s3_ps1_r_reg_9_/D (DFFQX1TS)             0.00       5.15 f
  data arrival time                                   5.15

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_9_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.15
  -----------------------------------------------------------
  slack (MET)                                       384.52


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.73       0.73 f
  U921/Y (INVX2TS)                                        0.12       0.85 r
  U922/Y (INVX2TS)                                        0.07       0.92 f
  U1377/Y (NOR2XLTS)                                      0.34       1.25 r
  U917/Y (INVX2TS)                                        0.22       1.47 f
  U1719/Y (NAND2X1TS)                                     0.17       1.64 r
  U949/Y (INVX2TS)                                        0.12       1.76 f
  U1724/Y (AOI211XLTS)                                    0.35       2.11 r
  DP_OP_155J1_125_6824_U14/S (CMPR32X2TS)                 0.90       3.02 f
  DP_OP_155J1_125_6824_U6/CO (CMPR32X2TS)                 0.68       3.70 f
  DP_OP_155J1_125_6824_U5/CO (CMPR32X2TS)                 0.47       4.17 f
  DP_OP_155J1_125_6824_U4/S (CMPR32X2TS)                  0.48       4.66 f
  U1451/Y (NOR2BX1TS)                                     0.35       5.00 f
  dout_uni_y_exp[3] (out)                                 0.00       5.00 f
  data arrival time                                                  5.00

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                      384.95


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/S (CMPR32X2TS)              0.48       4.67 f
  s3_ps0_r_reg_8_/D (DFFQX1TS)             0.00       4.67 f
  data arrival time                                   4.67

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_8_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.67
  -----------------------------------------------------------
  slack (MET)                                       384.99


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.19 f
  intadd_2_U8/S (CMPR32X2TS)               0.48       4.67 f
  s3_ps1_r_reg_8_/D (DFFQX1TS)             0.00       4.67 f
  data arrival time                                   4.67

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_8_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.67
  -----------------------------------------------------------
  slack (MET)                                       384.99


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1090/Y (INVX2TS)                        0.15       4.26 r
  U1708/Y (AOI22X1TS)                      0.14       4.39 f
  U1709/Y (OAI211XLTS)                     0.31       4.71 r
  dout_uni_y_man_dn[17] (out)              0.00       4.71 r
  data arrival time                                   4.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.71
  -----------------------------------------------------------
  slack (MET)                                       385.24


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1090/Y (INVX2TS)                        0.15       4.26 r
  U1702/Y (AOI22X1TS)                      0.14       4.39 f
  U1703/Y (OAI211XLTS)                     0.31       4.71 r
  dout_uni_y_man_dn[18] (out)              0.00       4.71 r
  data arrival time                                   4.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.71
  -----------------------------------------------------------
  slack (MET)                                       385.24


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1090/Y (INVX2TS)                        0.15       4.26 r
  U1916/Y (AOI22X1TS)                      0.14       4.39 f
  U1918/Y (NAND3XLTS)                      0.31       4.70 r
  dout_uni_y_man_dn[21] (out)              0.00       4.70 r
  data arrival time                                   4.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.70
  -----------------------------------------------------------
  slack (MET)                                       385.25


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1090/Y (INVX2TS)                        0.15       4.26 r
  U1909/Y (AOI22X1TS)                      0.14       4.39 f
  U1911/Y (NAND3XLTS)                      0.31       4.70 r
  dout_uni_y_man_dn[20] (out)              0.00       4.70 r
  data arrival time                                   4.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.70
  -----------------------------------------------------------
  slack (MET)                                       385.25


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1091/Y (INVX2TS)                        0.15       4.26 r
  U1672/Y (AOI22X1TS)                      0.14       4.40 f
  U1677/Y (OAI211XLTS)                     0.29       4.69 r
  dout_uni_y_man_dn[14] (out)              0.00       4.69 r
  data arrival time                                   4.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.69
  -----------------------------------------------------------
  slack (MET)                                       385.26


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1091/Y (INVX2TS)                        0.15       4.26 r
  U1689/Y (AOI22X1TS)                      0.10       4.36 f
  U1694/Y (OAI211XLTS)                     0.29       4.65 r
  dout_uni_y_man_dn[16] (out)              0.00       4.65 r
  data arrival time                                   4.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.65
  -----------------------------------------------------------
  slack (MET)                                       385.30


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U809/Y (OR3X1TS)                         0.60       3.78 f
  U1092/Y (INVX2TS)                        0.17       3.95 r
  U1688/Y (INVX2TS)                        0.09       4.04 f
  U1697/Y (OAI211XLTS)                     0.60       4.65 r
  dout_uni_y_man_dn[15] (out)              0.00       4.65 r
  data arrival time                                   4.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.65
  -----------------------------------------------------------
  slack (MET)                                       385.30


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1678/Y (INVX2TS)                        0.08       3.87 f
  U1165/Y (CLKBUFX2TS)                     0.20       4.07 f
  U1687/Y (OAI21XLTS)                      0.57       4.63 r
  dout_uni_y_man_dn[10] (out)              0.00       4.63 r
  data arrival time                                   4.63

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.63
  -----------------------------------------------------------
  slack (MET)                                       385.32


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1091/Y (INVX2TS)                        0.15       4.26 r
  U1447/Y (AOI22X1TS)                      0.14       4.40 f
  U1448/Y (NAND2X1TS)                      0.21       4.61 r
  dout_uni_y_man_dn[13] (out)              0.00       4.61 r
  data arrival time                                   4.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                       385.34


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1089/Y (INVX2TS)                        0.37       4.10 f
  U1091/Y (INVX2TS)                        0.15       4.26 r
  U1421/Y (AOI22X1TS)                      0.14       4.40 f
  U1422/Y (NAND2X1TS)                      0.21       4.61 r
  dout_uni_y_man_dn[11] (out)              0.00       4.61 r
  data arrival time                                   4.61

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                       385.34


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1121/Y (INVX2TS)                                       0.07       0.17 f
  U1122/Y (INVX2TS)                                       0.08       0.24 r
  U1297/Y (NOR2XLTS)                                      0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.30 f
  U1711/Y (OA22X1TS)                                      0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                                    0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                                    0.23       3.45 f
  U1835/Y (CLKBUFX2TS)                                    0.27       3.72 f
  U2024/Y (INVX2TS)                                       0.10       3.81 r
  U2025/Y (AO21XLTS)                                      0.23       4.04 r
  U2027/Y (OAI22X1TS)                                     0.18       4.22 f
  U2028/Y (AOI21X1TS)                                     0.14       4.36 r
  s2_ea_sub_eb_abs_r_reg_5_/D (DFFQX1TS)                  0.00       4.36 r
  data arrival time                                                  4.36

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -4.36
  --------------------------------------------------------------------------
  slack (MET)                                                      385.37


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1678/Y (INVX2TS)                        0.08       3.87 f
  U1165/Y (CLKBUFX2TS)                     0.20       4.07 f
  U1679/Y (NOR2XLTS)                       0.50       4.57 r
  dout_uni_y_man_dn[1] (out)               0.00       4.57 r
  data arrival time                                   4.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (MET)                                       385.38


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1678/Y (INVX2TS)                        0.08       3.87 f
  U1165/Y (CLKBUFX2TS)                     0.20       4.07 f
  U1269/Y (NOR2XLTS)                       0.50       4.57 r
  dout_uni_y_man_dn[0] (out)               0.00       4.57 r
  data arrival time                                   4.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (MET)                                       385.38


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.73       0.73 f
  U921/Y (INVX2TS)                                        0.12       0.85 r
  U922/Y (INVX2TS)                                        0.07       0.92 f
  U1377/Y (NOR2XLTS)                                      0.34       1.25 r
  U917/Y (INVX2TS)                                        0.22       1.47 f
  U1719/Y (NAND2X1TS)                                     0.17       1.64 r
  U949/Y (INVX2TS)                                        0.12       1.76 f
  U1724/Y (AOI211XLTS)                                    0.35       2.11 r
  DP_OP_155J1_125_6824_U14/CO (CMPR32X2TS)                0.81       2.92 r
  DP_OP_155J1_125_6824_U13/S (CMPR32X2TS)                 0.51       3.43 f
  DP_OP_155J1_125_6824_U5/S (CMPR32X2TS)                  0.76       4.18 f
  U1450/Y (NOR2BX1TS)                                     0.35       4.53 f
  dout_uni_y_exp[2] (out)                                 0.00       4.53 f
  data arrival time                                                  4.53

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.53
  --------------------------------------------------------------------------
  slack (MET)                                                      385.42


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/S (CMPR32X2TS)              0.48       4.20 f
  s3_ps0_r_reg_7_/D (DFFQX1TS)             0.00       4.20 f
  data arrival time                                   4.20

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_7_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                       385.46


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_2_U9/S (CMPR32X2TS)               0.48       4.20 f
  s3_ps1_r_reg_7_/D (DFFQX1TS)             0.00       4.20 f
  data arrival time                                   4.20

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_7_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                       385.46


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1121/Y (INVX2TS)                                       0.07       0.17 f
  U1122/Y (INVX2TS)                                       0.08       0.24 r
  U1297/Y (NOR2XLTS)                                      0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.30 f
  U1711/Y (OA22X1TS)                                      0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                                    0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                                    0.23       3.45 f
  U1870/Y (CLKBUFX2TS)                                    0.27       3.72 f
  U2019/Y (NAND2X1TS)                                     0.14       3.86 r
  U2020/Y (XOR2XLTS)                                      0.29       4.15 r
  s2_ea_sub_eb_abs_r_reg_3_/D (DFFQX1TS)                  0.00       4.15 r
  data arrival time                                                  4.15

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                      385.49


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U809/Y (OR3X1TS)                         0.60       3.78 f
  U1092/Y (INVX2TS)                        0.17       3.95 r
  U1668/Y (AOI22X1TS)                      0.14       4.10 f
  U1270/Y (OAI211XLTS)                     0.36       4.45 r
  dout_uni_y_man_dn[19] (out)              0.00       4.45 r
  data arrival time                                   4.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.45
  -----------------------------------------------------------
  slack (MET)                                       385.50


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1678/Y (INVX2TS)                        0.08       3.87 f
  U1681/Y (OAI21XLTS)                      0.55       4.42 r
  dout_uni_y_man_dn[9] (out)               0.00       4.42 r
  data arrival time                                   4.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.42
  -----------------------------------------------------------
  slack (MET)                                       385.53


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1678/Y (INVX2TS)                        0.08       3.87 f
  U1683/Y (OAI21XLTS)                      0.55       4.42 r
  dout_uni_y_man_dn[8] (out)               0.00       4.42 r
  data arrival time                                   4.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.42
  -----------------------------------------------------------
  slack (MET)                                       385.53


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1678/Y (INVX2TS)                        0.08       3.87 f
  U1685/Y (OAI21XLTS)                      0.55       4.42 r
  dout_uni_y_man_dn[7] (out)               0.00       4.42 r
  data arrival time                                   4.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.42
  -----------------------------------------------------------
  slack (MET)                                       385.53


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U800/Y (NOR3XLTS)                        0.71       3.73 r
  U1431/Y (AOI22X1TS)                      0.43       4.17 f
  U1432/Y (NAND2X1TS)                      0.25       4.42 r
  dout_uni_y_man_dn[12] (out)              0.00       4.42 r
  data arrival time                                   4.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.42
  -----------------------------------------------------------
  slack (MET)                                       385.53


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1121/Y (INVX2TS)                                       0.07       0.17 f
  U1122/Y (INVX2TS)                                       0.08       0.24 r
  U1297/Y (NOR2XLTS)                                      0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.30 f
  U1711/Y (OA22X1TS)                                      0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                                    0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                                    0.23       3.45 f
  U1714/Y (CLKBUFX2TS)                                    0.24       3.70 f
  U1715/Y (INVX2TS)                                       0.11       3.80 r
  U2016/Y (AOI21X1TS)                                     0.07       3.87 f
  U2017/Y (XNOR2X1TS)                                     0.23       4.11 f
  s2_ea_sub_eb_abs_r_reg_2_/D (DFFQX1TS)                  0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      385.55


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1885/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_8_/D (DFFQX1TS)        0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1882/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_6_/D (DFFQX1TS)        0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1887/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1902/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_21_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1846/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1901/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_20_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1846/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1900/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_19_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1714/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1899/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_18_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1891/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1898/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_17_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1887/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1897/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_16_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1887/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1896/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_15_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1714/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1895/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_14_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1891/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1894/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_13_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1891/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1893/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_12_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1714/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1890/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_11_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1889/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_10_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1880/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_lhs_r_reg_4_/D (DFFQX1TS)        0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1873/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_rhs_r_reg_21_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_21_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1872/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_rhs_r_reg_20_/D (DFFQX1TS)       0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_20_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1846/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1847/Y (AO22XLTS)                       0.41       4.10 f
  s2_mmux_rhs_r_reg_4_/D (DFFQX1TS)        0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_4_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (MET)                                       385.56


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U1233/Y (OR2X1TS)                        0.45       3.63 f
  U1235/Y (INVX2TS)                        0.18       3.81 r
  U900/Y (INVX2TS)                         0.09       3.90 f
  U901/Y (INVX2TS)                         0.06       3.96 r
  U1408/Y (AO22XLTS)                       0.36       4.32 r
  dout_uni_y_man_dn[4] (out)               0.00       4.32 r
  data arrival time                                   4.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (MET)                                       385.63


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1864/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1865/Y (INVX2TS)                        0.12       3.84 r
  U1869/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_19_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_19_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1864/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1865/Y (INVX2TS)                        0.12       3.84 r
  U1868/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_18_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_18_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1864/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1865/Y (INVX2TS)                        0.12       3.84 r
  U1867/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_17_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_17_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1845/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1864/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1865/Y (INVX2TS)                        0.12       3.84 r
  U1866/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_16_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_16_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1851/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1859/Y (INVX2TS)                        0.12       3.84 r
  U1863/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_15_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_15_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1851/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1859/Y (INVX2TS)                        0.12       3.84 r
  U1862/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1851/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1859/Y (INVX2TS)                        0.12       3.84 r
  U1861/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_13_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_13_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1851/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1859/Y (INVX2TS)                        0.12       3.84 r
  U1860/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_12_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1849/Y (INVX2TS)                        0.12       3.84 r
  U1858/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1849/Y (INVX2TS)                        0.12       3.84 r
  U807/Y (AO22XLTS)                        0.24       4.07 r
  s2_mmux_rhs_r_reg_10_/D (DFFQX1TS)       0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_10_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1849/Y (INVX2TS)                        0.12       3.84 r
  U1855/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_8_/D (DFFQX1TS)        0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_8_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1849/Y (INVX2TS)                        0.12       3.84 r
  U1850/Y (AO22XLTS)                       0.24       4.07 r
  s2_mmux_rhs_r_reg_6_/D (DFFQX1TS)        0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_6_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                       385.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1383/Y (INVX2TS)                        0.13       1.92 r
  U1240/Y (NOR2XLTS)                       0.10       2.02 f
  U1393/Y (NAND2X1TS)                      0.17       2.19 r
  U1394/Y (INVX2TS)                        0.13       2.33 f
  U1084/Y (INVX2TS)                        0.13       2.46 r
  U1085/Y (INVX2TS)                        0.11       2.57 f
  U1445/Y (AOI222XLTS)                     0.67       3.24 r
  U1446/Y (INVX2TS)                        0.29       3.54 f
  U907/Y (INVX2TS)                         0.10       3.64 r
  U908/Y (INVX2TS)                         0.07       3.71 f
  U1449/Y (AO22XLTS)                       0.55       4.26 f
  dout_uni_y_man_dn[5] (out)               0.00       4.26 f
  data arrival time                                   4.26

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.26
  -----------------------------------------------------------
  slack (MET)                                       385.69


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1875/Y (INVX2TS)                        0.12       3.82 r
  U1886/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_9_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1875/Y (INVX2TS)                        0.12       3.82 r
  U1883/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_7_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1875/Y (INVX2TS)                        0.12       3.82 r
  U1881/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_5_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1853/Y (INVX2TS)                        0.12       3.82 r
  U1879/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_3_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1853/Y (INVX2TS)                        0.12       3.82 r
  U1878/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_2_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1853/Y (INVX2TS)                        0.12       3.82 r
  U1877/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_1_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1874/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1875/Y (INVX2TS)                        0.12       3.82 r
  U1876/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_lhs_r_reg_0_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1852/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1853/Y (INVX2TS)                        0.12       3.82 r
  U1854/Y (AOI22X1TS)                      0.14       3.96 f
  s2_mmux_rhs_r_reg_7_/D (DFFQX1TS)        0.00       3.96 f
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_7_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.71


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1071/Y (INVX2TS)                        0.16       3.79 r
  U1403/Y (AO22XLTS)                       0.41       4.20 r
  dout_uni_y_man_dn[6] (out)               0.00       4.20 r
  data arrival time                                   4.20

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                       385.75


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.65       0.65 r
  U1361/Y (INVX2TS)                                       0.10       0.76 f
  U1214/Y (OR2X1TS)                                       0.47       1.23 f
  U1215/Y (INVX2TS)                                       0.18       1.40 r
  U936/Y (INVX2TS)                                        0.09       1.50 f
  U937/Y (INVX2TS)                                        0.07       1.57 r
  U1644/Y (AOI22X1TS)                                     0.12       1.69 f
  U1245/Y (OAI21XLTS)                                     0.14       1.83 r
  U1645/Y (AOI21X1TS)                                     0.20       2.04 f
  U1945/Y (AOI221XLTS)                                    0.76       2.79 r
  U1949/Y (AOI22X1TS)                                     0.35       3.14 f
  U1249/Y (OAI21XLTS)                                     0.15       3.30 r
  U1950/Y (AOI211XLTS)                                    0.18       3.47 f
  U1951/Y (NOR2XLTS)                                      0.27       3.74 r
  U1953/Y (OAI22X1TS)                                     0.18       3.92 f
  s3_rhs_r_reg_0_/D (DFFQX1TS)                            0.00       3.92 f
  data arrival time                                                  3.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_0_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                      385.76


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.73       0.73 f
  U921/Y (INVX2TS)                                        0.12       0.85 r
  U922/Y (INVX2TS)                                        0.07       0.92 f
  U1377/Y (NOR2XLTS)                                      0.34       1.25 r
  U917/Y (INVX2TS)                                        0.22       1.47 f
  U1719/Y (NAND2X1TS)                                     0.17       1.64 r
  U949/Y (INVX2TS)                                        0.12       1.76 f
  U1724/Y (AOI211XLTS)                                    0.35       2.11 r
  DP_OP_155J1_125_6824_U14/S (CMPR32X2TS)                 0.90       3.02 f
  DP_OP_155J1_125_6824_U6/S (CMPR32X2TS)                  0.76       3.77 f
  U1369/Y (NOR2BX1TS)                                     0.35       4.12 f
  dout_uni_y_exp[1] (out)                                 0.00       4.12 f
  data arrival time                                                  4.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                      385.83


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1835/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1839/Y (AOI22X1TS)                      0.17       3.89 r
  s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)        0.00       3.89 r
  data arrival time                                   3.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1835/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1838/Y (AOI22X1TS)                      0.17       3.89 r
  s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)        0.00       3.89 r
  data arrival time                                   3.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1856/Y (AOI22X1TS)                      0.17       3.89 r
  s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)        0.00       3.89 r
  data arrival time                                   3.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1848/Y (AOI22X1TS)                      0.17       3.89 r
  s2_mmux_rhs_r_reg_5_/D (DFFQX1TS)        0.00       3.89 r
  data arrival time                                   3.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_5_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1843/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1844/Y (AOI22X1TS)                      0.17       3.89 r
  s2_mmux_rhs_r_reg_3_/D (DFFQX1TS)        0.00       3.89 r
  data arrival time                                   3.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_3_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1834/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1835/Y (CLKBUFX2TS)                     0.27       3.72 f
  U1842/Y (AOI22X1TS)                      0.17       3.89 r
  s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)        0.00       3.89 r
  data arrival time                                   3.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1378/Y (NAND3XLTS)                      0.21       1.79 f
  U1379/Y (NOR2BX1TS)                      0.28       2.06 r
  U1380/Y (NAND2X1TS)                      0.15       2.21 f
  U1381/Y (XOR2XLTS)                       0.50       2.72 r
  U1382/Y (INVX2TS)                        0.30       3.02 f
  U903/Y (INVX2TS)                         0.11       3.13 r
  U904/Y (INVX2TS)                         0.06       3.19 f
  U808/Y (OR2X1TS)                         0.45       3.63 f
  U1074/Y (INVX2TS)                        0.17       3.80 r
  U1903/Y (CLKAND2X2TS)                    0.31       4.11 r
  dout_uni_y_man_dn[2] (out)               0.00       4.11 r
  data arrival time                                   4.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (MET)                                       385.84


  Startpoint: s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)                  0.66       0.66 r
  U1363/Y (INVX2TS)                                       0.11       0.76 f
  U810/Y (OR2X1TS)                                        0.47       1.23 f
  U1083/Y (INVX2TS)                                       0.16       1.40 r
  U884/Y (INVX2TS)                                        0.09       1.48 f
  U1630/Y (OAI21XLTS)                                     0.25       1.74 r
  U1631/Y (AOI21X1TS)                                     0.20       1.94 f
  U1957/Y (AOI221XLTS)                                    0.76       2.70 r
  U1961/Y (AOI22X1TS)                                     0.35       3.05 f
  U1962/Y (OAI21XLTS)                                     0.15       3.20 r
  U1254/Y (AOI211XLTS)                                    0.18       3.38 f
  U1963/Y (NOR2XLTS)                                      0.27       3.64 r
  U1964/Y (OAI22X1TS)                                     0.18       3.82 f
  s3_rhs_r_reg_1_/D (DFFQX1TS)                            0.00       3.82 f
  data arrival time                                                  3.82

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_1_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                      385.85


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/S (CMPR32X2TS)              0.48       3.73 f
  s3_ps0_r_reg_6_/D (DFFQX1TS)             0.00       3.73 f
  data arrival time                                   3.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_6_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                       385.94


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1826/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_2_U10/S (CMPR32X2TS)              0.48       3.73 f
  s3_ps1_r_reg_6_/D (DFFQX1TS)             0.00       3.73 f
  data arrival time                                   3.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_6_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (MET)                                       385.94


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1121/Y (INVX2TS)                        0.07       0.17 f
  U1122/Y (INVX2TS)                        0.08       0.24 r
  U1297/Y (NOR2XLTS)                       0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.30 f
  U1711/Y (OA22X1TS)                       0.65       2.95 f
  U1712/Y (CLKBUFX2TS)                     0.27       3.22 f
  U1713/Y (CLKBUFX2TS)                     0.23       3.45 f
  U1714/Y (CLKBUFX2TS)                     0.24       3.70 f
  U1715/Y (INVX2TS)                        0.11       3.80 r
  s2_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       3.80 r
  data arrival time                                   3.80

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.80
  -----------------------------------------------------------
  slack (MET)                                       385.94


  Startpoint: s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_18_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_18_/Q (DFFQX1TS)           0.63       0.63 r
  U1373/Y (NOR4XLTS)                       0.15       0.78 f
  U1375/Y (NAND2X1TS)                      0.21       0.98 r
  U948/Y (INVX2TS)                         0.13       1.12 f
  U1167/Y (NAND2X1TS)                      0.16       1.28 r
  U1168/Y (INVX2TS)                        0.12       1.40 f
  U1655/Y (AO22XLTS)                       0.46       1.87 f
  U1656/Y (NOR2XLTS)                       0.35       2.22 r
  U1660/Y (NAND4BXLTS)                     0.28       2.50 f
  U1262/Y (NOR2XLTS)                       0.40       2.90 r
  U1805/Y (OAI21XLTS)                      0.24       3.13 f
  U1807/Y (NOR2BX1TS)                      0.29       3.42 f
  U1808/Y (OAI21XLTS)                      0.12       3.54 r
  U1813/Y (NOR2BX1TS)                      0.24       3.78 r
  s5_lzd_r_reg_0_/D (DFFQX1TS)             0.00       3.78 r
  data arrival time                                   3.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (MET)                                       385.95


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.73       0.73 f
  U921/Y (INVX2TS)                         0.12       0.85 r
  U922/Y (INVX2TS)                         0.07       0.92 f
  U1377/Y (NOR2XLTS)                       0.34       1.25 r
  U917/Y (INVX2TS)                         0.22       1.47 f
  U918/Y (INVX2TS)                         0.10       1.57 r
  U1387/Y (NAND2X1TS)                      0.09       1.66 f
  U1388/Y (OAI21XLTS)                      0.21       1.87 r
  U1390/Y (NOR2BX1TS)                      0.52       2.40 r
  U1223/Y (INVX2TS)                        0.22       2.62 f
  U899/Y (INVX2TS)                         0.11       2.73 r
  U942/Y (INVX2TS)                         0.08       2.80 f
  U943/Y (INVX2TS)                         0.09       2.90 r
  U1420/Y (CLKAND2X2TS)                    0.29       3.19 r
  U1623/Y (OAI221XLTS)                     0.25       3.44 f
  U1624/Y (NOR2XLTS)                       0.54       3.98 r
  dout_uni_y_man_dn[3] (out)               0.00       3.98 r
  data arrival time                                   3.98

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                   -0.05     389.95
  data required time                                389.95
  -----------------------------------------------------------
  data required time                                389.95
  data arrival time                                  -3.98
  -----------------------------------------------------------
  slack (MET)                                       385.97


  Startpoint: s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_18_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_18_/Q (DFFQX1TS)           0.63       0.63 r
  U1373/Y (NOR4XLTS)                       0.15       0.78 f
  U1375/Y (NAND2X1TS)                      0.21       0.98 r
  U948/Y (INVX2TS)                         0.13       1.12 f
  U1167/Y (NAND2X1TS)                      0.16       1.28 r
  U1168/Y (INVX2TS)                        0.12       1.40 f
  U1655/Y (AO22XLTS)                       0.46       1.87 f
  U1656/Y (NOR2XLTS)                       0.35       2.22 r
  U1660/Y (NAND4BXLTS)                     0.28       2.50 f
  U1262/Y (NOR2XLTS)                       0.40       2.90 r
  U1805/Y (OAI21XLTS)                      0.24       3.13 f
  U1807/Y (NOR2BX1TS)                      0.29       3.42 f
  U1814/Y (NOR2BX1TS)                      0.26       3.69 f
  s5_lzd_r_reg_1_/D (DFFQX1TS)             0.00       3.69 f
  data arrival time                                   3.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -3.69
  -----------------------------------------------------------
  slack (MET)                                       385.99


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1121/Y (INVX2TS)                                       0.07       0.17 f
  U1122/Y (INVX2TS)                                       0.08       0.24 r
  U1297/Y (NOR2XLTS)                                      0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.30 f
  U1711/Y (OA22X1TS)                                      0.65       2.95 f
  U1836/Y (CLKBUFX2TS)                                    0.28       3.23 f
  U1837/Y (INVX2TS)                                       0.12       3.35 r
  U2014/Y (NOR2XLTS)                                      0.09       3.44 f
  U2015/Y (XNOR2X1TS)                                     0.22       3.66 f
  s2_ea_sub_eb_abs_r_reg_1_/D (DFFQX1TS)                  0.00       3.66 f
  data arrival time                                                  3.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                      386.00


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1121/Y (INVX2TS)                                       0.07       0.17 f
  U1122/Y (INVX2TS)                                       0.08       0.24 r
  U1297/Y (NOR2XLTS)                                      0.14       0.38 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.86 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.34 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.81 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.30 f
  U1711/Y (OA22X1TS)                                      0.65       2.95 f
  U1836/Y (CLKBUFX2TS)                                    0.28       3.23 f
  U1837/Y (INVX2TS)                                       0.12       3.35 r
  U2022/Y (NOR2XLTS)                                      0.09       3.44 f
  U2023/Y (XNOR2X1TS)                                     0.21       3.65 f
  s2_ea_sub_eb_abs_r_reg_4_/D (DFFQX1TS)                  0.00       3.65 f
  data arrival time                                                  3.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                      386.01


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.65       0.65 r
  U1361/Y (INVX2TS)                                       0.10       0.76 f
  U1214/Y (OR2X1TS)                                       0.47       1.23 f
  U1215/Y (INVX2TS)                                       0.18       1.40 r
  U936/Y (INVX2TS)                                        0.09       1.50 f
  U937/Y (INVX2TS)                                        0.07       1.57 r
  U1644/Y (AOI22X1TS)                                     0.12       1.69 f
  U1245/Y (OAI21XLTS)                                     0.14       1.83 r
  U1645/Y (AOI21X1TS)                                     0.20       2.04 f
  U1945/Y (AOI221XLTS)                                    0.76       2.79 r
  U2006/Y (INVX2TS)                                       0.27       3.06 f
  U2009/Y (OAI221XLTS)                                    0.27       3.32 r
  s3_rhs_r_reg_16_/D (DFFQX1TS)                           0.00       3.32 r
  data arrival time                                                  3.32

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_16_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                      386.34


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1818/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1819/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)             0.76       1.99 r
  intadd_0_U15/CO (CMPR32X2TS)             0.41       2.39 r
  intadd_0_U14/CO (CMPR32X2TS)             0.41       2.80 r
  intadd_0_U13/S (CMPR32X2TS)              0.48       3.27 f
  s3_ps0_r_reg_5_/D (DFFQX1TS)             0.00       3.27 f
  data arrival time                                   3.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_5_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.27
  -----------------------------------------------------------
  slack (MET)                                       386.39


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1825/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1826/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_2_U14/CO (CMPR32X2TS)             0.76       1.99 r
  intadd_2_U13/CO (CMPR32X2TS)             0.41       2.39 r
  intadd_2_U12/CO (CMPR32X2TS)             0.41       2.80 r
  intadd_2_U11/S (CMPR32X2TS)              0.48       3.27 f
  s3_ps1_r_reg_5_/D (DFFQX1TS)             0.00       3.27 f
  data arrival time                                   3.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_5_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.27
  -----------------------------------------------------------
  slack (MET)                                       386.39


  Startpoint: s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_1_/Q (DFFQX1TS)                  0.66       0.66 r
  U1363/Y (INVX2TS)                                       0.11       0.76 f
  U810/Y (OR2X1TS)                                        0.47       1.23 f
  U1083/Y (INVX2TS)                                       0.16       1.40 r
  U884/Y (INVX2TS)                                        0.09       1.48 f
  U1630/Y (OAI21XLTS)                                     0.25       1.74 r
  U1631/Y (AOI21X1TS)                                     0.20       1.94 f
  U1957/Y (AOI221XLTS)                                    0.76       2.70 r
  U2010/Y (INVX2TS)                                       0.27       2.96 f
  U2011/Y (OAI221XLTS)                                    0.27       3.23 r
  s3_rhs_r_reg_17_/D (DFFQX1TS)                           0.00       3.23 r
  data arrival time                                                  3.23

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_17_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      386.44


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.74       0.74 f
  U816/Y (OR2X1TS)                                        0.50       1.25 f
  U895/Y (INVX2TS)                                        0.17       1.42 r
  U927/Y (INVX2TS)                                        0.10       1.52 f
  U1600/Y (OAI21XLTS)                                     0.38       1.90 r
  U830/Y (INVX2TS)                                        0.23       2.13 f
  U831/Y (INVX2TS)                                        0.10       2.24 r
  U1976/Y (AOI22X1TS)                                     0.14       2.37 f
  U1977/Y (OAI21XLTS)                                     0.14       2.51 r
  U1978/Y (AOI211XLTS)                                    0.18       2.69 f
  U1979/Y (NOR2XLTS)                                      0.27       2.96 r
  U1980/Y (OAI22X1TS)                                     0.18       3.13 f
  s3_rhs_r_reg_3_/D (DFFQX1TS)                            0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_3_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                      386.54


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.74       0.74 f
  U1361/Y (INVX2TS)                                       0.09       0.83 r
  U1214/Y (OR2X1TS)                                       0.30       1.13 r
  U1215/Y (INVX2TS)                                       0.19       1.32 f
  U936/Y (INVX2TS)                                        0.10       1.43 r
  U937/Y (INVX2TS)                                        0.07       1.50 f
  U1602/Y (AOI22X1TS)                                     0.19       1.69 r
  U1244/Y (OAI21XLTS)                                     0.14       1.83 f
  U1603/Y (AOI21X1TS)                                     0.26       2.09 r
  U1995/Y (INVX2TS)                                       0.14       2.22 f
  U1996/Y (AOI222XLTS)                                    0.50       2.72 r
  U1997/Y (XNOR2X1TS)                                     0.38       3.11 f
  s3_rhs_r_reg_11_/D (DFFQX1TS)                           0.00       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_11_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      386.55


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.74       0.74 f
  U1361/Y (INVX2TS)                                       0.09       0.83 r
  U1214/Y (OR2X1TS)                                       0.30       1.13 r
  U1215/Y (INVX2TS)                                       0.19       1.32 f
  U1362/Y (AOI22X1TS)                                     0.22       1.54 r
  U1367/Y (NAND2X1TS)                                     0.16       1.71 f
  U840/Y (INVX2TS)                                        0.12       1.83 r
  U841/Y (INVX2TS)                                        0.08       1.91 f
  U1968/Y (AOI22X1TS)                                     0.20       2.11 r
  U1969/Y (OAI21XLTS)                                     0.13       2.24 f
  U1970/Y (AOI211XLTS)                                    0.41       2.65 r
  U1971/Y (NOR2XLTS)                                      0.23       2.88 f
  U1972/Y (OAI22X1TS)                                     0.17       3.05 r
  s3_rhs_r_reg_2_/D (DFFQX1TS)                            0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_2_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                      386.67


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.73       0.73 f
  U921/Y (INVX2TS)                                        0.12       0.85 r
  U922/Y (INVX2TS)                                        0.07       0.92 f
  U1377/Y (NOR2XLTS)                                      0.34       1.25 r
  U917/Y (INVX2TS)                                        0.22       1.47 f
  U1719/Y (NAND2X1TS)                                     0.17       1.64 r
  U949/Y (INVX2TS)                                        0.12       1.76 f
  U1721/Y (AOI211XLTS)                                    0.35       2.11 r
  DP_OP_155J1_125_6824_U7/S (CMPR32X2TS)                  0.80       2.91 f
  U1309/Y (NOR2BX1TS)                                     0.35       3.26 f
  dout_uni_y_exp[0] (out)                                 0.00       3.26 f
  data arrival time                                                  3.26

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                  -0.05     389.95
  data required time                                               389.95
  --------------------------------------------------------------------------
  data required time                                               389.95
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                      386.69


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.74       0.74 f
  U1361/Y (INVX2TS)                                       0.09       0.83 r
  U1214/Y (OR2X1TS)                                       0.30       1.13 r
  U1215/Y (INVX2TS)                                       0.19       1.32 f
  U936/Y (INVX2TS)                                        0.10       1.43 r
  U938/Y (INVX2TS)                                        0.09       1.51 f
  U1633/Y (AOI22X1TS)                                     0.20       1.71 r
  U1634/Y (OAI21XLTS)                                     0.14       1.86 f
  U1635/Y (AOI21X1TS)                                     0.24       2.09 r
  U1987/Y (OAI22X1TS)                                     0.20       2.30 f
  U1988/Y (AOI211XLTS)                                    0.34       2.63 r
  U1990/Y (XNOR2X1TS)                                     0.32       2.95 f
  s3_rhs_r_reg_5_/D (DFFQX1TS)                            0.00       2.95 f
  data arrival time                                                  2.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_5_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                      386.71


  Startpoint: s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_18_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_18_/Q (DFFQX1TS)           0.63       0.63 r
  U1373/Y (NOR4XLTS)                       0.15       0.78 f
  U1375/Y (NAND2X1TS)                      0.21       0.98 r
  U948/Y (INVX2TS)                         0.13       1.12 f
  U1167/Y (NAND2X1TS)                      0.16       1.28 r
  U1168/Y (INVX2TS)                        0.12       1.40 f
  U1655/Y (AO22XLTS)                       0.46       1.87 f
  U1656/Y (NOR2XLTS)                       0.35       2.22 r
  U1660/Y (NAND4BXLTS)                     0.28       2.50 f
  U1262/Y (NOR2XLTS)                       0.40       2.90 r
  s5_lzd_r_reg_2_/D (DFFQX1TS)             0.00       2.90 r
  data arrival time                                   2.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.39     389.61
  data required time                                389.61
  -----------------------------------------------------------
  data required time                                389.61
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                       386.71


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.66       0.66 r
  U1355/Y (INVX2TS)                                       0.14       0.80 f
  U959/Y (INVX2TS)                                        0.07       0.87 r
  U960/Y (INVX2TS)                                        0.07       0.94 f
  U1356/Y (NAND2X1TS)                                     0.11       1.05 r
  U1357/Y (OR2X1TS)                                       0.25       1.30 r
  U838/Y (INVX2TS)                                        0.11       1.41 f
  U839/Y (INVX2TS)                                        0.08       1.49 r
  U1187/Y (OR2X1TS)                                       0.30       1.79 r
  U1188/Y (INVX2TS)                                       0.16       1.95 f
  U1596/Y (AO22XLTS)                                      0.52       2.47 f
  U1607/Y (OAI21XLTS)                                     0.29       2.76 r
  U1608/Y (OAI31X1TS)                                     0.18       2.95 f
  s3_rhs_r_reg_7_/D (DFFQX1TS)                            0.00       2.95 f
  data arrival time                                                  2.95

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_7_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                      386.73


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.66       0.66 r
  U1355/Y (INVX2TS)                                       0.14       0.80 f
  U959/Y (INVX2TS)                                        0.07       0.87 r
  U960/Y (INVX2TS)                                        0.07       0.94 f
  U1356/Y (NAND2X1TS)                                     0.11       1.05 r
  U1357/Y (OR2X1TS)                                       0.25       1.30 r
  U838/Y (INVX2TS)                                        0.11       1.41 f
  U839/Y (INVX2TS)                                        0.08       1.49 r
  U1187/Y (OR2X1TS)                                       0.30       1.79 r
  U1189/Y (INVX2TS)                                       0.16       1.95 f
  U1615/Y (AO22XLTS)                                      0.52       2.47 f
  U1620/Y (OAI21XLTS)                                     0.29       2.76 r
  U1621/Y (OAI31X1TS)                                     0.18       2.94 f
  s3_rhs_r_reg_6_/D (DFFQX1TS)                            0.00       2.94 f
  data arrival time                                                  2.94

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_6_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      386.73


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.74       0.74 f
  U1361/Y (INVX2TS)                                       0.09       0.83 r
  U1214/Y (OR2X1TS)                                       0.30       1.13 r
  U1215/Y (INVX2TS)                                       0.19       1.32 f
  U936/Y (INVX2TS)                                        0.10       1.43 r
  U937/Y (INVX2TS)                                        0.07       1.50 f
  U1644/Y (AOI22X1TS)                                     0.19       1.69 r
  U1245/Y (OAI21XLTS)                                     0.14       1.83 f
  U1645/Y (AOI21X1TS)                                     0.28       2.11 r
  U1982/Y (OAI22X1TS)                                     0.20       2.31 f
  U1984/Y (AOI211XLTS)                                    0.30       2.60 r
  U1985/Y (XNOR2X1TS)                                     0.32       2.92 f
  s3_rhs_r_reg_4_/D (DFFQX1TS)                            0.00       2.92 f
  data arrival time                                                  2.92

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_4_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      386.74


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U902/Y (INVX2TS)                                        0.09       2.42 f
  U1650/Y (OAI22X1TS)                                     0.24       2.67 r
  U1651/Y (OAI21XLTS)                                     0.20       2.87 f
  U1652/Y (OAI31X1TS)                                     0.10       2.97 r
  s3_rhs_r_reg_8_/D (DFFQX1TS)                            0.00       2.97 r
  data arrival time                                                  2.97

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_8_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      386.75


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U902/Y (INVX2TS)                                        0.09       2.42 f
  U2000/Y (OAI222X1TS)                                    0.17       2.60 r
  U2001/Y (XNOR2X1TS)                                     0.30       2.89 f
  s3_rhs_r_reg_13_/D (DFFQX1TS)                           0.00       2.89 f
  data arrival time                                                  2.89

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_13_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                      386.76


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U902/Y (INVX2TS)                                        0.09       2.42 f
  U1998/Y (OAI222X1TS)                                    0.17       2.60 r
  U1999/Y (XNOR2X1TS)                                     0.30       2.89 f
  s3_rhs_r_reg_12_/D (DFFQX1TS)                           0.00       2.89 f
  data arrival time                                                  2.89

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_12_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                      386.76


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.74       0.74 f
  U1361/Y (INVX2TS)                                       0.09       0.83 r
  U1214/Y (OR2X1TS)                                       0.30       1.13 r
  U1216/Y (INVX2TS)                                       0.18       1.31 f
  U1617/Y (OAI2BB1X1TS)                                   0.30       1.61 f
  U1618/Y (AOI21X1TS)                                     0.26       1.87 r
  U1992/Y (INVX2TS)                                       0.14       2.00 f
  U1993/Y (AOI222XLTS)                                    0.50       2.50 r
  U1994/Y (XNOR2X1TS)                                     0.38       2.88 f
  s3_rhs_r_reg_10_/D (DFFQX1TS)                           0.00       2.88 f
  data arrival time                                                  2.88

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_10_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                      386.77


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U902/Y (INVX2TS)                                        0.09       2.42 f
  U1636/Y (OAI22X1TS)                                     0.20       2.63 r
  U1638/Y (OAI21XLTS)                                     0.20       2.83 f
  U1639/Y (OAI31X1TS)                                     0.10       2.93 r
  s3_rhs_r_reg_9_/D (DFFQX1TS)                            0.00       2.93 r
  data arrival time                                                  2.93

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_9_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      386.78


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1059/Y (INVX2TS)                        0.20       2.14 r
  U1176/Y (INVX2TS)                        0.09       2.24 f
  U2068/Y (AOI221XLTS)                     0.39       2.63 r
  U2069/Y (OAI221XLTS)                     0.24       2.87 f
  s2_br4_pp_r_reg_55_/D (DFFQX1TS)         0.00       2.87 f
  data arrival time                                   2.87

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_55_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       386.78


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1059/Y (INVX2TS)                        0.20       2.14 r
  U1175/Y (INVX2TS)                        0.09       2.24 f
  U2070/Y (AOI221XLTS)                     0.39       2.63 r
  U2071/Y (OAI221XLTS)                     0.24       2.87 f
  s2_br4_pp_r_reg_43_/D (DFFQX1TS)         0.00       2.87 f
  data arrival time                                   2.87

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_43_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       386.78


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1059/Y (INVX2TS)                        0.20       2.14 r
  U1175/Y (INVX2TS)                        0.09       2.24 f
  U1258/Y (AOI221XLTS)                     0.39       2.63 r
  U2072/Y (OAI221XLTS)                     0.24       2.87 f
  s2_br4_pp_r_reg_31_/D (DFFQX1TS)         0.00       2.87 f
  data arrival time                                   2.87

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_31_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       386.78


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1059/Y (INVX2TS)                        0.20       2.14 r
  U1176/Y (INVX2TS)                        0.09       2.24 f
  U2073/Y (AOI221XLTS)                     0.39       2.63 r
  U2074/Y (OAI221XLTS)                     0.24       2.87 f
  s2_br4_pp_r_reg_19_/D (DFFQX1TS)         0.00       2.87 f
  data arrival time                                   2.87

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_19_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       386.78


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1818/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1819/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)             0.76       1.99 r
  intadd_0_U15/CO (CMPR32X2TS)             0.41       2.39 r
  intadd_0_U14/S (CMPR32X2TS)              0.48       2.87 f
  s3_ps0_r_reg_4_/D (DFFQX1TS)             0.00       2.87 f
  data arrival time                                   2.87

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       386.79


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1825/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1826/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_2_U14/CO (CMPR32X2TS)             0.76       1.99 r
  intadd_2_U13/CO (CMPR32X2TS)             0.41       2.39 r
  intadd_2_U12/S (CMPR32X2TS)              0.48       2.87 f
  s3_ps1_r_reg_4_/D (DFFQX1TS)             0.00       2.87 f
  data arrival time                                   2.87

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       386.79


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1063/Y (INVX2TS)                        0.20       2.12 r
  U1178/Y (INVX2TS)                        0.09       2.22 f
  U2060/Y (AOI221XLTS)                     0.39       2.61 r
  U2061/Y (OAI221XLTS)                     0.24       2.85 f
  s2_br4_pp_r_reg_54_/D (DFFQX1TS)         0.00       2.85 f
  data arrival time                                   2.85

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_54_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.85
  -----------------------------------------------------------
  slack (MET)                                       386.80


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1063/Y (INVX2TS)                        0.20       2.12 r
  U1177/Y (INVX2TS)                        0.09       2.22 f
  U1259/Y (AOI221XLTS)                     0.39       2.61 r
  U2062/Y (OAI221XLTS)                     0.24       2.85 f
  s2_br4_pp_r_reg_42_/D (DFFQX1TS)         0.00       2.85 f
  data arrival time                                   2.85

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_42_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.85
  -----------------------------------------------------------
  slack (MET)                                       386.80


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1063/Y (INVX2TS)                        0.20       2.12 r
  U1177/Y (INVX2TS)                        0.09       2.22 f
  U2063/Y (AOI221XLTS)                     0.39       2.61 r
  U2064/Y (OAI221XLTS)                     0.24       2.85 f
  s2_br4_pp_r_reg_30_/D (DFFQX1TS)         0.00       2.85 f
  data arrival time                                   2.85

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_30_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.85
  -----------------------------------------------------------
  slack (MET)                                       386.80


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1063/Y (INVX2TS)                        0.20       2.12 r
  U1178/Y (INVX2TS)                        0.09       2.22 f
  U2065/Y (AOI221XLTS)                     0.39       2.61 r
  U2066/Y (OAI221XLTS)                     0.24       2.85 f
  s2_br4_pp_r_reg_18_/D (DFFQX1TS)         0.00       2.85 f
  data arrival time                                   2.85

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_18_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.85
  -----------------------------------------------------------
  slack (MET)                                       386.80


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U1358/Y (NAND2X1TS)                                     0.16       2.49 f
  U1360/Y (OAI221XLTS)                                    0.34       2.83 r
  s3_rhs_r_reg_21_/D (DFFQX1TS)                           0.00       2.83 r
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_21_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.84


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U2093/Y (INVX2TS)                        0.09       1.98 f
  U950/Y (INVX2TS)                         0.07       2.05 r
  U951/Y (INVX2TS)                         0.06       2.11 f
  U2100/Y (AOI221XLTS)                     0.43       2.54 r
  U2101/Y (OAI221XLTS)                     0.24       2.78 f
  s2_br4_pp_r_reg_22_/D (DFFQX1TS)         0.00       2.78 f
  data arrival time                                   2.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_22_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                       386.87


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U1358/Y (NAND2X1TS)                                     0.16       2.49 f
  U2013/Y (OAI221XLTS)                                    0.29       2.78 r
  s3_rhs_r_reg_20_/D (DFFQX1TS)                           0.00       2.78 r
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_20_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.89


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U1358/Y (NAND2X1TS)                                     0.16       2.49 f
  U2012/Y (OAI221XLTS)                                    0.29       2.78 r
  s3_rhs_r_reg_19_/D (DFFQX1TS)                           0.00       2.78 r
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_19_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.89


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1189/Y (INVX2TS)                                       0.15       2.33 r
  U1358/Y (NAND2X1TS)                                     0.16       2.49 f
  U1368/Y (OAI221XLTS)                                    0.29       2.78 r
  s3_rhs_r_reg_18_/D (DFFQX1TS)                           0.00       2.78 r
  data arrival time                                                  2.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_18_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      386.89


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U940/Y (INVX2TS)                         0.08       2.61 f
  U1586/Y (NOR2XLTS)                       0.17       2.77 r
  s3_lhs_r_reg_19_/D (DFFQX1TS)            0.00       2.77 r
  data arrival time                                   2.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_19_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.29     389.71
  data required time                                389.71
  -----------------------------------------------------------
  data required time                                389.71
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (MET)                                       386.94


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1310/Y (AOI22X1TS)                      0.35       1.61 r
  U1067/Y (INVX2TS)                        0.23       1.84 f
  U1068/Y (INVX2TS)                        0.12       1.95 r
  U1315/Y (INVX2TS)                        0.08       2.04 f
  U1343/Y (AOI221XLTS)                     0.43       2.47 r
  U1344/Y (OAI221XLTS)                     0.24       2.71 f
  s2_br4_pp_r_reg_50_/D (DFFQX1TS)         0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_50_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1310/Y (AOI22X1TS)                      0.35       1.61 r
  U1067/Y (INVX2TS)                        0.23       1.84 f
  U1068/Y (INVX2TS)                        0.12       1.95 r
  U1315/Y (INVX2TS)                        0.08       2.04 f
  U1341/Y (AOI221XLTS)                     0.43       2.47 r
  U1342/Y (OAI221XLTS)                     0.24       2.71 f
  s2_br4_pp_r_reg_38_/D (DFFQX1TS)         0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1310/Y (AOI22X1TS)                      0.35       1.61 r
  U1067/Y (INVX2TS)                        0.23       1.84 f
  U1068/Y (INVX2TS)                        0.12       1.95 r
  U1315/Y (INVX2TS)                        0.08       2.04 f
  U1347/Y (AOI221XLTS)                     0.43       2.47 r
  U1348/Y (OAI221XLTS)                     0.24       2.71 f
  s2_br4_pp_r_reg_26_/D (DFFQX1TS)         0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_26_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1310/Y (AOI22X1TS)                      0.35       1.61 r
  U1067/Y (INVX2TS)                        0.23       1.84 f
  U1068/Y (INVX2TS)                        0.12       1.95 r
  U1315/Y (INVX2TS)                        0.08       2.04 f
  U1345/Y (AOI221XLTS)                     0.43       2.47 r
  U1346/Y (OAI221XLTS)                     0.24       2.71 f
  s2_br4_pp_r_reg_14_/D (DFFQX1TS)         0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_14_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U798/Y (AO22XLTS)                        0.67       1.77 f
  U1043/Y (INVX2TS)                        0.20       1.97 r
  U1171/Y (INVX2TS)                        0.09       2.07 f
  U2084/Y (AOI221XLTS)                     0.39       2.46 r
  U2085/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_57_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_57_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U797/Y (AO22XLTS)                        0.67       1.77 f
  U1055/Y (INVX2TS)                        0.20       1.97 r
  U1174/Y (INVX2TS)                        0.09       2.07 f
  U2076/Y (AOI221XLTS)                     0.39       2.46 r
  U2077/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_56_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_56_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U798/Y (AO22XLTS)                        0.67       1.77 f
  U1043/Y (INVX2TS)                        0.20       1.97 r
  U1172/Y (INVX2TS)                        0.09       2.07 f
  U2086/Y (AOI221XLTS)                     0.39       2.46 r
  U2087/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_45_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_45_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U797/Y (AO22XLTS)                        0.67       1.77 f
  U1055/Y (INVX2TS)                        0.20       1.97 r
  U1173/Y (INVX2TS)                        0.09       2.07 f
  U2078/Y (AOI221XLTS)                     0.39       2.46 r
  U2079/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_44_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_44_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U798/Y (AO22XLTS)                        0.67       1.77 f
  U1043/Y (INVX2TS)                        0.20       1.97 r
  U1171/Y (INVX2TS)                        0.09       2.07 f
  U2088/Y (AOI221XLTS)                     0.39       2.46 r
  U2089/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_33_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_33_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U797/Y (AO22XLTS)                        0.67       1.77 f
  U1055/Y (INVX2TS)                        0.20       1.97 r
  U1174/Y (INVX2TS)                        0.09       2.07 f
  U2080/Y (AOI221XLTS)                     0.39       2.46 r
  U2081/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_32_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_32_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U798/Y (AO22XLTS)                        0.67       1.77 f
  U1043/Y (INVX2TS)                        0.20       1.97 r
  U1172/Y (INVX2TS)                        0.09       2.07 f
  U2090/Y (AOI221XLTS)                     0.39       2.46 r
  U2091/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_21_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_21_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U797/Y (AO22XLTS)                        0.67       1.77 f
  U1055/Y (INVX2TS)                        0.20       1.97 r
  U1173/Y (INVX2TS)                        0.09       2.07 f
  U1257/Y (AOI221XLTS)                     0.39       2.46 r
  U2082/Y (OAI221XLTS)                     0.24       2.70 f
  s2_br4_pp_r_reg_20_/D (DFFQX1TS)         0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_20_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                       386.95


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1188/Y (INVX2TS)                                       0.15       2.33 r
  U2004/Y (AOI22X1TS)                                     0.10       2.44 f
  U2005/Y (XNOR2X1TS)                                     0.22       2.66 f
  s3_rhs_r_reg_15_/D (DFFQX1TS)                           0.00       2.66 f
  data arrival time                                                  2.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_15_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U941/Y (INVX2TS)                         0.08       2.61 f
  U1931/Y (NOR2BX1TS)                      0.13       2.73 r
  s3_lhs_r_reg_12_/D (DFFQX1TS)            0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_12_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U941/Y (INVX2TS)                         0.08       2.61 f
  U1927/Y (NOR2BX1TS)                      0.13       2.73 r
  s3_lhs_r_reg_7_/D (DFFQX1TS)             0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_7_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U941/Y (INVX2TS)                         0.08       2.61 f
  U1935/Y (NOR2BX1TS)                      0.13       2.73 r
  s3_lhs_r_reg_16_/D (DFFQX1TS)            0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U941/Y (INVX2TS)                         0.08       2.61 f
  U1923/Y (NOR2BX1TS)                      0.13       2.73 r
  s3_lhs_r_reg_3_/D (DFFQX1TS)             0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U2093/Y (INVX2TS)                        0.09       1.98 f
  U1261/Y (AOI221XLTS)                     0.43       2.42 r
  U2095/Y (OAI221XLTS)                     0.24       2.66 f
  s2_br4_pp_r_reg_58_/D (DFFQX1TS)         0.00       2.66 f
  data arrival time                                   2.66

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_58_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.66
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U2093/Y (INVX2TS)                        0.09       1.98 f
  U2096/Y (AOI221XLTS)                     0.43       2.42 r
  U2097/Y (OAI221XLTS)                     0.24       2.66 f
  s2_br4_pp_r_reg_46_/D (DFFQX1TS)         0.00       2.66 f
  data arrival time                                   2.66

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_46_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.66
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U2093/Y (INVX2TS)                        0.09       1.98 f
  U2098/Y (AOI221XLTS)                     0.43       2.42 r
  U2099/Y (OAI221XLTS)                     0.24       2.66 f
  s2_br4_pp_r_reg_34_/D (DFFQX1TS)         0.00       2.66 f
  data arrival time                                   2.66

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_34_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.66
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U940/Y (INVX2TS)                         0.08       2.61 f
  U1939/Y (NOR2BX1TS)                      0.12       2.73 r
  s3_lhs_r_reg_21_/D (DFFQX1TS)            0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_21_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U940/Y (INVX2TS)                         0.08       2.61 f
  U1937/Y (NOR2BX1TS)                      0.12       2.73 r
  s3_lhs_r_reg_18_/D (DFFQX1TS)            0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U939/Y (INVX2TS)                         0.09       2.53 r
  U940/Y (INVX2TS)                         0.08       2.61 f
  U1921/Y (NOR2BX1TS)                      0.12       2.73 r
  s3_lhs_r_reg_1_/D (DFFQX1TS)             0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1355/Y (INVX2TS)                                       0.13       0.87 r
  U959/Y (INVX2TS)                                        0.07       0.95 f
  U960/Y (INVX2TS)                                        0.08       1.02 r
  U1356/Y (NAND2X1TS)                                     0.11       1.13 f
  U1357/Y (OR2X1TS)                                       0.41       1.55 f
  U838/Y (INVX2TS)                                        0.11       1.66 r
  U839/Y (INVX2TS)                                        0.07       1.72 f
  U1187/Y (OR2X1TS)                                       0.46       2.18 f
  U1190/Y (INVX2TS)                                       0.14       2.33 r
  U2002/Y (AOI22X1TS)                                     0.10       2.43 f
  U2003/Y (XNOR2X1TS)                                     0.22       2.65 f
  s3_rhs_r_reg_14_/D (DFFQX1TS)                           0.00       2.65 f
  data arrival time                                                  2.65

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_14_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                      387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1563/Y (AOI22X1TS)                      0.33       1.60 r
  U1047/Y (INVX2TS)                        0.21       1.81 f
  U1048/Y (INVX2TS)                        0.12       1.93 r
  U1179/Y (INVX2TS)                        0.09       2.02 f
  U2051/Y (AOI221XLTS)                     0.39       2.41 r
  U2052/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_53_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_53_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1564/Y (AOI22X1TS)                      0.33       1.60 r
  U1051/Y (INVX2TS)                        0.21       1.81 f
  U1052/Y (INVX2TS)                        0.12       1.93 r
  U1181/Y (INVX2TS)                        0.09       2.02 f
  U2042/Y (AOI221XLTS)                     0.39       2.41 r
  U2043/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_52_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_52_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1563/Y (AOI22X1TS)                      0.33       1.60 r
  U1047/Y (INVX2TS)                        0.21       1.81 f
  U1048/Y (INVX2TS)                        0.12       1.93 r
  U1180/Y (INVX2TS)                        0.09       2.02 f
  U2053/Y (AOI221XLTS)                     0.39       2.41 r
  U2054/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_41_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_41_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1564/Y (AOI22X1TS)                      0.33       1.60 r
  U1051/Y (INVX2TS)                        0.21       1.81 f
  U1052/Y (INVX2TS)                        0.12       1.93 r
  U1182/Y (INVX2TS)                        0.09       2.02 f
  U2044/Y (AOI221XLTS)                     0.39       2.41 r
  U2045/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_40_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_40_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1563/Y (AOI22X1TS)                      0.33       1.60 r
  U1047/Y (INVX2TS)                        0.21       1.81 f
  U1048/Y (INVX2TS)                        0.12       1.93 r
  U1179/Y (INVX2TS)                        0.09       2.02 f
  U2055/Y (AOI221XLTS)                     0.39       2.41 r
  U2056/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_29_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_29_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1564/Y (AOI22X1TS)                      0.33       1.60 r
  U1051/Y (INVX2TS)                        0.21       1.81 f
  U1052/Y (INVX2TS)                        0.12       1.93 r
  U1181/Y (INVX2TS)                        0.09       2.02 f
  U2046/Y (AOI221XLTS)                     0.39       2.41 r
  U2047/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_28_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_28_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1563/Y (AOI22X1TS)                      0.33       1.60 r
  U1047/Y (INVX2TS)                        0.21       1.81 f
  U1048/Y (INVX2TS)                        0.12       1.93 r
  U1180/Y (INVX2TS)                        0.09       2.02 f
  U2057/Y (AOI221XLTS)                     0.39       2.41 r
  U2058/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_17_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_17_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1564/Y (AOI22X1TS)                      0.33       1.60 r
  U1051/Y (INVX2TS)                        0.21       1.81 f
  U1052/Y (INVX2TS)                        0.12       1.93 r
  U1182/Y (INVX2TS)                        0.09       2.02 f
  U2048/Y (AOI221XLTS)                     0.39       2.41 r
  U2049/Y (OAI221XLTS)                     0.24       2.65 f
  s2_br4_pp_r_reg_16_/D (DFFQX1TS)         0.00       2.65 f
  data arrival time                                   2.65

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_16_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                       387.00


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1919/Y (OA21XLTS)                       0.51       2.58 f
  s3_opcode_r_reg_1_/D (DFFQX1TS)          0.00       2.58 f
  data arrival time                                   2.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       387.09


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1220/Y (INVX2TS)                        0.12       2.45 f
  U1263/Y (NOR2XLTS)                       0.17       2.62 r
  s3_lhs_r_reg_11_/D (DFFQX1TS)            0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_11_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.29     389.71
  data required time                                389.71
  -----------------------------------------------------------
  data required time                                389.71
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                       387.10


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U961/Y (INVX2TS)                         0.21       1.86 f
  U2035/Y (AOI221XLTS)                     0.45       2.31 r
  U2036/Y (OAI221XLTS)                     0.24       2.55 f
  s2_br4_pp_r_reg_39_/D (DFFQX1TS)         0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_39_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                       387.11


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U961/Y (INVX2TS)                         0.21       1.86 f
  U2037/Y (AOI221XLTS)                     0.45       2.31 r
  U2038/Y (OAI221XLTS)                     0.24       2.55 f
  s2_br4_pp_r_reg_27_/D (DFFQX1TS)         0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_27_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                       387.11


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U961/Y (INVX2TS)                         0.21       1.86 f
  U2039/Y (AOI221XLTS)                     0.45       2.31 r
  U2040/Y (OAI221XLTS)                     0.24       2.55 f
  s2_br4_pp_r_reg_15_/D (DFFQX1TS)         0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_15_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                       387.11


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U961/Y (INVX2TS)                         0.21       1.86 f
  U1260/Y (AOI221XLTS)                     0.41       2.27 r
  U2034/Y (OAI221XLTS)                     0.24       2.51 f
  s2_br4_pp_r_reg_51_/D (DFFQX1TS)         0.00       2.51 f
  data arrival time                                   2.51

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_51_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.51
  -----------------------------------------------------------
  slack (MET)                                       387.15


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1222/Y (INVX2TS)                        0.12       2.45 f
  U1932/Y (NOR2BX1TS)                      0.13       2.58 r
  s3_lhs_r_reg_13_/D (DFFQX1TS)            0.00       2.58 r
  data arrival time                                   2.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_13_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       387.15


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1222/Y (INVX2TS)                        0.12       2.45 f
  U1922/Y (NOR2BX1TS)                      0.13       2.58 r
  s3_lhs_r_reg_2_/D (DFFQX1TS)             0.00       2.58 r
  data arrival time                                   2.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       387.15


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1222/Y (INVX2TS)                        0.12       2.45 f
  U1938/Y (NOR2BX1TS)                      0.13       2.58 r
  s3_lhs_r_reg_20_/D (DFFQX1TS)            0.00       2.58 r
  data arrival time                                   2.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_20_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       387.15


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1222/Y (INVX2TS)                        0.12       2.45 f
  U1925/Y (NOR2BX1TS)                      0.13       2.58 r
  s3_lhs_r_reg_5_/D (DFFQX1TS)             0.00       2.58 r
  data arrival time                                   2.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_5_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                       387.15


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1220/Y (INVX2TS)                        0.12       2.45 f
  U1929/Y (NOR2BX1TS)                      0.13       2.57 r
  s3_lhs_r_reg_9_/D (DFFQX1TS)             0.00       2.57 r
  data arrival time                                   2.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_9_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                       387.16


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1220/Y (INVX2TS)                        0.12       2.45 f
  U1936/Y (NOR2BX1TS)                      0.13       2.57 r
  s3_lhs_r_reg_17_/D (DFFQX1TS)            0.00       2.57 r
  data arrival time                                   2.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_17_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                       387.16


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1220/Y (INVX2TS)                        0.12       2.45 f
  U1926/Y (NOR2BX1TS)                      0.13       2.57 r
  s3_lhs_r_reg_6_/D (DFFQX1TS)             0.00       2.57 r
  data arrival time                                   2.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_6_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                       387.16


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1221/Y (INVX2TS)                        0.11       2.44 f
  U1933/Y (NOR2BX1TS)                      0.12       2.57 r
  s3_lhs_r_reg_14_/D (DFFQX1TS)            0.00       2.57 r
  data arrival time                                   2.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_14_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                       387.17


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1221/Y (INVX2TS)                        0.11       2.44 f
  U1930/Y (NOR2BX1TS)                      0.12       2.57 r
  s3_lhs_r_reg_10_/D (DFFQX1TS)            0.00       2.57 r
  data arrival time                                   2.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_10_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                       387.17


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U1221/Y (INVX2TS)                        0.11       2.44 f
  U1924/Y (NOR2BX1TS)                      0.12       2.57 r
  s3_lhs_r_reg_4_/D (DFFQX1TS)             0.00       2.57 r
  data arrival time                                   2.57

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.57
  -----------------------------------------------------------
  slack (MET)                                       387.17


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1219/Y (INVX2TS)                        0.26       2.33 r
  U898/Y (INVX2TS)                         0.11       2.44 f
  U1920/Y (NOR2BX1TS)                      0.12       2.56 r
  s3_lhs_r_reg_0_/D (DFFQX1TS)             0.00       2.56 r
  data arrival time                                   2.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.56
  -----------------------------------------------------------
  slack (MET)                                       387.17


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1818/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1819/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_0_U16/CO (CMPR32X2TS)             0.76       1.99 r
  intadd_0_U15/S (CMPR32X2TS)              0.48       2.46 f
  s3_ps0_r_reg_3_/D (DFFQX1TS)             0.00       2.46 f
  data arrival time                                   2.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                       387.20


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1825/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1826/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_2_U14/CO (CMPR32X2TS)             0.76       1.99 r
  intadd_2_U13/S (CMPR32X2TS)              0.48       2.46 f
  s3_ps1_r_reg_3_/D (DFFQX1TS)             0.00       2.46 f
  data arrival time                                   2.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                       387.20


  Startpoint: din_uni_b_man_dn[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[1] (in)                 0.03       0.08 f
  U1139/Y (INVX2TS)                        0.11       0.20 r
  U1140/Y (INVX2TS)                        0.10       0.30 f
  U811/Y (INVX2TS)                         0.09       0.39 r
  U969/Y (INVX2TS)                         0.07       0.47 f
  U970/Y (INVX2TS)                         0.08       0.55 r
  U827/Y (NOR2XLTS)                        0.14       0.68 f
  U1007/Y (INVX2TS)                        0.13       0.82 r
  U1008/Y (INVX2TS)                        0.09       0.90 f
  U1319/Y (INVX2TS)                        0.08       0.99 r
  U1320/Y (OAI21XLTS)                      0.15       1.13 f
  U1323/Y (NOR2XLTS)                       0.64       1.78 r
  U975/Y (INVX2TS)                         0.32       2.10 f
  U1324/Y (OAI221XLTS)                     0.35       2.45 r
  s2_br4_pp_r_reg_13_/D (DFFQX1TS)         0.00       2.45 r
  data arrival time                                   2.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_13_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                       387.22


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U2093/Y (INVX2TS)                        0.09       1.98 f
  U950/Y (INVX2TS)                         0.07       2.05 r
  U951/Y (INVX2TS)                         0.06       2.11 f
  U2103/Y (AOI22X1TS)                      0.21       2.32 r
  U2104/Y (OAI22X1TS)                      0.14       2.46 f
  s2_br4_pp_r_reg_10_/D (DFFQX1TS)         0.00       2.46 f
  data arrival time                                   2.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_10_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                       387.22


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1061/Y (INVX2TS)                        0.20       2.14 r
  U1571/Y (AOI22X1TS)                      0.14       2.28 f
  U1572/Y (OAI21XLTS)                      0.11       2.39 r
  s2_br4_pp_r_reg_6_/D (DFFQX1TS)          0.00       2.39 r
  data arrival time                                   2.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_6_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                       387.30


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1065/Y (INVX2TS)                        0.20       2.12 r
  U1573/Y (AOI22X1TS)                      0.14       2.26 f
  U1574/Y (OAI21XLTS)                      0.11       2.37 r
  s2_br4_pp_r_reg_5_/D (DFFQX1TS)          0.00       2.37 r
  data arrival time                                   2.37

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_5_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.37
  -----------------------------------------------------------
  slack (MET)                                       387.32


  Startpoint: din_uni_b_man_dn[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[1] (in)                 0.03       0.08 f
  U1139/Y (INVX2TS)                        0.11       0.20 r
  U1140/Y (INVX2TS)                        0.10       0.30 f
  U811/Y (INVX2TS)                         0.09       0.39 r
  U969/Y (INVX2TS)                         0.07       0.47 f
  U970/Y (INVX2TS)                         0.08       0.55 r
  U827/Y (NOR2XLTS)                        0.14       0.68 f
  U1007/Y (INVX2TS)                        0.13       0.82 r
  U1008/Y (INVX2TS)                        0.09       0.90 f
  U1319/Y (INVX2TS)                        0.08       0.99 r
  U1320/Y (OAI21XLTS)                      0.15       1.13 f
  U1321/Y (NOR2XLTS)                       0.62       1.76 r
  U1024/Y (INVX2TS)                        0.34       2.09 f
  U1560/Y (OAI21XLTS)                      0.27       2.36 r
  s2_br4_pp_r_reg_12_/D (DFFQX1TS)         0.00       2.36 r
  data arrival time                                   2.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_12_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                       387.33


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1060/Y (INVX2TS)                        0.20       2.14 r
  U1567/Y (AOI22X1TS)                      0.11       2.25 f
  U1568/Y (OAI21XLTS)                      0.11       2.36 r
  s2_br4_pp_r_reg_7_/D (DFFQX1TS)          0.00       2.36 r
  data arrival time                                   2.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_7_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                       387.34


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[4] (in)                    0.04       0.09 r
  U1272/Y (INVX1TS)                        0.10       0.19 f
  U1273/Y (NAND4XLTS)                      0.17       0.36 r
  U818/Y (OR2X1TS)                         0.31       0.66 r
  U1033/Y (INVX2TS)                        0.15       0.81 f
  U820/Y (OR2X1TS)                         0.40       1.21 f
  U915/Y (INVX2TS)                         0.11       1.32 r
  U1204/Y (CLKBUFX2TS)                     0.22       1.53 r
  U1207/Y (INVX2TS)                        0.11       1.64 f
  U1330/Y (AOI221XLTS)                     0.43       2.07 r
  U1331/Y (OAI221XLTS)                     0.24       2.31 f
  s2_br4_pp_r_reg_25_/D (DFFQX1TS)         0.00       2.31 f
  data arrival time                                   2.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_25_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                       387.34


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[4] (in)                    0.04       0.09 r
  U1272/Y (INVX1TS)                        0.10       0.19 f
  U1273/Y (NAND4XLTS)                      0.17       0.36 r
  U818/Y (OR2X1TS)                         0.31       0.66 r
  U1033/Y (INVX2TS)                        0.15       0.81 f
  U820/Y (OR2X1TS)                         0.40       1.21 f
  U915/Y (INVX2TS)                         0.11       1.32 r
  U1204/Y (CLKBUFX2TS)                     0.22       1.53 r
  U1206/Y (INVX2TS)                        0.10       1.64 f
  U1317/Y (AOI221XLTS)                     0.43       2.07 r
  U1318/Y (OAI221XLTS)                     0.24       2.31 f
  s2_br4_pp_r_reg_49_/D (DFFQX1TS)         0.00       2.31 f
  data arrival time                                   2.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_49_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                       387.35


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[4] (in)                    0.04       0.09 r
  U1272/Y (INVX1TS)                        0.10       0.19 f
  U1273/Y (NAND4XLTS)                      0.17       0.36 r
  U818/Y (OR2X1TS)                         0.31       0.66 r
  U1033/Y (INVX2TS)                        0.15       0.81 f
  U820/Y (OR2X1TS)                         0.40       1.21 f
  U915/Y (INVX2TS)                         0.11       1.32 r
  U1204/Y (CLKBUFX2TS)                     0.22       1.53 r
  U1208/Y (INVX2TS)                        0.10       1.64 f
  U1338/Y (AOI221XLTS)                     0.43       2.07 r
  U1339/Y (OAI221XLTS)                     0.24       2.31 f
  s2_br4_pp_r_reg_37_/D (DFFQX1TS)         0.00       2.31 f
  data arrival time                                   2.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_37_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                       387.35


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U796/Y (AO22XLTS)                        0.67       1.94 f
  U1061/Y (INVX2TS)                        0.20       2.14 r
  U2075/Y (OAI22X1TS)                      0.14       2.27 f
  s2_br4_pp_r_reg_67_/D (DFFQX1TS)         0.00       2.27 f
  data arrival time                                   2.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_67_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       387.37


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1064/Y (INVX2TS)                        0.20       2.12 r
  U2059/Y (OAI22X1TS)                      0.11       2.23 f
  s2_br4_pp_r_reg_65_/D (DFFQX1TS)         0.00       2.23 f
  data arrival time                                   2.23

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_65_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (MET)                                       387.41


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1934/Y (NOR2BX1TS)                      0.24       2.31 r
  s3_lhs_r_reg_15_/D (DFFQX1TS)            0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_15_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                       387.41


  Startpoint: s2_mmux_lhs_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_10_/Q (DFFQX1TS)       0.69       0.69 f
  U1582/Y (OR4X2TS)                        0.49       1.19 f
  U1583/Y (NOR4XLTS)                       0.43       1.62 r
  U1584/Y (NAND4XLTS)                      0.45       2.07 f
  U1928/Y (NOR2BX1TS)                      0.24       2.31 r
  s3_lhs_r_reg_8_/D (DFFQX1TS)             0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_8_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                       387.41


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U795/Y (AO22XLTS)                        0.66       1.92 f
  U1065/Y (INVX2TS)                        0.20       2.12 r
  U2067/Y (OAI22X1TS)                      0.14       2.26 f
  s2_br4_pp_r_reg_66_/D (DFFQX1TS)         0.00       2.26 f
  data arrival time                                   2.26

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_66_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                       387.42


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U799/Y (AO22XLTS)                        0.64       1.75 f
  U1040/Y (INVX2TS)                        0.18       1.93 r
  U1184/Y (CLKBUFX2TS)                     0.20       2.13 r
  U1265/Y (OAI21XLTS)                      0.11       2.24 f
  s2_br4_pp_r_reg_9_/D (DFFQX1TS)          0.00       2.24 f
  data arrival time                                   2.24

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_9_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                       387.44


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U1195/Y (INVX2TS)                        0.24       1.88 f
  U1197/Y (INVX2TS)                        0.12       2.00 r
  U1561/Y (AOI22X1TS)                      0.13       2.13 f
  U1562/Y (OAI21XLTS)                      0.11       2.24 r
  s2_br4_pp_r_reg_2_/D (DFFQX1TS)          0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                       387.45


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U2093/Y (INVX2TS)                        0.09       1.98 f
  U950/Y (INVX2TS)                         0.07       2.05 r
  U951/Y (INVX2TS)                         0.06       2.11 f
  U2094/Y (AOI21X1TS)                      0.15       2.26 r
  s2_br4_pp_r_reg_11_/D (DFFQX1TS)         0.00       2.26 r
  data arrival time                                   2.26

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_11_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                       387.47


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U798/Y (AO22XLTS)                        0.67       1.77 f
  U1045/Y (INVX2TS)                        0.20       1.97 r
  U1575/Y (AOI22X1TS)                      0.14       2.11 f
  U1576/Y (OAI21XLTS)                      0.11       2.22 r
  s2_br4_pp_r_reg_8_/D (DFFQX1TS)          0.00       2.22 r
  data arrival time                                   2.22

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_8_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (MET)                                       387.47


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1564/Y (AOI22X1TS)                      0.33       1.60 r
  U1051/Y (INVX2TS)                        0.21       1.81 f
  U1054/Y (INVX2TS)                        0.11       1.92 r
  U1569/Y (AOI22X1TS)                      0.13       2.05 f
  U1570/Y (OAI21XLTS)                      0.12       2.17 r
  s2_br4_pp_r_reg_3_/D (DFFQX1TS)          0.00       2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_3_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                       387.52


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1310/Y (AOI22X1TS)                      0.35       1.61 r
  U1067/Y (INVX2TS)                        0.23       1.84 f
  U1070/Y (INVX2TS)                        0.12       1.95 r
  U1558/Y (AOI22X1TS)                      0.10       2.05 f
  U1264/Y (OAI21XLTS)                      0.11       2.17 r
  s2_br4_pp_r_reg_1_/D (DFFQX1TS)          0.00       2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                       387.53


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1563/Y (AOI22X1TS)                      0.33       1.60 r
  U1047/Y (INVX2TS)                        0.21       1.81 f
  U1050/Y (INVX2TS)                        0.11       1.92 r
  U1565/Y (AOI22X1TS)                      0.13       2.05 f
  U1566/Y (OAI21XLTS)                      0.11       2.16 r
  s2_br4_pp_r_reg_4_/D (DFFQX1TS)          0.00       2.16 r
  data arrival time                                   2.16

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_4_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                       387.53


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U798/Y (AO22XLTS)                        0.67       1.77 f
  U1045/Y (INVX2TS)                        0.20       1.97 r
  U2092/Y (OAI22X1TS)                      0.14       2.10 f
  s2_br4_pp_r_reg_69_/D (DFFQX1TS)         0.00       2.10 f
  data arrival time                                   2.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_69_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                       387.54


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1201/Y (INVX2TS)                        0.16       1.89 r
  U806/Y (OAI31X1TS)                       0.15       2.04 f
  U1557/Y (OAI21XLTS)                      0.11       2.15 r
  s2_br4_pp_r_reg_23_/D (DFFQX1TS)         0.00       2.15 r
  data arrival time                                   2.15

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_23_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                       387.55


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U1195/Y (INVX2TS)                        0.24       1.88 f
  U1198/Y (INVX2TS)                        0.11       2.00 r
  U2041/Y (OAI22X1TS)                      0.12       2.12 f
  s2_br4_pp_r_reg_63_/D (DFFQX1TS)         0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_63_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                       387.56


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U797/Y (AO22XLTS)                        0.67       1.77 f
  U1057/Y (INVX2TS)                        0.20       1.97 r
  U2083/Y (OAI22X1TS)                      0.14       2.10 f
  s2_br4_pp_r_reg_68_/D (DFFQX1TS)         0.00       2.10 f
  data arrival time                                   2.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_68_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                       387.57


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1340/Y (AOI22X1TS)                      0.38       1.65 r
  U1195/Y (INVX2TS)                        0.24       1.88 f
  U1197/Y (INVX2TS)                        0.12       2.00 r
  U2033/Y (OAI22X1TS)                      0.10       2.10 f
  s2_br4_pp_r_reg_62_/D (DFFQX1TS)         0.00       2.10 f
  data arrival time                                   2.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_62_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                       387.57


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1200/Y (INVX2TS)                        0.16       1.89 r
  U1555/Y (OAI21XLTS)                      0.12       2.01 f
  U1556/Y (OAI21XLTS)                      0.11       2.12 r
  s2_br4_pp_r_reg_35_/D (DFFQX1TS)         0.00       2.12 r
  data arrival time                                   2.12

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_35_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                       387.58


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1202/Y (INVX2TS)                        0.16       1.88 r
  U1553/Y (OAI21XLTS)                      0.12       2.00 f
  U1268/Y (OAI21XLTS)                      0.11       2.11 r
  s2_br4_pp_r_reg_59_/D (DFFQX1TS)         0.00       2.11 r
  data arrival time                                   2.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_59_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1203/Y (INVX2TS)                        0.15       1.88 r
  U1554/Y (OAI21XLTS)                      0.12       1.99 f
  U1267/Y (OAI21XLTS)                      0.11       2.10 r
  s2_br4_pp_r_reg_47_/D (DFFQX1TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_47_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U799/Y (AO22XLTS)                        0.64       1.75 f
  U1042/Y (INVX2TS)                        0.19       1.94 r
  U2102/Y (OAI22X1TS)                      0.13       2.07 f
  s2_br4_pp_r_reg_70_/D (DFFQX1TS)         0.00       2.07 f
  data arrival time                                   2.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_70_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1818/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1819/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_0_U16/S (CMPR32X2TS)              0.83       2.05 f
  s3_ps0_r_reg_2_/D (DFFQX1TS)             0.00       2.05 f
  data arrival time                                   2.05

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                       387.61


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (DFFQX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (DFFQX1TS)         0.70       0.70 f
  U1825/Y (CLKAND2X2TS)                    0.23       0.93 f
  U1826/Y (AOI2BB1XLTS)                    0.29       1.22 r
  intadd_2_U14/S (CMPR32X2TS)              0.83       2.05 f
  s3_ps1_r_reg_2_/D (DFFQX1TS)             0.00       2.05 f
  data arrival time                                   2.05

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                       387.61


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1310/Y (AOI22X1TS)                      0.35       1.61 r
  U1067/Y (INVX2TS)                        0.23       1.84 f
  U1069/Y (INVX2TS)                        0.12       1.95 r
  U2032/Y (OAI22X1TS)                      0.10       2.06 f
  s2_br4_pp_r_reg_61_/D (DFFQX1TS)         0.00       2.06 f
  data arrival time                                   2.06

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_61_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                       387.62


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1021/Y (INVX2TS)                        0.08       1.27 f
  U1564/Y (AOI22X1TS)                      0.33       1.60 r
  U1051/Y (INVX2TS)                        0.21       1.81 f
  U1054/Y (INVX2TS)                        0.11       1.92 r
  U2050/Y (OAI22X1TS)                      0.13       2.04 f
  s2_br4_pp_r_reg_64_/D (DFFQX1TS)         0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_64_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       387.63


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[4] (in)                    0.04       0.09 r
  U1272/Y (INVX1TS)                        0.10       0.19 f
  U1273/Y (NAND4XLTS)                      0.17       0.36 r
  U818/Y (OR2X1TS)                         0.31       0.66 r
  U1033/Y (INVX2TS)                        0.15       0.81 f
  U820/Y (OR2X1TS)                         0.40       1.21 f
  U915/Y (INVX2TS)                         0.11       1.32 r
  U1204/Y (CLKBUFX2TS)                     0.22       1.53 r
  U1207/Y (INVX2TS)                        0.11       1.64 f
  U1551/Y (OAI21XLTS)                      0.25       1.89 r
  U1552/Y (OAI21XLTS)                      0.16       2.04 f
  s2_br4_pp_r_reg_48_/D (DFFQX1TS)         0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_48_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       387.63


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[4] (in)                    0.04       0.09 r
  U1272/Y (INVX1TS)                        0.10       0.19 f
  U1273/Y (NAND4XLTS)                      0.17       0.36 r
  U818/Y (OR2X1TS)                         0.31       0.66 r
  U1033/Y (INVX2TS)                        0.15       0.81 f
  U820/Y (OR2X1TS)                         0.40       1.21 f
  U915/Y (INVX2TS)                         0.11       1.32 r
  U1204/Y (CLKBUFX2TS)                     0.22       1.53 r
  U1205/Y (INVX2TS)                        0.11       1.64 f
  U1548/Y (OAI21XLTS)                      0.25       1.89 r
  U1266/Y (OAI21XLTS)                      0.16       2.04 f
  s2_br4_pp_r_reg_24_/D (DFFQX1TS)         0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_24_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       387.63


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[4] (in)                    0.04       0.09 r
  U1272/Y (INVX1TS)                        0.10       0.19 f
  U1273/Y (NAND4XLTS)                      0.17       0.36 r
  U818/Y (OR2X1TS)                         0.31       0.66 r
  U1033/Y (INVX2TS)                        0.15       0.81 f
  U820/Y (OR2X1TS)                         0.40       1.21 f
  U915/Y (INVX2TS)                         0.11       1.32 r
  U1204/Y (CLKBUFX2TS)                     0.22       1.53 r
  U1206/Y (INVX2TS)                        0.10       1.64 f
  U1549/Y (OAI21XLTS)                      0.25       1.88 r
  U1550/Y (OAI21XLTS)                      0.16       2.04 f
  s2_br4_pp_r_reg_36_/D (DFFQX1TS)         0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_36_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       387.64


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U820/Y (OR2X1TS)                         0.24       1.25 r
  U915/Y (INVX2TS)                         0.10       1.36 f
  U1204/Y (CLKBUFX2TS)                     0.26       1.62 f
  U1206/Y (INVX2TS)                        0.14       1.76 r
  U2031/Y (OAI221XLTS)                     0.18       1.94 f
  s2_br4_pp_r_reg_0_/D (DFFQX1TS)          0.00       1.94 f
  data arrival time                                   1.94

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                       387.72


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U1277/Y (INVX2TS)                        0.08       1.10 f
  U1019/Y (INVX2TS)                        0.09       1.19 r
  U1020/Y (INVX2TS)                        0.07       1.26 f
  U1199/Y (OR2X1TS)                        0.47       1.73 f
  U1203/Y (INVX2TS)                        0.15       1.88 r
  U1278/Y (NOR2XLTS)                       0.08       1.95 f
  s2_br4_pp_r_reg_71_/D (DFFQX1TS)         0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_71_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_21_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_21_/Q (DFFQX1TS)           0.71       0.71 f
  U1374/Y (NOR4XLTS)                       0.45       1.17 r
  U1375/Y (NAND2X1TS)                      0.32       1.49 f
  U948/Y (INVX2TS)                         0.13       1.62 r
  U1167/Y (NAND2X1TS)                      0.16       1.78 f
  U1168/Y (INVX2TS)                        0.12       1.90 r
  s5_lzd_r_reg_4_/D (DFFQX1TS)             0.00       1.90 r
  data arrival time                                   1.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                       387.84


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  U1272/Y (INVX1TS)                        0.12       0.20 r
  U1273/Y (NAND4XLTS)                      0.20       0.40 f
  U818/Y (OR2X1TS)                         0.48       0.88 f
  U1033/Y (INVX2TS)                        0.14       1.02 r
  U820/Y (OR2X1TS)                         0.24       1.25 r
  U915/Y (INVX2TS)                         0.10       1.36 f
  U1204/Y (CLKBUFX2TS)                     0.26       1.62 f
  U1208/Y (INVX2TS)                        0.14       1.76 r
  U1276/Y (NOR2XLTS)                       0.07       1.83 f
  s2_br4_pp_r_reg_60_/D (DFFQX1TS)         0.00       1.83 f
  data arrival time                                   1.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_60_/CK (DFFQX1TS)        0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                       387.86


  Startpoint: s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_21_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_21_/Q (DFFQX1TS)           0.71       0.71 f
  U1374/Y (NOR4XLTS)                       0.45       1.17 r
  U1375/Y (NAND2X1TS)                      0.32       1.49 f
  U1801/Y (AOI21X1TS)                      0.28       1.77 r
  s5_lzd_r_reg_3_/D (DFFQX1TS)             0.00       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                       387.90


  Startpoint: s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_0_/CK (DFFQX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_0_/Q (DFFQX1TS)           0.76       0.76 f
  U1166/Y (CLKBUFX2TS)                     0.25       1.01 f
  U1304/Y (CLKAND2X2TS)                    0.22       1.23 f
  U1305/Y (AOI2BB1XLTS)                    0.36       1.59 f
  s3_ps0_r_reg_1_/D (DFFQX1TS)             0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                       388.08


  Startpoint: s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_0_/CK (DFFQX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_0_/Q (DFFQX1TS)           0.76       0.76 f
  U1166/Y (CLKBUFX2TS)                     0.25       1.01 f
  U1820/Y (AOI2BB1XLTS)                    0.40       1.41 f
  s3_ps0_r_reg_0_/D (DFFQX1TS)             0.00       1.41 f
  data arrival time                                   1.41

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                       388.26


  Startpoint: s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_3_/CK (DFFQX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_3_/Q (DFFQX1TS)           0.74       0.74 f
  U1301/Y (CLKAND2X2TS)                    0.23       0.96 f
  U1302/Y (AOI2BB1XLTS)                    0.36       1.32 f
  s3_ps1_r_reg_1_/D (DFFQX1TS)             0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                       388.34


  Startpoint: s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s2_addsubn_r_reg/Q (DFFQX1TS)            0.76       0.76 f
  U1255/Y (INVX2TS)                        0.12       0.88 r
  U1352/Y (CLKBUFX2TS)                     0.21       1.10 r
  U1622/Y (INVX2TS)                        0.10       1.19 f
  s3_addsubn_r_reg/D (DFFQX1TS)            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                       388.50


  Startpoint: s2_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_expb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s2_expb_r_reg_5_/Q (DFFQX1TS)            0.70       0.70 f
  U2108/Y (AO22XLTS)                       0.47       1.16 f
  s2_expb_r_reg_5_/D (DFFQX1TS)            0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_5_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                       388.50


  Startpoint: s2_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_expa_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s2_expa_r_reg_5_/Q (DFFQX1TS)            0.70       0.70 f
  U2109/Y (AO22XLTS)                       0.47       1.16 f
  s2_expa_r_reg_5_/D (DFFQX1TS)            0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_5_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                       388.50


  Startpoint: s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_3_/CK (DFFQX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_3_/Q (DFFQX1TS)           0.74       0.74 f
  U1827/Y (AOI2BB1XLTS)                    0.38       1.11 f
  s3_ps1_r_reg_0_/D (DFFQX1TS)             0.00       1.11 f
  data arrival time                                   1.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.11
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s2_addsubn_r_reg/Q (DFFQX1TS)            0.68       0.68 r
  U1255/Y (INVX2TS)                        0.15       0.83 f
  U1349/Y (CLKBUFX2TS)                     0.21       1.04 f
  s3_rhs_r_reg_22_/D (DFFQX1TS)            0.00       1.04 f
  data arrival time                                   1.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_rhs_r_reg_22_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                       388.63


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.73       0.73 f
  U925/Y (INVX2TS)                         0.11       0.85 r
  U926/Y (INVX2TS)                         0.07       0.92 f
  s4_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                       388.77


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  din_uni_a_exp[0] (in)                                   0.03       0.08 f
  U1121/Y (INVX2TS)                                       0.07       0.15 r
  U1122/Y (INVX2TS)                                       0.07       0.21 f
  U1297/Y (NOR2XLTS)                                      0.36       0.57 r
  U1298/Y (AOI21X1TS)                                     0.28       0.85 f
  U1299/Y (INVX2TS)                                       0.11       0.96 r
  s2_ea_sub_eb_abs_r_reg_0_/D (DFFQX1TS)                  0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.25     389.75
  data required time                                               389.75
  --------------------------------------------------------------------------
  data required time                                               389.75
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      388.79


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1153/Y (INVX2TS)                        0.11       0.32 r
  s2_expb_r_reg_4_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_4_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.82


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1153/Y (INVX2TS)                        0.11       0.32 r
  s2_expb_r_reg_1_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_1_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.82


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1154/Y (INVX2TS)                        0.11       0.32 r
  s2_expb_r_reg_3_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_3_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1155/Y (INVX2TS)                        0.11       0.32 r
  s2_expb_r_reg_2_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_2_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1154/Y (INVX2TS)                        0.11       0.32 r
  s2_expb_r_reg_0_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_0_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1155/Y (INVX2TS)                        0.11       0.32 r
  s2_expa_r_reg_4_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_4_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1155/Y (INVX2TS)                        0.11       0.32 r
  s2_expa_r_reg_3_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_3_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1154/Y (INVX2TS)                        0.11       0.32 r
  s2_expa_r_reg_2_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_2_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1155/Y (INVX2TS)                        0.11       0.32 r
  s2_expa_r_reg_1_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_1_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1152/Y (INVX2TS)                        0.11       0.21 f
  U1154/Y (INVX2TS)                        0.11       0.32 r
  s2_expa_r_reg_0_/E (EDFFX1TS)            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_0_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_1_/Q (DFFQX1TS)          0.74       0.74 f
  s4_opcode_r_reg_1_/D (DFFQX1TS)          0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                       388.91


  Startpoint: s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_18_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_18_/Q (DFFQX1TS)           0.73       0.73 f
  s5_many_r_reg_18_/D (DFFQX1TS)           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_18_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.93


  Startpoint: s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_8_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_8_/Q (DFFQX1TS)            0.73       0.73 f
  s5_many_r_reg_8_/D (DFFQX1TS)            0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_8_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                       388.93


  Startpoint: s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_4_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_4_/Q (DFFQX1TS)            0.72       0.72 f
  s5_many_r_reg_4_/D (DFFQX1TS)            0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_4_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.94


  Startpoint: s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_11_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_11_/Q (DFFQX1TS)           0.72       0.72 f
  s5_many_r_reg_11_/D (DFFQX1TS)           0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_11_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.94


  Startpoint: s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_10_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_10_/Q (DFFQX1TS)           0.72       0.72 f
  s5_many_r_reg_10_/D (DFFQX1TS)           0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_10_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_12_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_12_/Q (DFFQX1TS)           0.72       0.72 f
  s5_many_r_reg_12_/D (DFFQX1TS)           0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_12_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_3_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_3_/Q (DFFQX1TS)            0.72       0.72 f
  s5_many_r_reg_3_/D (DFFQX1TS)            0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_3_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_2_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_2_/Q (DFFQX1TS)            0.72       0.72 f
  s5_many_r_reg_2_/D (DFFQX1TS)            0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_2_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s3_addsubn_r_reg/Q (DFFQX1TS)            0.72       0.72 f
  s4_addsubn_r_reg/D (DFFQX1TS)            0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_2_/CK (DFFQX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_2_/Q (DFFQX1TS)           0.72       0.72 f
  s3_s2_r_reg/D (DFFQX1TS)                 0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_s2_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_17_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_17_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_17_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_17_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_19_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_19_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_19_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_19_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_21_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_21_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_21_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_21_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_16_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_16_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_16_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_16_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_9_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_9_/Q (DFFQX1TS)            0.71       0.71 f
  s5_many_r_reg_9_/D (DFFQX1TS)            0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_9_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_22_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_22_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_22_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_22_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_20_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_20_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_20_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_20_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_14_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_14_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_14_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_14_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_13_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_13_/Q (DFFQX1TS)           0.71       0.71 f
  s5_many_r_reg_13_/D (DFFQX1TS)           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_13_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_5_/Q (DFFQX1TS)            0.71       0.71 f
  s5_many_r_reg_5_/D (DFFQX1TS)            0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_5_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_1_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_1_/Q (DFFQX1TS)            0.71       0.71 f
  s5_many_r_reg_1_/D (DFFQX1TS)            0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_1_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_6_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_6_/Q (DFFQX1TS)            0.71       0.71 f
  s5_many_r_reg_6_/D (DFFQX1TS)            0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_6_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                       388.96


  Startpoint: s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_7_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_7_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_7_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_7_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.97


  Startpoint: s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_0_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_0_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_0_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_0_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.97


  Startpoint: s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_15_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_15_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_15_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_15_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.97


  Startpoint: s2_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expa_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s2_expa_r_reg_5_/Q (DFFQX1TS)            0.70       0.70 f
  s3_expa_r_reg_5_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expa_r_reg_5_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s2_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s2_expb_r_reg_5_/Q (DFFQX1TS)            0.70       0.70 f
  s3_expb_r_reg_5_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expb_r_reg_5_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_sa_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s2_sa_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s3_sa_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00       0.00 r
  s2_ea_gte_eb_r_reg/Q (DFFQX1TS)          0.68       0.68 f
  s3_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expa_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expa_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expa_r_reg_5_/Q (DFFQX1TS)            0.68       0.68 f
  s4_ea_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expa_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expa_r_reg_4_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expa_r_reg_4_/Q (DFFQX1TS)            0.68       0.68 f
  s4_ea_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expa_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expa_r_reg_3_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expa_r_reg_3_/Q (DFFQX1TS)            0.68       0.68 f
  s4_ea_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expa_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expa_r_reg_2_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expa_r_reg_2_/Q (DFFQX1TS)            0.68       0.68 f
  s4_ea_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expa_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expa_r_reg_1_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expa_r_reg_1_/Q (DFFQX1TS)            0.68       0.68 f
  s4_ea_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expa_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expa_r_reg_0_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expa_r_reg_0_/Q (DFFQX1TS)            0.68       0.68 f
  s4_ea_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expb_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expb_r_reg_5_/Q (DFFQX1TS)            0.68       0.68 f
  s4_eb_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expb_r_reg_4_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expb_r_reg_4_/Q (DFFQX1TS)            0.68       0.68 f
  s4_eb_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expb_r_reg_3_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expb_r_reg_3_/Q (DFFQX1TS)            0.68       0.68 f
  s4_eb_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expb_r_reg_2_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expb_r_reg_2_/Q (DFFQX1TS)            0.68       0.68 f
  s4_eb_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expb_r_reg_1_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expb_r_reg_1_/Q (DFFQX1TS)            0.68       0.68 f
  s4_eb_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_expb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_expb_r_reg_0_/CK (DFFQX1TS)           0.00       0.00 r
  s3_expb_r_reg_0_/Q (DFFQX1TS)            0.68       0.68 f
  s4_eb_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00       0.00 r
  s3_ea_gte_eb_r_reg/Q (DFFQX1TS)          0.68       0.68 f
  s4_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_sa_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s3_sa_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s4_sa_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s4_addsubn_r_reg/Q (DFFQX1TS)            0.68       0.68 f
  s5_addsubn_r_reg/D (DFFQX1TS)            0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_sa_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s4_sa_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s5_sa_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_5_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_4_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_4_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_3_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_3_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_2_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_2_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_5_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_4_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_4_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_3_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_3_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_2_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_2_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_0_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_0_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_1_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_0_/Q (DFFQX1TS)          0.68       0.68 f
  s5_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_1_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.68       0.68 f
  s5_opcode_r_reg_1_/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00       0.00 r
  s4_ea_gte_eb_r_reg/Q (DFFQX1TS)          0.68       0.68 f
  s5_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[0] (in)                    0.03       0.08 f
  U1121/Y (INVX2TS)                        0.07       0.15 r
  U1122/Y (INVX2TS)                        0.07       0.21 f
  s2_expa_r_reg_0_/D (EDFFX1TS)            0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_0_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.04


  Startpoint: din_uni_b_exp[4]
              (input port clocked by clk)
  Endpoint: s2_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[4] (in)                    0.03       0.08 f
  U1101/Y (INVX2TS)                        0.07       0.15 r
  U1102/Y (INVX2TS)                        0.06       0.21 f
  s2_expb_r_reg_4_/D (EDFFX1TS)            0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_4_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.05


  Startpoint: din_uni_b_exp[3]
              (input port clocked by clk)
  Endpoint: s2_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[3] (in)                    0.03       0.08 f
  U1099/Y (INVX2TS)                        0.07       0.15 r
  U1100/Y (INVX2TS)                        0.06       0.21 f
  s2_expb_r_reg_3_/D (EDFFX1TS)            0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_3_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.05


  Startpoint: din_uni_b_exp[2]
              (input port clocked by clk)
  Endpoint: s2_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[2] (in)                    0.03       0.08 f
  U1097/Y (INVX2TS)                        0.07       0.15 r
  U1098/Y (INVX2TS)                        0.06       0.21 f
  s2_expb_r_reg_2_/D (EDFFX1TS)            0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_2_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.05


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1095/Y (INVX2TS)                        0.07       0.15 r
  U1096/Y (INVX2TS)                        0.06       0.21 f
  s2_expb_r_reg_1_/D (EDFFX1TS)            0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_1_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.05


  Startpoint: s2_expa_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_4_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expa_r_reg_4_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expa_r_reg_4_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expa_r_reg_4_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expa_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_3_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expa_r_reg_3_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expa_r_reg_3_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expa_r_reg_3_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expa_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_2_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expa_r_reg_2_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expa_r_reg_2_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expa_r_reg_2_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expa_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_1_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expa_r_reg_1_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expa_r_reg_1_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expa_r_reg_1_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expa_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expa_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expa_r_reg_0_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expa_r_reg_0_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expa_r_reg_0_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expa_r_reg_0_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_4_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expb_r_reg_4_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expb_r_reg_4_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expb_r_reg_4_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_3_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expb_r_reg_3_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expb_r_reg_3_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expb_r_reg_3_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_2_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expb_r_reg_2_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expb_r_reg_2_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expb_r_reg_2_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_1_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expb_r_reg_1_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expb_r_reg_1_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expb_r_reg_1_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_expb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_expb_r_reg_0_/CK (EDFFX1TS)           0.00       0.00 r
  s2_expb_r_reg_0_/Q (EDFFX1TS)            0.56       0.56 f
  s3_expb_r_reg_0_/D (DFFQX1TS)            0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_expb_r_reg_0_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: din_uni_a_exp[3]
              (input port clocked by clk)
  Endpoint: s2_expa_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[3] (in)                    0.04       0.09 f
  s2_expa_r_reg_3_/D (EDFFX1TS)            0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_3_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                       389.16


  Startpoint: din_uni_a_exp[2]
              (input port clocked by clk)
  Endpoint: s2_expa_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[2] (in)                    0.04       0.09 f
  s2_expa_r_reg_2_/D (EDFFX1TS)            0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_2_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                       389.16


  Startpoint: din_uni_b_exp[0]
              (input port clocked by clk)
  Endpoint: s2_expb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[0] (in)                    0.02       0.07 f
  s2_expb_r_reg_0_/D (EDFFX1TS)            0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expb_r_reg_0_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.18


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_expa_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  s2_expa_r_reg_4_/D (EDFFX1TS)            0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_4_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.18


  Startpoint: din_uni_a_exp[1]
              (input port clocked by clk)
  Endpoint: s2_expa_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[1] (in)                    0.02       0.07 f
  s2_expa_r_reg_1_/D (EDFFX1TS)            0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_expa_r_reg_1_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.18


  Startpoint: s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_opcode_r_reg_0_/CK (DFFXLTS)          0.00       0.00 r
  s2_opcode_r_reg_0_/Q (DFFXLTS)           0.54       0.54 r
  s3_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                       389.19


  Startpoint: din_uni_a_sgn
              (input port clocked by clk)
  Endpoint: s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_sgn (in)                       0.04       0.09 r
  U2029/Y (XNOR2X1TS)                      0.23       0.32 f
  s2_addsubn_r_reg/D (DFFQX1TS)            0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       389.34


  Startpoint: din_uni_b_man_dn[3]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[3] (in)                 0.03       0.08 f
  U1149/Y (INVX2TS)                        0.11       0.19 r
  U1151/Y (INVX2TS)                        0.09       0.28 f
  s2_br4_s_r_reg_1_/D (DFFQX1TS)           0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_1_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                       389.41


  Startpoint: din_uni_b_man_dn[7]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[7] (in)                 0.03       0.08 f
  U1146/Y (INVX2TS)                        0.11       0.19 r
  U1148/Y (INVX2TS)                        0.09       0.27 f
  s2_br4_s_r_reg_3_/D (DFFQX1TS)           0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_3_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                       389.42


  Startpoint: din_uni_b_man_dn[5]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[5] (in)                 0.03       0.08 f
  U1143/Y (INVX2TS)                        0.11       0.19 r
  U1145/Y (INVX2TS)                        0.09       0.27 f
  s2_br4_s_r_reg_2_/D (DFFQX1TS)           0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_2_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                       389.42


  Startpoint: opcode[0] (input port clocked by clk)
  Endpoint: s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  opcode[0] (in)                           0.02       0.07 f
  s2_opcode_r_reg_0_/D (DFFXLTS)           0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_opcode_r_reg_0_/CK (DFFXLTS)          0.00     390.00 r
  library setup time                      -0.47     389.53
  data required time                                389.53
  -----------------------------------------------------------
  data required time                                389.53
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.46


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  opcode[1] (in)                           0.03       0.08 f
  s2_opcode_r_reg_1_/D (DFFQX1TS)          0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: din_uni_b_man_dn[9]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[9] (in)                 0.03       0.08 f
  s2_br4_s_r_reg_4_/D (DFFQX1TS)           0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_4_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: din_uni_b_man_dn[1]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_man_dn[1] (in)                 0.03       0.08 f
  s2_br4_s_r_reg_0_/D (DFFQX1TS)           0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_0_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: din_uni_a_sgn
              (input port clocked by clk)
  Endpoint: s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_sgn (in)                       0.02       0.07 f
  s2_sa_r_reg/D (DFFQX1TS)                 0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.61


1
