DSCH Ver 3.0
VERSION 2013-06-17 00:09:42
BB(-134,-270,220,555)
SYM  #inv
BB(10,225,45,245)
TITLE 25 235  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,215,0,0, )
VIS 0
PIN(10,235,0.000,0.000)in
PIN(45,235,0.030,0.070)out
LIG(10,235,20,235)
LIG(20,225,20,245)
LIG(20,225,35,235)
LIG(20,245,35,235)
LIG(37,235,37,235)
LIG(39,235,45,235)
VLG   not not1(out,in);
FSYM
SYM  #sym2
BB(50,215,90,255)
TITLE 60 208  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,220,30,30,r)
VIS 5
PIN(65,255,0.000,0.000)CLK
PIN(50,235,0.000,0.000)R
PIN(50,225,0.000,0.000)S
PIN(90,225,0.060,0.210)nQ
PIN(90,235,0.060,0.140)Q
LIG(65,250,65,255)
LIG(50,235,55,235)
LIG(50,225,55,225)
LIG(85,225,90,225)
LIG(85,235,90,235)
LIG(55,220,55,250)
LIG(55,220,85,220)
LIG(85,220,85,250)
LIG(85,250,55,250)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,mihau;
VLG    output Viola,Q,Violla;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #clock
BB(40,-108,55,-102)
TITLE 45 -105  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(42,-107,6,4,r)
VIS 1
PIN(55,-105,1.500,1.120)clk1
LIG(50,-105,55,-105)
LIG(45,-107,43,-107)
LIG(49,-107,47,-107)
LIG(50,-108,50,-102)
LIG(40,-102,40,-108)
LIG(45,-103,45,-107)
LIG(47,-107,47,-103)
LIG(47,-103,45,-103)
LIG(43,-103,41,-103)
LIG(43,-107,43,-103)
LIG(50,-102,40,-102)
LIG(50,-108,40,-108)
FSYM
SYM  #inv
BB(10,325,45,345)
TITLE 25 335  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,315,0,0, )
VIS 0
PIN(10,335,0.000,0.000)in
PIN(45,335,0.030,0.070)out
LIG(10,335,20,335)
LIG(20,325,20,345)
LIG(20,325,35,335)
LIG(20,345,35,335)
LIG(37,335,37,335)
LIG(39,335,45,335)
VLG   not not1(out,in);
FSYM
SYM  #sym2
BB(50,315,90,355)
TITLE 60 308  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,320,30,30,r)
VIS 5
PIN(65,355,0.000,0.000)CLK
PIN(50,335,0.000,0.000)R
PIN(50,325,0.000,0.000)S
PIN(90,325,0.060,0.210)nQ
PIN(90,335,0.060,0.140)Q
LIG(65,350,65,355)
LIG(50,335,55,335)
LIG(50,325,55,325)
LIG(85,325,90,325)
LIG(85,335,90,335)
LIG(55,320,55,350)
LIG(55,320,85,320)
LIG(85,320,85,350)
LIG(85,350,55,350)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,S;
VLG    output nQ,Q;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #sym2
BB(50,515,90,555)
TITLE 60 508  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,520,30,30,r)
VIS 5
PIN(65,555,0.000,0.000)CLK
PIN(50,535,0.000,0.000)R
PIN(50,525,0.000,0.000)S
PIN(90,525,0.060,0.210)nQ
PIN(90,535,0.060,0.140)Q
LIG(65,550,65,555)
LIG(50,535,55,535)
LIG(50,525,55,525)
LIG(85,525,90,525)
LIG(85,535,90,535)
LIG(55,520,55,550)
LIG(55,520,85,520)
LIG(85,520,85,550)
LIG(85,550,55,550)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,S;
VLG    output nQ,Q;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #inv
BB(10,525,45,545)
TITLE 25 535  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,515,0,0, )
VIS 0
PIN(10,535,0.000,0.000)in
PIN(45,535,0.030,0.070)out
LIG(10,535,20,535)
LIG(20,525,20,545)
LIG(20,525,35,535)
LIG(20,545,35,535)
LIG(37,535,37,535)
LIG(39,535,45,535)
VLG   not not1(out,in);
FSYM
SYM  #sym2
BB(50,415,90,455)
TITLE 60 408  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,420,30,30,r)
VIS 5
PIN(65,455,0.000,0.000)CLK
PIN(50,435,0.000,0.000)R
PIN(50,425,0.000,0.000)S
PIN(90,425,0.060,0.210)nQ
PIN(90,435,0.060,0.140)Q
LIG(65,450,65,455)
LIG(50,435,55,435)
LIG(50,425,55,425)
LIG(85,425,90,425)
LIG(85,435,90,435)
LIG(55,420,55,450)
LIG(55,420,85,420)
LIG(85,420,85,450)
LIG(85,450,55,450)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,S;
VLG    output nQ,Q;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #inv
BB(10,425,45,445)
TITLE 25 435  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,415,0,0, )
VIS 0
PIN(10,435,0.000,0.000)in
PIN(45,435,0.030,0.070)out
LIG(10,435,20,435)
LIG(20,425,20,445)
LIG(20,425,35,435)
LIG(20,445,35,435)
LIG(37,435,37,435)
LIG(39,435,45,435)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(10,15,45,35)
TITLE 25 25  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,5,0,0, )
VIS 0
PIN(10,25,0.000,0.000)in
PIN(45,25,0.030,0.070)out
LIG(10,25,20,25)
LIG(20,15,20,35)
LIG(20,15,35,25)
LIG(20,35,35,25)
LIG(37,25,37,25)
LIG(39,25,45,25)
VLG   not not1(out,in);
FSYM
SYM  #sym2
BB(50,5,90,45)
TITLE 60 -2  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,10,30,30,r)
VIS 5
PIN(65,45,0.000,0.000)CLK
PIN(50,25,0.000,0.000)R
PIN(50,15,0.000,0.000)S
PIN(90,15,0.060,0.210)nQ
PIN(90,25,0.060,0.140)Q
LIG(65,40,65,45)
LIG(50,25,55,25)
LIG(50,15,55,15)
LIG(85,15,90,15)
LIG(85,25,90,25)
LIG(55,10,55,40)
LIG(55,10,85,10)
LIG(85,10,85,40)
LIG(85,40,55,40)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,S;
VLG    output nQ,Q;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #inv
BB(10,115,45,135)
TITLE 25 125  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,105,0,0, )
VIS 0
PIN(10,125,0.000,0.000)in
PIN(45,125,0.030,0.070)out
LIG(10,125,20,125)
LIG(20,115,20,135)
LIG(20,115,35,125)
LIG(20,135,35,125)
LIG(37,125,37,125)
LIG(39,125,45,125)
VLG   not not1(out,in);
FSYM
SYM  #sym2
BB(50,105,90,145)
TITLE 60 98  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,110,30,30,r)
VIS 5
PIN(65,145,0.000,0.000)CLK
PIN(50,125,0.000,0.000)R
PIN(50,115,0.000,0.000)S
PIN(90,115,0.060,0.210)nQ
PIN(90,125,0.060,0.140)Q
LIG(65,140,65,145)
LIG(50,125,55,125)
LIG(50,115,55,115)
LIG(85,115,90,115)
LIG(85,125,90,125)
LIG(55,110,55,140)
LIG(55,110,85,110)
LIG(85,110,85,140)
LIG(85,140,55,140)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,S;
VLG    output nQ,Q;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #sym2
BB(50,-195,90,-155)
TITLE 60 -202  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,-190,30,30,r)
VIS 5
PIN(65,-155,0.000,0.000)CLK
PIN(50,-175,0.000,0.000)R
PIN(50,-185,0.000,0.000)S
PIN(90,-185,0.030,0.140)nQ
PIN(90,-175,0.030,0.140)Q
LIG(65,-160,65,-155)
LIG(50,-175,55,-175)
LIG(50,-185,55,-185)
LIG(85,-185,90,-185)
LIG(85,-175,90,-175)
LIG(55,-190,55,-160)
LIG(55,-190,85,-190)
LIG(85,-190,85,-160)
LIG(85,-160,55,-160)
VLG  module sym2( CLK,R,S,Q,nQ);
VLG   input CLK,R,S;
VLG   output nQ,Q;
VLG   wire w3,w5,;
VLG   nand #(20) nand2_1(Q,nQ,w3);
VLG   nand #(20) nand2_2(nQ,w5,Q);
VLG   nand #(13) nand2_3(w3,CLK,R);
VLG   nand #(13) nand2_4(w5,S,CLK);
VLG  endmodule
FSYM
SYM  #inv
BB(10,-85,45,-65)
TITLE 25 -75  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,-95,0,0, )
VIS 0
PIN(10,-75,0.000,0.000)in
PIN(45,-75,0.030,0.070)out
LIG(10,-75,20,-75)
LIG(20,-85,20,-65)
LIG(20,-85,35,-75)
LIG(20,-65,35,-75)
LIG(37,-75,37,-75)
LIG(39,-75,45,-75)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-115,-270,-80,-250)
TITLE -100 -260  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,-5,0,0, )
VIS 0
PIN(-115,-260,0.000,0.000)in
PIN(-80,-260,0.030,0.000)out
LIG(-115,-260,-105,-260)
LIG(-105,-270,-105,-250)
LIG(-105,-270,-90,-260)
LIG(-105,-250,-90,-260)
LIG(-88,-260,-88,-260)
LIG(-86,-260,-80,-260)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-130,-255,-110,-220)
TITLE -120 -235  #~
MODEL 101
PROP                                                                                                                                    
REC(140,-340,0,0, )
VIS 0
PIN(-120,-220,0.000,0.000)in
PIN(-120,-255,0.030,0.070)out
LIG(-120,-220,-120,-230)
LIG(-130,-230,-110,-230)
LIG(-130,-230,-120,-245)
LIG(-110,-230,-120,-245)
LIG(-120,-247,-120,-247)
LIG(-120,-249,-120,-255)
VLG   not not1(out,in);
FSYM
SYM  #and3
BB(170,-175,200,-140)
TITLE 185 -155  #&
MODEL 403
PROP                                                                                                                                    
REC(170,-140,0,0,P)
VIS 0
PIN(175,-140,0.000,0.000)a
PIN(185,-140,0.000,0.000)b
PIN(195,-140,0.000,0.000)c
PIN(185,-180,0.090,0.070)s
LIG(185,-180,185,-170)
LIG(195,-140,195,-150)
LIG(185,-140,185,-150)
LIG(175,-140,175,-150)
LIG(185,-150,200,-150)
LIG(196,-165,199,-160)
LIG(188,-169,196,-165)
LIG(170,-150,185,-150)
LIG(170,-150,171,-160)
LIG(185,-170,188,-169)
LIG(182,-169,185,-170)
LIG(200,-150,199,-160)
LIG(174,-165,182,-169)
LIG(171,-160,174,-165)
VLG   and and3(s,a,b,c);
FSYM
SYM  #inv
BB(175,-225,195,-190)
TITLE 185 -205  #~
MODEL 101
PROP                                                                                                                                    
REC(365,-15,0,0, )
VIS 0
PIN(185,-190,0.000,0.000)in
PIN(185,-225,0.030,0.140)out
LIG(185,-190,185,-200)
LIG(175,-200,195,-200)
LIG(175,-200,185,-215)
LIG(195,-200,185,-215)
LIG(185,-217,185,-217)
LIG(185,-219,185,-225)
VLG   not not1(out,in);
FSYM
SYM  #and3
BB(180,-120,210,-85)
TITLE 195 -100  #&
MODEL 403
PROP                                                                                                                                    
REC(180,-85,0,0,P)
VIS 0
PIN(185,-85,0.000,0.000)a
PIN(195,-85,0.000,0.000)b
PIN(205,-85,0.000,0.000)c
PIN(195,-125,0.090,0.070)s
LIG(195,-125,195,-115)
LIG(205,-85,205,-95)
LIG(195,-85,195,-95)
LIG(185,-85,185,-95)
LIG(195,-95,210,-95)
LIG(206,-110,209,-105)
LIG(198,-114,206,-110)
LIG(180,-95,195,-95)
LIG(180,-95,181,-105)
LIG(195,-115,198,-114)
LIG(192,-114,195,-115)
LIG(210,-95,209,-105)
LIG(184,-110,192,-114)
LIG(181,-105,184,-110)
VLG   and and3(s,a,b,c);
FSYM
SYM  #and3
BB(190,-65,220,-30)
TITLE 205 -45  #&
MODEL 403
PROP                                                                                                                                    
REC(190,-30,0,0,P)
VIS 0
PIN(195,-30,0.000,0.000)a
PIN(205,-30,0.000,0.000)b
PIN(215,-30,0.000,0.000)c
PIN(205,-70,0.090,0.070)s
LIG(205,-70,205,-60)
LIG(215,-30,215,-40)
LIG(205,-30,205,-40)
LIG(195,-30,195,-40)
LIG(205,-40,220,-40)
LIG(216,-55,219,-50)
LIG(208,-59,216,-55)
LIG(190,-40,205,-40)
LIG(190,-40,191,-50)
LIG(205,-60,208,-59)
LIG(202,-59,205,-60)
LIG(220,-40,219,-50)
LIG(194,-55,202,-59)
LIG(191,-50,194,-55)
VLG   and and3(s,a,b,c);
FSYM
SYM  #button
BB(-134,-219,-125,-211)
TITLE -130 -215  #button6
MODEL 59
PROP                                                                                                                                    
REC(-133,-218,6,6,r)
VIS 1
PIN(-125,-215,0.000,0.000)in6
LIG(-126,-215,-125,-215)
LIG(-134,-211,-134,-219)
LIG(-126,-211,-134,-211)
LIG(-126,-219,-126,-211)
LIG(-134,-219,-126,-219)
LIG(-133,-212,-133,-218)
LIG(-127,-212,-133,-212)
LIG(-127,-218,-127,-212)
LIG(-133,-218,-127,-218)
FSYM
SYM  #inv
BB(-130,-210,-110,-175)
TITLE -120 -195  #~
MODEL 101
PROP                                                                                                                                    
REC(-295,-100,0,0, )
VIS 0
PIN(-120,-210,0.000,0.000)in
PIN(-120,-175,0.030,0.140)out
LIG(-120,-210,-120,-200)
LIG(-110,-200,-130,-200)
LIG(-110,-200,-120,-185)
LIG(-130,-200,-120,-185)
LIG(-120,-183,-120,-183)
LIG(-120,-181,-120,-175)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-115,-90,-80,-70)
TITLE -100 -80  #~
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(-115,-80,0.000,0.000)in
PIN(-80,-80,0.030,0.140)out
LIG(-115,-80,-105,-80)
LIG(-105,-90,-105,-70)
LIG(-105,-90,-90,-80)
LIG(-105,-70,-90,-80)
LIG(-88,-80,-88,-80)
LIG(-86,-80,-80,-80)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-130,-165,-110,-130)
TITLE -120 -150  #~
MODEL 101
PROP                                                                                                                                    
REC(-245,-25,0,0, )
VIS 0
PIN(-120,-165,0.000,0.000)in
PIN(-120,-130,0.030,0.210)out
LIG(-120,-165,-120,-155)
LIG(-110,-155,-130,-155)
LIG(-110,-155,-120,-140)
LIG(-130,-155,-120,-140)
LIG(-120,-138,-120,-138)
LIG(-120,-136,-120,-130)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-130,-120,-110,-85)
TITLE -120 -105  #~
MODEL 101
PROP                                                                                                                                    
REC(-245,20,0,0, )
VIS 0
PIN(-120,-120,0.000,0.000)in
PIN(-120,-85,0.030,0.140)out
LIG(-120,-120,-120,-110)
LIG(-110,-110,-130,-110)
LIG(-110,-110,-120,-95)
LIG(-130,-110,-120,-95)
LIG(-120,-93,-120,-93)
LIG(-120,-91,-120,-85)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-130,-75,-110,-40)
TITLE -120 -60  #~
MODEL 101
PROP                                                                                                                                    
REC(-245,65,0,0, )
VIS 0
PIN(-120,-75,0.000,0.000)in
PIN(-120,-40,0.030,0.210)out
LIG(-120,-75,-120,-65)
LIG(-110,-65,-130,-65)
LIG(-110,-65,-120,-50)
LIG(-130,-65,-120,-50)
LIG(-120,-48,-120,-48)
LIG(-120,-46,-120,-40)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-115,-180,-80,-160)
TITLE -100 -170  #~
MODEL 101
PROP                                                                                                                                    
REC(-5,0,0,0, )
VIS 0
PIN(-115,-170,0.000,0.000)in
PIN(-80,-170,0.030,0.140)out
LIG(-115,-170,-105,-170)
LIG(-105,-180,-105,-160)
LIG(-105,-180,-90,-170)
LIG(-105,-160,-90,-170)
LIG(-88,-170,-88,-170)
LIG(-86,-170,-80,-170)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-130,15,-110,50)
TITLE -120 30  #~
MODEL 101
PROP                                                                                                                                    
REC(-120,150,0,0, )
VIS 0
PIN(-120,15,0.000,0.000)in
PIN(-120,50,0.030,0.140)out
LIG(-120,15,-120,25)
LIG(-110,25,-130,25)
LIG(-110,25,-120,40)
LIG(-130,25,-120,40)
LIG(-120,42,-120,42)
LIG(-120,44,-120,50)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-115,0,-80,20)
TITLE -100 10  #~
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(-115,10,0.000,0.000)in
PIN(-80,10,0.030,0.140)out
LIG(-115,10,-105,10)
LIG(-105,0,-105,20)
LIG(-105,0,-90,10)
LIG(-105,20,-90,10)
LIG(-88,10,-88,10)
LIG(-86,10,-80,10)
VLG   not not1(out,in);
FSYM
SYM  #inv
BB(-130,-30,-110,5)
TITLE -120 -15  #~
MODEL 101
PROP                                                                                                                                    
REC(-120,105,0,0, )
VIS 0
PIN(-120,-30,0.000,0.000)in
PIN(-120,5,0.030,0.140)out
LIG(-120,-30,-120,-20)
LIG(-110,-20,-130,-20)
LIG(-110,-20,-120,-5)
LIG(-130,-20,-120,-5)
LIG(-120,-3,-120,-3)
LIG(-120,-1,-120,5)
VLG   not not1(out,in);
FSYM
SYM  #sym2
BB(50,-95,90,-55)
TITLE 60 -102  #RS
MODEL 6000
PROP                                                                                                                                    
REC(55,-90,30,30,r)
VIS 5
PIN(65,-55,0.000,0.000)CLK
PIN(50,-75,0.000,0.000)R
PIN(50,-85,0.000,0.000)S
PIN(90,-85,0.060,0.210)nQ
PIN(90,-75,0.060,0.140)Q
LIG(65,-60,65,-55)
LIG(50,-75,55,-75)
LIG(50,-85,55,-85)
LIG(85,-85,90,-85)
LIG(85,-75,90,-75)
LIG(55,-90,55,-60)
LIG(55,-90,85,-90)
LIG(85,-90,85,-60)
LIG(85,-60,55,-60)
VLG   module sym2( CLK,R,S,Q,nQ);
VLG    input CLK,R,S;
VLG    output nQ,Q;
VLG    wire w3,w5,;
VLG    nand #(20) nand2_1(Q,nQ,w3);
VLG    nand #(20) nand2_2(nQ,w5,Q);
VLG    nand #(13) nand2_3(w3,CLK,R);
VLG    nand #(13) nand2_4(w5,S,CLK);
VLG   endmodule
FSYM
SYM  #inv
BB(10,-185,45,-165)
TITLE 25 -175  #~
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(10,-175,0.000,0.000)in
PIN(45,-175,0.030,0.070)out
LIG(10,-175,20,-175)
LIG(20,-185,20,-165)
LIG(20,-185,35,-175)
LIG(20,-165,35,-175)
LIG(37,-175,37,-175)
LIG(39,-175,45,-175)
VLG   not not1(out,in);
FSYM
SYM  #clock
BB(10,-133,25,-127)
TITLE 20 -130  #clock2
MODEL 69
PROP   20.00 20.00                                                                                                                               
REC(17,-132,6,4,r)
VIS 1
PIN(10,-130,1.500,0.000)clk2
LIG(15,-130,10,-130)
LIG(20,-128,22,-128)
LIG(16,-128,18,-128)
LIG(15,-127,15,-133)
LIG(25,-133,25,-127)
LIG(20,-132,20,-128)
LIG(18,-128,18,-132)
LIG(18,-132,20,-132)
LIG(22,-132,24,-132)
LIG(22,-128,22,-132)
LIG(15,-133,25,-133)
LIG(15,-127,25,-127)
FSYM
CNC(10 225)
CNC(10 325)
CNC(10 525)
CNC(10 425)
CNC(10 15)
CNC(10 115)
CNC(10 -85)
CNC(65 -105)
CNC(-120 -215)
CNC(-120 -215)
CNC(150 -15)
CNC(145 -20)
CNC(140 -25)
CNC(120 -135)
CNC(125 -130)
CNC(130 -80)
CNC(135 -75)
CNC(-120 -170)
CNC(-120 -80)
CNC(10 -185)
CNC(-10 -170)
CNC(-15 -125)
CNC(-120 -125)
CNC(-20 -80)
CNC(-25 -35)
CNC(-120 -35)
CNC(-30 10)
CNC(-120 10)
CNC(-35 55)
LIG(65,-155,65,-105)
LIG(-20,225,10,225)
LIG(10,225,10,235)
LIG(50,225,10,225)
LIG(45,235,50,235)
LIG(-25,325,10,325)
LIG(10,325,10,335)
LIG(50,325,10,325)
LIG(45,335,50,335)
LIG(45,535,50,535)
LIG(50,525,10,525)
LIG(10,525,10,535)
LIG(-35,525,10,525)
LIG(45,435,50,435)
LIG(50,425,10,425)
LIG(10,425,10,435)
LIG(-10,15,10,15)
LIG(10,15,10,25)
LIG(50,15,10,15)
LIG(45,25,50,25)
LIG(-15,115,10,115)
LIG(10,115,10,125)
LIG(50,115,10,115)
LIG(45,125,50,125)
LIG(45,-75,50,-75)
LIG(50,-85,10,-85)
LIG(10,-85,10,-75)
LIG(-5,-85,10,-85)
LIG(45,-175,50,-175)
LIG(5,-185,10,-185)
LIG(10,-185,50,-185)
LIG(5,-260,5,-185)
LIG(-30,425,10,425)
LIG(115,-185,115,-100)
LIG(-5,-215,-5,-85)
LIG(90,-185,115,-185)
LIG(5,-260,185,-260)
LIG(90,-85,120,-85)
LIG(135,225,135,-75)
LIG(90,15,125,15)
LIG(90,115,130,115)
LIG(-120,-40,-120,-35)
LIG(-25,-185,-25,-35)
LIG(90,225,135,225)
LIG(-10,15,-10,-170)
LIG(-30,-185,-30,10)
LIG(90,325,140,325)
LIG(125,15,125,-130)
LIG(120,-85,120,-135)
LIG(-20,-185,-20,-80)
LIG(90,425,145,425)
LIG(-80,-260,-5,-260)
LIG(90,525,150,525)
LIG(55,-105,65,-105)
LIG(65,-105,65,555)
LIG(-15,-185,-15,-125)
LIG(130,115,130,-80)
LIG(-5,-260,-5,-255)
LIG(185,-260,185,-225)
LIG(140,325,140,-25)
LIG(185,-190,185,-180)
LIG(150,-185,150,-15)
LIG(145,-185,145,-20)
LIG(150,-15,150,525)
LIG(215,-15,150,-15)
LIG(215,-30,215,-15)
LIG(145,-20,145,425)
LIG(175,-140,175,-135)
LIG(175,-135,120,-135)
LIG(120,-135,120,-185)
LIG(185,-140,185,-130)
LIG(185,-130,125,-130)
LIG(125,-130,125,-185)
LIG(195,-140,195,-125)
LIG(185,-85,185,-80)
LIG(185,-80,130,-80)
LIG(130,-80,130,-185)
LIG(195,-85,195,-75)
LIG(195,-75,135,-75)
LIG(135,-75,135,-185)
LIG(205,-70,205,-85)
LIG(195,-30,195,-25)
LIG(195,-25,140,-25)
LIG(140,-25,140,-185)
LIG(205,-30,205,-20)
LIG(205,-20,145,-20)
LIG(-120,-220,-120,-215)
LIG(-120,-260,-120,-255)
LIG(-35,-185,-35,55)
LIG(-30,10,-30,425)
LIG(-120,-85,-120,-80)
LIG(-120,-80,-115,-80)
LIG(-120,-80,-120,-75)
LIG(-120,-130,-120,-125)
LIG(-120,-175,-120,-170)
LIG(-120,-170,-115,-170)
LIG(-120,-170,-120,-165)
LIG(-120,-215,-5,-215)
LIG(-80,10,-30,10)
LIG(-80,-170,-10,-170)
LIG(-10,-170,-10,-185)
LIG(-120,-125,-15,-125)
LIG(-15,-125,-15,115)
LIG(-120,-125,-120,-120)
LIG(-80,-80,-20,-80)
LIG(-20,-80,-20,225)
LIG(-120,-35,-25,-35)
LIG(-25,-35,-25,325)
LIG(-120,-30,-120,-35)
LIG(-120,5,-120,10)
LIG(-115,10,-120,10)
LIG(-120,15,-120,10)
LIG(-120,50,-120,55)
LIG(-120,55,-35,55)
LIG(-35,55,-35,525)
LIG(-125,-215,-120,-215)
LIG(-120,-215,-120,-210)
LIG(-120,-260,-115,-260)
LIG(10,-175,10,-185)
FFIG D:\dane\chmura\Dropbox\Moje\rozne\liczenie\na studia\Uk³ady Cyfrowe i Mikroprocesorowe\zadania\ucm lab przerzutniki\rs_v2.sch
