
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117256                       # Number of seconds simulated
sim_ticks                                117256471976                       # Number of ticks simulated
final_tick                               1169925490041                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97624                       # Simulator instruction rate (inst/s)
host_op_rate                                   123320                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3477350                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902480                       # Number of bytes of host memory used
host_seconds                                 33720.06                       # Real time elapsed on the host
sim_insts                                  3291885862                       # Number of instructions simulated
sim_ops                                    4158345897                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2059264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       756608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1790080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4610816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1562112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1562112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16088                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5911                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13985                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36022                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12204                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12204                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17562050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6452591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15266364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39322486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13322181                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13322181                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13322181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17562050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6452591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15266364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52644668                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140764073                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23429946                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18987153                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029672                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9387204                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8984266                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504559                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89918                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102137310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128978096                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23429946                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11488825                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28177209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6600024                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2910283                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920063                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137749752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109572543     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2652347      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2017844      1.46%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4957134      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114143      0.81%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602624      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1208590      0.88%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762802      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13861725     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137749752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166448                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916271                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100944409                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4466813                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27744054                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111243                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4483231                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043859                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41726                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155633238                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77914                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4483231                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101799298                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1249764                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1778098                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26990908                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1448451                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154032249                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        16911                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        268061                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602281                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       147045                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216385661                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717413121                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717413121                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45690151                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37760                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21226                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4977282                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14879737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7252267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123950                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1612490                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151291206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37743                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140474963                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189867                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27705306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60073608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4675                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137749752                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566017                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78936107     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24698598     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546770      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8473350      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536798      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989854      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960409      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459069      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148797      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137749752                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565192     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116766     14.16%     82.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142580     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117905441     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111563      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13258593      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7182832      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140474963                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.997946                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             824538                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005870                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419714083                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179034684                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136947957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141299501                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345844                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3645769                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1035                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226494                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4483231                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         780172                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90965                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151328949                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        52413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14879737                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7252267                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21209                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1100876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1162137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263013                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137951305                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743076                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2523658                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19924101                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19591410                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7181025                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.980018                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137128021                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136947957                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82144316                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227604347                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.972890                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360908                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28520746                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033081                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133266521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82897992     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564526     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385082      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5440311      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4339888      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1558543      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325243      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989401      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765535      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133266521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765535                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281831167                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307143827                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3014321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407641                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407641                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710409                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710409                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622031952                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190747665                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145553956                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140764073                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23592924                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19134901                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2013355                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9751912                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9084505                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2539915                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93348                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103109943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129004551                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23592924                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11624420                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28396373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6553882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2676101                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12044864                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1583512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138697221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110300848     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2000402      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3659971      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3321176      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2112740      1.52%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1731754      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1005426      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1046604      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13518300      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138697221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167606                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916459                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102065622                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4039054                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28030860                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47108                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4514573                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4079367                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156141836                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4514573                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102885317                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1056395                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1819973                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27239678                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1181281                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154400823                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        222214                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218426196                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    718982509                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    718982509                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172941660                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45484520                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34059                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17030                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4250346                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14633349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7261631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82311                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1621893                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151474203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34060                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140781591                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160055                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26521758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58199125                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    138697221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015028                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79726122     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24275188     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12756872      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7374893      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8165228      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3028076      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2691624      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516800      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       162418      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138697221                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         564505     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116113     14.17%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138968     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118553943     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1992024      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17029      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12994015      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7224580      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140781591                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000124                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             819586                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005822                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421240043                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178030236                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137688442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141601177                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       270264                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3359198                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4514573                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         686040                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       104079                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151508263                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14633349                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7261631                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17030                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1128161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1124094                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2252255                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138453841                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12477646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2327749                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19701875                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19702551                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7224229                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983588                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137815100                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137688442                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80346493                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225644223                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978150                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100720521                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124016754                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27491929                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038669                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134182648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924238                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83167251     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23633105     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11741172      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3993259      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4915773      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1722328      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1213400      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1004484      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2791876      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134182648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100720521                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124016754                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18416273                       # Number of memory references committed
system.switch_cpus1.commit.loads             11274148                       # Number of loads committed
system.switch_cpus1.commit.membars              17030                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17900511                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111729652                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2557912                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2791876                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           282899455                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          307532110                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2066852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100720521                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124016754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100720521                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.397571                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.397571                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715527                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715527                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623421646                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192748841                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145466808                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34060                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140764073                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22780165                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18768212                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1898089                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9206916                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8521703                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2395726                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86119                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102698632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125892403                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22780165                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10917429                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26744794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6148037                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4861224                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11898754                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1545555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138523514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.548506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111778720     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2737614      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2331023      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2348391      1.70%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2234257      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1102353      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          764204      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1937886      1.40%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13289066      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138523514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161832                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.894350                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101545379                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6255397                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26402123                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       108114                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4212500                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3658932                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6359                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151850982                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50310                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4212500                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102052124                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3795149                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1317356                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25992906                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1153478                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     150434335                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1625                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        395800                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       615083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        17444                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    210494035                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701243643                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701243643                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165495062                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44998965                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32904                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17146                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3750261                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14945403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7774730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       306648                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1658403                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146649460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136887827                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       105777                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24732906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56162882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138523514                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988192                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.584679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82099890     59.27%     59.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23327338     16.84%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11761383      8.49%     84.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7674279      5.54%     90.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6787789      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2664225      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3012188      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1101899      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        94523      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138523514                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         960519     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154495     12.02%     86.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169820     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113041362     82.58%     82.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1978797      1.45%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15758      0.01%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14131793     10.32%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7720117      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136887827                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.972463                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1284834                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009386                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    413689779                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171415915                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132842673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138172661                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       198039                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2926834                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          666                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       154885                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4212500                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3123560                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       249707                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146682361                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1160467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14945403                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7774730                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17142                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        199694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13048                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          666                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1127203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1067272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2194475                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134558058                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13887673                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2329769                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21606258                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18969622                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7718585                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.955912                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132848962                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132842673                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80175056                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217489746                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.943726                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368638                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98365474                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120419233                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26270659                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1922304                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134311014                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.896570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86028823     64.05%     64.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22123170     16.47%     80.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10631452      7.92%     88.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4740665      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3702587      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1509277      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1533627      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1078635      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2962778      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134311014                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98365474                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120419233                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19638411                       # Number of memory references committed
system.switch_cpus2.commit.loads             12018566                       # Number of loads committed
system.switch_cpus2.commit.membars              15758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17285255                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108344492                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2373489                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2962778                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278038128                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297592556                       # The number of ROB writes
system.switch_cpus2.timesIdled                  54867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2240559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98365474                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120419233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98365474                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.431031                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.431031                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.698797                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.698797                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       608080332                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183303788                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143382855                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31516                       # number of misc regfile writes
system.l2.replacements                          36022                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1877797                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68790                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.297529                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           750.999119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.206757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5257.501028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.645494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2437.962975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.798447                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6011.050762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5761.627026                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4627.354121                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7894.854271                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.160446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.074401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.183443                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.175831                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141216                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.240932                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57134                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33104                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        82152                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  172390                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53608                       # number of Writeback hits
system.l2.Writeback_hits::total                 53608                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57134                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        82152                       # number of demand (read+write) hits
system.l2.demand_hits::total                   172390                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57134                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33104                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        82152                       # number of overall hits
system.l2.overall_hits::total                  172390                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16088                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5911                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13985                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36022                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16088                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13985                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36022                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16088                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5911                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13985                       # number of overall misses
system.l2.overall_misses::total                 36022                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2500522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3122609563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2274351                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1211700860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1942878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2839128954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7180157128                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2500522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3122609563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2274351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1211700860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1942878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2839128954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7180157128                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2500522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3122609563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2274351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1211700860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1942878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2839128954                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7180157128                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        96137                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              208412                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53608                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53608                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73222                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39015                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        96137                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               208412                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73222                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39015                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        96137                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              208412                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151506                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172840                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219715                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151506                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219715                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151506                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 192347.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 194095.572041                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 162453.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204990.840805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 176625.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 203012.438613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199326.998168                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 192347.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 194095.572041                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 162453.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204990.840805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 176625.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 203012.438613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199326.998168                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 192347.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 194095.572041                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 162453.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204990.840805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 176625.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 203012.438613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199326.998168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12204                       # number of writebacks
system.l2.writebacks::total                     12204                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5911                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13985                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36022                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36022                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1739900                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2185184272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1458626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    867447355                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2024845308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5081977337                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1739900                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2185184272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1458626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    867447355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1301876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2024845308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5081977337                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1739900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2185184272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1458626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    867447355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1301876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2024845308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5081977337                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219715                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145469                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172840                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.219715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.219715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172840                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133838.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135826.968672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104187.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146751.371172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 118352.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144786.936575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141079.821692                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 133838.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 135826.968672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 104187.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146751.371172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 118352.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 144786.936575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141079.821692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 133838.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 135826.968672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 104187.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146751.371172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 118352.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 144786.936575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141079.821692                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996333                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011927664                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040176.741935                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996333                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920047                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3212221                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3212221                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3212221                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3212221                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3212221                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3212221                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920063                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920063                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200763.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200763.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200763.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200763.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200763.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200763.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2608422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2608422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2608422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2608422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2608422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2608422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200647.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 200647.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 200647.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 200647.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 200647.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 200647.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73222                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584364                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73478                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2444.056235                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512666                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487334                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900440                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099560                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593667                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593667                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20974                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586372                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586372                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586372                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175475                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175475                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175475                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18977312005                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18977312005                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18977312005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18977312005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18977312005                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18977312005                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761847                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761847                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761847                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761847                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017962                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010469                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010469                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010469                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010469                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108148.237669                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108148.237669                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108148.237669                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108148.237669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108148.237669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108148.237669                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20773                       # number of writebacks
system.cpu0.dcache.writebacks::total            20773                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102253                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102253                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102253                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73222                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73222                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73222                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73222                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73222                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73222                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7011542957                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7011542957                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7011542957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7011542957                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7011542957                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7011542957                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95757.326446                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95757.326446                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95757.326446                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95757.326446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95757.326446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95757.326446                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997470                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009945156                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181307.032397                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997470                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12044847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12044847                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12044847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12044847                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12044847                       # number of overall hits
system.cpu1.icache.overall_hits::total       12044847                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3070008                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3070008                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3070008                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3070008                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3070008                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3070008                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12044864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12044864                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12044864                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12044864                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12044864                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12044864                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 180588.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 180588.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 180588.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 180588.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 180588.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 180588.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2422751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2422751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2422751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2422751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2422751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2422751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173053.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173053.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173053.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173053.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173053.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173053.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39015                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167857114                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39271                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4274.327468                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.742075                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.257925                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9386738                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9386738                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7108618                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7108618                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17030                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17030                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17030                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17030                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16495356                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16495356                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16495356                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16495356                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118130                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118130                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118130                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118130                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118130                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13035315978                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13035315978                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13035315978                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13035315978                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13035315978                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13035315978                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9504868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9504868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7108618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7108618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17030                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16613486                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16613486                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16613486                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16613486                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012428                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007110                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007110                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007110                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007110                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110347.210514                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110347.210514                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110347.210514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110347.210514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110347.210514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110347.210514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10282                       # number of writebacks
system.cpu1.dcache.writebacks::total            10282                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79115                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79115                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79115                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79115                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39015                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39015                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39015                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3426214771                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3426214771                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3426214771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3426214771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3426214771                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3426214771                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87817.884685                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87817.884685                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87817.884685                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87817.884685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87817.884685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87817.884685                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.777740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006813604                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1827247.920145                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.777740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017272                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882657                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11898740                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11898740                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11898740                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11898740                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11898740                       # number of overall hits
system.cpu2.icache.overall_hits::total       11898740                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2607068                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2607068                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2607068                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2607068                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2607068                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2607068                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11898754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11898754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11898754                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11898754                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11898754                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11898754                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 186219.142857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 186219.142857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 186219.142857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 186219.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 186219.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 186219.142857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2049712                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2049712                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2049712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2049712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2049712                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2049712                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 186337.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 186337.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 186337.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 186337.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 186337.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 186337.454545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96137                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190114607                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96393                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1972.286442                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.493730                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.506270                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915991                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084009                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10790079                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10790079                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7588151                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7588151                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16794                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16794                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15758                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15758                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18378230                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18378230                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18378230                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18378230                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       397184                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       397184                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           75                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       397259                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        397259                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       397259                       # number of overall misses
system.cpu2.dcache.overall_misses::total       397259                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38199985509                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38199985509                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6384095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6384095                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38206369604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38206369604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38206369604                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38206369604                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11187263                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11187263                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7588226                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7588226                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18775489                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18775489                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18775489                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18775489                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035503                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000010                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021158                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021158                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021158                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021158                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96177.050206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96177.050206                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85121.266667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85121.266667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96174.962944                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96174.962944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96174.962944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96174.962944                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22553                       # number of writebacks
system.cpu2.dcache.writebacks::total            22553                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       301047                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       301047                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           75                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       301122                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       301122                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       301122                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       301122                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96137                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96137                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96137                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96137                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96137                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96137                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8446415191                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8446415191                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8446415191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8446415191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8446415191                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8446415191                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005120                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005120                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005120                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005120                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87858.110727                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87858.110727                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87858.110727                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87858.110727                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87858.110727                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87858.110727                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
