$date
	Sat Oct 24 22:14:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! counter [11:0] $end
$var reg 1 " Enabled $end
$var reg 1 # Load $end
$var reg 12 $ Loadvalue [11:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module count $end
$var wire 1 " Enabled $end
$var wire 1 # Load $end
$var wire 12 ' Loadvalue [11:0] $end
$var wire 1 % clk $end
$var wire 12 ( counter [11:0] $end
$var wire 1 & rst $end
$var reg 12 ) counter_up [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
0&
0%
b0 $
0#
0"
bx !
$end
#1
b0 !
b0 (
b0 )
1&
#2
0&
#5
1%
#10
0%
#15
1%
#20
0%
#25
1%
#30
0%
#35
1%
#40
0%
#42
1"
#45
b1 !
b1 (
b1 )
1%
#50
0%
#55
b10 !
b10 (
b10 )
1%
#60
0%
#65
b11 !
b11 (
b11 )
1%
#70
0%
#75
b100 !
b100 (
b100 )
1%
#80
0%
#85
b101 !
b101 (
b101 )
1%
#90
0%
#95
b110 !
b110 (
b110 )
1%
#100
0%
#105
b111 !
b111 (
b111 )
1%
#110
0%
#115
b1000 !
b1000 (
b1000 )
1%
#120
0%
#125
b1001 !
b1001 (
b1001 )
1%
#130
0%
#135
b1010 !
b1010 (
b1010 )
1%
#140
0%
#142
b11010 !
b11010 (
b11010 )
b11010 $
b11010 '
1#
#145
1%
#150
0%
#155
1%
#160
0%
#165
1%
#170
0%
#175
1%
#180
0%
#185
1%
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
#215
1%
#220
0%
#225
1%
#230
0%
#235
1%
#240
0%
#242
0#
#245
b11011 !
b11011 (
b11011 )
1%
#250
0%
#255
b11100 !
b11100 (
b11100 )
1%
#260
0%
#265
b11101 !
b11101 (
b11101 )
1%
#270
0%
#275
b11110 !
b11110 (
b11110 )
1%
#280
0%
#285
b11111 !
b11111 (
b11111 )
1%
#290
0%
#295
b100000 !
b100000 (
b100000 )
1%
#300
0%
#305
b100001 !
b100001 (
b100001 )
1%
#310
0%
#315
b100010 !
b100010 (
b100010 )
1%
#320
0%
#325
b100011 !
b100011 (
b100011 )
1%
#330
0%
#335
b100100 !
b100100 (
b100100 )
1%
#340
0%
#342
0"
#345
1%
#350
0%
#355
1%
#360
0%
#365
1%
#370
0%
#375
1%
#380
0%
#385
1%
#390
0%
#395
1%
#400
0%
#405
1%
#410
0%
#415
1%
#420
0%
#425
1%
#430
0%
#435
1%
#440
0%
#442
b111111111110 $
b111111111110 '
1"
#445
b100101 !
b100101 (
b100101 )
1%
#450
0%
#455
b100110 !
b100110 (
b100110 )
1%
#460
0%
#465
b100111 !
b100111 (
b100111 )
1%
#470
0%
#475
b101000 !
b101000 (
b101000 )
1%
#480
0%
#485
b101001 !
b101001 (
b101001 )
1%
#490
0%
#495
b101010 !
b101010 (
b101010 )
1%
#500
0%
#502
b111111111110 !
b111111111110 (
b111111111110 )
1#
#505
1%
#510
0%
#512
0#
#515
b111111111111 !
b111111111111 (
b111111111111 )
1%
#520
0%
#525
b0 !
b0 (
b0 )
1%
#530
0%
#535
b1 !
b1 (
b1 )
1%
#540
0%
#545
b10 !
b10 (
b10 )
1%
#550
0%
#555
b11 !
b11 (
b11 )
1%
#560
0%
#565
b100 !
b100 (
b100 )
1%
#570
0%
#575
b101 !
b101 (
b101 )
1%
#580
0%
#585
b110 !
b110 (
b110 )
1%
#590
0%
#595
b111 !
b111 (
b111 )
1%
#600
0%
#605
b1000 !
b1000 (
b1000 )
1%
#610
0%
#612
b0 !
b0 (
b0 )
1&
#613
0&
#615
b1 !
b1 (
b1 )
1%
#620
0%
#625
b10 !
b10 (
b10 )
1%
#630
0%
#635
b11 !
b11 (
b11 )
1%
#640
0%
#645
b100 !
b100 (
b100 )
1%
#650
0%
#653
