----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 09/02/2026 05:02:12 AM
-- Design Name: 
-- Module Name: CU - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity CU is
    Port ( clk : in STD_LOGIC;
           shouldBranch : in STD_LOGIC;
           memoryAccess : in STD_LOGIC;
           AccessMemoryFinished : in STD_LOGIC);
end CU;

architecture Behavioral of CU is
type state_type is (Fetch,Decode,Execute,Store,WriteBack);
signal current_state : state_type;
signal next_state : state_type;
begin

process(clk)
begin
    if rising_edge(clk) then
        current_state = next_state;
    end if;
end process;

end Behavioral;
