$date
	Wed Oct 21 10:27:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FULL_ADDER_test $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module adder $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % CI $end
$var wire 1 " CO $end
$var wire 1 & U2_CO $end
$var wire 1 ' U1_S $end
$var wire 1 ( U1_CO $end
$var wire 1 ! S $end
$scope module U1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ( CO $end
$var wire 1 ' S $end
$upscope $end
$scope module U2 $end
$var wire 1 ' A $end
$var wire 1 % B $end
$var wire 1 & CO $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1%
#30
1!
1'
0%
1$
#40
0!
1"
1&
1%
#50
1!
0"
0&
0%
0$
1#
#60
0!
1"
1&
1%
#70
0!
0'
0&
1(
0%
1$
#80
1!
1%
