Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:25:01 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:25:01 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: inB[17] (input port clocked by clk)
  Endpoint: inst1/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             50.00      50.00 f
  inB[17] (in)                                            0.00      0.00      50.00 f
  inB[17] (net)                                 6                   0.00      50.00 f
  inst0/right[17] (Add_IN_WIDTH32_OUT_WIDTH32)                      0.00      50.00 f
  inst0/right[17] (net)                                             0.00      50.00 f
  inst0/add_130/B[17] (Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0)     0.00     50.00 f
  inst0/add_130/B[17] (net)                                         0.00      50.00 f
  inst0/add_130/U119/Z (SC7P5T_NR2X2_CSC28L)              8.92     10.66      60.66 r
  inst0/add_130/n21 (net)                       2                   0.00      60.66 r
  inst0/add_130/U214/Z (SC7P5T_NR2X1_MR_CSC28L)           8.50     12.68      73.34 f
  inst0/add_130/n237 (net)                      1                   0.00      73.34 f
  inst0/add_130/U123/Z (SC7P5T_NR2X2_MR_CSC28L)          12.19     17.72      91.06 r
  inst0/add_130/n244 (net)                      2                   0.00      91.06 r
  inst0/add_130/U25/Z (SC7P5T_OAI21X2_CSC28L)             9.70     17.55     108.61 f
  inst0/add_130/n223 (net)                      2                   0.00     108.61 f
  inst0/add_130/U24/Z (SC7P5T_ND2IAX1_L_CSC28L)           7.70     12.49     121.09 r
  inst0/add_130/n222 (net)                      1                   0.00     121.09 r
  inst0/add_130/U263/Z (SC7P5T_INVX1_CSC28L)              8.48     11.96     133.05 f
  inst0/add_130/n105 (net)                      2                   0.00     133.05 f
  inst0/add_130/U14/Z (SC7P5T_NR2X2_CSC28L)               6.65     11.06     144.11 r
  inst0/add_130/n49 (net)                       1                   0.00     144.11 r
  inst0/add_130/U264/Z (SC7P5T_INVX1_CSC28L)              4.85      8.38     152.49 f
  inst0/add_130/n50 (net)                       1                   0.00     152.49 f
  inst0/add_130/U156/Z (SC7P5T_OR2X2_CSC28L)              7.41     28.70     181.18 f
  inst0/add_130/n17 (net)                       1                   0.00     181.18 f
  inst0/add_130/U149/Z (SC7P5T_ND2IAX4_A_CSC28L)          9.18     23.61     204.79 f
  inst0/add_130/n210 (net)                      2                   0.00     204.79 f
  inst0/add_130/U54/Z (SC7P5T_CKINVX4_CSC28L)             8.91     12.99     217.78 r
  inst0/add_130/n187 (net)                      4                   0.00     217.78 r
  inst0/add_130/U150/Z (SC7P5T_OAI31X3_CSC28L)           12.66     15.35     233.13 f
  inst0/add_130/n185 (net)                      1                   0.00     233.13 f
  inst0/add_130/U342/Z (SC7P5T_XNR2X2_CSC28L)             6.64     38.28     271.41 r
  inst0/add_130/SUM[24] (net)                   1                   0.00     271.41 r
  inst0/add_130/SUM[24] (Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0)     0.00   271.41 r
  inst0/out[24] (net)                                               0.00     271.41 r
  inst0/out[24] (Add_IN_WIDTH32_OUT_WIDTH32)                        0.00     271.41 r
  inst0_out[24] (net)                                               0.00     271.41 r
  inst1/in[24] (Register_WIDTH32_3)                                 0.00     271.41 r
  inst1/in[24] (net)                                                0.00     271.41 r
  inst1/U27/Z (SC7P5T_INVX1_CSC28L)                       4.68      8.20     279.61 f
  inst1/n60 (net)                               1                   0.00     279.61 f
  inst1/U26/Z (SC7P5T_AO22IA1A2X1_CSC28L)                16.51     14.47     294.08 r
  inst1/n27 (net)                               1                   0.00     294.08 r
  inst1/out_reg[24]/D (SC7P5T_DFFQX2_CSC28L)             16.51      0.00     294.08 r
  data arrival time                                                          294.08

  clock clk (rise edge)                                           326.00     326.00
  clock network delay (ideal)                                       0.00     326.00
  inst1/out_reg[24]/CLK (SC7P5T_DFFQX2_CSC28L)                      0.00     326.00 r
  library setup time                                              -31.90     294.10
  data required time                                                         294.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         294.10
  data arrival time                                                         -294.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


1
 
****************************************
Report : area
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:25:01 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1002
Number of nets:                          2128
Number of cells:                         1188
Number of combinational cells:           1030
Number of sequential cells:               140
Number of macros/black boxes:               0
Number of buf/inv:                        243
Number of references:                       8

Combinational area:                426.439202
Buf/Inv area:                       46.840800
Noncombinational area:             194.879994
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   621.319196
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ----------------------------------------
main                               621.3192    100.0   11.9712     0.0000  0.0000  main
go0                                 12.0408      1.9    0.3480     0.0000  0.0000  fsm_3_1
go0/r                                3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_5
go0/r0                               3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_4
go0/r1                               3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_3
inst0                              142.8192     23.0    0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32
inst0/add_130                      142.6800     23.0  142.6800     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0
inst1                               68.2776     11.0   23.7336    44.5440  0.0000  Register_WIDTH32_3
inst2                              303.5952     48.9   11.9712     0.0000  0.0000  comp3
inst2/ev00                          12.0408      1.9    0.3480     0.0000  0.0000  fsm_3_0
inst2/ev00/r                         3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_2
inst2/ev00/r0                        3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_1
inst2/ev00/r1                        3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_0
inst2/inst0                        148.3872     23.9    0.1392     0.0000  0.0000  Sub_IN_WIDTH32_OUT_WIDTH32
inst2/inst0/sub_141                148.2480     23.9  148.2480     0.0000  0.0000  Sub_IN_WIDTH32_OUT_WIDTH32_DW01_sub_J1_0
inst2/inst1                         67.3728     10.8   22.8288    44.5440  0.0000  Register_WIDTH32_1
inst2/inst2                         63.8232     10.3   19.2792    44.5440  0.0000  Register_WIDTH32_0
inst3                               63.8232     10.3   19.2792    44.5440  0.0000  Register_WIDTH32_2
inst4                               18.7920      3.0   18.7920     0.0000  0.0000  Mux_WIDTH32
--------------------------------  ---------  -------  --------  ---------  ------  ----------------------------------------
Total                                                 426.4392   194.8800  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:25:03 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
main                                      0.150    1.166    0.264    1.316 100.0
  inst4 (Mux_WIDTH32)                  4.38e-03 6.03e-03 5.97e-03 1.04e-02   0.8
  inst3 (Register_WIDTH32_2)           6.82e-03    0.221 2.37e-02    0.228  17.3
  inst2 (comp3)                        7.35e-02    0.582    0.132    0.656  49.8
    inst2 (Register_WIDTH32_0)         7.09e-03    0.221 2.37e-02    0.229  17.4
    inst1 (Register_WIDTH32_1)         1.06e-02    0.225 2.52e-02    0.236  17.9
    inst0 (Sub_IN_WIDTH32_OUT_WIDTH32) 5.22e-02 8.82e-02 7.10e-02    0.140  10.7
      sub_141 (Sub_IN_WIDTH32_OUT_WIDTH32_DW01_sub_J1_0) 5.22e-02 8.82e-02 7.10e-02    0.140  10.7
    ev00 (fsm_3_0)                     9.04e-04 4.08e-02 4.89e-03 4.18e-02   3.2
      r1 (std_reg_WIDTH1_0)            2.10e-04 1.35e-02 1.58e-03 1.37e-02   1.0
      r0 (std_reg_WIDTH1_1)            3.01e-04 1.36e-02 1.58e-03 1.39e-02   1.1
      r (std_reg_WIDTH1_2)             3.08e-04 1.36e-02 1.58e-03 1.39e-02   1.1
  inst1 (Register_WIDTH32_3)           1.12e-02    0.226 2.57e-02    0.237  18.0
  inst0 (Add_IN_WIDTH32_OUT_WIDTH32)   5.14e-02 8.29e-02 6.43e-02    0.134  10.2
    add_130 (Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0) 5.14e-02 8.29e-02 6.43e-02    0.134  10.2
  go0 (fsm_3_1)                        9.64e-04 4.09e-02 4.89e-03 4.18e-02   3.2
    r1 (std_reg_WIDTH1_3)              2.10e-04 1.35e-02 1.58e-03 1.37e-02   1.0
    r0 (std_reg_WIDTH1_4)              3.01e-04 1.36e-02 1.58e-03 1.39e-02   1.1
    r (std_reg_WIDTH1_5)               3.08e-04 1.36e-02 1.58e-03 1.39e-02   1.1
1
 
****************************************
Report : saif
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:25:03 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          68(49.64%)        69(50.36%)         137
 Ports        0(0.00%)          68(68.00%)        32(32.00%)         100
 Pins         0(0.00%)          0(0.00%)          104(100.00%)       104
--------------------------------------------------------------------------------
1
