#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x653c12f115a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x653c12ee6a60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x653c12eeaaf0 .functor NOT 1, L_0x653c12f33f20, C4<0>, C4<0>, C4<0>;
L_0x653c12f33d00 .functor XOR 9, L_0x653c12f33b30, L_0x653c12f33c60, C4<000000000>, C4<000000000>;
L_0x653c12f33e10 .functor XOR 9, L_0x653c12f33d00, L_0x653c12f33d70, C4<000000000>, C4<000000000>;
v0x653c12f31870_0 .net *"_ivl_10", 8 0, L_0x653c12f33d70;  1 drivers
v0x653c12f31970_0 .net *"_ivl_12", 8 0, L_0x653c12f33e10;  1 drivers
v0x653c12f31a50_0 .net *"_ivl_2", 8 0, L_0x653c12f33a00;  1 drivers
v0x653c12f31b10_0 .net *"_ivl_4", 8 0, L_0x653c12f33b30;  1 drivers
v0x653c12f31bf0_0 .net *"_ivl_6", 8 0, L_0x653c12f33c60;  1 drivers
v0x653c12f31d20_0 .net *"_ivl_8", 8 0, L_0x653c12f33d00;  1 drivers
v0x653c12f31e00_0 .net "a", 7 0, v0x653c12f306f0_0;  1 drivers
v0x653c12f31ec0_0 .net "b", 7 0, v0x653c12f307b0_0;  1 drivers
v0x653c12f31f80_0 .var "clk", 0 0;
v0x653c12f320b0_0 .net "overflow_dut", 0 0, L_0x653c12f02470;  1 drivers
v0x653c12f32150_0 .net "overflow_ref", 0 0, L_0x653c12eeb540;  1 drivers
v0x653c12f321f0_0 .net "s_dut", 7 0, L_0x653c12f335e0;  1 drivers
v0x653c12f322c0_0 .net "s_ref", 7 0, L_0x653c12f32bc0;  1 drivers
v0x653c12f32390_0 .var/2u "stats1", 223 0;
v0x653c12f32430_0 .var/2u "strobe", 0 0;
v0x653c12f324d0_0 .net "tb_match", 0 0, L_0x653c12f33f20;  1 drivers
v0x653c12f32590_0 .net "tb_mismatch", 0 0, L_0x653c12eeaaf0;  1 drivers
v0x653c12f32650_0 .net "wavedrom_enable", 0 0, v0x653c12f308f0_0;  1 drivers
v0x653c12f32720_0 .net "wavedrom_title", 511 0, v0x653c12f30990_0;  1 drivers
L_0x653c12f33a00 .concat [ 1 8 0 0], L_0x653c12eeb540, L_0x653c12f32bc0;
L_0x653c12f33b30 .concat [ 1 8 0 0], L_0x653c12eeb540, L_0x653c12f32bc0;
L_0x653c12f33c60 .concat [ 1 8 0 0], L_0x653c12f02470, L_0x653c12f335e0;
L_0x653c12f33d70 .concat [ 1 8 0 0], L_0x653c12eeb540, L_0x653c12f32bc0;
L_0x653c12f33f20 .cmp/eeq 9, L_0x653c12f33a00, L_0x653c12f33e10;
S_0x653c12efc050 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x653c12ee6a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x653c12eeae60 .functor XOR 1, L_0x653c12f32d30, L_0x653c12f32dd0, C4<0>, C4<0>;
L_0x653c12eeb1d0 .functor XOR 1, L_0x653c12f33040, L_0x653c12f33130, C4<0>, C4<0>;
L_0x653c12eeb540 .functor AND 1, L_0x653c12f32f50, L_0x653c12eeb1d0, C4<1>, C4<1>;
v0x653c12eea1e0_0 .net *"_ivl_0", 8 0, L_0x653c12f32850;  1 drivers
v0x653c12eea520_0 .net *"_ivl_13", 0 0, L_0x653c12f32d30;  1 drivers
v0x653c12eea890_0 .net *"_ivl_15", 0 0, L_0x653c12f32dd0;  1 drivers
v0x653c12eeac00_0 .net *"_ivl_16", 0 0, L_0x653c12eeae60;  1 drivers
v0x653c12eeaf70_0 .net *"_ivl_19", 0 0, L_0x653c12f32f50;  1 drivers
v0x653c12eeb2e0_0 .net *"_ivl_21", 0 0, L_0x653c12f33040;  1 drivers
v0x653c12eeb650_0 .net *"_ivl_23", 0 0, L_0x653c12f33130;  1 drivers
v0x653c12f2f740_0 .net *"_ivl_24", 0 0, L_0x653c12eeb1d0;  1 drivers
L_0x7a443b6af018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x653c12f2f800_0 .net *"_ivl_3", 0 0, L_0x7a443b6af018;  1 drivers
v0x653c12f2f8e0_0 .net *"_ivl_4", 8 0, L_0x653c12f32950;  1 drivers
L_0x7a443b6af060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x653c12f2f9c0_0 .net *"_ivl_7", 0 0, L_0x7a443b6af060;  1 drivers
v0x653c12f2faa0_0 .net "a", 7 0, v0x653c12f306f0_0;  alias, 1 drivers
v0x653c12f2fb80_0 .net "b", 7 0, v0x653c12f307b0_0;  alias, 1 drivers
v0x653c12f2fc60_0 .net "overflow", 0 0, L_0x653c12eeb540;  alias, 1 drivers
v0x653c12f2fd20_0 .net "s", 7 0, L_0x653c12f32bc0;  alias, 1 drivers
v0x653c12f2fe00_0 .net "sum", 8 0, L_0x653c12f32ad0;  1 drivers
L_0x653c12f32850 .concat [ 8 1 0 0], v0x653c12f306f0_0, L_0x7a443b6af018;
L_0x653c12f32950 .concat [ 8 1 0 0], v0x653c12f307b0_0, L_0x7a443b6af060;
L_0x653c12f32ad0 .arith/sum 9, L_0x653c12f32850, L_0x653c12f32950;
L_0x653c12f32bc0 .part L_0x653c12f32ad0, 0, 8;
L_0x653c12f32d30 .part v0x653c12f306f0_0, 7, 1;
L_0x653c12f32dd0 .part v0x653c12f307b0_0, 7, 1;
L_0x653c12f32f50 .reduce/nor L_0x653c12eeae60;
L_0x653c12f33040 .part v0x653c12f306f0_0, 7, 1;
L_0x653c12f33130 .part L_0x653c12f32bc0, 7, 1;
S_0x653c12f2ff60 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x653c12ee6a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x653c12f306f0_0 .var "a", 7 0;
v0x653c12f307b0_0 .var "b", 7 0;
v0x653c12f30850_0 .net "clk", 0 0, v0x653c12f31f80_0;  1 drivers
v0x653c12f308f0_0 .var "wavedrom_enable", 0 0;
v0x653c12f30990_0 .var "wavedrom_title", 511 0;
E_0x653c12efada0/0 .event negedge, v0x653c12f30850_0;
E_0x653c12efada0/1 .event posedge, v0x653c12f30850_0;
E_0x653c12efada0 .event/or E_0x653c12efada0/0, E_0x653c12efada0/1;
E_0x653c12efaae0 .event negedge, v0x653c12f30850_0;
E_0x653c12efb290 .event posedge, v0x653c12f30850_0;
S_0x653c12f301f0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x653c12f2ff60;
 .timescale -12 -12;
v0x653c12f303f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x653c12f304f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x653c12f2ff60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x653c12f30b60 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x653c12ee6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x653c12f02470 .functor XOR 1, L_0x653c12f33750, L_0x653c12f337f0, C4<0>, C4<0>;
v0x653c12f30d40_0 .net/s *"_ivl_0", 8 0, L_0x653c12f33360;  1 drivers
v0x653c12f30e20_0 .net *"_ivl_11", 0 0, L_0x653c12f337f0;  1 drivers
v0x653c12f30f00_0 .net/s *"_ivl_2", 8 0, L_0x653c12f33400;  1 drivers
v0x653c12f30fc0_0 .net *"_ivl_9", 0 0, L_0x653c12f33750;  1 drivers
v0x653c12f310a0_0 .net/s "a", 7 0, v0x653c12f306f0_0;  alias, 1 drivers
v0x653c12f31200_0 .net/s "b", 7 0, v0x653c12f307b0_0;  alias, 1 drivers
v0x653c12f31310_0 .net "overflow", 0 0, L_0x653c12f02470;  alias, 1 drivers
v0x653c12f313d0_0 .net/s "s", 7 0, L_0x653c12f335e0;  alias, 1 drivers
v0x653c12f314b0_0 .net/s "sum", 8 0, L_0x653c12f334a0;  1 drivers
L_0x653c12f33360 .extend/s 9, v0x653c12f306f0_0;
L_0x653c12f33400 .extend/s 9, v0x653c12f307b0_0;
L_0x653c12f334a0 .arith/sum 9, L_0x653c12f33360, L_0x653c12f33400;
L_0x653c12f335e0 .part L_0x653c12f334a0, 0, 8;
L_0x653c12f33750 .part L_0x653c12f334a0, 8, 1;
L_0x653c12f337f0 .part L_0x653c12f334a0, 7, 1;
S_0x653c12f316a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x653c12ee6a60;
 .timescale -12 -12;
E_0x653c12ee3760 .event anyedge, v0x653c12f32430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x653c12f32430_0;
    %nor/r;
    %assign/vec4 v0x653c12f32430_0, 0;
    %wait E_0x653c12ee3760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x653c12f2ff60;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efaae0;
    %wait E_0x653c12efb290;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efb290;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efb290;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efb290;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efb290;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efb290;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efb290;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %wait E_0x653c12efaae0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x653c12f304f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x653c12efada0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x653c12f307b0_0, 0;
    %assign/vec4 v0x653c12f306f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x653c12ee6a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653c12f31f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653c12f32430_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x653c12ee6a60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x653c12f31f80_0;
    %inv;
    %store/vec4 v0x653c12f31f80_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x653c12ee6a60;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x653c12f30850_0, v0x653c12f32590_0, v0x653c12f31e00_0, v0x653c12f31ec0_0, v0x653c12f322c0_0, v0x653c12f321f0_0, v0x653c12f32150_0, v0x653c12f320b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x653c12ee6a60;
T_7 ;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x653c12ee6a60;
T_8 ;
    %wait E_0x653c12efada0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x653c12f32390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
    %load/vec4 v0x653c12f324d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x653c12f32390_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x653c12f322c0_0;
    %load/vec4 v0x653c12f322c0_0;
    %load/vec4 v0x653c12f321f0_0;
    %xor;
    %load/vec4 v0x653c12f322c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x653c12f32150_0;
    %load/vec4 v0x653c12f32150_0;
    %load/vec4 v0x653c12f320b0_0;
    %xor;
    %load/vec4 v0x653c12f32150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x653c12f32390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653c12f32390_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth5/ece241_2014_q1c/iter1/response0/top_module.sv";
