v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43900 44300 1 0 0 74377-1.sym
{
T 44200 47750 5 10 0 0 0 0 1
device=74377
T 45600 47600 5 10 1 1 0 6 1
refdes=U1
T 44200 47950 5 10 0 0 0 0 1
footprint=DIP20
T 43900 44300 5 10 0 0 0 0 1
x-appdesc=PC register (bits 0-7)
}
C 42300 47100 1 0 0 input-2.sym
{
T 42300 47300 5 10 0 0 0 0 1
net=PCMUX0:1
T 42900 47800 5 10 0 0 0 0 1
device=none
T 42800 47200 5 10 1 1 0 7 1
value=PCMUX0
}
C 42300 46800 1 0 0 input-2.sym
{
T 42300 47000 5 10 0 0 0 0 1
net=PCMUX1:1
T 42900 47500 5 10 0 0 0 0 1
device=none
T 42800 46900 5 10 1 1 0 7 1
value=PCMUX1
}
C 42300 46500 1 0 0 input-2.sym
{
T 42300 46700 5 10 0 0 0 0 1
net=PCMUX2:1
T 42900 47200 5 10 0 0 0 0 1
device=none
T 42800 46600 5 10 1 1 0 7 1
value=PCMUX2
}
C 42300 46200 1 0 0 input-2.sym
{
T 42300 46400 5 10 0 0 0 0 1
net=PCMUX3:1
T 42900 46900 5 10 0 0 0 0 1
device=none
T 42800 46300 5 10 1 1 0 7 1
value=PCMUX3
}
C 42300 45900 1 0 0 input-2.sym
{
T 42300 46100 5 10 0 0 0 0 1
net=PCMUX4:1
T 42900 46600 5 10 0 0 0 0 1
device=none
T 42800 46000 5 10 1 1 0 7 1
value=PCMUX4
}
C 42300 45600 1 0 0 input-2.sym
{
T 42300 45800 5 10 0 0 0 0 1
net=PCMUX5:1
T 42900 46300 5 10 0 0 0 0 1
device=none
T 42800 45700 5 10 1 1 0 7 1
value=PCMUX5
}
C 42300 45300 1 0 0 input-2.sym
{
T 42300 45500 5 10 0 0 0 0 1
net=PCMUX6:1
T 42900 46000 5 10 0 0 0 0 1
device=none
T 42800 45400 5 10 1 1 0 7 1
value=PCMUX6
}
C 42300 45000 1 0 0 input-2.sym
{
T 42300 45200 5 10 0 0 0 0 1
net=PCMUX7:1
T 42900 45700 5 10 0 0 0 0 1
device=none
T 42800 45100 5 10 1 1 0 7 1
value=PCMUX7
}
C 42300 44700 1 0 0 input-2.sym
{
T 42300 44900 5 10 0 0 0 0 1
net=-RUN:1
T 42900 45400 5 10 0 0 0 0 1
device=none
T 42800 44800 5 10 1 1 0 7 1
value=\_RUN\_
}
C 42300 44400 1 0 0 input-2.sym
{
T 42300 44600 5 10 0 0 0 0 1
net=CLK:1
T 42900 45100 5 10 0 0 0 0 1
device=none
T 42800 44500 5 10 1 1 0 7 1
value=CLK
}
C 46100 47100 1 0 0 output-2.sym
{
T 47000 47300 5 10 0 0 0 0 1
net=PC0:1
T 46300 47800 5 10 0 0 0 0 1
device=none
T 47000 47200 5 10 1 1 0 1 1
value=PC0
}
C 46100 46800 1 0 0 output-2.sym
{
T 47000 47000 5 10 0 0 0 0 1
net=PC1:1
T 46300 47500 5 10 0 0 0 0 1
device=none
T 47000 46900 5 10 1 1 0 1 1
value=PC1
}
C 46100 46500 1 0 0 output-2.sym
{
T 47000 46700 5 10 0 0 0 0 1
net=PC2:1
T 46300 47200 5 10 0 0 0 0 1
device=none
T 47000 46600 5 10 1 1 0 1 1
value=PC2
}
C 46100 46200 1 0 0 output-2.sym
{
T 47000 46400 5 10 0 0 0 0 1
net=PC3:1
T 46300 46900 5 10 0 0 0 0 1
device=none
T 47000 46300 5 10 1 1 0 1 1
value=PC3
}
C 46100 45900 1 0 0 output-2.sym
{
T 47000 46100 5 10 0 0 0 0 1
net=PC4:1
T 46300 46600 5 10 0 0 0 0 1
device=none
T 47000 46000 5 10 1 1 0 1 1
value=PC4
}
C 46100 45600 1 0 0 output-2.sym
{
T 47000 45800 5 10 0 0 0 0 1
net=PC5:1
T 46300 46300 5 10 0 0 0 0 1
device=none
T 47000 45700 5 10 1 1 0 1 1
value=PC5
}
C 46100 45300 1 0 0 output-2.sym
{
T 47000 45500 5 10 0 0 0 0 1
net=PC6:1
T 46300 46000 5 10 0 0 0 0 1
device=none
T 47000 45400 5 10 1 1 0 1 1
value=PC6
}
C 46100 45000 1 0 0 output-2.sym
{
T 47000 45200 5 10 0 0 0 0 1
net=PC7:1
T 46300 45700 5 10 0 0 0 0 1
device=none
T 47000 45100 5 10 1 1 0 1 1
value=PC7
}
N 43700 47200 43900 47200 4
N 43700 46900 43900 46900 4
N 43700 46600 43900 46600 4
N 43700 46300 43900 46300 4
N 43700 46000 43900 46000 4
N 43700 45700 43900 45700 4
N 43700 45400 43900 45400 4
N 43700 45100 43900 45100 4
N 43700 44800 43900 44800 4
N 43700 44500 43900 44500 4
N 45900 47200 46100 47200 4
N 45900 46900 46100 46900 4
N 45900 46600 46100 46600 4
N 45900 46300 46100 46300 4
N 45900 46000 46100 46000 4
N 45900 45700 46100 45700 4
N 45900 45400 46100 45400 4
N 45900 45100 46100 45100 4
C 51400 44300 1 0 0 74377-1.sym
{
T 51700 47750 5 10 0 0 0 0 1
device=74377
T 51700 47950 5 10 0 0 0 0 1
footprint=DIP20
T 53100 47600 5 10 1 1 0 6 1
refdes=U2
T 51400 44300 5 10 0 0 0 0 1
x-appdesc=PC register (bits 8-15)
}
C 49800 47100 1 0 0 input-2.sym
{
T 49800 47300 5 10 0 0 0 0 1
net=PCMUX8:1
T 50400 47800 5 10 0 0 0 0 1
device=none
T 50300 47200 5 10 1 1 0 7 1
value=PCMUX8
}
C 49800 46800 1 0 0 input-2.sym
{
T 49800 47000 5 10 0 0 0 0 1
net=PCMUX9:1
T 50400 47500 5 10 0 0 0 0 1
device=none
T 50300 46900 5 10 1 1 0 7 1
value=PCMUX9
}
C 49800 46500 1 0 0 input-2.sym
{
T 49800 46700 5 10 0 0 0 0 1
net=PCMUX10:1
T 50400 47200 5 10 0 0 0 0 1
device=none
T 50300 46600 5 10 1 1 0 7 1
value=PCMUX10
}
C 49800 46200 1 0 0 input-2.sym
{
T 49800 46400 5 10 0 0 0 0 1
net=PCMUX11:1
T 50400 46900 5 10 0 0 0 0 1
device=none
T 50300 46300 5 10 1 1 0 7 1
value=PCMUX11
}
C 49800 45900 1 0 0 input-2.sym
{
T 49800 46100 5 10 0 0 0 0 1
net=PCMUX12:1
T 50400 46600 5 10 0 0 0 0 1
device=none
T 50300 46000 5 10 1 1 0 7 1
value=PCMUX12
}
C 49800 45600 1 0 0 input-2.sym
{
T 49800 45800 5 10 0 0 0 0 1
net=PCMUX13:1
T 50400 46300 5 10 0 0 0 0 1
device=none
T 50300 45700 5 10 1 1 0 7 1
value=PCMUX13
}
C 49800 45300 1 0 0 input-2.sym
{
T 49800 45500 5 10 0 0 0 0 1
net=PCMUX14:1
T 50400 46000 5 10 0 0 0 0 1
device=none
T 50300 45400 5 10 1 1 0 7 1
value=PCMUX14
}
C 49800 45000 1 0 0 input-2.sym
{
T 49800 45200 5 10 0 0 0 0 1
net=PCMUX15:1
T 50400 45700 5 10 0 0 0 0 1
device=none
T 50300 45100 5 10 1 1 0 7 1
value=PCMUX15
}
C 49800 44700 1 0 0 input-2.sym
{
T 49800 44900 5 10 0 0 0 0 1
net=-RUN:1
T 50400 45400 5 10 0 0 0 0 1
device=none
T 50300 44800 5 10 1 1 0 7 1
value=\_RUN\_
}
C 49800 44400 1 0 0 input-2.sym
{
T 49800 44600 5 10 0 0 0 0 1
net=CLK:1
T 50400 45100 5 10 0 0 0 0 1
device=none
T 50300 44500 5 10 1 1 0 7 1
value=CLK
}
C 53600 47100 1 0 0 output-2.sym
{
T 54500 47300 5 10 0 0 0 0 1
net=PC8:1
T 53800 47800 5 10 0 0 0 0 1
device=none
T 54500 47200 5 10 1 1 0 1 1
value=PC8
}
C 53600 46800 1 0 0 output-2.sym
{
T 54500 47000 5 10 0 0 0 0 1
net=PC9:1
T 53800 47500 5 10 0 0 0 0 1
device=none
T 54500 46900 5 10 1 1 0 1 1
value=PC9
}
C 53600 46500 1 0 0 output-2.sym
{
T 54500 46700 5 10 0 0 0 0 1
net=PC10:1
T 53800 47200 5 10 0 0 0 0 1
device=none
T 54500 46600 5 10 1 1 0 1 1
value=PC10
}
C 53600 46200 1 0 0 output-2.sym
{
T 54500 46400 5 10 0 0 0 0 1
net=PC11:1
T 53800 46900 5 10 0 0 0 0 1
device=none
T 54500 46300 5 10 1 1 0 1 1
value=PC11
}
C 53600 45900 1 0 0 output-2.sym
{
T 54500 46100 5 10 0 0 0 0 1
net=PC12:1
T 53800 46600 5 10 0 0 0 0 1
device=none
T 54500 46000 5 10 1 1 0 1 1
value=PC12
}
C 53600 45600 1 0 0 output-2.sym
{
T 54500 45800 5 10 0 0 0 0 1
net=PC13:1
T 53800 46300 5 10 0 0 0 0 1
device=none
T 54500 45700 5 10 1 1 0 1 1
value=PC13
}
C 53600 45300 1 0 0 output-2.sym
{
T 54500 45500 5 10 0 0 0 0 1
net=PC14:1
T 53800 46000 5 10 0 0 0 0 1
device=none
T 54500 45400 5 10 1 1 0 1 1
value=PC14
}
C 53600 45000 1 0 0 output-2.sym
{
T 54500 45200 5 10 0 0 0 0 1
net=PC15:1
T 53800 45700 5 10 0 0 0 0 1
device=none
T 54500 45100 5 10 1 1 0 1 1
value=PC15
}
N 51200 47200 51400 47200 4
N 51200 46900 51400 46900 4
N 51200 46600 51400 46600 4
N 51200 46300 51400 46300 4
N 51200 46000 51400 46000 4
N 51200 45700 51400 45700 4
N 51200 45400 51400 45400 4
N 51200 45100 51400 45100 4
N 51200 44800 51400 44800 4
N 51200 44500 51400 44500 4
N 53400 47200 53600 47200 4
N 53400 46900 53600 46900 4
N 53400 46600 53600 46600 4
N 53400 46300 53600 46300 4
N 53400 46000 53600 46000 4
N 53400 45700 53600 45700 4
N 53400 45400 53600 45400 4
N 53400 45100 53600 45100 4
T 50000 40700 9 10 1 0 0 0 1
PC register
T 49900 40400 9 10 1 0 0 0 1
pc.sch
