// Seed: 1699436410
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    output wire id_8,
    output tri id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri id_13,
    input tri0 id_14
);
  assign id_13 = id_0;
endmodule
module module_1 #(
    parameter id_20 = 32'd39
) (
    output tri id_0,
    output wire id_1,
    output tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5
    , id_23,
    input tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    output uwire id_10,
    output supply0 id_11,
    output uwire id_12,
    input wire id_13,
    input tri id_14,
    output uwire id_15
    , id_24,
    output wire id_16,
    output wand id_17,
    input wor id_18,
    input tri id_19,
    input wand _id_20,
    output wand id_21
);
  logic id_25[1 'b0 ==  ~  id_20 : -1];
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_2,
      id_19,
      id_8,
      id_18,
      id_21,
      id_1,
      id_15,
      id_18,
      id_9,
      id_8,
      id_11,
      id_6
  );
  assign modCall_1.id_7 = 0;
endmodule
