Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  4 20:48:28 2024
| Host         : sherlock running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_processing_timing_summary_routed.rpt -pb image_processing_timing_summary_routed.pb -rpx image_processing_timing_summary_routed.rpx -warn_on_violation
| Design       : image_processing
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.198        0.000                      0                84940        0.205        0.000                      0                84940        8.870        0.000                       0                 11087  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.198        0.000                      0                84940        0.205        0.000                      0                84940        8.870        0.000                       0                 11087  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_3968_4031_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.391ns  (logic 6.061ns (32.957%)  route 12.330ns (67.043%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 26.464 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[1]
                         net (fo=3601, routed)        5.095    17.900    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/ADDRB1
    SLICE_X94Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105    18.005 r  u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/RAMB/O
                         net (fo=1, routed)           1.387    19.392    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2_n_1
    SLICE_X65Y105        LUT6 (Prop_lut6_I3_O)        0.105    19.497 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560/O
                         net (fo=1, routed)           0.000    19.497    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.206    19.703 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321/O
                         net (fo=1, routed)           0.000    19.703    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321_n_0
    SLICE_X65Y105        MUXF8 (Prop_muxf8_I0_O)      0.085    19.788 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154/O
                         net (fo=1, routed)           1.132    20.920    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.264    21.184 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76/O
                         net (fo=1, routed)           0.000    21.184    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76_n_0
    SLICE_X52Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    21.390 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43/O
                         net (fo=1, routed)           0.000    21.390    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    21.475 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_21/O
                         net (fo=1, routed)           1.258    22.733    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2_1
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.997 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_2/O
                         net (fo=898, routed)         2.720    25.717    u_lcd_display/u_conv/laplace_reg_r2_3968_4031_0_2/DIB
    SLICE_X34Y117        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_3968_4031_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.386    26.464    u_lcd_display/u_conv/laplace_reg_r2_3968_4031_0_2/WCLK
    SLICE_X34Y117        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_3968_4031_0_2/RAMB/CLK
                         clock pessimism              0.765    27.229    
                         clock uncertainty           -0.035    27.193    
    SLICE_X34Y117        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    26.914    u_lcd_display/u_conv/laplace_reg_r2_3968_4031_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         26.914    
                         arrival time                         -25.717    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_22528_22591_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.318ns  (logic 6.061ns (33.087%)  route 12.257ns (66.913%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 26.433 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[1]
                         net (fo=3601, routed)        5.095    17.900    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/ADDRB1
    SLICE_X94Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105    18.005 r  u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/RAMB/O
                         net (fo=1, routed)           1.387    19.392    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2_n_1
    SLICE_X65Y105        LUT6 (Prop_lut6_I3_O)        0.105    19.497 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560/O
                         net (fo=1, routed)           0.000    19.497    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.206    19.703 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321/O
                         net (fo=1, routed)           0.000    19.703    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321_n_0
    SLICE_X65Y105        MUXF8 (Prop_muxf8_I0_O)      0.085    19.788 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154/O
                         net (fo=1, routed)           1.132    20.920    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.264    21.184 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76/O
                         net (fo=1, routed)           0.000    21.184    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76_n_0
    SLICE_X52Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    21.390 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43/O
                         net (fo=1, routed)           0.000    21.390    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    21.475 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_21/O
                         net (fo=1, routed)           1.258    22.733    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2_1
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.997 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_2/O
                         net (fo=898, routed)         2.647    25.644    u_lcd_display/u_conv/laplace_reg_r2_22528_22591_0_2/DIB
    SLICE_X98Y19         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_22528_22591_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.355    26.433    u_lcd_display/u_conv/laplace_reg_r2_22528_22591_0_2/WCLK
    SLICE_X98Y19         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_22528_22591_0_2/RAMB/CLK
                         clock pessimism              0.777    27.210    
                         clock uncertainty           -0.035    27.174    
    SLICE_X98Y19         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    26.895    u_lcd_display/u_conv/laplace_reg_r2_22528_22591_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         26.895    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_24192_24255_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.199ns  (logic 5.997ns (32.952%)  route 12.202ns (67.048%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 26.442 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[0]
                         net (fo=3601, routed)        4.852    17.657    u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6/DPRA0
    SLICE_X98Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105    17.762 r  u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6/DP/O
                         net (fo=1, routed)           1.125    18.887    u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I1_O)        0.105    18.992 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_197/O
                         net (fo=1, routed)           0.000    18.992    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_197_n_0
    SLICE_X106Y81        MUXF7 (Prop_muxf7_I1_O)      0.182    19.174 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_95/O
                         net (fo=1, routed)           0.000    19.174    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_95_n_0
    SLICE_X106Y81        MUXF8 (Prop_muxf8_I1_O)      0.079    19.253 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_44/O
                         net (fo=1, routed)           1.624    20.878    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_44_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.264    21.142 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_20/O
                         net (fo=1, routed)           0.000    21.142    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_20_n_0
    SLICE_X45Y82         MUXF7 (Prop_muxf7_I0_O)      0.178    21.320 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_12/O
                         net (fo=1, routed)           0.000    21.320    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_12_n_0
    SLICE_X45Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    21.399 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_8/O
                         net (fo=14, routed)          2.219    23.617    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28352_28415_6_6
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.264    23.881 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r2_20480_20543_6_6_i_1/O
                         net (fo=128, routed)         1.644    25.525    u_lcd_display/u_conv/laplace_reg_r2_24192_24255_6_6/D
    SLICE_X98Y3          RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_24192_24255_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.364    26.442    u_lcd_display/u_conv/laplace_reg_r2_24192_24255_6_6/WCLK
    SLICE_X98Y3          RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_24192_24255_6_6/DP/CLK
                         clock pessimism              0.777    27.219    
                         clock uncertainty           -0.035    27.183    
    SLICE_X98Y3          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.365    26.818    u_lcd_display/u_conv/laplace_reg_r2_24192_24255_6_6/DP
  -------------------------------------------------------------------
                         required time                         26.818    
                         arrival time                         -25.525    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_22784_22847_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.194ns  (logic 5.997ns (32.961%)  route 12.197ns (67.039%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 26.442 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[0]
                         net (fo=3601, routed)        4.852    17.657    u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6/DPRA0
    SLICE_X98Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105    17.762 r  u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6/DP/O
                         net (fo=1, routed)           1.125    18.887    u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I1_O)        0.105    18.992 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_197/O
                         net (fo=1, routed)           0.000    18.992    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_197_n_0
    SLICE_X106Y81        MUXF7 (Prop_muxf7_I1_O)      0.182    19.174 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_95/O
                         net (fo=1, routed)           0.000    19.174    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_95_n_0
    SLICE_X106Y81        MUXF8 (Prop_muxf8_I1_O)      0.079    19.253 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_44/O
                         net (fo=1, routed)           1.624    20.878    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_44_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.264    21.142 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_20/O
                         net (fo=1, routed)           0.000    21.142    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_20_n_0
    SLICE_X45Y82         MUXF7 (Prop_muxf7_I0_O)      0.178    21.320 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_12/O
                         net (fo=1, routed)           0.000    21.320    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_12_n_0
    SLICE_X45Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    21.399 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_8/O
                         net (fo=14, routed)          2.219    23.617    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28352_28415_6_6
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.264    23.881 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r2_20480_20543_6_6_i_1/O
                         net (fo=128, routed)         1.639    25.520    u_lcd_display/u_conv/laplace_reg_r2_22784_22847_6_6/D
    SLICE_X100Y2         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_22784_22847_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.364    26.442    u_lcd_display/u_conv/laplace_reg_r2_22784_22847_6_6/WCLK
    SLICE_X100Y2         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_22784_22847_6_6/DP/CLK
                         clock pessimism              0.777    27.219    
                         clock uncertainty           -0.035    27.183    
    SLICE_X100Y2         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.365    26.818    u_lcd_display/u_conv/laplace_reg_r2_22784_22847_6_6/DP
  -------------------------------------------------------------------
                         required time                         26.818    
                         arrival time                         -25.520    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_23488_23551_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.169ns  (logic 5.997ns (33.007%)  route 12.172ns (66.993%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 26.442 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[0]
                         net (fo=3601, routed)        4.852    17.657    u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6/DPRA0
    SLICE_X98Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105    17.762 r  u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6/DP/O
                         net (fo=1, routed)           1.125    18.887    u_lcd_display/u_conv/laplace_reg_r2_10112_10175_6_6_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I1_O)        0.105    18.992 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_197/O
                         net (fo=1, routed)           0.000    18.992    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_197_n_0
    SLICE_X106Y81        MUXF7 (Prop_muxf7_I1_O)      0.182    19.174 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_95/O
                         net (fo=1, routed)           0.000    19.174    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_95_n_0
    SLICE_X106Y81        MUXF8 (Prop_muxf8_I1_O)      0.079    19.253 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_44/O
                         net (fo=1, routed)           1.624    20.878    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_44_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I3_O)        0.264    21.142 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_20/O
                         net (fo=1, routed)           0.000    21.142    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_20_n_0
    SLICE_X45Y82         MUXF7 (Prop_muxf7_I0_O)      0.178    21.320 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_12/O
                         net (fo=1, routed)           0.000    21.320    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_12_n_0
    SLICE_X45Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    21.399 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_6_6_i_8/O
                         net (fo=14, routed)          2.219    23.617    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28352_28415_6_6
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.264    23.881 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r2_20480_20543_6_6_i_1/O
                         net (fo=128, routed)         1.614    25.495    u_lcd_display/u_conv/laplace_reg_r2_23488_23551_6_6/D
    SLICE_X100Y3         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_23488_23551_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.364    26.442    u_lcd_display/u_conv/laplace_reg_r2_23488_23551_6_6/WCLK
    SLICE_X100Y3         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_23488_23551_6_6/DP/CLK
                         clock pessimism              0.777    27.219    
                         clock uncertainty           -0.035    27.183    
    SLICE_X100Y3         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.365    26.818    u_lcd_display/u_conv/laplace_reg_r2_23488_23551_6_6/DP
  -------------------------------------------------------------------
                         required time                         26.818    
                         arrival time                         -25.495    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_3712_3775_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.263ns  (logic 6.061ns (33.187%)  route 12.202ns (66.813%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.466ns = ( 26.466 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[1]
                         net (fo=3601, routed)        5.095    17.900    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/ADDRB1
    SLICE_X94Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105    18.005 r  u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/RAMB/O
                         net (fo=1, routed)           1.387    19.392    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2_n_1
    SLICE_X65Y105        LUT6 (Prop_lut6_I3_O)        0.105    19.497 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560/O
                         net (fo=1, routed)           0.000    19.497    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.206    19.703 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321/O
                         net (fo=1, routed)           0.000    19.703    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321_n_0
    SLICE_X65Y105        MUXF8 (Prop_muxf8_I0_O)      0.085    19.788 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154/O
                         net (fo=1, routed)           1.132    20.920    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.264    21.184 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76/O
                         net (fo=1, routed)           0.000    21.184    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76_n_0
    SLICE_X52Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    21.390 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43/O
                         net (fo=1, routed)           0.000    21.390    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    21.475 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_21/O
                         net (fo=1, routed)           1.258    22.733    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2_1
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.997 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_2/O
                         net (fo=898, routed)         2.592    25.589    u_lcd_display/u_conv/laplace_reg_r2_3712_3775_0_2/DIB
    SLICE_X32Y114        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_3712_3775_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.388    26.466    u_lcd_display/u_conv/laplace_reg_r2_3712_3775_0_2/WCLK
    SLICE_X32Y114        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_3712_3775_0_2/RAMB/CLK
                         clock pessimism              0.765    27.231    
                         clock uncertainty           -0.035    27.195    
    SLICE_X32Y114        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    26.916    u_lcd_display/u_conv/laplace_reg_r2_3712_3775_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         26.916    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_11776_11839_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 6.061ns (33.263%)  route 12.161ns (66.737%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.425ns = ( 26.425 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[1]
                         net (fo=3601, routed)        5.095    17.900    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/ADDRB1
    SLICE_X94Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105    18.005 r  u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/RAMB/O
                         net (fo=1, routed)           1.387    19.392    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2_n_1
    SLICE_X65Y105        LUT6 (Prop_lut6_I3_O)        0.105    19.497 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560/O
                         net (fo=1, routed)           0.000    19.497    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.206    19.703 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321/O
                         net (fo=1, routed)           0.000    19.703    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321_n_0
    SLICE_X65Y105        MUXF8 (Prop_muxf8_I0_O)      0.085    19.788 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154/O
                         net (fo=1, routed)           1.132    20.920    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.264    21.184 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76/O
                         net (fo=1, routed)           0.000    21.184    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76_n_0
    SLICE_X52Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    21.390 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43/O
                         net (fo=1, routed)           0.000    21.390    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    21.475 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_21/O
                         net (fo=1, routed)           1.258    22.733    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2_1
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.997 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_2/O
                         net (fo=898, routed)         2.550    25.547    u_lcd_display/u_conv/laplace_reg_r2_11776_11839_0_2/DIB
    SLICE_X92Y99         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_11776_11839_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.347    26.425    u_lcd_display/u_conv/laplace_reg_r2_11776_11839_0_2/WCLK
    SLICE_X92Y99         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_11776_11839_0_2/RAMB/CLK
                         clock pessimism              0.765    27.190    
                         clock uncertainty           -0.035    27.155    
    SLICE_X92Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    26.876    u_lcd_display/u_conv/laplace_reg_r2_11776_11839_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         26.876    
                         arrival time                         -25.547    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 6.061ns (33.262%)  route 12.161ns (66.738%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.426ns = ( 26.426 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[1]
                         net (fo=3601, routed)        5.095    17.900    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/ADDRB1
    SLICE_X94Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105    18.005 r  u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2/RAMB/O
                         net (fo=1, routed)           1.387    19.392    u_lcd_display/u_conv/laplace_reg_r2_4416_4479_0_2_n_1
    SLICE_X65Y105        LUT6 (Prop_lut6_I3_O)        0.105    19.497 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560/O
                         net (fo=1, routed)           0.000    19.497    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_560_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.206    19.703 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321/O
                         net (fo=1, routed)           0.000    19.703    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_321_n_0
    SLICE_X65Y105        MUXF8 (Prop_muxf8_I0_O)      0.085    19.788 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154/O
                         net (fo=1, routed)           1.132    20.920    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_154_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.264    21.184 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76/O
                         net (fo=1, routed)           0.000    21.184    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_76_n_0
    SLICE_X52Y82         MUXF7 (Prop_muxf7_I1_O)      0.206    21.390 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43/O
                         net (fo=1, routed)           0.000    21.390    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_43_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    21.475 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_21/O
                         net (fo=1, routed)           1.258    22.733    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2_1
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.997 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_2/O
                         net (fo=898, routed)         2.551    25.548    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/DIB
    SLICE_X94Y99         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.348    26.426    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/WCLK
    SLICE_X94Y99         RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMB/CLK
                         clock pessimism              0.765    27.191    
                         clock uncertainty           -0.035    27.156    
    SLICE_X94Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.279    26.877    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         26.877    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_6272_6335_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.255ns  (logic 6.020ns (32.977%)  route 12.235ns (67.023%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.455ns = ( 26.455 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[0]
                         net (fo=3601, routed)        4.989    17.794    u_lcd_display/u_conv/laplace_reg_r2_9280_9343_0_2/ADDRC0
    SLICE_X108Y71        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105    17.899 r  u_lcd_display/u_conv/laplace_reg_r2_9280_9343_0_2/RAMC/O
                         net (fo=1, routed)           0.823    18.721    u_lcd_display/u_conv/laplace_reg_r2_9280_9343_0_2_n_2
    SLICE_X101Y73        LUT6 (Prop_lut6_I3_O)        0.105    18.826 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_635/O
                         net (fo=1, routed)           0.000    18.826    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_635_n_0
    SLICE_X101Y73        MUXF7 (Prop_muxf7_I0_O)      0.199    19.025 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_407/O
                         net (fo=1, routed)           0.000    19.025    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_407_n_0
    SLICE_X101Y73        MUXF8 (Prop_muxf8_I0_O)      0.085    19.110 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_197/O
                         net (fo=1, routed)           1.609    20.720    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_197_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.264    20.984 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_93/O
                         net (fo=1, routed)           0.000    20.984    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_93_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.178    21.162 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_51/O
                         net (fo=1, routed)           0.000    21.162    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_51_n_0
    SLICE_X55Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    21.241 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_25/O
                         net (fo=1, routed)           1.257    22.498    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.762 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_3/O
                         net (fo=898, routed)         2.819    25.581    u_lcd_display/u_conv/laplace_reg_r2_6272_6335_0_2/DIC
    SLICE_X46Y126        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_6272_6335_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.377    26.455    u_lcd_display/u_conv/laplace_reg_r2_6272_6335_0_2/WCLK
    SLICE_X46Y126        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_6272_6335_0_2/RAMC/CLK
                         clock pessimism              0.765    27.220    
                         clock uncertainty           -0.035    27.184    
    SLICE_X46Y126        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.275    26.909    u_lcd_display/u_conv/laplace_reg_r2_6272_6335_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         26.909    
                         arrival time                         -25.581    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_reg_r2_3072_3135_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        18.258ns  (logic 6.020ns (32.971%)  route 12.238ns (67.028%))
  Logic Levels:           9  (DSP48E1=1 LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.463ns = ( 26.463 - 20.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     3.165    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.270 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.204     3.474    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.105     3.579 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.587     5.166    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.105     5.271 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.487     5.758    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.843 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.483     7.326    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.348     7.674 r  u_lcd_display/u_conv/u_rom_control/row_reg[3]/Q
                         net (fo=9, routed)           0.738     8.412    u_lcd_display/u_conv/row[3]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      4.393    12.805 r  u_lcd_display/u_conv/p_0_in/P[0]
                         net (fo=3601, routed)        4.989    17.794    u_lcd_display/u_conv/laplace_reg_r2_9280_9343_0_2/ADDRC0
    SLICE_X108Y71        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105    17.899 r  u_lcd_display/u_conv/laplace_reg_r2_9280_9343_0_2/RAMC/O
                         net (fo=1, routed)           0.823    18.721    u_lcd_display/u_conv/laplace_reg_r2_9280_9343_0_2_n_2
    SLICE_X101Y73        LUT6 (Prop_lut6_I3_O)        0.105    18.826 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_635/O
                         net (fo=1, routed)           0.000    18.826    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_635_n_0
    SLICE_X101Y73        MUXF7 (Prop_muxf7_I0_O)      0.199    19.025 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_407/O
                         net (fo=1, routed)           0.000    19.025    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_407_n_0
    SLICE_X101Y73        MUXF8 (Prop_muxf8_I0_O)      0.085    19.110 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_197/O
                         net (fo=1, routed)           1.609    20.720    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_197_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.264    20.984 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_93/O
                         net (fo=1, routed)           0.000    20.984    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_93_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.178    21.162 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_51/O
                         net (fo=1, routed)           0.000    21.162    u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_51_n_0
    SLICE_X55Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    21.241 r  u_lcd_display/u_conv/laplace_reg_r1_28160_28223_0_2_i_25/O
                         net (fo=1, routed)           1.257    22.498    u_lcd_display/u_conv/u_rom_control/laplace_reg_r3_28480_28543_0_2
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.264    22.762 r  u_lcd_display/u_conv/u_rom_control/laplace_reg_r1_28160_28223_0_2_i_3/O
                         net (fo=898, routed)         2.823    25.584    u_lcd_display/u_conv/laplace_reg_r2_3072_3135_0_2/DIC
    SLICE_X34Y118        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_3072_3135_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.456    22.820    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    22.904 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.167    23.071    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.084    23.155 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           1.332    24.487    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.084    24.571 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.430    25.001    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.078 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       1.385    26.463    u_lcd_display/u_conv/laplace_reg_r2_3072_3135_0_2/WCLK
    SLICE_X34Y118        RAMD64E                                      r  u_lcd_display/u_conv/laplace_reg_r2_3072_3135_0_2/RAMC/CLK
                         clock pessimism              0.765    27.228    
                         clock uncertainty           -0.035    27.192    
    SLICE_X34Y118        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.275    26.917    u_lcd_display/u_conv/laplace_reg_r2_3072_3135_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         26.917    
                         arrival time                         -25.584    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_lcd_display/u_conv/u_rom_control/column_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/u_rom_control/column_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.615%)  route 0.126ns (40.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.594     2.895    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     3.036 r  u_lcd_display/u_conv/u_rom_control/column_reg[2]/Q
                         net (fo=115, routed)         0.126     3.162    u_lcd_display/u_conv/u_rom_control/column[2]
    SLICE_X13Y5          LUT6 (Prop_lut6_I1_O)        0.045     3.207 r  u_lcd_display/u_conv/u_rom_control/column[4]_i_1/O
                         net (fo=1, routed)           0.000     3.207    u_lcd_display/u_conv/u_rom_control/p_0_in__1[4]
    SLICE_X13Y5          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.863     3.711    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y5          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/column_reg[4]/C
                         clock pessimism             -0.799     2.911    
    SLICE_X13Y5          FDCE (Hold_fdce_C_D)         0.091     3.002    u_lcd_display/u_conv/u_rom_control/column_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_lcd_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.548%)  route 0.078ns (25.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.627     2.928    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X107Y26        FDCE                                         r  u_lcd_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y26        FDCE (Prop_fdce_C_Q)         0.128     3.056 r  u_lcd_driver/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.078     3.134    u_lcd_driver/h_cnt_reg[10]_0[7]
    SLICE_X107Y26        LUT6 (Prop_lut6_I1_O)        0.099     3.233 r  u_lcd_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.233    u_lcd_driver/h_cnt[9]_i_1_n_0
    SLICE_X107Y26        FDCE                                         r  u_lcd_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.895     3.743    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X107Y26        FDCE                                         r  u_lcd_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.814     2.928    
    SLICE_X107Y26        FDCE (Hold_fdce_C_D)         0.092     3.020    u_lcd_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_lcd_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.574%)  route 0.126ns (40.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.599     2.900    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X99Y25         FDCE                                         r  u_lcd_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_fdce_C_Q)         0.141     3.041 r  u_lcd_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.126     3.167    u_lcd_driver/Q[8]
    SLICE_X99Y25         LUT6 (Prop_lut6_I5_O)        0.045     3.212 r  u_lcd_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.212    u_lcd_driver/v_cnt[9]_i_1_n_0
    SLICE_X99Y25         FDCE                                         r  u_lcd_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.865     3.713    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X99Y25         FDCE                                         r  u_lcd_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.812     2.900    
    SLICE_X99Y25         FDCE (Hold_fdce_C_D)         0.092     2.992    u_lcd_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_lcd_display/u_conv/laplace_output_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.552     2.853    u_lcd_display/u_conv/lcd_clk_OBUF_BUFG
    SLICE_X52Y36         FDCE                                         r  u_lcd_display/u_conv/laplace_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.141     2.994 r  u_lcd_display/u_conv/laplace_output_reg[22]/Q
                         net (fo=1, routed)           0.155     3.150    u_lcd_display/u_conv/laplace_data[22]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.045     3.195 r  u_lcd_display/u_conv/pixel_data[22]_i_1/O
                         net (fo=1, routed)           0.000     3.195    u_lcd_display/p_0_in[22]
    SLICE_X52Y37         FDPE                                         r  u_lcd_display/pixel_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.819     3.667    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X52Y37         FDPE                                         r  u_lcd_display/pixel_data_reg[22]/C
                         clock pessimism             -0.797     2.869    
    SLICE_X52Y37         FDPE (Hold_fdpe_C_D)         0.092     2.961    u_lcd_display/pixel_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_lcd_display/u_conv/u_rom_control/row_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/u_rom_control/row_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.811%)  route 0.141ns (43.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.815ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.594     2.895    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     3.036 r  u_lcd_display/u_conv/u_rom_control/row_reg[4]/Q
                         net (fo=13, routed)          0.141     3.178    u_lcd_display/u_conv/u_rom_control/out[4]
    SLICE_X13Y3          LUT6 (Prop_lut6_I5_O)        0.045     3.223 r  u_lcd_display/u_conv/u_rom_control/row[4]_i_1/O
                         net (fo=1, routed)           0.000     3.223    u_lcd_display/u_conv/u_rom_control/p_0_in__0__0[4]
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.863     3.711    u_lcd_display/u_conv/u_rom_control/lcd_clk_OBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  u_lcd_display/u_conv/u_rom_control/row_reg[4]/C
                         clock pessimism             -0.815     2.895    
    SLICE_X13Y3          FDCE (Hold_fdce_C_D)         0.092     2.987    u_lcd_display/u_conv/u_rom_control/row_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_lcd_display/u_conv/laplace_output_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/pixel_data_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.184ns (53.350%)  route 0.161ns (46.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.553     2.854    u_lcd_display/u_conv/lcd_clk_OBUF_BUFG
    SLICE_X52Y37         FDCE                                         r  u_lcd_display/u_conv/laplace_output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDCE (Prop_fdce_C_Q)         0.141     2.995 r  u_lcd_display/u_conv/laplace_output_reg[23]/Q
                         net (fo=1, routed)           0.161     3.156    u_lcd_display/u_conv/laplace_data[23]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.043     3.199 r  u_lcd_display/u_conv/pixel_data[23]_i_1/O
                         net (fo=1, routed)           0.000     3.199    u_lcd_display/p_0_in[23]
    SLICE_X52Y37         FDPE                                         r  u_lcd_display/pixel_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.819     3.667    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X52Y37         FDPE                                         r  u_lcd_display/pixel_data_reg[23]/C
                         clock pessimism             -0.812     2.854    
    SLICE_X52Y37         FDPE (Hold_fdpe_C_D)         0.107     2.961    u_lcd_display/pixel_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_lcd_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.748%)  route 0.156ns (45.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.599     2.900    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X99Y25         FDCE                                         r  u_lcd_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_fdce_C_Q)         0.141     3.041 r  u_lcd_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.156     3.197    u_lcd_driver/Q[8]
    SLICE_X99Y25         LUT4 (Prop_lut4_I2_O)        0.048     3.245 r  u_lcd_driver/v_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.245    u_lcd_driver/v_cnt[10]_i_1_n_0
    SLICE_X99Y25         FDCE                                         r  u_lcd_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.865     3.713    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X99Y25         FDCE                                         r  u_lcd_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.812     2.900    
    SLICE_X99Y25         FDCE (Hold_fdce_C_D)         0.107     3.007    u_lcd_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_lcd_display/laplace_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_display/u_conv/laplace_output_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.821%)  route 0.417ns (69.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.549     2.850    u_lcd_display/lcd_clk_OBUF_BUFG
    SLICE_X51Y31         FDCE                                         r  u_lcd_display/laplace_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.141     2.991 f  u_lcd_display/laplace_addr_reg[12]/Q
                         net (fo=33, routed)          0.417     3.409    u_lcd_display/u_conv/laplace_output_reg[16]_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.045     3.454 r  u_lcd_display/u_conv/laplace_output[21]_i_1/O
                         net (fo=1, routed)           0.000     3.454    u_lcd_display/u_conv/laplace_output0[5]
    SLICE_X40Y37         FDCE                                         r  u_lcd_display/u_conv/laplace_output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.823     3.671    u_lcd_display/u_conv/lcd_clk_OBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  u_lcd_display/u_conv/laplace_output_reg[21]/C
                         clock pessimism             -0.551     3.120    
    SLICE_X40Y37         FDCE (Hold_fdce_C_D)         0.091     3.211    u_lcd_display/u_conv/laplace_output_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_lcd_driver/data_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/pixel_xpos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.120%)  route 0.169ns (47.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.603     2.904    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X101Y29        FDCE                                         r  u_lcd_driver/data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y29        FDCE (Prop_fdce_C_Q)         0.141     3.045 r  u_lcd_driver/data_req_reg/Q
                         net (fo=12, routed)          0.169     3.214    u_lcd_driver/data_req
    SLICE_X101Y29        LUT2 (Prop_lut2_I0_O)        0.043     3.257 r  u_lcd_driver/pixel_xpos[9]_i_1/O
                         net (fo=1, routed)           0.000     3.257    u_lcd_driver/pixel_xpos[9]_i_1_n_0
    SLICE_X101Y29        FDCE                                         r  u_lcd_driver/pixel_xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.870     3.718    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X101Y29        FDCE                                         r  u_lcd_driver/pixel_xpos_reg[9]/C
                         clock pessimism             -0.813     2.904    
    SLICE_X101Y29        FDCE (Hold_fdce_C_D)         0.107     3.011    u_lcd_driver/pixel_xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_lcd_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.911%)  route 0.112ns (33.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.820     1.086    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.131 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.080     1.212    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.045     1.257 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.769     2.026    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     2.276    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.626     2.927    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X106Y25        FDCE                                         r  u_lcd_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y25        FDCE (Prop_fdce_C_Q)         0.128     3.055 r  u_lcd_driver/h_cnt_reg[3]/Q
                         net (fo=13, routed)          0.112     3.167    u_lcd_driver/h_cnt_reg[10]_0[2]
    SLICE_X106Y25        LUT6 (Prop_lut6_I4_O)        0.099     3.266 r  u_lcd_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.266    u_lcd_driver/h_cnt[4]_i_1_n_0
    SLICE_X106Y25        FDCE                                         r  u_lcd_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     1.424    u_rd_id/sys_clk_IBUF
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.480 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.098     1.579    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_6_n_0
    SLICE_X109Y28        LUT5 (Prop_lut5_I4_O)        0.056     1.635 f  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.899     2.534    u_rd_id/lcd_clk_OBUF_BUFG_inst_i_3_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.056     2.590 r  u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.819    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.848 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=11072, routed)       0.894     3.742    u_lcd_driver/lcd_clk_OBUF_BUFG
    SLICE_X106Y25        FDCE                                         r  u_lcd_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.814     2.927    
    SLICE_X106Y25        FDCE (Hold_fdce_C_D)         0.092     3.019    u_lcd_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0   lcd_clk_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y4     u_lcd_display/u_conv/u_rom_control/column_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y4     u_lcd_display/u_conv/u_rom_control/column_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X109Y28   u_clk_div/clk_12_5m_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X109Y28   u_clk_div/clk_25m_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X109Y28   u_clk_div/div_4_cnt_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X51Y28    u_lcd_display/laplace_addr_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X35Y25    u_lcd_display/laplace_addr_reg[0]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X28Y23    u_lcd_display/laplace_addr_reg[0]_rep__0/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X94Y89    u_lcd_display/u_conv/laplace_reg_r2_7680_7743_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X94Y89    u_lcd_display/u_conv/laplace_reg_r2_7680_7743_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X112Y100  u_lcd_display/u_conv/laplace_reg_r3_4352_4415_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X112Y100  u_lcd_display/u_conv/laplace_reg_r3_4352_4415_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X94Y99    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X94Y99    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X94Y99    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X94Y99    u_lcd_display/u_conv/laplace_reg_r2_11072_11135_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X112Y102  u_lcd_display/u_conv/laplace_reg_r3_4480_4543_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X112Y102  u_lcd_display/u_conv/laplace_reg_r3_4480_4543_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X98Y100   u_lcd_display/u_conv/laplace_reg_r2_10944_11007_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X98Y100   u_lcd_display/u_conv/laplace_reg_r2_10944_11007_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X104Y87   u_lcd_display/u_conv/laplace_reg_r2_11008_11071_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X104Y87   u_lcd_display/u_conv/laplace_reg_r2_11008_11071_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X26Y50    u_lcd_display/u_conv/laplace_reg_r2_15424_15487_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X26Y50    u_lcd_display/u_conv/laplace_reg_r2_15424_15487_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X26Y50    u_lcd_display/u_conv/laplace_reg_r2_15424_15487_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X26Y50    u_lcd_display/u_conv/laplace_reg_r2_15424_15487_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X62Y26    u_lcd_display/u_conv/laplace_reg_r2_24384_24447_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.130         10.000      8.870      SLICE_X62Y26    u_lcd_display/u_conv/laplace_reg_r2_24384_24447_3_5/RAMC/CLK



