$date
	Mon May 13 00:57:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gen_gamma_decoder $end
$var wire 8 ! od [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var parameter 32 # SIZE $end
$var reg 1 $ clk $end
$var reg 9 % md [8:0] $end
$var reg 8 & nk [7:0] $end
$var reg 1 ' rst_n $end
$var reg 1 ( set0 $end
$var reg 1 ) set1 $end
$scope module tb $end
$var wire 1 $ clk $end
$var wire 9 * md [8:0] $end
$var wire 8 + nk [7:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ( set0 $end
$var wire 1 ) set1 $end
$var wire 25 , w [24:0] $end
$var wire 8 - od [7:0] $end
$var parameter 32 . SIZE $end
$scope module difference_two_list $end
$var wire 1 / CARRY_IN $end
$var wire 1 0 a0 $end
$var wire 1 1 a1 $end
$var wire 1 2 a2 $end
$var wire 1 3 a3 $end
$var wire 1 4 a4 $end
$var wire 1 5 a5 $end
$var wire 1 6 a6 $end
$var wire 1 7 a7 $end
$var wire 1 8 a8 $end
$var wire 1 9 b0 $end
$var wire 1 : b1 $end
$var wire 1 ; b2 $end
$var wire 1 < b3 $end
$var wire 1 = b4 $end
$var wire 1 > b5 $end
$var wire 1 ? b6 $end
$var wire 1 @ b7 $end
$var wire 1 A q8 $end
$var wire 1 B q7 $end
$var wire 1 C q6 $end
$var wire 1 D q5 $end
$var wire 1 E q4 $end
$var wire 1 F q3 $end
$var wire 1 G q2 $end
$var wire 1 H q1 $end
$var wire 1 I q0 $end
$var wire 1 J p8 $end
$var wire 1 K p7 $end
$var wire 1 L p6 $end
$var wire 1 M p5 $end
$var wire 1 N p4 $end
$var wire 1 O p3 $end
$var wire 1 P p2 $end
$var wire 1 Q p1 $end
$var wire 1 R p0 $end
$var wire 1 S g8 $end
$var wire 1 T g7 $end
$var wire 1 U g6 $end
$var wire 1 V g5 $end
$var wire 1 W g4 $end
$var wire 1 X g3 $end
$var wire 1 Y g2 $end
$var wire 1 Z g1 $end
$var wire 1 [ g0 $end
$var wire 1 \ c8 $end
$var wire 1 ] c7 $end
$var wire 1 ^ c6 $end
$var wire 1 _ c5 $end
$var wire 1 ` c4 $end
$var wire 1 a c3 $end
$var wire 1 b c2 $end
$var wire 1 c c1 $end
$scope module dif0 $end
$var wire 1 0 a $end
$var wire 1 d b $end
$var wire 1 / p0 $end
$var wire 1 I q $end
$var wire 1 R p $end
$var wire 1 [ g $end
$upscope $end
$scope module dif1 $end
$var wire 1 1 a $end
$var wire 1 e b $end
$var wire 1 c p0 $end
$var wire 1 H q $end
$var wire 1 Q p $end
$var wire 1 Z g $end
$upscope $end
$scope module dif2 $end
$var wire 1 2 a $end
$var wire 1 f b $end
$var wire 1 b p0 $end
$var wire 1 G q $end
$var wire 1 P p $end
$var wire 1 Y g $end
$upscope $end
$scope module dif3 $end
$var wire 1 3 a $end
$var wire 1 g b $end
$var wire 1 a p0 $end
$var wire 1 F q $end
$var wire 1 O p $end
$var wire 1 X g $end
$upscope $end
$scope module dif4 $end
$var wire 1 4 a $end
$var wire 1 h b $end
$var wire 1 ` p0 $end
$var wire 1 E q $end
$var wire 1 N p $end
$var wire 1 W g $end
$upscope $end
$scope module dif5 $end
$var wire 1 5 a $end
$var wire 1 i b $end
$var wire 1 _ p0 $end
$var wire 1 D q $end
$var wire 1 M p $end
$var wire 1 V g $end
$upscope $end
$scope module dif6 $end
$var wire 1 6 a $end
$var wire 1 j b $end
$var wire 1 ^ p0 $end
$var wire 1 C q $end
$var wire 1 L p $end
$var wire 1 U g $end
$upscope $end
$scope module dif7 $end
$var wire 1 7 a $end
$var wire 1 k b $end
$var wire 1 ] p0 $end
$var wire 1 B q $end
$var wire 1 K p $end
$var wire 1 T g $end
$upscope $end
$scope module dif8 $end
$var wire 1 8 a $end
$var wire 1 l b $end
$var wire 1 \ p0 $end
$var wire 1 A q $end
$var wire 1 J p $end
$var wire 1 S g $end
$upscope $end
$upscope $end
$scope module saving_mix_data $end
$var wire 1 $ clk $end
$var wire 9 m d [8:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ( set $end
$var parameter 33 n SIZE $end
$var reg 9 o q [8:0] $end
$upscope $end
$scope module saving_noise_key $end
$var wire 1 $ clk $end
$var wire 8 p d [7:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ( set $end
$var parameter 32 q SIZE $end
$var reg 8 r q [7:0] $end
$upscope $end
$scope module saving_original_data $end
$var wire 1 $ clk $end
$var wire 8 s d [7:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ) set $end
$var parameter 32 t SIZE $end
$var reg 8 u q [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 t
b1000 q
b1001 n
b1000 .
b1000 #
b1010 "
$end
#0
$dumpvars
b0 u
b0 s
b0 r
b10000001 p
b0 o
b100100100 m
1l
1k
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
1/
b0 -
b0 ,
b10000001 +
b100100100 *
0)
0(
0'
b10000001 &
b100100100 %
0$
b0 !
$end
#5000
1$
#10000
0$
1'
#15000
1$
#20000
0$
#25000
1$
#30000
0$
#35000
1$
#40000
0$
1(
#45000
1B
1I
b10100011 s
1H
1D
0K
0k
0b
0c
0R
0d
1@
19
1S
0J
18
1V
0M
15
1Y
0\
1]
1^
1_
1`
1a
0P
12
b10000001 r
b1010001110000001100100100 ,
b100100100 o
1$
#50000
0$
1)
#55000
b10100011 !
b10100011 -
b10100011 u
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0I
0H
b0 s
1\
1K
1k
1b
1c
1R
1d
0B
0C
0D
0E
0F
0@
09
0S
1J
08
1]
1^
0V
1M
05
1_
1`
1a
0Y
1P
02
b0 !
b0 -
b0 u
b0 r
b0 ,
b0 o
0$
0'
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
#250000
0$
#255000
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1$
#280000
0$
#285000
1$
#290000
0$
#295000
1$
#300000
0$
#305000
1$
#310000
0$
#315000
1$
#320000
0$
#325000
1$
#330000
0$
#335000
1$
#340000
0$
#345000
1$
#350000
0$
#355000
1$
#360000
0$
#365000
1$
#370000
0$
#375000
1$
#380000
0$
#385000
1$
#390000
0$
#395000
1$
#400000
0$
#405000
1$
#410000
0$
#415000
1$
#420000
0$
#425000
1$
#430000
0$
#435000
1$
#440000
0$
#445000
1$
#450000
0$
#455000
1$
#460000
0$
#465000
1$
#470000
0$
#475000
1$
#480000
0$
#485000
1$
#490000
0$
#495000
1$
#500000
0$
