
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/sphinx3_1339B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2584400 heartbeat IPC: 3.86937 cumulative IPC: 3.86937 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2584401 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10403399 heartbeat IPC: 1.27894 cumulative IPC: 1.27894 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17760026 heartbeat IPC: 1.35932 cumulative IPC: 1.3179 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25714476 heartbeat IPC: 1.25716 cumulative IPC: 1.29701 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 33449438 heartbeat IPC: 1.29283 cumulative IPC: 1.29596 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 41161135 heartbeat IPC: 1.29673 cumulative IPC: 1.29612 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 48980087 heartbeat IPC: 1.27894 cumulative IPC: 1.29322 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 56677524 heartbeat IPC: 1.29913 cumulative IPC: 1.29406 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 64196470 heartbeat IPC: 1.32997 cumulative IPC: 1.29845 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 72010993 heartbeat IPC: 1.27967 cumulative IPC: 1.29633 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 80670554 heartbeat IPC: 1.15479 cumulative IPC: 1.28064 (Simulation time: 0 hr 5 min 36 sec) 
Finished CPU 0 instructions: 100000001 cycles: 78086154 cumulative IPC: 1.28064 (Simulation time: 0 hr 5 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.28064 instructions: 100000001 cycles: 78086154
cpu0_DTLB TOTAL     ACCESS:   16065263  HIT:   15956454  MISS:     108809
cpu0_DTLB LOAD      ACCESS:   14913293  HIT:   14810409  MISS:     102884
cpu0_DTLB RFO       ACCESS:    1151970  HIT:    1146045  MISS:       5925
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.2504 cycles
cpu0_ITLB TOTAL     ACCESS:    9536934  HIT:    9536892  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9536934  HIT:    9536892  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 126.738 cycles
cpu0_L1I TOTAL     ACCESS:     299388  HIT:     297818  MISS:       1570
cpu0_L1I LOAD      ACCESS:     299388  HIT:     297818  MISS:       1570
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 174.906 cycles
cpu0_STLB TOTAL     ACCESS:     108851  HIT:      69729  MISS:      39122
cpu0_STLB LOAD      ACCESS:     102926  HIT:      64878  MISS:      38048
cpu0_STLB RFO       ACCESS:       5925  HIT:       4851  MISS:       1074
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 11.8051 cycles
cpu0_L1D TOTAL     ACCESS:   12189218  HIT:   10690038  MISS:    1499180
cpu0_L1D LOAD      ACCESS:   10391339  HIT:    9013269  MISS:    1378070
cpu0_L1D RFO       ACCESS:    1760839  HIT:    1640236  MISS:     120603
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      37040  HIT:      36533  MISS:        507
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 82.6573 cycles
cpu0_L2C TOTAL     ACCESS:    1642835  HIT:     358280  MISS:    1284555
cpu0_L2C LOAD      ACCESS:    1379629  HIT:     204264  MISS:    1175365
cpu0_L2C RFO       ACCESS:     120601  HIT:      11960  MISS:     108641
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     142098  HIT:     141837  MISS:        261
cpu0_L2C TRANSLATION ACCESS:        507  HIT:        219  MISS:        288
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 83.7903 cycles
LLC TOTAL     ACCESS:    1413648  HIT:     946520  MISS:     467128
LLC LOAD      ACCESS:    1175360  HIT:     723275  MISS:     452085
LLC RFO       ACCESS:     108641  HIT:      99320  MISS:       9321
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129359  HIT:     123652  MISS:       5707
LLC TRANSLATION ACCESS:        288  HIT:        273  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 172.675 cycles
OPTgen accesses: 22050
OPTgen hits: 12179
OPTgen hit rate: 55.2336


Insertion Distribution: 
	LOAD 13234 0 83050 440222 
	RFO 4141 0 8447 1800 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 7947 
	 0 0 33 7 
Total Prefetch Downgrades: 0
DIP stats:
h_count: 128097(0.0821232)
s_count: 1431718(0.917877)
total: 1559815
hm_count: 13167
sm_count: 9146

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      75316  ROW_BUFFER_MISS:     386018
 DBUS AVG_CONGESTED_CYCLE:    3.70145
 WQ ROW_BUFFER_HIT:       6832  ROW_BUFFER_MISS:       6692  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.5867% MPKI: 6.65069 Average ROB Occupancy at Mispredict: 177.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.64811
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00072

