

================================================================
== Vivado HLS Report for 'Load_W_ALL'
================================================================
* Date:           Sun Feb 28 10:35:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.856 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       21|    13421| 0.210 us | 0.134 ms |   21|  13421|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                             |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Load_W_Out                 |       20|    13420| 20 ~ 1342 |          -|          -| 1 ~ 10 |    no    |
        | + Load_W_Out.1              |       18|     1340|  18 ~ 134 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Load_W_Out.1.1          |       16|      132|  16 ~ 44  |          -|          -|  1 ~ 3 |    no    |
        |   +++ Load_W_Out.1.1.1      |       14|       42|         14|          -|          -|  1 ~ 3 |    no    |
        |    ++++ Load_W_Out.1.1.1.1  |       12|       12|          3|          -|          -|       4|    no    |
        +-----------------------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     15|       0|     539|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     179|    -|
|Register         |        -|      -|     478|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     15|     478|     718|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln78_1_fu_249_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln78_2_fu_277_p2  |     *    |      0|  0|  62|          10|          10|
    |mul_ln78_3_fu_208_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln78_4_fu_323_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln78_5_fu_328_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln78_fu_244_p2    |     *    |      3|  0|  20|          32|          31|
    |add_ln78_1_fu_297_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln78_2_fu_341_p2  |     +    |      0|  0|  32|          10|          10|
    |add_ln78_3_fu_345_p2  |     +    |      0|  0|  32|          10|          10|
    |add_ln78_fu_318_p2    |     +    |      0|  0|  39|          32|          32|
    |chi_fu_238_p2         |     +    |      0|  0|  38|          31|           1|
    |col_fu_223_p2         |     +    |      0|  0|  38|          31|           1|
    |kc_fu_287_p2          |     +    |      0|  0|  39|          32|           1|
    |kr_fu_267_p2          |     +    |      0|  0|  38|          31|           1|
    |o_fu_312_p2           |     +    |      0|  0|  11|           3|           1|
    |icmp_ln69_fu_218_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln71_fu_233_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln73_fu_262_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln75_fu_282_p2   |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln77_fu_306_p2   |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     15|  0| 539|         493|         370|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |W_next_0_0_V_blk_n  |   9|          2|    1|          2|
    |W_next_0_1_V_blk_n  |   9|          2|    1|          2|
    |W_next_0_2_V_blk_n  |   9|          2|    1|          2|
    |W_next_0_3_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm           |  44|          9|    1|          9|
    |ap_done             |   9|          2|    1|          2|
    |chi_0_i_i_reg_160   |   9|          2|   31|         62|
    |cho_blk_n           |   9|          2|    1|          2|
    |col_0_i_i_reg_149   |   9|          2|   31|         62|
    |kc_0_i_i_reg_182    |   9|          2|   32|         64|
    |kr_0_i_i_reg_171    |   9|          2|   31|         62|
    |o_0_i_i_reg_193     |   9|          2|    3|          6|
    |p_c_s_blk_n         |   9|          2|    1|          2|
    |p_chin_s_blk_n      |   9|          2|    1|          2|
    |p_k_s_blk_n         |   9|          2|    1|          2|
    |real_start          |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 179|         39|  139|        285|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln78_1_reg_431    |  10|   0|   10|          0|
    |ap_CS_fsm             |   8|   0|    8|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |chi_0_i_i_reg_160     |  31|   0|   31|          0|
    |chi_reg_400           |  31|   0|   31|          0|
    |cho_read_reg_355      |  32|   0|   32|          0|
    |col_0_i_i_reg_149     |  31|   0|   31|          0|
    |col_reg_392           |  31|   0|   31|          0|
    |kc_0_i_i_reg_182      |  32|   0|   32|          0|
    |kc_reg_426            |  32|   0|   32|          0|
    |kr_0_i_i_reg_171      |  31|   0|   31|          0|
    |kr_reg_413            |  31|   0|   31|          0|
    |mul_ln78_2_reg_418    |  10|   0|   10|          0|
    |mul_ln78_3_reg_384    |  32|   0|   32|          0|
    |o_0_i_i_reg_193       |   3|   0|    3|          0|
    |o_reg_439             |   3|   0|    3|          0|
    |p_c_read_reg_360      |  32|   0|   32|          0|
    |p_chin_read_reg_365   |  32|   0|   32|          0|
    |p_k_read_reg_370      |  32|   0|   32|          0|
    |start_once_reg        |   1|   0|    1|          0|
    |trunc_ln182_reg_449   |   2|   0|    2|          0|
    |trunc_ln78_1_reg_405  |  10|   0|   10|          0|
    |trunc_ln78_3_reg_444  |  10|   0|   10|          0|
    |trunc_ln78_reg_379    |  10|   0|   10|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 478|   0|  478|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|start_out            | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|start_write          | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|cho_dout             |  in |   32|   ap_fifo  |      cho     |    pointer   |
|cho_empty_n          |  in |    1|   ap_fifo  |      cho     |    pointer   |
|cho_read             | out |    1|   ap_fifo  |      cho     |    pointer   |
|W_buf_address0       | out |    9|  ap_memory |     W_buf    |     array    |
|W_buf_ce0            | out |    1|  ap_memory |     W_buf    |     array    |
|W_buf_q0             |  in |   32|  ap_memory |     W_buf    |     array    |
|W_next_0_0_V_din     | out |   32|   ap_fifo  | W_next_0_0_V |    pointer   |
|W_next_0_0_V_full_n  |  in |    1|   ap_fifo  | W_next_0_0_V |    pointer   |
|W_next_0_0_V_write   | out |    1|   ap_fifo  | W_next_0_0_V |    pointer   |
|W_next_0_1_V_din     | out |   32|   ap_fifo  | W_next_0_1_V |    pointer   |
|W_next_0_1_V_full_n  |  in |    1|   ap_fifo  | W_next_0_1_V |    pointer   |
|W_next_0_1_V_write   | out |    1|   ap_fifo  | W_next_0_1_V |    pointer   |
|W_next_0_2_V_din     | out |   32|   ap_fifo  | W_next_0_2_V |    pointer   |
|W_next_0_2_V_full_n  |  in |    1|   ap_fifo  | W_next_0_2_V |    pointer   |
|W_next_0_2_V_write   | out |    1|   ap_fifo  | W_next_0_2_V |    pointer   |
|W_next_0_3_V_din     | out |   32|   ap_fifo  | W_next_0_3_V |    pointer   |
|W_next_0_3_V_full_n  |  in |    1|   ap_fifo  | W_next_0_3_V |    pointer   |
|W_next_0_3_V_write   | out |    1|   ap_fifo  | W_next_0_3_V |    pointer   |
|p_c_s_dout           |  in |   32|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_empty_n        |  in |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_read           | out |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_chin_s_dout        |  in |   32|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_empty_n     |  in |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_read        | out |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_k_s_dout           |  in |   32|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_empty_n        |  in |    1|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_read           | out |    1|   ap_fifo  |     p_k_s    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

