{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622100322309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622100322315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 00:25:22 2021 " "Processing started: Thu May 27 00:25:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622100322315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622100322315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622100322315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622100323138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622100323138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(84) " "Verilog HDL information at FinalProject.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622100345705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622100345705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622100345705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpa_adder.v(35) " "Verilog HDL information at fpa_adder.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622100345705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpa_adder.v(93) " "Verilog HDL information at fpa_adder.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622100345705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpa_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpa_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpa_adder " "Found entity 1: fpa_adder" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622100345705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622100345705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622100345782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FinalProject.v(66) " "Verilog HDL assignment warning at FinalProject.v(66): truncated value with size 32 to match size of target (9)" {  } { { "FinalProject.v" "" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100345797 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FinalProject.v(67) " "Verilog HDL assignment warning at FinalProject.v(67): truncated value with size 32 to match size of target (20)" {  } { { "FinalProject.v" "" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100345797 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FinalProject.v(307) " "Verilog HDL assignment warning at FinalProject.v(307): truncated value with size 32 to match size of target (3)" {  } { { "FinalProject.v" "" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100345813 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpa_adder fpa_adder:adder1 " "Elaborating entity \"fpa_adder\" for hierarchy \"fpa_adder:adder1\"" {  } { { "FinalProject.v" "adder1" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovf1 fpa_adder.v(10) " "Verilog HDL or VHDL warning at fpa_adder.v(10): object \"ovf1\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M1_St1 fpa_adder.v(11) " "Verilog HDL or VHDL warning at fpa_adder.v(11): object \"M1_St1\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M2_St1 fpa_adder.v(11) " "Verilog HDL or VHDL warning at fpa_adder.v(11): object \"M2_St1\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M1_St2 fpa_adder.v(11) " "Verilog HDL or VHDL warning at fpa_adder.v(11): object \"M1_St2\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M2_St2 fpa_adder.v(11) " "Verilog HDL or VHDL warning at fpa_adder.v(11): object \"M2_St2\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E2_St0 fpa_adder.v(12) " "Verilog HDL or VHDL warning at fpa_adder.v(12): object \"E2_St0\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_Final1 fpa_adder.v(12) " "Verilog HDL or VHDL warning at fpa_adder.v(12): object \"E_Final1\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_Final2 fpa_adder.v(12) " "Verilog HDL or VHDL warning at fpa_adder.v(12): object \"E_Final2\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_St2 fpa_adder.v(13) " "Verilog HDL or VHDL warning at fpa_adder.v(13): object \"S2_St2\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sum fpa_adder.v(14) " "Verilog HDL or VHDL warning at fpa_adder.v(14): object \"Sum\" assigned a value but never read" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpa_adder.v(64) " "Verilog HDL assignment warning at fpa_adder.v(64): truncated value with size 32 to match size of target (5)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpa_adder.v(69) " "Verilog HDL assignment warning at fpa_adder.v(69): truncated value with size 32 to match size of target (5)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100345985 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fpa_adder.v(87) " "Verilog HDL assignment warning at fpa_adder.v(87): truncated value with size 32 to match size of target (15)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100346079 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fpa_adder.v(88) " "Verilog HDL assignment warning at fpa_adder.v(88): truncated value with size 32 to match size of target (15)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100346079 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fpa_adder.v(91) " "Verilog HDL assignment warning at fpa_adder.v(91): truncated value with size 32 to match size of target (15)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100346079 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpa_adder.v(97) " "Verilog HDL assignment warning at fpa_adder.v(97): truncated value with size 32 to match size of target (5)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100346079 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 fpa_adder.v(101) " "Verilog HDL assignment warning at fpa_adder.v(101): truncated value with size 14 to match size of target (13)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100346079 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpa_adder.v(102) " "Verilog HDL assignment warning at fpa_adder.v(102): truncated value with size 32 to match size of target (5)" {  } { { "fpa_adder.v" "" { Text "C:/Users/ambro/Documents/FinalProject/fpa_adder.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622100346079 "|FinalProject|fpa_adder:adder1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/ambro/Documents/FinalProject/FinalProject.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622100366386 "|FinalProject|led1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622100366386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622100366620 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622100369245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ambro/Documents/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/ambro/Documents/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622100369495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622100369870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622100369870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1657 " "Implemented 1657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622100370323 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622100370323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1609 " "Implemented 1609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622100370323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622100370323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622100370370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 00:26:10 2021 " "Processing ended: Thu May 27 00:26:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622100370370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622100370370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622100370370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622100370370 ""}
