git clone --depth 1 --no-tags https://github.com/Karthickkannansp/vlsi-lab-experiment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785691057
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/memristor_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785897019
git clone --depth 1 --no-tags https://github.com/anh210802/tkvm_g3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785866868
git clone --depth 1 --no-tags https://github.com/YJMSTR/ysyxsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786077969
git clone --depth 1 --no-tags https://github.com/VladutLLT/Problema-test1-CID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777143528
git clone --depth 1 --no-tags https://github.com/VladutLLT/Problema-test2-CID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777146652
git clone --depth 1 --no-tags https://github.com/310581003/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777815411
git clone --depth 1 --no-tags https://github.com/drhdt-raipur/cmos-vlsi-design-JNTUH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778711536
git clone --depth 1 --no-tags https://github.com/weixiang1118/2023VLSI-Tesiting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778050531
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_ethernet_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778025334
git clone --depth 1 --no-tags https://github.com/hotbagcom/ALTERA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778246323
git clone --depth 1 --no-tags https://github.com/ultegrabrt/module7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778272223
git clone --depth 1 --no-tags https://github.com/liuxiaodi2238/file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778764531
git clone --depth 1 --no-tags https://github.com/Meraj-Kaida/andgate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779215675
git clone --depth 1 --no-tags https://github.com/W3iii/MIPS-PIPELINE-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779203080
git clone --depth 1 --no-tags https://github.com/Meraj-Kaida/xorgate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779221481
git clone --depth 1 --no-tags https://github.com/DavidRLindley/dl_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780555057
git clone --depth 1 --no-tags https://github.com/GarvitGarg7878/Traffic-Light-Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779389104
git clone --depth 1 --no-tags https://github.com/sujianleo/AXI_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779941974
git clone --depth 1 --no-tags https://github.com/ericjessee/core_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779411283
git clone --depth 1 --no-tags https://github.com/mboinapally17/Fixed-Point_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780158549
git clone --depth 1 --no-tags https://github.com/tonybear27/Computer-Organizations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780788725
git clone --depth 1 --no-tags https://github.com/anhanh10x/Fifo_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781041436
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/4-Bit-Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780847711
git clone --depth 1 --no-tags https://github.com/TheSonders/MBF_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778964480
git clone --depth 1 --no-tags https://github.com/VladDinescu1/PSEUDORANDOM_NUMBER_GENERATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781595521
git clone --depth 1 --no-tags https://github.com/diferential/tt06-rf-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781760017
git clone --depth 1 --no-tags https://github.com/LuisMarioRC/PBL-Coffee-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781152136
git clone --depth 1 --no-tags https://github.com/code-help-tutor/Computer-Organization-Final-Project-Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781964142
git clone --depth 1 --no-tags https://github.com/Baek-Hyun-Woo/superscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781891585
git clone --depth 1 --no-tags https://github.com/amopdz/hwAcceleratedCNNConvLayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782958060
git clone --depth 1 --no-tags https://github.com/andreibelov/Altera_MAX10_Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782096952
git clone --depth 1 --no-tags https://github.com/srihari2103/ahb2apb-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781522643
git clone --depth 1 --no-tags https://github.com/leanneallen/audio-synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783556213
git clone --depth 1 --no-tags https://github.com/jasmineflower16/tt_analog_DAC_vjezba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783886417
git clone --depth 1 --no-tags https://github.com/nqtan1810/Router-16x16-Crosspoint-Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784164145
git clone --depth 1 --no-tags https://github.com/J-HanRyang/Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780346027
git clone --depth 1 --no-tags https://github.com/hazarmichael/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784182455
git clone --depth 1 --no-tags https://github.com/Aditi-SK/DSD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778100282
git clone --depth 1 --no-tags https://github.com/Igorbunow/fpga_sim_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784423633
git clone --depth 1 --no-tags https://github.com/cesky76/Digital-Logic-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781289932
git clone --depth 1 --no-tags https://github.com/cchnwei/ced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784795430
git clone --depth 1 --no-tags https://github.com/yizhixiaohuihui/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784301919
git clone --depth 1 --no-tags https://github.com/CKPope/TT06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783897149
git clone --depth 1 --no-tags https://github.com/HaiHai-17/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778644636
git clone --depth 1 --no-tags https://github.com/sakshi542/convolution_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785582916
git clone --depth 1 --no-tags https://github.com/hsmukesh/vsli-lab-experiment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785557496
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_bc_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781165943
git clone --depth 1 --no-tags https://github.com/Bharathsampat/VLSI-LAB-EXP-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785559463
git clone --depth 1 --no-tags https://github.com/archit-shukla/8-bit-processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785503989
git clone --depth 1 --no-tags https://github.com/muvilk/Hexle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778872536
git clone --depth 1 --no-tags https://github.com/ckugel/Reaction-Time-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783872936
git clone --depth 1 --no-tags https://github.com/bboydt/pynq-hdmi-conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785833599
git clone --depth 1 --no-tags https://github.com/cynthialin1228/2024Spring_ICD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779732679
git clone --depth 1 --no-tags https://github.com/firatkizilboga/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781635156
git clone --depth 1 --no-tags https://github.com/dhruv221/Turing-Crayon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782936014
git clone --depth 1 --no-tags https://github.com/gosyseng/efabless-prj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777011379
git clone --depth 1 --no-tags https://github.com/harsh3002/Handshake-Synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777579552
git clone --depth 1 --no-tags https://github.com/SohamVaishnav/IITH-Verilog-Hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778508019
git clone --depth 1 --no-tags https://github.com/hesscharlie/FPGA-Compressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778905117
git clone --depth 1 --no-tags https://github.com/Nikhilthecodr/risc_v_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779150066
git clone --depth 1 --no-tags https://github.com/mchen26/EE538_SPR24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779041468
git clone --depth 1 --no-tags https://github.com/apt5366/5-Staged-Pipelined-CPU-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779099868
git clone --depth 1 --no-tags https://github.com/somanshurath/csf241-mup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779300785
git clone --depth 1 --no-tags https://github.com/zipingpingping/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779298103
git clone --depth 1 --no-tags https://github.com/royreshef279/banyan_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779867770
git clone --depth 1 --no-tags https://github.com/royreshef279/accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779866311
git clone --depth 1 --no-tags https://github.com/maygo22/Verilog_24_hr_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780264683
git clone --depth 1 --no-tags https://github.com/SabihaKhanum/NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780682019
git clone --depth 1 --no-tags https://github.com/mboinapally17/Wallace-Tree-Multiplier_Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780679586
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780845884
git clone --depth 1 --no-tags https://github.com/ThatOneGuyX1/vivado_integrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777394142
git clone --depth 1 --no-tags https://github.com/harshita-k-soni/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781040084
git clone --depth 1 --no-tags https://github.com/JinFuuMugen/sberday.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779624115
git clone --depth 1 --no-tags https://github.com/laduc11/Bound-Flasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781838670
git clone --depth 1 --no-tags https://github.com/aadarsh-chouragade/GCD-Computation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781996056
git clone --depth 1 --no-tags https://github.com/khanhkhanh1210/neural_network_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779293012
git clone --depth 1 --no-tags https://github.com/dr-skyler/tt_um_dr_skyler_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782184140
git clone --depth 1 --no-tags https://github.com/blinderRhino/Lab_01_ClocksAndTestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782227002
git clone --depth 1 --no-tags https://github.com/xzagordo/ALU_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782657811
git clone --depth 1 --no-tags https://github.com/ElisDiep/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783032490
git clone --depth 1 --no-tags https://github.com/Pacuraru-Alex-Marius/Arithmetic-Logic-Unit-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783209621
git clone --depth 1 --no-tags https://github.com/JannahSoliman9/RISCV_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783309979
git clone --depth 1 --no-tags https://github.com/rntvilela/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779666304
git clone --depth 1 --no-tags https://github.com/nqtan1810/MIPS-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784144570
git clone --depth 1 --no-tags https://github.com/lakshmi-ummidi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784291705
git clone --depth 1 --no-tags https://github.com/Matthew-Bowlby/CS420-Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784463118
git clone --depth 1 --no-tags https://github.com/davidparent/QIF-8-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783924733
git clone --depth 1 --no-tags https://github.com/Malek-2002/VLSI-Generating-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784450193
git clone --depth 1 --no-tags https://github.com/ahnafshahrear/Signal-Processing-EEG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783282767
git clone --depth 1 --no-tags https://github.com/smunaut/tt06-analog-factory-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784451019
git clone --depth 1 --no-tags https://github.com/17719543022/06_i2c_eeprom_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784082065
git clone --depth 1 --no-tags https://github.com/potatogyu99/mux-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783315793
git clone --depth 1 --no-tags https://github.com/trishna7/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784634598
git clone --depth 1 --no-tags https://github.com/couchand/tt06-chacha-small.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785535375
git clone --depth 1 --no-tags https://github.com/hsmukesh/vlsi-lab-experiment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785557346
