5 18 1fd81 6 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (compx1.vcd) 2 -o (compx1.cdd) 2 -v (compx1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 compx1.v 11 44 1 
2 1 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 107000b 1 0 63 0 64 17 0 ffffffffffffffff 0 0 0 0
1 b 2 13 107000e 1 0 63 0 64 17 0 ffffffffffffffff 0 8000000000000000 0 0
1 c 3 14 107000b 1 0 0 0 1 17 0 1 0 1 0 0
1 d 4 14 107000e 1 0 0 0 1 17 0 1 0 0 0 0
1 e 5 14 1070011 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 compx1.v 16 35 1 
2 2 17 17 17 50005 1 0 1004 0 0 32 48 0 0
2 3 17 17 17 10001 0 1 1410 0 0 64 1 a
2 4 17 17 17 10005 1 37 16 2 3
2 5 18 18 18 50005 1 0 1008 0 0 32 48 1 0
2 6 18 18 18 10001 0 1 1410 0 0 64 1 b
2 7 18 18 18 10005 1 37 1a 5 6
2 8 19 19 19 50008 1 0 21004 0 0 1 16 0 0
2 9 19 19 19 10001 0 1 1410 0 0 1 1 c
2 10 19 19 19 10008 1 37 16 8 9
2 11 20 20 20 50008 1 0 21004 0 0 1 16 0 0
2 12 20 20 20 10001 0 1 1410 0 0 1 1 d
2 13 20 20 20 10008 1 37 16 11 12
2 14 21 21 21 50008 1 0 21004 0 0 1 16 0 0
2 15 21 21 21 10001 0 1 1410 0 0 1 1 e
2 16 21 21 21 10008 1 37 16 14 15
2 17 22 22 22 20002 1 0 1008 0 0 32 48 5 0
2 18 22 22 22 10002 2 2c 900a 17 0 32 18 0 ffffffff 0 0 0 0
2 19 23 23 23 90009 1 1 1018 0 0 64 1 b
2 20 23 23 23 50005 1 1 1014 0 0 64 1 a
2 21 23 23 23 50009 1 d 1038 19 20 1 18 0 1 0 1 0 0
2 22 23 23 23 1000b 1 39 2a 21 0
2 23 25 25 25 20002 1 0 1008 0 0 32 48 5 0
2 24 25 25 25 10002 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 26 26 26 8000b 1 0 21000 0 0 1 16 0 1
2 26 26 26 26 30003 1 0 1408 0 0 32 48 2 0
2 27 26 26 26 10004 0 23 1410 0 26 1 18 0 1 0 0 0 0 a
2 28 26 26 26 1000b 1 37 12 25 27
2 29 27 27 27 90009 1 1 1018 0 0 64 1 b
2 30 27 27 27 50005 1 1 1000 0 0 64 1 a
2 31 27 27 27 50009 1 d 1020 29 30 1 18 0 1 0 0 0 0
2 32 27 27 27 1000b 1 39 22 31 0
2 33 29 29 29 20002 1 0 1008 0 0 32 48 5 0
2 34 29 29 29 10002 2 2c 900a 33 0 32 18 0 ffffffff 0 0 0 0
2 35 30 30 30 9000c 1 0 21008 0 0 1 16 1 0
2 36 30 30 30 30004 1 0 1408 0 0 32 48 3f 0
2 37 30 30 30 10005 0 23 1410 0 36 1 18 0 1 0 0 0 0 b
2 38 30 30 30 1000c 1 37 1a 35 37
2 39 31 31 31 90009 1 1 1008 0 0 64 1 b
2 40 31 31 31 50005 1 1 1000 0 0 64 1 a
2 41 31 31 31 50009 1 d 1000 39 40 1 18 0 1 0 0 0 0
2 42 31 31 31 1000b 1 39 2 41 0
2 43 33 33 33 20002 1 0 1008 0 0 32 48 5 0
2 44 33 33 33 10002 2 2c 900a 43 0 32 18 0 ffffffff 0 0 0 0
2 45 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 46 32 32 32 e0011 0 0 21010 0 0 1 16 1 0
2 47 32 32 32 a000a 0 1 1410 0 0 1 1 e
2 48 32 32 32 a0011 0 37 32 46 47
2 49 28 28 28 e0011 0 0 21010 0 0 1 16 1 0
2 50 28 28 28 a000a 0 1 1410 0 0 1 1 d
2 51 28 28 28 a0011 0 37 32 49 50
2 52 24 24 24 7000a 1 0 21008 0 0 1 16 1 0
2 53 24 24 24 30003 0 1 1410 0 0 1 1 c
2 54 24 24 24 3000a 1 37 1a 52 53
4 45 0 0 0 4
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 13 13 4
4 13 0 16 16 4
4 16 0 18 18 4
4 18 0 22 0 4
4 22 0 54 24 4
4 54 6 24 24 4
4 24 0 28 0 4
4 28 0 32 32 4
4 32 0 51 34 4
4 51 6 34 34 4
4 34 0 38 0 4
4 38 0 42 42 4
4 42 0 48 44 4
4 48 6 44 44 4
4 44 0 45 0 4
3 1 main.u$1 "main.u$1" 0 compx1.v 37 42 1 
