AArch64 MP.RF+dc-dsb-ic-dsb+ctrlisb
{ 0:X0=NOP;       0:X1=P1:m0;
  0:X2=1; 1:X2=0; 0:X3=z; 1:X3=z; 1:X9=0; }
P0           | P1              ;
STR W0,[X1]  |     LDR W2,[X3] ;
DC CVAU,X1   |     CBNZ W2,l1  ;
DSB ISH      | l1: ISB         ;
IC IVAU,X1   | m0: B l0        ;
DSB ISH      |     MOV W9,#1   ;
STR W2,[X3]  | l0:             ;
exists 1:X2=1 /\ 1:X9=0
