module top_module;
  // defining input ports
  input signed [15:0] in_portA;
  input signed [31:0] in_portB;
  input signed [7:0] in_portC;
  // defining output ports
  output signed [63:0] out_portA;
  output signed [15:0] out_portB;
  output signed [127:0] out_portC;
  
  // declaring internal signals
  wire signed [31:0] internal_sig1;
  wire internal_sig2;
  
  // assigning values to internal signals
  assign internal_sig1 = in_portA + in_portB;
  assign internal_sig2 = in_portC[3] && in_portC[4];
  
  // instantiating submodules
  submoduleA submoduleA_inst (
    .in_portA(in_portA),
    .in_portB(internal_sig1),
    .out_portA(out_portA)
  );
  
  submoduleB submoduleB_inst (
    .in_portA(in_portC),
    .in_portB(internal_sig2),
    .out_portA(out_portB)
  );
  
  submoduleC submoduleC_inst (
    .in_portA(internal_sig1),
    .in_portB(in_portB),
    .out_portA(out_portC)
  );
endmodule