

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Wed Feb  9 16:08:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1319|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     227|     228|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      73|    -|
|Register         |        -|     -|     424|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     651|    1620|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U3     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U4     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |mux_32_32_1_1_U6                   |mux_32_32_1_1                   |        0|   0|    0|   14|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  227|  228|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln299_fu_269_p2       |         +|   0|  0|  39|          32|           3|
    |res_p_1_fu_413_p2         |         +|   0|  0|  39|          32|           2|
    |res_p_2_fu_465_p2         |         +|   0|  0|  39|          32|           3|
    |and_ln293_fu_252_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln296_1_fu_545_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln296_fu_470_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln299_1_fu_488_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln299_fu_476_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_1_fu_494_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln32_2_fu_507_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_354_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln35_1_fu_513_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_401_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln43_1_fu_526_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln43_2_fu_532_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_453_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln293_1_fu_240_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln293_fu_234_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln302_1_fu_184_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln302_fu_172_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln311_1_fu_300_p2    |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln311_fu_288_p2      |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln32_1_fu_342_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln32_fu_336_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_1_fu_389_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln35_fu_383_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln43_1_fu_441_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln43_fu_435_p2       |      icmp|   0|  0|  11|           8|           2|
    |or_ln293_fu_246_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_348_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_395_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_619_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_447_p2         |        or|   0|  0|   2|           1|           1|
    |grp_fu_82_p0              |    select|   0|  0|  32|           1|          32|
    |grp_fu_87_p0              |    select|   0|  0|  32|           1|          32|
    |grp_fu_92_p0              |    select|   0|  0|  32|           1|          32|
    |num_res_2_fu_293_p3       |    select|   0|  0|  32|           1|          32|
    |num_res_3_fu_305_p3       |    select|   0|  0|  32|           1|          32|
    |res_p_3_fu_648_p3         |    select|   0|  0|  31|           1|          31|
    |res_p_4_fu_655_p3         |    select|   0|  0|  31|           1|          31|
    |res_p_5_fu_666_p3         |    select|   0|  0|  32|           1|          32|
    |res_p_6_fu_674_p3         |    select|   0|  0|  32|           1|          32|
    |res_p_7_fu_682_p3         |    select|   0|  0|  32|           1|           1|
    |res_p_8_fu_690_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln293_1_fu_599_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln293_2_fu_641_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln293_fu_557_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln296_1_fu_591_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln296_2_fu_633_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln296_fu_550_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln299_1_fu_564_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln299_2_fu_606_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln299_fu_482_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln302_1_fu_189_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln302_3_fu_203_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln311_fu_312_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln32_1_fu_570_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln32_2_fu_612_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln32_fu_500_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln35_1_fu_577_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln35_fu_519_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln43_1_fu_584_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln43_2_fu_625_p3   |    select|   0|  0|  32|           1|           1|
    |select_ln43_fu_538_p3     |    select|   0|  0|  32|           1|          32|
    |xor_ln293_fu_258_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln296_fu_264_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln299_fu_282_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_360_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln35_fu_407_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln43_fu_459_p2        |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1319|         347|         981|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  37|          7|    1|          7|
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  73|         15|  129|        263|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_reg_788              |  32|   0|   32|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_return_0_preg         |  32|   0|   32|          0|
    |ap_return_1_preg         |  32|   0|   32|          0|
    |ap_return_2_preg         |  32|   0|   32|          0|
    |ap_return_3_preg         |  32|   0|   32|          0|
    |bitcast_ln294_2_reg_769  |  32|   0|   32|          0|
    |num_res_1_reg_751        |  32|   0|   32|          0|
    |num_res_reg_760          |  32|   0|   32|          0|
    |res_p_reg_729            |  32|   0|   32|          0|
    |select_ln302_2_reg_803   |  32|   0|   32|          0|
    |select_ln302_4_reg_813   |  32|   0|   32|          0|
    |select_ln302_reg_795     |  32|   0|   32|          0|
    |tmp_reg_745              |   1|   0|    1|          0|
    |trunc_ln296_reg_739      |  31|   0|   31|          0|
    |trunc_ln302_reg_777      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 424|   0|  424|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|   operator+.2|  return value|
|p_read13     |   in|  128|     ap_none|      p_read13|        scalar|
|n            |   in|   32|     ap_none|             n|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [../src/ban_s3.cpp:290]   --->   Operation 7 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13" [../src/ban_s3.cpp:290]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %p_read" [../src/ban_s3.cpp:294]   --->   Operation 9 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i128 %p_read" [../src/ban_s3.cpp:296]   --->   Operation 10 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read, i32 31" [../src/ban_s3.cpp:296]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln294_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:294]   --->   Operation 12 'partselect' 'trunc_ln294_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_res_1 = bitcast i32 %trunc_ln294_1" [../src/ban_s3.cpp:294]   --->   Operation 13 'bitcast' 'num_res_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln294_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:294]   --->   Operation 14 'partselect' 'trunc_ln294_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_res = bitcast i32 %trunc_ln294_2" [../src/ban_s3.cpp:294]   --->   Operation 15 'bitcast' 'num_res' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln294_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:294]   --->   Operation 16 'partselect' 'trunc_ln294_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln294_2 = bitcast i32 %trunc_ln294_3" [../src/ban_s3.cpp:294]   --->   Operation 17 'bitcast' 'bitcast_ln294_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i128 %p_read" [../src/ban_s3.cpp:302]   --->   Operation 18 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_res_1, i32 %num_res, i32 %bitcast_ln294_2, i2 %trunc_ln302" [../src/ban_s3.cpp:302]   --->   Operation 19 'mux' 'tmp_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:302]   --->   Operation 20 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 21 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:302]   --->   Operation 21 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 22 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:302]   --->   Operation 22 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 23 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %n_read" [../src/ban_s3.cpp:302]   --->   Operation 23 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:293]   --->   Operation 24 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.44ns)   --->   "%icmp_ln302 = icmp_eq  i2 %trunc_ln302, i2 0" [../src/ban_s3.cpp:302]   --->   Operation 25 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln302 = select i1 %icmp_ln302, i32 %add, i32 %num_res_1" [../src/ban_s3.cpp:302]   --->   Operation 26 'select' 'select_ln302' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.44ns)   --->   "%icmp_ln302_1 = icmp_eq  i2 %trunc_ln302, i2 1" [../src/ban_s3.cpp:302]   --->   Operation 27 'icmp' 'icmp_ln302_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%select_ln302_1 = select i1 %icmp_ln302_1, i32 %add, i32 %num_res" [../src/ban_s3.cpp:302]   --->   Operation 28 'select' 'select_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln302_2 = select i1 %icmp_ln302, i32 %num_res, i32 %select_ln302_1" [../src/ban_s3.cpp:302]   --->   Operation 29 'select' 'select_ln302_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%select_ln302_3 = select i1 %icmp_ln302_1, i32 %bitcast_ln294_2, i32 %add" [../src/ban_s3.cpp:302]   --->   Operation 30 'select' 'select_ln302_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln302_4 = select i1 %icmp_ln302, i32 %bitcast_ln294_2, i32 %select_ln302_3" [../src/ban_s3.cpp:302]   --->   Operation 31 'select' 'select_ln302_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 32 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %select_ln302, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 32 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %select_ln302_2, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 33 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %select_ln302_4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 34 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln293 = bitcast i32 %n_read" [../src/ban_s3.cpp:293]   --->   Operation 35 'bitcast' 'bitcast_ln293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln293, i32 23, i32 30" [../src/ban_s3.cpp:293]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i32 %bitcast_ln293" [../src/ban_s3.cpp:293]   --->   Operation 37 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln293 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:293]   --->   Operation 38 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.05ns)   --->   "%icmp_ln293_1 = icmp_eq  i23 %trunc_ln293, i23 0" [../src/ban_s3.cpp:293]   --->   Operation 39 'icmp' 'icmp_ln293_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln293)   --->   "%or_ln293 = or i1 %icmp_ln293_1, i1 %icmp_ln293" [../src/ban_s3.cpp:293]   --->   Operation 40 'or' 'or_ln293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:293]   --->   Operation 41 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln293 = and i1 %or_ln293, i1 %tmp_1" [../src/ban_s3.cpp:293]   --->   Operation 42 'and' 'and_ln293' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.28ns)   --->   "%xor_ln293 = xor i1 %and_ln293, i1 1" [../src/ban_s3.cpp:293]   --->   Operation 43 'xor' 'xor_ln293' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln296)   --->   "%xor_ln296 = xor i1 %tmp, i1 1" [../src/ban_s3.cpp:296]   --->   Operation 44 'xor' 'xor_ln296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (1.01ns)   --->   "%add_ln299 = add i32 %res_p, i32 4294967293" [../src/ban_s3.cpp:299]   --->   Operation 45 'add' 'add_ln299' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln299, i32 31" [../src/ban_s3.cpp:299]   --->   Operation 46 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln299)   --->   "%xor_ln299 = xor i1 %tmp_9, i1 1" [../src/ban_s3.cpp:299]   --->   Operation 47 'xor' 'xor_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.99ns)   --->   "%icmp_ln311 = icmp_eq  i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:311]   --->   Operation 48 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_2)   --->   "%num_res_2 = select i1 %icmp_ln311, i32 %num_res_1, i32 0" [../src/ban_s3.cpp:311]   --->   Operation 49 'select' 'num_res_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.99ns)   --->   "%icmp_ln311_1 = icmp_eq  i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:311]   --->   Operation 50 'icmp' 'icmp_ln311_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_2)   --->   "%num_res_3 = select i1 %icmp_ln311_1, i32 %num_res, i32 %num_res_2" [../src/ban_s3.cpp:311]   --->   Operation 51 'select' 'num_res_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln293_1)   --->   "%select_ln311 = select i1 %icmp_ln311_1, i32 %num_res_1, i32 0" [../src/ban_s3.cpp:311]   --->   Operation 52 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %select_ln302" [../src/ban_s3.cpp:32]   --->   Operation 53 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 54 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 55 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_3, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 56 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.05ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 57 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 58 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %select_ln302, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 59 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_4" [../src/ban_s3.cpp:32]   --->   Operation 60 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%xor_ln32 = xor i1 %and_ln32, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 61 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %select_ln302_2" [../src/ban_s3.cpp:35]   --->   Operation 62 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 63 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 64 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_5, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 65 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 66 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 67 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %select_ln302_2, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 68 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_6" [../src/ban_s3.cpp:35]   --->   Operation 69 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 70 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.01ns)   --->   "%res_p_1 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 71 'add' 'res_p_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %select_ln302_4" [../src/ban_s3.cpp:43]   --->   Operation 72 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 73 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 74 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_7, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 75 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.05ns)   --->   "%icmp_ln43_1 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 76 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 77 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %select_ln302_4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 78 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_8" [../src/ban_s3.cpp:43]   --->   Operation 79 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 80 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.01ns)   --->   "%res_p_2 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 81 'add' 'res_p_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln296 = and i1 %xor_ln296, i1 %xor_ln293" [../src/ban_s3.cpp:296]   --->   Operation 82 'and' 'and_ln296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln299 = and i1 %and_ln296, i1 %xor_ln299" [../src/ban_s3.cpp:299]   --->   Operation 83 'and' 'and_ln299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%select_ln299 = select i1 %and_ln299, i32 %num_res_1, i32 %select_ln302" [../src/ban_s3.cpp:299]   --->   Operation 84 'select' 'select_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.28ns)   --->   "%and_ln299_1 = and i1 %and_ln296, i1 %tmp_9" [../src/ban_s3.cpp:299]   --->   Operation 85 'and' 'and_ln299_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln299_1, i1 %xor_ln32" [../src/ban_s3.cpp:32]   --->   Operation 86 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %and_ln32_1, i32 %select_ln302, i32 %select_ln299" [../src/ban_s3.cpp:32]   --->   Operation 87 'select' 'select_ln32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.28ns)   --->   "%and_ln32_2 = and i1 %and_ln299_1, i1 %and_ln32" [../src/ban_s3.cpp:32]   --->   Operation 88 'and' 'and_ln32_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %and_ln32_2, i1 %xor_ln35" [../src/ban_s3.cpp:35]   --->   Operation 89 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%select_ln35 = select i1 %and_ln35_1, i32 %select_ln302_2, i32 %select_ln32" [../src/ban_s3.cpp:35]   --->   Operation 90 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_2)   --->   "%and_ln43_1 = and i1 %and_ln35, i1 %xor_ln43" [../src/ban_s3.cpp:43]   --->   Operation 91 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_2 = and i1 %and_ln43_1, i1 %and_ln32_2" [../src/ban_s3.cpp:43]   --->   Operation 92 'and' 'and_ln43_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %and_ln43_2, i32 %select_ln302_4, i32 %select_ln35" [../src/ban_s3.cpp:43]   --->   Operation 93 'select' 'select_ln43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.28ns)   --->   "%and_ln296_1 = and i1 %tmp, i1 %xor_ln293" [../src/ban_s3.cpp:296]   --->   Operation 94 'and' 'and_ln296_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln293)   --->   "%select_ln296 = select i1 %and_ln296_1, i32 %n_read, i32 %select_ln43" [../src/ban_s3.cpp:296]   --->   Operation 95 'select' 'select_ln296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln293 = select i1 %and_ln293, i32 %num_res_1, i32 %select_ln296" [../src/ban_s3.cpp:293]   --->   Operation 96 'select' 'select_ln293' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%select_ln299_1 = select i1 %and_ln299, i32 %num_res, i32 %select_ln302_2" [../src/ban_s3.cpp:299]   --->   Operation 97 'select' 'select_ln299_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %and_ln32_1, i32 %select_ln302_2, i32 %select_ln299_1" [../src/ban_s3.cpp:32]   --->   Operation 98 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_1)   --->   "%select_ln35_1 = select i1 %and_ln35_1, i32 %select_ln302_4, i32 %select_ln32_1" [../src/ban_s3.cpp:35]   --->   Operation 99 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_1 = select i1 %and_ln43_2, i32 %select_ln302_2, i32 %select_ln35_1" [../src/ban_s3.cpp:43]   --->   Operation 100 'select' 'select_ln43_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln293_1)   --->   "%select_ln296_1 = select i1 %and_ln296_1, i32 %select_ln311, i32 %select_ln43_1" [../src/ban_s3.cpp:296]   --->   Operation 101 'select' 'select_ln296_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln293_1 = select i1 %and_ln293, i32 %num_res, i32 %select_ln296_1" [../src/ban_s3.cpp:293]   --->   Operation 102 'select' 'select_ln293_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_2)   --->   "%select_ln299_2 = select i1 %and_ln299, i32 %bitcast_ln294_2, i32 %select_ln302_4" [../src/ban_s3.cpp:299]   --->   Operation 103 'select' 'select_ln299_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32_2 = select i1 %and_ln32_1, i32 %select_ln302_4, i32 %select_ln299_2" [../src/ban_s3.cpp:32]   --->   Operation 104 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%or_ln43_1 = or i1 %and_ln43_2, i1 %and_ln35_1" [../src/ban_s3.cpp:43]   --->   Operation 105 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %or_ln43_1, i32 0, i32 %select_ln32_2" [../src/ban_s3.cpp:43]   --->   Operation 106 'select' 'select_ln43_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln296_2 = select i1 %and_ln296_1, i32 %num_res_3, i32 %select_ln43_2" [../src/ban_s3.cpp:296]   --->   Operation 107 'select' 'select_ln296_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln293_2 = select i1 %and_ln293, i32 %bitcast_ln294_2, i32 %select_ln296_2" [../src/ban_s3.cpp:293]   --->   Operation 108 'select' 'select_ln293_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_3 = select i1 %and_ln299, i31 %trunc_ln296, i31 0" [../src/ban_s3.cpp:299]   --->   Operation 109 'select' 'res_p_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_4 = select i1 %and_ln32_1, i31 %trunc_ln296, i31 %res_p_3" [../src/ban_s3.cpp:32]   --->   Operation 110 'select' 'res_p_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%zext_ln39 = zext i31 %res_p_4" [../src/ban_s3.cpp:39]   --->   Operation 111 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_5 = select i1 %and_ln35_1, i32 %res_p_1, i32 %zext_ln39" [../src/ban_s3.cpp:35]   --->   Operation 112 'select' 'res_p_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_6 = select i1 %and_ln43_2, i32 %res_p_2, i32 %res_p_5" [../src/ban_s3.cpp:43]   --->   Operation 113 'select' 'res_p_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_7 = select i1 %and_ln296_1, i32 0, i32 %res_p_6" [../src/ban_s3.cpp:296]   --->   Operation 114 'select' 'res_p_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_8 = select i1 %and_ln293, i32 %res_p, i32 %res_p_7" [../src/ban_s3.cpp:293]   --->   Operation 115 'select' 'res_p_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %res_p_8" [../src/ban_s3.cpp:329]   --->   Operation 116 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln293" [../src/ban_s3.cpp:329]   --->   Operation 117 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln293_1" [../src/ban_s3.cpp:329]   --->   Operation 118 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln293_2" [../src/ban_s3.cpp:329]   --->   Operation 119 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln329 = ret i128 %mrv_3" [../src/ban_s3.cpp:329]   --->   Operation 120 'ret' 'ret_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read          (read       ) [ 0011111]
p_read          (read       ) [ 0000000]
res_p           (trunc      ) [ 0011111]
trunc_ln296     (trunc      ) [ 0011111]
tmp             (bitselect  ) [ 0011111]
trunc_ln294_1   (partselect ) [ 0000000]
num_res_1       (bitcast    ) [ 0011111]
trunc_ln294_2   (partselect ) [ 0000000]
num_res         (bitcast    ) [ 0011111]
trunc_ln294_3   (partselect ) [ 0000000]
bitcast_ln294_2 (bitcast    ) [ 0011111]
trunc_ln302     (trunc      ) [ 0011110]
tmp_2           (mux        ) [ 0011100]
add             (fadd       ) [ 0000010]
icmp_ln302      (icmp       ) [ 0000000]
select_ln302    (select     ) [ 0000001]
icmp_ln302_1    (icmp       ) [ 0000000]
select_ln302_1  (select     ) [ 0000000]
select_ln302_2  (select     ) [ 0000001]
select_ln302_3  (select     ) [ 0000000]
select_ln302_4  (select     ) [ 0000001]
bitcast_ln293   (bitcast    ) [ 0000000]
tmp_s           (partselect ) [ 0000000]
trunc_ln293     (trunc      ) [ 0000000]
icmp_ln293      (icmp       ) [ 0000000]
icmp_ln293_1    (icmp       ) [ 0000000]
or_ln293        (or         ) [ 0000000]
tmp_1           (fcmp       ) [ 0000000]
and_ln293       (and        ) [ 0000000]
xor_ln293       (xor        ) [ 0000000]
xor_ln296       (xor        ) [ 0000000]
add_ln299       (add        ) [ 0000000]
tmp_9           (bitselect  ) [ 0000000]
xor_ln299       (xor        ) [ 0000000]
icmp_ln311      (icmp       ) [ 0000000]
num_res_2       (select     ) [ 0000000]
icmp_ln311_1    (icmp       ) [ 0000000]
num_res_3       (select     ) [ 0000000]
select_ln311    (select     ) [ 0000000]
bitcast_ln32    (bitcast    ) [ 0000000]
tmp_3           (partselect ) [ 0000000]
trunc_ln32      (trunc      ) [ 0000000]
icmp_ln32       (icmp       ) [ 0000000]
icmp_ln32_1     (icmp       ) [ 0000000]
or_ln32         (or         ) [ 0000000]
tmp_4           (fcmp       ) [ 0000000]
and_ln32        (and        ) [ 0000000]
xor_ln32        (xor        ) [ 0000000]
bitcast_ln35    (bitcast    ) [ 0000000]
tmp_5           (partselect ) [ 0000000]
trunc_ln35      (trunc      ) [ 0000000]
icmp_ln35       (icmp       ) [ 0000000]
icmp_ln35_1     (icmp       ) [ 0000000]
or_ln35         (or         ) [ 0000000]
tmp_6           (fcmp       ) [ 0000000]
and_ln35        (and        ) [ 0000000]
xor_ln35        (xor        ) [ 0000000]
res_p_1         (add        ) [ 0000000]
bitcast_ln43    (bitcast    ) [ 0000000]
tmp_7           (partselect ) [ 0000000]
trunc_ln43      (trunc      ) [ 0000000]
icmp_ln43       (icmp       ) [ 0000000]
icmp_ln43_1     (icmp       ) [ 0000000]
or_ln43         (or         ) [ 0000000]
tmp_8           (fcmp       ) [ 0000000]
and_ln43        (and        ) [ 0000000]
xor_ln43        (xor        ) [ 0000000]
res_p_2         (add        ) [ 0000000]
and_ln296       (and        ) [ 0000000]
and_ln299       (and        ) [ 0000000]
select_ln299    (select     ) [ 0000000]
and_ln299_1     (and        ) [ 0000000]
and_ln32_1      (and        ) [ 0000000]
select_ln32     (select     ) [ 0000000]
and_ln32_2      (and        ) [ 0000000]
and_ln35_1      (and        ) [ 0000000]
select_ln35     (select     ) [ 0000000]
and_ln43_1      (and        ) [ 0000000]
and_ln43_2      (and        ) [ 0000000]
select_ln43     (select     ) [ 0000000]
and_ln296_1     (and        ) [ 0000000]
select_ln296    (select     ) [ 0000000]
select_ln293    (select     ) [ 0000000]
select_ln299_1  (select     ) [ 0000000]
select_ln32_1   (select     ) [ 0000000]
select_ln35_1   (select     ) [ 0000000]
select_ln43_1   (select     ) [ 0000000]
select_ln296_1  (select     ) [ 0000000]
select_ln293_1  (select     ) [ 0000000]
select_ln299_2  (select     ) [ 0000000]
select_ln32_2   (select     ) [ 0000000]
or_ln43_1       (or         ) [ 0000000]
select_ln43_2   (select     ) [ 0000000]
select_ln296_2  (select     ) [ 0000000]
select_ln293_2  (select     ) [ 0000000]
res_p_3         (select     ) [ 0000000]
res_p_4         (select     ) [ 0000000]
zext_ln39       (zext       ) [ 0000000]
res_p_5         (select     ) [ 0000000]
res_p_6         (select     ) [ 0000000]
res_p_7         (select     ) [ 0000000]
res_p_8         (select     ) [ 0000000]
mrv             (insertvalue) [ 0000000]
mrv_1           (insertvalue) [ 0000000]
mrv_2           (insertvalue) [ 0000000]
mrv_3           (insertvalue) [ 0000000]
ret_ln329       (ret        ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="128" slack="0"/>
<pin id="68" dir="0" index="1" bw="128" slack="0"/>
<pin id="69" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="4"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="res_p_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="128" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res_p/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln296_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="128" slack="0"/>
<pin id="103" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln296/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="128" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="trunc_ln294_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="128" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="0" index="3" bw="7" slack="0"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln294_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="num_res_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="num_res_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln294_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="128" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="0" index="3" bw="8" slack="0"/>
<pin id="132" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln294_2/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="num_res_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="num_res/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln294_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="8" slack="0"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln294_3/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="bitcast_ln294_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln294_2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln302_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="128" slack="0"/>
<pin id="157" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln302/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="0" index="3" bw="32" slack="0"/>
<pin id="164" dir="0" index="4" bw="2" slack="0"/>
<pin id="165" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln302_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="4"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln302_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="0" index="2" bw="32" slack="4"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln302_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="4"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln302_1/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln302_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="32" slack="4"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln302_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="4"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_2/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln302_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="4"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_3/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln302_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="4"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_4/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bitcast_ln293_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="5"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln293/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln293_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln293/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln293_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln293_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="23" slack="0"/>
<pin id="242" dir="0" index="1" bw="23" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293_1/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln293_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln293/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="and_ln293_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln293/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln293_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln293/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln296_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="5"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln296/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln299_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="5"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln299/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln299_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln299/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln311_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="5"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="num_res_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="5"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln311_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="5"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311_1/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="num_res_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="5"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_3/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln311_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="5"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln32_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="0" index="3" bw="6" slack="0"/>
<pin id="327" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln32_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln32_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln32_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="23" slack="0"/>
<pin id="344" dir="0" index="1" bw="23" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln32_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln32_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln32_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bitcast_ln35_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln35_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln35_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln35_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="23" slack="0"/>
<pin id="391" dir="0" index="1" bw="23" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln35_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln35_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln35_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="res_p_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="5"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_p_1/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="bitcast_ln43_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_7_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln43_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln43_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln43_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="23" slack="0"/>
<pin id="443" dir="0" index="1" bw="23" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln43_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln43_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="xor_ln43_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="res_p_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="5"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_p_2/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln296_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln296/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln299_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln299/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln299_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="5"/>
<pin id="485" dir="0" index="2" bw="32" slack="1"/>
<pin id="486" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln299/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln299_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln299_1/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln32_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_1/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln32_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln32_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_2/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln35_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln35_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln43_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln43_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_2/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln43_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln296_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="5"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln296_1/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln296_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="5"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln293_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="5"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln299_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="5"/>
<pin id="567" dir="0" index="2" bw="32" slack="1"/>
<pin id="568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln299_1/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln32_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln35_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln43_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln296_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_1/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln293_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="5"/>
<pin id="602" dir="0" index="2" bw="32" slack="0"/>
<pin id="603" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_1/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln299_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="5"/>
<pin id="609" dir="0" index="2" bw="32" slack="1"/>
<pin id="610" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln299_2/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln32_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln43_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln43_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln296_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="32" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_2/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln293_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="5"/>
<pin id="644" dir="0" index="2" bw="32" slack="0"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln293_2/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="res_p_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="31" slack="5"/>
<pin id="651" dir="0" index="2" bw="31" slack="0"/>
<pin id="652" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_3/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="res_p_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="31" slack="5"/>
<pin id="658" dir="0" index="2" bw="31" slack="0"/>
<pin id="659" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_4/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln39_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="31" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="res_p_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_5/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="res_p_6_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_6/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="res_p_7_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_7/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="res_p_8_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="5"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_p_8/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="mrv_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="128" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="mrv_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="128" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="mrv_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="128" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="mrv_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="128" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="721" class="1005" name="n_read_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="res_p_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="5"/>
<pin id="731" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="res_p "/>
</bind>
</comp>

<comp id="739" class="1005" name="trunc_ln296_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="31" slack="5"/>
<pin id="741" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln296 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="5"/>
<pin id="747" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="751" class="1005" name="num_res_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="4"/>
<pin id="753" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_res_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="num_res_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="4"/>
<pin id="762" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_res "/>
</bind>
</comp>

<comp id="769" class="1005" name="bitcast_ln294_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="4"/>
<pin id="771" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bitcast_ln294_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="trunc_ln302_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="4"/>
<pin id="779" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln302 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="add_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="795" class="1005" name="select_ln302_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

<comp id="803" class="1005" name="select_ln302_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="select_ln302_4_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="60" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="66" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="66" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="66" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="66" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="113" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="66" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="127" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="66" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="66" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="123" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="137" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="170"><net_src comp="155" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="171"><net_src comp="159" pin="5"/><net_sink comp="72" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="177" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="172" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="208"><net_src comp="184" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="172" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="220" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="230" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="77" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="293" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="300" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="319" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="322" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="332" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="336" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="82" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="36" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="366" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="369" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="379" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="87" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="36" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="418" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="421" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="431" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="42" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="92" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="44" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="264" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="258" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="282" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="470" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="274" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="360" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="482" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="488" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="354" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="407" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="500" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="401" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="459" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="507" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="519" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="258" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="252" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="550" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="476" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="494" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="513" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="532" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="577" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="545" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="312" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="252" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="591" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="476" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="617"><net_src comp="494" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="532" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="513" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="28" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="612" pin="3"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="545" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="305" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="625" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="252" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="633" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="476" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="54" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="494" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="648" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="665"><net_src comp="655" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="513" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="413" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="662" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="532" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="465" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="666" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="545" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="56" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="674" pin="3"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="252" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="682" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="58" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="690" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="557" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="599" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="641" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="60" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="732"><net_src comp="97" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="742"><net_src comp="101" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="748"><net_src comp="105" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="754"><net_src comp="123" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="763"><net_src comp="137" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="772"><net_src comp="151" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="780"><net_src comp="155" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="786"><net_src comp="159" pin="5"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="791"><net_src comp="72" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="798"><net_src comp="177" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="806"><net_src comp="195" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="812"><net_src comp="803" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="816"><net_src comp="209" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="612" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.2 : p_read13 | {1 }
	Port: operator+.2 : n | {1 }
  - Chain level:
	State 1
		num_res_1 : 1
		num_res : 1
		bitcast_ln294_2 : 1
		tmp_2 : 2
		add : 3
	State 2
	State 3
	State 4
	State 5
		select_ln302 : 1
		select_ln302_1 : 1
		select_ln302_2 : 2
		select_ln302_3 : 1
		select_ln302_4 : 2
		tmp_4 : 2
		tmp_6 : 3
		tmp_8 : 3
	State 6
		tmp_s : 1
		trunc_ln293 : 1
		icmp_ln293 : 2
		icmp_ln293_1 : 2
		or_ln293 : 3
		and_ln293 : 3
		xor_ln293 : 3
		tmp_9 : 1
		xor_ln299 : 2
		num_res_2 : 1
		num_res_3 : 2
		select_ln311 : 1
		tmp_3 : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_1 : 2
		or_ln32 : 3
		and_ln32 : 3
		xor_ln32 : 3
		tmp_5 : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_1 : 2
		or_ln35 : 3
		and_ln35 : 3
		xor_ln35 : 3
		tmp_7 : 1
		trunc_ln43 : 1
		icmp_ln43 : 2
		icmp_ln43_1 : 2
		or_ln43 : 3
		and_ln43 : 3
		xor_ln43 : 3
		and_ln296 : 3
		and_ln299 : 3
		select_ln299 : 3
		and_ln299_1 : 3
		and_ln32_1 : 3
		select_ln32 : 3
		and_ln32_2 : 3
		and_ln35_1 : 3
		select_ln35 : 3
		and_ln43_1 : 3
		and_ln43_2 : 3
		select_ln43 : 4
		and_ln296_1 : 3
		select_ln296 : 5
		select_ln293 : 6
		select_ln299_1 : 3
		select_ln32_1 : 3
		select_ln35_1 : 3
		select_ln43_1 : 4
		select_ln296_1 : 5
		select_ln293_1 : 6
		select_ln299_2 : 3
		select_ln32_2 : 3
		or_ln43_1 : 3
		select_ln43_2 : 3
		select_ln296_2 : 4
		select_ln293_2 : 5
		res_p_3 : 3
		res_p_4 : 3
		zext_ln39 : 4
		res_p_5 : 5
		res_p_6 : 6
		res_p_7 : 7
		res_p_8 : 8
		mrv : 9
		mrv_1 : 10
		mrv_2 : 11
		mrv_3 : 12
		ret_ln329 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln302_fu_177  |    0    |    0    |    32   |
|          | select_ln302_1_fu_189 |    0    |    0    |    32   |
|          | select_ln302_2_fu_195 |    0    |    0    |    32   |
|          | select_ln302_3_fu_203 |    0    |    0    |    32   |
|          | select_ln302_4_fu_209 |    0    |    0    |    32   |
|          |    num_res_2_fu_293   |    0    |    0    |    32   |
|          |    num_res_3_fu_305   |    0    |    0    |    32   |
|          |  select_ln311_fu_312  |    0    |    0    |    32   |
|          |  select_ln299_fu_482  |    0    |    0    |    32   |
|          |   select_ln32_fu_500  |    0    |    0    |    32   |
|          |   select_ln35_fu_519  |    0    |    0    |    32   |
|          |   select_ln43_fu_538  |    0    |    0    |    32   |
|          |  select_ln296_fu_550  |    0    |    0    |    32   |
|          |  select_ln293_fu_557  |    0    |    0    |    32   |
|          | select_ln299_1_fu_564 |    0    |    0    |    32   |
|  select  |  select_ln32_1_fu_570 |    0    |    0    |    32   |
|          |  select_ln35_1_fu_577 |    0    |    0    |    32   |
|          |  select_ln43_1_fu_584 |    0    |    0    |    32   |
|          | select_ln296_1_fu_591 |    0    |    0    |    32   |
|          | select_ln293_1_fu_599 |    0    |    0    |    32   |
|          | select_ln299_2_fu_606 |    0    |    0    |    32   |
|          |  select_ln32_2_fu_612 |    0    |    0    |    32   |
|          |  select_ln43_2_fu_625 |    0    |    0    |    32   |
|          | select_ln296_2_fu_633 |    0    |    0    |    32   |
|          | select_ln293_2_fu_641 |    0    |    0    |    32   |
|          |     res_p_3_fu_648    |    0    |    0    |    31   |
|          |     res_p_4_fu_655    |    0    |    0    |    31   |
|          |     res_p_5_fu_666    |    0    |    0    |    32   |
|          |     res_p_6_fu_674    |    0    |    0    |    32   |
|          |     res_p_7_fu_682    |    0    |    0    |    32   |
|          |     res_p_8_fu_690    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_72       |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln302_fu_172   |    0    |    0    |    8    |
|          |  icmp_ln302_1_fu_184  |    0    |    0    |    8    |
|          |   icmp_ln293_fu_234   |    0    |    0    |    11   |
|          |  icmp_ln293_1_fu_240  |    0    |    0    |    16   |
|          |   icmp_ln311_fu_288   |    0    |    0    |    20   |
|   icmp   |  icmp_ln311_1_fu_300  |    0    |    0    |    20   |
|          |    icmp_ln32_fu_336   |    0    |    0    |    11   |
|          |   icmp_ln32_1_fu_342  |    0    |    0    |    16   |
|          |    icmp_ln35_fu_383   |    0    |    0    |    11   |
|          |   icmp_ln35_1_fu_389  |    0    |    0    |    16   |
|          |    icmp_ln43_fu_435   |    0    |    0    |    11   |
|          |   icmp_ln43_1_fu_441  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln299_fu_269   |    0    |    0    |    39   |
|    add   |     res_p_1_fu_413    |    0    |    0    |    39   |
|          |     res_p_2_fu_465    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln293_fu_252   |    0    |    0    |    2    |
|          |    and_ln32_fu_354    |    0    |    0    |    2    |
|          |    and_ln35_fu_401    |    0    |    0    |    2    |
|          |    and_ln43_fu_453    |    0    |    0    |    2    |
|          |    and_ln296_fu_470   |    0    |    0    |    2    |
|          |    and_ln299_fu_476   |    0    |    0    |    2    |
|    and   |   and_ln299_1_fu_488  |    0    |    0    |    2    |
|          |   and_ln32_1_fu_494   |    0    |    0    |    2    |
|          |   and_ln32_2_fu_507   |    0    |    0    |    2    |
|          |   and_ln35_1_fu_513   |    0    |    0    |    2    |
|          |   and_ln43_1_fu_526   |    0    |    0    |    2    |
|          |   and_ln43_2_fu_532   |    0    |    0    |    2    |
|          |   and_ln296_1_fu_545  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_2_fu_159     |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln293_fu_258   |    0    |    0    |    2    |
|          |    xor_ln296_fu_264   |    0    |    0    |    2    |
|    xor   |    xor_ln299_fu_282   |    0    |    0    |    2    |
|          |    xor_ln32_fu_360    |    0    |    0    |    2    |
|          |    xor_ln35_fu_407    |    0    |    0    |    2    |
|          |    xor_ln43_fu_459    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln293_fu_246    |    0    |    0    |    2    |
|          |     or_ln32_fu_348    |    0    |    0    |    2    |
|    or    |     or_ln35_fu_395    |    0    |    0    |    2    |
|          |     or_ln43_fu_447    |    0    |    0    |    2    |
|          |    or_ln43_1_fu_619   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   read   |   n_read_read_fu_60   |    0    |    0    |    0    |
|          |   p_read_read_fu_66   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_77       |    0    |    0    |    0    |
|   fcmp   |       grp_fu_82       |    0    |    0    |    0    |
|          |       grp_fu_87       |    0    |    0    |    0    |
|          |       grp_fu_92       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      res_p_fu_97      |    0    |    0    |    0    |
|          |   trunc_ln296_fu_101  |    0    |    0    |    0    |
|          |   trunc_ln302_fu_155  |    0    |    0    |    0    |
|   trunc  |   trunc_ln293_fu_230  |    0    |    0    |    0    |
|          |   trunc_ln32_fu_332   |    0    |    0    |    0    |
|          |   trunc_ln35_fu_379   |    0    |    0    |    0    |
|          |   trunc_ln43_fu_431   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_105      |    0    |    0    |    0    |
|          |      tmp_9_fu_274     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln294_1_fu_113 |    0    |    0    |    0    |
|          |  trunc_ln294_2_fu_127 |    0    |    0    |    0    |
|          |  trunc_ln294_3_fu_141 |    0    |    0    |    0    |
|partselect|      tmp_s_fu_220     |    0    |    0    |    0    |
|          |      tmp_3_fu_322     |    0    |    0    |    0    |
|          |      tmp_5_fu_369     |    0    |    0    |    0    |
|          |      tmp_7_fu_421     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln39_fu_662   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_697      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_703     |    0    |    0    |    0    |
|          |      mrv_2_fu_709     |    0    |    0    |    0    |
|          |      mrv_3_fu_715     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   227   |   1547  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      add_reg_788      |   32   |
|bitcast_ln294_2_reg_769|   32   |
|     n_read_reg_721    |   32   |
|   num_res_1_reg_751   |   32   |
|    num_res_reg_760    |   32   |
|     res_p_reg_729     |   32   |
| select_ln302_2_reg_803|   32   |
| select_ln302_4_reg_813|   32   |
|  select_ln302_reg_795 |   32   |
|     tmp_2_reg_783     |   32   |
|      tmp_reg_745      |    1   |
|  trunc_ln296_reg_739  |   31   |
|  trunc_ln302_reg_777  |    2   |
+-----------------------+--------+
|         Total         |   354  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_72 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_82 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_87 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_92 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   320  ||  2.135  ||    45   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |  1547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   354  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   581  |  1592  |
+-----------+--------+--------+--------+--------+
