

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_2_0_x1'
================================================================
* Date:           Sun Sep 18 13:59:58 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       49|     6553|  0.163 us|  21.841 us|   49|  6553|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_2_0_x1_loop_1_D_drain_IO_L1_out_wrapper_2_0_x1_loop_2   |       48|     6552|   2 ~ 273|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_2_0_x1_loop_3_D_drain_IO_L1_out_wrapper_2_0_x1_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_2_0_x1_loop_6                                          |      140|      140|        35|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_2_0_x1_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_2_0_x1_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      230|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      334|     -|
|Register             |        -|      -|      482|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      482|      564|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                   |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_877_fu_438_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_878_fu_509_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_879_fu_526_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_880_fu_514_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_881_fu_491_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_385_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_67_fu_327_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_373_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_503_p2               |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89028_fu_339_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_797_fu_367_p2           |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_798_fu_379_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_799_fu_391_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_800_fu_497_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_801_fu_532_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_802_fu_520_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_333_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln24097_fu_551_p2               |        or|   0|  0|   6|           6|           1|
    |ret_fu_361_p2                      |        or|   0|  0|   6|           6|           2|
    |select_ln24052_fu_345_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln890_35_fu_405_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_397_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 230|         110|          79|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_35_phi_fu_309_p4                |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_320_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_224_p4                   |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter2_v1_V_reg_242               |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1741_reg_268          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1742_reg_255          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_reg_281               |  14|          3|   32|         96|
    |c1_V_reg_198                                    |   9|          2|    3|          6|
    |c4_V_reg_294                                    |   9|          2|    3|          6|
    |c5_V_35_reg_305                                 |   9|          2|    5|         10|
    |c5_V_reg_316                                    |   9|          2|    5|         10|
    |c7_V_reg_220                                    |   9|          2|    4|          8|
    |c8_V_reg_231                                    |   9|          2|    5|         10|
    |fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_0_2_x1149_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten7_reg_187                         |   9|          2|    5|         10|
    |indvar_flatten_reg_209                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 334|         71|  327|       1057|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln691_879_reg_676                   |    5|   0|    5|          0|
    |add_ln691_880_reg_667                   |    5|   0|    5|          0|
    |add_ln691_881_reg_649                   |    3|   0|    3|          0|
    |add_ln890_67_reg_566                    |    5|   0|    5|          0|
    |ap_CS_fsm                               |   10|   0|   10|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_v1_V_reg_242       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1741_reg_268  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1742_reg_255  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_reg_281       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v1_V_reg_242       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1741_reg_268  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1742_reg_255  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_reg_281       |   32|   0|   32|          0|
    |c1_V_reg_198                            |    3|   0|    3|          0|
    |c4_V_reg_294                            |    3|   0|    3|          0|
    |c5_V_35_reg_305                         |    5|   0|    5|          0|
    |c5_V_reg_316                            |    5|   0|    5|          0|
    |c7_V_reg_220                            |    4|   0|    4|          0|
    |c8_V_reg_231                            |    5|   0|    5|          0|
    |icmp_ln890_797_reg_580                  |    1|   0|    1|          0|
    |icmp_ln890_798_reg_589                  |    1|   0|    1|          0|
    |icmp_ln890_798_reg_589_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln890_801_reg_681                  |    1|   0|    1|          0|
    |icmp_ln890_802_reg_672                  |    1|   0|    1|          0|
    |indvar_flatten7_reg_187                 |    5|   0|    5|          0|
    |indvar_flatten_reg_209                  |    8|   0|    8|          0|
    |local_D_V_addr_reg_602                  |    5|   0|    5|          0|
    |local_D_V_addr_reg_602_pp0_iter1_reg    |    5|   0|    5|          0|
    |local_D_V_load_1_reg_695                |  128|   0|  128|          0|
    |select_ln24052_reg_575                  |    3|   0|    3|          0|
    |select_ln890_35_reg_593                 |    4|   0|    4|          0|
    |trunc_ln890_reg_598                     |    2|   0|    2|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  482|   0|  482|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_1_x1182|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_1_x1182|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_1_x1182|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_0_x1181|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_0_x1181|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_0_x1181|       pointer|
|fifo_D_drain_PE_0_2_x1149_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_0_2_x1149|       pointer|
|fifo_D_drain_PE_0_2_x1149_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_0_2_x1149|       pointer|
|fifo_D_drain_PE_0_2_x1149_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_0_2_x1149|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 12 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 7 
12 --> 11 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x1182, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x1181, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_2_x1149, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x1182, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x1181, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_2_x1149, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:24049]   --->   Operation 21 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln24049 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:24049]   --->   Operation 22 'specmemcore' 'specmemcore_ln24049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln24052 = br void" [./dut.cpp:24052]   --->   Operation 23 'br' 'br_ln24052' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890_67, void %.loopexit426"   --->   Operation 24 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_878, void %.loopexit426"   --->   Operation 25 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln890_67 = add i5 %indvar_flatten7, i5 1"   --->   Operation 26 'add' 'add_ln890_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_2_0_x1_loop_1_D_drain_IO_L1_out_wrapper_2_0_x1_loop_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln89028 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 31 'icmp' 'icmp_ln89028' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln24052 = select i1 %icmp_ln89028, i3 0, i3 %c1_V" [./dut.cpp:24052]   --->   Operation 32 'select' 'select_ln24052' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_842"   --->   Operation 33 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_797)   --->   "%ret_166 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln24052, i3 0"   --->   Operation 34 'bitconcatenate' 'ret_166' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_797)   --->   "%ret = or i6 %ret_166, i6 2"   --->   Operation 35 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_797 = icmp_ult  i6 %ret, i6 42"   --->   Operation 36 'icmp' 'icmp_ln890_797' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln24054 = br i1 %icmp_ln890_797, void %.loopexit426, void %.preheader36.preheader.preheader" [./dut.cpp:24054]   --->   Operation 37 'br' 'br_ln24054' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln24061 = br void %.preheader36.preheader" [./dut.cpp:24061]   --->   Operation 38 'br' 'br_ln24061' <Predicate = (!icmp_ln890 & icmp_ln890_797)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln24120 = ret" [./dut.cpp:24120]   --->   Operation 39 'ret' 'ret_ln24120' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.split88, i8 0, void %.preheader36.preheader.preheader"   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_35, void %.split88, i4 0, void %.preheader36.preheader.preheader"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_877, void %.split88, i5 0, void %.preheader36.preheader.preheader"   --->   Operation 42 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 43 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln890_798 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 44 'icmp' 'icmp_ln890_798' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_798, void %.preheader36, void %.preheader5.preheader"   --->   Operation 45 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 46 'add' 'add_ln691' <Predicate = (!icmp_ln890_798)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln890_799 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 47 'icmp' 'icmp_ln890_799' <Predicate = (!icmp_ln890_798)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_799, i5 0, i5 %c8_V"   --->   Operation 48 'select' 'select_ln890' <Predicate = (!icmp_ln890_798)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln890_35 = select i1 %icmp_ln890_799, i4 %add_ln691, i4 %c7_V"   --->   Operation 49 'select' 'select_ln890_35' <Predicate = (!icmp_ln890_798)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_35, i32 2"   --->   Operation 50 'bitselect' 'tmp_463' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_35"   --->   Operation 51 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_463" [./dut.cpp:24071]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24071 = zext i6 %tmp" [./dut.cpp:24071]   --->   Operation 53 'zext' 'zext_ln24071' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln24071" [./dut.cpp:24071]   --->   Operation 54 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:24071]   --->   Operation 55 'load' 'out_data_V' <Predicate = (!icmp_ln890_798)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln691_877 = add i5 %select_ln890, i5 1"   --->   Operation 56 'add' 'add_ln691_877' <Predicate = (!icmp_ln890_798)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_2_0_x1_loop_3_D_drain_IO_L1_out_wrapper_2_0_x1_loop_4_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln24063 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:24063]   --->   Operation 59 'specpipeline' 'specpipeline_ln24063' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln24063 = specloopname void @_ssdm_op_SpecLoopName, void @empty_739" [./dut.cpp:24063]   --->   Operation 60 'specloopname' 'specloopname_ln24063' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.21ns)   --->   "%data_split_V_0_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_0_2_x1149" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'data_split_V_0_35' <Predicate = (!icmp_ln890_798)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:24071]   --->   Operation 62 'load' 'out_data_V' <Predicate = (!icmp_ln890_798)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 63 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 64 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 65 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 66 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.65ns)   --->   "%switch_ln24081 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split88, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:24081]   --->   Operation 67 'switch' 'switch_ln24081' <Predicate = (!icmp_ln890_798)> <Delay = 0.65>
ST_4 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln24081 = br void %.split88" [./dut.cpp:24081]   --->   Operation 68 'br' 'br_ln24081' <Predicate = (!icmp_ln890_798 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln24081 = br void %.split88" [./dut.cpp:24081]   --->   Operation 69 'br' 'br_ln24081' <Predicate = (!icmp_ln890_798 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln24081 = br void %.split88" [./dut.cpp:24081]   --->   Operation 70 'br' 'br_ln24081' <Predicate = (!icmp_ln890_798 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_35, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.preheader36"   --->   Operation 71 'phi' 'v1_V' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%v2_V_1742 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_35, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.preheader36"   --->   Operation 72 'phi' 'v2_V_1742' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%v2_V_1741 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_35, void %branch1, i32 %data_split_V_1, void %.preheader36"   --->   Operation 73 'phi' 'v2_V_1741' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_35, void %.preheader36"   --->   Operation 74 'phi' 'v2_V' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1742, i32 %v2_V_1741, i32 %v2_V"   --->   Operation 75 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.20ns)   --->   "%store_ln24083 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:24083]   --->   Operation 76 'store' 'store_ln24083' <Predicate = (!icmp_ln890_798)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader36.preheader"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 78 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.61>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_881, void %.loopexit, i3 0, void %.preheader5.preheader"   --->   Operation 79 'phi' 'c4_V' <Predicate = (icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln691_881 = add i3 %c4_V, i3 1"   --->   Operation 80 'add' 'add_ln691_881' <Predicate = (icmp_ln890_797)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.49ns)   --->   "%icmp_ln890_800 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 81 'icmp' 'icmp_ln890_800' <Predicate = (icmp_ln890_797)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln24087 = br i1 %icmp_ln890_800, void %.split20, void %.loopexit426.loopexit" [./dut.cpp:24087]   --->   Operation 83 'br' 'br_ln24087' <Predicate = (icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_500"   --->   Operation 84 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_797 & !icmp_ln890_800)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 0"   --->   Operation 85 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_797 & !icmp_ln890_800)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln24089 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:24089]   --->   Operation 86 'br' 'br_ln24089' <Predicate = (icmp_ln890_797 & !icmp_ln890_800)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 87 'br' 'br_ln890' <Predicate = (icmp_ln890_797 & !icmp_ln890_800 & !icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 88 'br' 'br_ln890' <Predicate = (icmp_ln890_797 & !icmp_ln890_800 & icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit426"   --->   Operation 89 'br' 'br_ln0' <Predicate = (icmp_ln890_797 & icmp_ln890_800)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln691_878 = add i3 %select_ln24052, i3 1"   --->   Operation 90 'add' 'add_ln691_878' <Predicate = (icmp_ln890_800) | (!icmp_ln890_797)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln890_800) | (!icmp_ln890_797)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%c5_V_35 = phi i5 %add_ln691_880, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 92 'phi' 'c5_V_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln691_880 = add i5 %c5_V_35, i5 1"   --->   Operation 93 'add' 'add_ln691_880' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.63ns)   --->   "%icmp_ln890_802 = icmp_eq  i5 %c5_V_35, i5 16"   --->   Operation 94 'icmp' 'icmp_ln890_802' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln24104 = br i1 %icmp_ln890_802, void %.split14, void %.loopexit.loopexit" [./dut.cpp:24104]   --->   Operation 96 'br' 'br_ln24104' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 97 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x1182" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read' <Predicate = (!icmp_ln890_802)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x1181, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (!icmp_ln890_802)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln24104 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:24104]   --->   Operation 99 'specpipeline' 'specpipeline_ln24104' <Predicate = (!icmp_ln890_802)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln24104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_543" [./dut.cpp:24104]   --->   Operation 100 'specloopname' 'specloopname_ln24104' <Predicate = (!icmp_ln890_802)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x1182" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read_1' <Predicate = (!icmp_ln890_802)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x1181, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln890_802)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln890_802)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_879, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 107 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_879 = add i5 %c5_V, i5 1"   --->   Operation 108 'add' 'add_ln691_879' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_801 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_801' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln24090 = br i1 %icmp_ln890_801, void %.split18, void %.loopexit.loopexit33" [./dut.cpp:24090]   --->   Operation 111 'br' 'br_ln24090' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:24097]   --->   Operation 112 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln24097 = zext i6 %tmp_s" [./dut.cpp:24097]   --->   Operation 113 'zext' 'zext_ln24097' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%local_D_V_addr_69 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln24097" [./dut.cpp:24097]   --->   Operation 114 'getelementptr' 'local_D_V_addr_69' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln24097 = or i6 %tmp_s, i6 1" [./dut.cpp:24097]   --->   Operation 115 'or' 'or_ln24097' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln24097" [./dut.cpp:24097]   --->   Operation 116 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%local_D_V_addr_70 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_89" [./dut.cpp:24097]   --->   Operation 117 'getelementptr' 'local_D_V_addr_70' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_69" [./dut.cpp:24097]   --->   Operation 118 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_801)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 119 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_70" [./dut.cpp:24097]   --->   Operation 119 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_801)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 2.41>
ST_13 : Operation 120 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_69" [./dut.cpp:24097]   --->   Operation 120 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_801)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 121 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x1181, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!icmp_ln890_801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 122 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_70" [./dut.cpp:24097]   --->   Operation 122 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_801)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 14 <SV = 7> <Delay = 1.21>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln24090 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:24090]   --->   Operation 123 'specpipeline' 'specpipeline_ln24090' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln24090 = specloopname void @_ssdm_op_SpecLoopName, void @empty_540" [./dut.cpp:24090]   --->   Operation 124 'specloopname' 'specloopname_ln24090' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x1181, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!icmp_ln890_801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln890_801)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_2_1_x1182]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_2_0_x1181]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_0_2_x1149]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
local_D_V                                       (alloca           ) [ 001111111111111]
specmemcore_ln24049                             (specmemcore      ) [ 000000000000000]
br_ln24052                                      (br               ) [ 011111111111111]
indvar_flatten7                                 (phi              ) [ 001000000000000]
c1_V                                            (phi              ) [ 001000000000000]
add_ln890_67                                    (add              ) [ 011111111111111]
icmp_ln890                                      (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
icmp_ln89028                                    (icmp             ) [ 000000000000000]
select_ln24052                                  (select           ) [ 000111111111111]
specloopname_ln1461                             (specloopname     ) [ 000000000000000]
ret_166                                         (bitconcatenate   ) [ 000000000000000]
ret                                             (or               ) [ 000000000000000]
icmp_ln890_797                                  (icmp             ) [ 001111111111111]
br_ln24054                                      (br               ) [ 000000000000000]
br_ln24061                                      (br               ) [ 001111111111111]
ret_ln24120                                     (ret              ) [ 000000000000000]
indvar_flatten                                  (phi              ) [ 000100000000000]
c7_V                                            (phi              ) [ 000100000000000]
c8_V                                            (phi              ) [ 000100000000000]
add_ln890                                       (add              ) [ 001111111111111]
icmp_ln890_798                                  (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
add_ln691                                       (add              ) [ 000000000000000]
icmp_ln890_799                                  (icmp             ) [ 000000000000000]
select_ln890                                    (select           ) [ 000000000000000]
select_ln890_35                                 (select           ) [ 001111111111111]
tmp_463                                         (bitselect        ) [ 000000000000000]
trunc_ln890                                     (trunc            ) [ 000111000000000]
tmp                                             (bitconcatenate   ) [ 000000000000000]
zext_ln24071                                    (zext             ) [ 000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 000111000000000]
add_ln691_877                                   (add              ) [ 001111111111111]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
specpipeline_ln24063                            (specpipeline     ) [ 000000000000000]
specloopname_ln24063                            (specloopname     ) [ 000000000000000]
data_split_V_0_35                               (read             ) [ 001111111111111]
out_data_V                                      (load             ) [ 000000000000000]
data_split_V_0                                  (trunc            ) [ 001111111111111]
data_split_V_1                                  (partselect       ) [ 001111111111111]
data_split_V_2                                  (partselect       ) [ 001111111111111]
data_split_V_3                                  (partselect       ) [ 001111111111111]
switch_ln24081                                  (switch           ) [ 001111111111111]
br_ln24081                                      (br               ) [ 001111111111111]
br_ln24081                                      (br               ) [ 001111111111111]
br_ln24081                                      (br               ) [ 001111111111111]
v1_V                                            (phi              ) [ 000101000000000]
v2_V_1742                                       (phi              ) [ 000101000000000]
v2_V_1741                                       (phi              ) [ 000101000000000]
v2_V                                            (phi              ) [ 000101000000000]
p_Result_s                                      (bitconcatenate   ) [ 000000000000000]
store_ln24083                                   (store            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
c4_V                                            (phi              ) [ 000000010000000]
add_ln691_881                                   (add              ) [ 001111111111111]
icmp_ln890_800                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln24087                                      (br               ) [ 000000000000000]
specloopname_ln1616                             (specloopname     ) [ 000000000000000]
icmp_ln870                                      (icmp             ) [ 001111111111111]
br_ln24089                                      (br               ) [ 000000000000000]
br_ln890                                        (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 000000000000000]
add_ln691_878                                   (add              ) [ 011111111111111]
br_ln0                                          (br               ) [ 011111111111111]
c5_V_35                                         (phi              ) [ 000000001000000]
add_ln691_880                                   (add              ) [ 001111111111111]
icmp_ln890_802                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln24104                                      (br               ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read   (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
specpipeline_ln24104                            (specpipeline     ) [ 000000000000000]
specloopname_ln24104                            (specloopname     ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read_1 (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 000000000000000]
br_ln0                                          (br               ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
c5_V                                            (phi              ) [ 000000000000100]
add_ln691_879                                   (add              ) [ 001111111111111]
icmp_ln890_801                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln24090                                      (br               ) [ 000000000000000]
tmp_s                                           (bitconcatenate   ) [ 000000000000000]
zext_ln24097                                    (zext             ) [ 000000000000000]
local_D_V_addr_69                               (getelementptr    ) [ 000000000000010]
or_ln24097                                      (or               ) [ 000000000000000]
tmp_89                                          (bitconcatenate   ) [ 000000000000000]
local_D_V_addr_70                               (getelementptr    ) [ 000000000000010]
local_D_V_load                                  (load             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
local_D_V_load_1                                (load             ) [ 000000000000101]
specpipeline_ln24090                            (specpipeline     ) [ 000000000000000]
specloopname_ln24090                            (specloopname     ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_2_1_x1182">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_1_x1182"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_2_0_x1181">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_0_x1181"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_0_2_x1149">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_0_2_x1149"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_2_0_x1_loop_1_D_drain_IO_L1_out_wrapper_2_0_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_842"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_2_0_x1_loop_3_D_drain_IO_L1_out_wrapper_2_0_x1_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_739"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_500"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_543"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_540"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="local_D_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_split_V_0_35_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0_35/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read/9 fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read_1/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="128" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 write_ln174/10 write_ln174/13 write_ln174/14 "/>
</bind>
</comp>

<comp id="156" class="1004" name="local_D_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="168" dir="0" index="4" bw="5" slack="0"/>
<pin id="169" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="128" slack="0"/>
<pin id="171" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln24083/5 local_D_V_load/12 local_D_V_load_1/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="local_D_V_addr_69_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_69/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="local_D_V_addr_70_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="64" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_70/12 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten7_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten7_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="c1_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="1"/>
<pin id="200" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="c1_V_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="3" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="c7_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="c7_V_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="c8_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="c8_V_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="v1_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="v1_V_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="32" slack="1"/>
<pin id="251" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="32" slack="1"/>
<pin id="253" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="v2_V_1742_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1742 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="v2_V_1742_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="32" slack="1"/>
<pin id="264" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="32" slack="1"/>
<pin id="266" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1742/5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="v2_V_1741_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1741 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="v2_V_1741_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="32" slack="1"/>
<pin id="277" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="32" slack="1"/>
<pin id="279" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1741/5 "/>
</bind>
</comp>

<comp id="281" class="1005" name="v2_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="v2_V_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="32" slack="1"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="32" slack="1"/>
<pin id="292" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="c4_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="1"/>
<pin id="296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="c4_V_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/7 "/>
</bind>
</comp>

<comp id="305" class="1005" name="c5_V_35_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_35 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="c5_V_35_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_35/8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="c5_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="c5_V_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln890_67_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_67/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln890_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln89028_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89028/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln24052_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24052/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ret_166_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_166/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="ret_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln890_797_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_797/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln890_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln890_798_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_798/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln691_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln890_799_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_799/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln890_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln890_35_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_35/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_463_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_463/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln890_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln24071_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24071/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln691_877_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_877/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="data_split_V_0_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="128" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="data_split_V_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="128" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="data_split_V_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="128" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="0" index="3" bw="8" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="data_split_V_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="128" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="8" slack="0"/>
<pin id="473" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Result_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="128" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="0" index="3" bw="32" slack="0"/>
<pin id="483" dir="0" index="4" bw="32" slack="0"/>
<pin id="484" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln691_881_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_881/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln890_800_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_800/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln870_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln691_878_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="3"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_878/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln691_880_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_880/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln890_802_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_802/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln691_879_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_879/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln890_801_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_801/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln24097_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24097/12 "/>
</bind>
</comp>

<comp id="551" class="1004" name="or_ln24097_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="6" slack="0"/>
<pin id="554" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24097/12 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_89_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/12 "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln890_67_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_67 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln890_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="575" class="1005" name="select_ln24052_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="3"/>
<pin id="577" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln24052 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln890_797_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_797 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln890_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln890_798_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_798 "/>
</bind>
</comp>

<comp id="593" class="1005" name="select_ln890_35_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_35 "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln890_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="1"/>
<pin id="600" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="602" class="1005" name="local_D_V_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="1"/>
<pin id="604" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln691_877_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_877 "/>
</bind>
</comp>

<comp id="613" class="1005" name="data_split_V_0_35_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_35 "/>
</bind>
</comp>

<comp id="621" class="1005" name="data_split_V_0_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="628" class="1005" name="data_split_V_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="data_split_V_2_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="data_split_V_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln691_881_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="0"/>
<pin id="651" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_881 "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln890_800_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_800 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln870_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln691_878_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_878 "/>
</bind>
</comp>

<comp id="667" class="1005" name="add_ln691_880_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_880 "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln890_802_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_802 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln691_879_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_879 "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln890_801_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_801 "/>
</bind>
</comp>

<comp id="685" class="1005" name="local_D_V_addr_69_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="1"/>
<pin id="687" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_69 "/>
</bind>
</comp>

<comp id="690" class="1005" name="local_D_V_addr_70_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_70 "/>
</bind>
</comp>

<comp id="695" class="1005" name="local_D_V_load_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="128" slack="1"/>
<pin id="697" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="116" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="118" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="162" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="185"><net_src comp="172" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="186"><net_src comp="178" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="191" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="191" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="202" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="202" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="28" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="213" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="213" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="224" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="235" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="235" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="391" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="224" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="405" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="397" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="413" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="442"><net_src comp="397" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="162" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="162" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="84" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="162" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="162" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="94" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="96" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="485"><net_src comp="104" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="245" pin="8"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="258" pin="8"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="271" pin="8"/><net_sink comp="478" pin=3"/></net>

<net id="489"><net_src comp="284" pin="8"/><net_sink comp="478" pin=4"/></net>

<net id="490"><net_src comp="478" pin="5"/><net_sink comp="162" pin=4"/></net>

<net id="495"><net_src comp="298" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="106" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="298" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="108" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="298" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="28" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="106" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="309" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="30" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="309" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="62" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="320" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="30" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="320" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="62" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="320" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="122" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="555"><net_src comp="538" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="124" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="126" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="128" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="551" pin="2"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="557" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="569"><net_src comp="327" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="574"><net_src comp="333" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="345" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="583"><net_src comp="367" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="373" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="592"><net_src comp="379" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="405" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="601"><net_src comp="421" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="156" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="611"><net_src comp="438" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="616"><net_src comp="136" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="624"><net_src comp="444" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="631"><net_src comp="448" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="271" pin=6"/></net>

<net id="638"><net_src comp="458" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="258" pin=6"/></net>

<net id="645"><net_src comp="468" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="245" pin=6"/></net>

<net id="652"><net_src comp="491" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="657"><net_src comp="497" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="503" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="509" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="670"><net_src comp="514" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="675"><net_src comp="520" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="526" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="684"><net_src comp="532" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="172" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="693"><net_src comp="178" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="698"><net_src comp="162" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_2_0_x1181 | {9 10 13 14 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_2_0_x1 : fifo_D_drain_D_drain_IO_L1_out_2_1_x1182 | {9 10 }
	Port: D_drain_IO_L1_out_wrapper_2_0_x1 : fifo_D_drain_PE_0_2_x1149 | {4 }
  - Chain level:
	State 1
		specmemcore_ln24049 : 1
	State 2
		add_ln890_67 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89028 : 1
		select_ln24052 : 2
		ret_166 : 3
		ret : 4
		icmp_ln890_797 : 4
		br_ln24054 : 5
	State 3
		add_ln890 : 1
		icmp_ln890_798 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_799 : 1
		select_ln890 : 2
		select_ln890_35 : 2
		tmp_463 : 3
		trunc_ln890 : 3
		tmp : 4
		zext_ln24071 : 5
		local_D_V_addr : 6
		out_data_V : 7
		add_ln691_877 : 3
	State 4
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
	State 5
		p_Result_s : 1
		store_ln24083 : 2
	State 6
	State 7
		add_ln691_881 : 1
		icmp_ln890_800 : 1
		br_ln24087 : 2
		icmp_ln870 : 1
		br_ln24089 : 2
	State 8
		add_ln691_880 : 1
		icmp_ln890_802 : 1
		br_ln24104 : 2
	State 9
	State 10
	State 11
	State 12
		add_ln691_879 : 1
		icmp_ln890_801 : 1
		br_ln24090 : 2
		tmp_s : 1
		zext_ln24097 : 2
		local_D_V_addr_69 : 3
		or_ln24097 : 2
		tmp_89 : 2
		local_D_V_addr_70 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 13
		write_ln174 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |      add_ln890_67_fu_327      |    0    |    12   |
|          |        add_ln890_fu_373       |    0    |    15   |
|          |        add_ln691_fu_385       |    0    |    12   |
|    add   |      add_ln691_877_fu_438     |    0    |    12   |
|          |      add_ln691_881_fu_491     |    0    |    10   |
|          |      add_ln691_878_fu_509     |    0    |    10   |
|          |      add_ln691_880_fu_514     |    0    |    12   |
|          |      add_ln691_879_fu_526     |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln890_fu_333       |    0    |    9    |
|          |      icmp_ln89028_fu_339      |    0    |    8    |
|          |     icmp_ln890_797_fu_367     |    0    |    10   |
|          |     icmp_ln890_798_fu_379     |    0    |    11   |
|   icmp   |     icmp_ln890_799_fu_391     |    0    |    9    |
|          |     icmp_ln890_800_fu_497     |    0    |    8    |
|          |       icmp_ln870_fu_503       |    0    |    8    |
|          |     icmp_ln890_802_fu_520     |    0    |    9    |
|          |     icmp_ln890_801_fu_532     |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |     select_ln24052_fu_345     |    0    |    3    |
|  select  |      select_ln890_fu_397      |    0    |    5    |
|          |     select_ln890_35_fu_405    |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | data_split_V_0_35_read_fu_136 |    0    |    0    |
|          |        grp_read_fu_142        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_148       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         ret_166_fu_353        |    0    |    0    |
|          |           tmp_fu_425          |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_478       |    0    |    0    |
|          |          tmp_s_fu_538         |    0    |    0    |
|          |         tmp_89_fu_557         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    or    |           ret_fu_361          |    0    |    0    |
|          |       or_ln24097_fu_551       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_463_fu_413        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln890_fu_421      |    0    |    0    |
|          |     data_split_V_0_fu_444     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |      zext_ln24071_fu_433      |    0    |    0    |
|          |      zext_ln24097_fu_546      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     data_split_V_1_fu_448     |    0    |    0    |
|partselect|     data_split_V_2_fu_458     |    0    |    0    |
|          |     data_split_V_3_fu_468     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   188   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_877_reg_608  |    5   |
|  add_ln691_878_reg_662  |    3   |
|  add_ln691_879_reg_676  |    5   |
|  add_ln691_880_reg_667  |    5   |
|  add_ln691_881_reg_649  |    3   |
|   add_ln890_67_reg_566  |    5   |
|    add_ln890_reg_584    |    8   |
|       c1_V_reg_198      |    3   |
|       c4_V_reg_294      |    3   |
|     c5_V_35_reg_305     |    5   |
|       c5_V_reg_316      |    5   |
|       c7_V_reg_220      |    4   |
|       c8_V_reg_231      |    5   |
|data_split_V_0_35_reg_613|   32   |
|  data_split_V_0_reg_621 |   32   |
|  data_split_V_1_reg_628 |   32   |
|  data_split_V_2_reg_635 |   32   |
|  data_split_V_3_reg_642 |   32   |
|    icmp_ln870_reg_658   |    1   |
|  icmp_ln890_797_reg_580 |    1   |
|  icmp_ln890_798_reg_589 |    1   |
|  icmp_ln890_800_reg_654 |    1   |
|  icmp_ln890_801_reg_681 |    1   |
|  icmp_ln890_802_reg_672 |    1   |
|    icmp_ln890_reg_571   |    1   |
| indvar_flatten7_reg_187 |    5   |
|  indvar_flatten_reg_209 |    8   |
|local_D_V_addr_69_reg_685|    5   |
|local_D_V_addr_70_reg_690|    5   |
|  local_D_V_addr_reg_602 |    5   |
| local_D_V_load_1_reg_695|   128  |
|  select_ln24052_reg_575 |    3   |
| select_ln890_35_reg_593 |    4   |
|   trunc_ln890_reg_598   |    2   |
|       v1_V_reg_242      |   32   |
|    v2_V_1741_reg_268    |   32   |
|    v2_V_1742_reg_255    |   32   |
|       v2_V_reg_281      |   32   |
+-------------------------+--------+
|          Total          |   519  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_148 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_162 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_162 |  p2  |   3  |   0  |    0   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   404  || 1.29243 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   188  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   48   |
|  Register |    -   |    -   |   519  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   519  |   236  |
+-----------+--------+--------+--------+--------+
