#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e40700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e40890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e332d0 .functor NOT 1, L_0x1e8e550, C4<0>, C4<0>, C4<0>;
L_0x1e8e330 .functor XOR 2, L_0x1e8e1d0, L_0x1e8e290, C4<00>, C4<00>;
L_0x1e8e440 .functor XOR 2, L_0x1e8e330, L_0x1e8e3a0, C4<00>, C4<00>;
v0x1e89e30_0 .net *"_ivl_10", 1 0, L_0x1e8e3a0;  1 drivers
v0x1e89f30_0 .net *"_ivl_12", 1 0, L_0x1e8e440;  1 drivers
v0x1e8a010_0 .net *"_ivl_2", 1 0, L_0x1e8d1f0;  1 drivers
v0x1e8a0d0_0 .net *"_ivl_4", 1 0, L_0x1e8e1d0;  1 drivers
v0x1e8a1b0_0 .net *"_ivl_6", 1 0, L_0x1e8e290;  1 drivers
v0x1e8a2e0_0 .net *"_ivl_8", 1 0, L_0x1e8e330;  1 drivers
v0x1e8a3c0_0 .net "a", 0 0, v0x1e86f60_0;  1 drivers
v0x1e8a460_0 .net "b", 0 0, v0x1e87000_0;  1 drivers
v0x1e8a500_0 .net "c", 0 0, v0x1e870a0_0;  1 drivers
v0x1e8a5a0_0 .var "clk", 0 0;
v0x1e8a640_0 .net "d", 0 0, v0x1e871e0_0;  1 drivers
v0x1e8a6e0_0 .net "out_pos_dut", 0 0, L_0x1e8e050;  1 drivers
v0x1e8a780_0 .net "out_pos_ref", 0 0, L_0x1e8bcb0;  1 drivers
v0x1e8a820_0 .net "out_sop_dut", 0 0, L_0x1e8cc10;  1 drivers
v0x1e8a8c0_0 .net "out_sop_ref", 0 0, L_0x1e61710;  1 drivers
v0x1e8a960_0 .var/2u "stats1", 223 0;
v0x1e8aa00_0 .var/2u "strobe", 0 0;
v0x1e8aaa0_0 .net "tb_match", 0 0, L_0x1e8e550;  1 drivers
v0x1e8ab70_0 .net "tb_mismatch", 0 0, L_0x1e332d0;  1 drivers
v0x1e8ac10_0 .net "wavedrom_enable", 0 0, v0x1e874b0_0;  1 drivers
v0x1e8ace0_0 .net "wavedrom_title", 511 0, v0x1e87550_0;  1 drivers
L_0x1e8d1f0 .concat [ 1 1 0 0], L_0x1e8bcb0, L_0x1e61710;
L_0x1e8e1d0 .concat [ 1 1 0 0], L_0x1e8bcb0, L_0x1e61710;
L_0x1e8e290 .concat [ 1 1 0 0], L_0x1e8e050, L_0x1e8cc10;
L_0x1e8e3a0 .concat [ 1 1 0 0], L_0x1e8bcb0, L_0x1e61710;
L_0x1e8e550 .cmp/eeq 2, L_0x1e8d1f0, L_0x1e8e440;
S_0x1e40a20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e40890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e336b0 .functor AND 1, v0x1e870a0_0, v0x1e871e0_0, C4<1>, C4<1>;
L_0x1e33a90 .functor NOT 1, v0x1e86f60_0, C4<0>, C4<0>, C4<0>;
L_0x1e33e70 .functor NOT 1, v0x1e87000_0, C4<0>, C4<0>, C4<0>;
L_0x1e340f0 .functor AND 1, L_0x1e33a90, L_0x1e33e70, C4<1>, C4<1>;
L_0x1e4b310 .functor AND 1, L_0x1e340f0, v0x1e870a0_0, C4<1>, C4<1>;
L_0x1e61710 .functor OR 1, L_0x1e336b0, L_0x1e4b310, C4<0>, C4<0>;
L_0x1e8b130 .functor NOT 1, v0x1e87000_0, C4<0>, C4<0>, C4<0>;
L_0x1e8b1a0 .functor OR 1, L_0x1e8b130, v0x1e871e0_0, C4<0>, C4<0>;
L_0x1e8b2b0 .functor AND 1, v0x1e870a0_0, L_0x1e8b1a0, C4<1>, C4<1>;
L_0x1e8b370 .functor NOT 1, v0x1e86f60_0, C4<0>, C4<0>, C4<0>;
L_0x1e8b440 .functor OR 1, L_0x1e8b370, v0x1e87000_0, C4<0>, C4<0>;
L_0x1e8b4b0 .functor AND 1, L_0x1e8b2b0, L_0x1e8b440, C4<1>, C4<1>;
L_0x1e8b630 .functor NOT 1, v0x1e87000_0, C4<0>, C4<0>, C4<0>;
L_0x1e8b6a0 .functor OR 1, L_0x1e8b630, v0x1e871e0_0, C4<0>, C4<0>;
L_0x1e8b5c0 .functor AND 1, v0x1e870a0_0, L_0x1e8b6a0, C4<1>, C4<1>;
L_0x1e8b830 .functor NOT 1, v0x1e86f60_0, C4<0>, C4<0>, C4<0>;
L_0x1e8b930 .functor OR 1, L_0x1e8b830, v0x1e871e0_0, C4<0>, C4<0>;
L_0x1e8b9f0 .functor AND 1, L_0x1e8b5c0, L_0x1e8b930, C4<1>, C4<1>;
L_0x1e8bba0 .functor XNOR 1, L_0x1e8b4b0, L_0x1e8b9f0, C4<0>, C4<0>;
v0x1e32c00_0 .net *"_ivl_0", 0 0, L_0x1e336b0;  1 drivers
v0x1e33000_0 .net *"_ivl_12", 0 0, L_0x1e8b130;  1 drivers
v0x1e333e0_0 .net *"_ivl_14", 0 0, L_0x1e8b1a0;  1 drivers
v0x1e337c0_0 .net *"_ivl_16", 0 0, L_0x1e8b2b0;  1 drivers
v0x1e33ba0_0 .net *"_ivl_18", 0 0, L_0x1e8b370;  1 drivers
v0x1e33f80_0 .net *"_ivl_2", 0 0, L_0x1e33a90;  1 drivers
v0x1e34200_0 .net *"_ivl_20", 0 0, L_0x1e8b440;  1 drivers
v0x1e854d0_0 .net *"_ivl_24", 0 0, L_0x1e8b630;  1 drivers
v0x1e855b0_0 .net *"_ivl_26", 0 0, L_0x1e8b6a0;  1 drivers
v0x1e85690_0 .net *"_ivl_28", 0 0, L_0x1e8b5c0;  1 drivers
v0x1e85770_0 .net *"_ivl_30", 0 0, L_0x1e8b830;  1 drivers
v0x1e85850_0 .net *"_ivl_32", 0 0, L_0x1e8b930;  1 drivers
v0x1e85930_0 .net *"_ivl_36", 0 0, L_0x1e8bba0;  1 drivers
L_0x7fd8e39dc018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e859f0_0 .net *"_ivl_38", 0 0, L_0x7fd8e39dc018;  1 drivers
v0x1e85ad0_0 .net *"_ivl_4", 0 0, L_0x1e33e70;  1 drivers
v0x1e85bb0_0 .net *"_ivl_6", 0 0, L_0x1e340f0;  1 drivers
v0x1e85c90_0 .net *"_ivl_8", 0 0, L_0x1e4b310;  1 drivers
v0x1e85d70_0 .net "a", 0 0, v0x1e86f60_0;  alias, 1 drivers
v0x1e85e30_0 .net "b", 0 0, v0x1e87000_0;  alias, 1 drivers
v0x1e85ef0_0 .net "c", 0 0, v0x1e870a0_0;  alias, 1 drivers
v0x1e85fb0_0 .net "d", 0 0, v0x1e871e0_0;  alias, 1 drivers
v0x1e86070_0 .net "out_pos", 0 0, L_0x1e8bcb0;  alias, 1 drivers
v0x1e86130_0 .net "out_sop", 0 0, L_0x1e61710;  alias, 1 drivers
v0x1e861f0_0 .net "pos0", 0 0, L_0x1e8b4b0;  1 drivers
v0x1e862b0_0 .net "pos1", 0 0, L_0x1e8b9f0;  1 drivers
L_0x1e8bcb0 .functor MUXZ 1, L_0x7fd8e39dc018, L_0x1e8b4b0, L_0x1e8bba0, C4<>;
S_0x1e86430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e40890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e86f60_0 .var "a", 0 0;
v0x1e87000_0 .var "b", 0 0;
v0x1e870a0_0 .var "c", 0 0;
v0x1e87140_0 .net "clk", 0 0, v0x1e8a5a0_0;  1 drivers
v0x1e871e0_0 .var "d", 0 0;
v0x1e872d0_0 .var/2u "fail", 0 0;
v0x1e87370_0 .var/2u "fail1", 0 0;
v0x1e87410_0 .net "tb_match", 0 0, L_0x1e8e550;  alias, 1 drivers
v0x1e874b0_0 .var "wavedrom_enable", 0 0;
v0x1e87550_0 .var "wavedrom_title", 511 0;
E_0x1e3f070/0 .event negedge, v0x1e87140_0;
E_0x1e3f070/1 .event posedge, v0x1e87140_0;
E_0x1e3f070 .event/or E_0x1e3f070/0, E_0x1e3f070/1;
S_0x1e86760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e86430;
 .timescale -12 -12;
v0x1e869a0_0 .var/2s "i", 31 0;
E_0x1e3ef10 .event posedge, v0x1e87140_0;
S_0x1e86aa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e86430;
 .timescale -12 -12;
v0x1e86ca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e86d80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e86430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e87730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e40890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e8be60 .functor NOT 1, v0x1e86f60_0, C4<0>, C4<0>, C4<0>;
L_0x1e8bef0 .functor NOT 1, v0x1e87000_0, C4<0>, C4<0>, C4<0>;
L_0x1e8c090 .functor AND 1, L_0x1e8be60, L_0x1e8bef0, C4<1>, C4<1>;
L_0x1e8c1a0 .functor NOT 1, v0x1e870a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e8c350 .functor AND 1, L_0x1e8c090, L_0x1e8c1a0, C4<1>, C4<1>;
L_0x1e8c460 .functor AND 1, L_0x1e8c350, v0x1e871e0_0, C4<1>, C4<1>;
L_0x1e8c670 .functor AND 1, v0x1e86f60_0, v0x1e87000_0, C4<1>, C4<1>;
L_0x1e8c7f0 .functor AND 1, L_0x1e8c670, v0x1e870a0_0, C4<1>, C4<1>;
L_0x1e8c900 .functor NOT 1, v0x1e871e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e8c970 .functor AND 1, L_0x1e8c7f0, L_0x1e8c900, C4<1>, C4<1>;
L_0x1e8cae0 .functor OR 1, L_0x1e8c460, L_0x1e8c970, C4<0>, C4<0>;
L_0x1e8cba0 .functor AND 1, v0x1e86f60_0, v0x1e87000_0, C4<1>, C4<1>;
L_0x1e8cc80 .functor AND 1, L_0x1e8cba0, v0x1e870a0_0, C4<1>, C4<1>;
L_0x1e8cd40 .functor AND 1, L_0x1e8cc80, v0x1e871e0_0, C4<1>, C4<1>;
L_0x1e8cc10 .functor OR 1, L_0x1e8cae0, L_0x1e8cd40, C4<0>, C4<0>;
L_0x1e8cf70 .functor NOT 1, v0x1e86f60_0, C4<0>, C4<0>, C4<0>;
L_0x1e8d070 .functor NOT 1, v0x1e87000_0, C4<0>, C4<0>, C4<0>;
L_0x1e8d0e0 .functor OR 1, L_0x1e8cf70, L_0x1e8d070, C4<0>, C4<0>;
L_0x1e8d290 .functor NOT 1, v0x1e870a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e8d300 .functor OR 1, L_0x1e8d0e0, L_0x1e8d290, C4<0>, C4<0>;
L_0x1e8d4c0 .functor OR 1, L_0x1e8d300, v0x1e871e0_0, C4<0>, C4<0>;
L_0x1e8d580 .functor OR 1, v0x1e86f60_0, v0x1e87000_0, C4<0>, C4<0>;
L_0x1e8d6b0 .functor NOT 1, v0x1e870a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e8d720 .functor OR 1, L_0x1e8d580, L_0x1e8d6b0, C4<0>, C4<0>;
L_0x1e8d900 .functor NOT 1, v0x1e871e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e8d970 .functor OR 1, L_0x1e8d720, L_0x1e8d900, C4<0>, C4<0>;
L_0x1e8db60 .functor AND 1, L_0x1e8d4c0, L_0x1e8d970, C4<1>, C4<1>;
L_0x1e8dc70 .functor OR 1, v0x1e86f60_0, v0x1e87000_0, C4<0>, C4<0>;
L_0x1e8ddd0 .functor OR 1, L_0x1e8dc70, v0x1e870a0_0, C4<0>, C4<0>;
L_0x1e8de90 .functor OR 1, L_0x1e8ddd0, v0x1e871e0_0, C4<0>, C4<0>;
L_0x1e8e050 .functor AND 1, L_0x1e8db60, L_0x1e8de90, C4<1>, C4<1>;
v0x1e878f0_0 .net *"_ivl_0", 0 0, L_0x1e8be60;  1 drivers
v0x1e879d0_0 .net *"_ivl_10", 0 0, L_0x1e8c460;  1 drivers
v0x1e87ab0_0 .net *"_ivl_12", 0 0, L_0x1e8c670;  1 drivers
v0x1e87ba0_0 .net *"_ivl_14", 0 0, L_0x1e8c7f0;  1 drivers
v0x1e87c80_0 .net *"_ivl_16", 0 0, L_0x1e8c900;  1 drivers
v0x1e87db0_0 .net *"_ivl_18", 0 0, L_0x1e8c970;  1 drivers
v0x1e87e90_0 .net *"_ivl_2", 0 0, L_0x1e8bef0;  1 drivers
v0x1e87f70_0 .net *"_ivl_20", 0 0, L_0x1e8cae0;  1 drivers
v0x1e88050_0 .net *"_ivl_22", 0 0, L_0x1e8cba0;  1 drivers
v0x1e881c0_0 .net *"_ivl_24", 0 0, L_0x1e8cc80;  1 drivers
v0x1e882a0_0 .net *"_ivl_26", 0 0, L_0x1e8cd40;  1 drivers
v0x1e88380_0 .net *"_ivl_30", 0 0, L_0x1e8cf70;  1 drivers
v0x1e88460_0 .net *"_ivl_32", 0 0, L_0x1e8d070;  1 drivers
v0x1e88540_0 .net *"_ivl_34", 0 0, L_0x1e8d0e0;  1 drivers
v0x1e88620_0 .net *"_ivl_36", 0 0, L_0x1e8d290;  1 drivers
v0x1e88700_0 .net *"_ivl_38", 0 0, L_0x1e8d300;  1 drivers
v0x1e887e0_0 .net *"_ivl_4", 0 0, L_0x1e8c090;  1 drivers
v0x1e889d0_0 .net *"_ivl_40", 0 0, L_0x1e8d4c0;  1 drivers
v0x1e88ab0_0 .net *"_ivl_42", 0 0, L_0x1e8d580;  1 drivers
v0x1e88b90_0 .net *"_ivl_44", 0 0, L_0x1e8d6b0;  1 drivers
v0x1e88c70_0 .net *"_ivl_46", 0 0, L_0x1e8d720;  1 drivers
v0x1e88d50_0 .net *"_ivl_48", 0 0, L_0x1e8d900;  1 drivers
v0x1e88e30_0 .net *"_ivl_50", 0 0, L_0x1e8d970;  1 drivers
v0x1e88f10_0 .net *"_ivl_52", 0 0, L_0x1e8db60;  1 drivers
v0x1e88ff0_0 .net *"_ivl_54", 0 0, L_0x1e8dc70;  1 drivers
v0x1e890d0_0 .net *"_ivl_56", 0 0, L_0x1e8ddd0;  1 drivers
v0x1e891b0_0 .net *"_ivl_58", 0 0, L_0x1e8de90;  1 drivers
v0x1e89290_0 .net *"_ivl_6", 0 0, L_0x1e8c1a0;  1 drivers
v0x1e89370_0 .net *"_ivl_8", 0 0, L_0x1e8c350;  1 drivers
v0x1e89450_0 .net "a", 0 0, v0x1e86f60_0;  alias, 1 drivers
v0x1e894f0_0 .net "b", 0 0, v0x1e87000_0;  alias, 1 drivers
v0x1e895e0_0 .net "c", 0 0, v0x1e870a0_0;  alias, 1 drivers
v0x1e896d0_0 .net "d", 0 0, v0x1e871e0_0;  alias, 1 drivers
v0x1e899d0_0 .net "out_pos", 0 0, L_0x1e8e050;  alias, 1 drivers
v0x1e89a90_0 .net "out_sop", 0 0, L_0x1e8cc10;  alias, 1 drivers
S_0x1e89c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e40890;
 .timescale -12 -12;
E_0x1e289f0 .event anyedge, v0x1e8aa00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e8aa00_0;
    %nor/r;
    %assign/vec4 v0x1e8aa00_0, 0;
    %wait E_0x1e289f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e86430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e872d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e87370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e86430;
T_4 ;
    %wait E_0x1e3f070;
    %load/vec4 v0x1e87410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e872d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e86430;
T_5 ;
    %wait E_0x1e3ef10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %wait E_0x1e3ef10;
    %load/vec4 v0x1e872d0_0;
    %store/vec4 v0x1e87370_0, 0, 1;
    %fork t_1, S_0x1e86760;
    %jmp t_0;
    .scope S_0x1e86760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e869a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e869a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e3ef10;
    %load/vec4 v0x1e869a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e869a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e869a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e86430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e3f070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e871e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e870a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e87000_0, 0;
    %assign/vec4 v0x1e86f60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e872d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e87370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e40890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e8a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e8aa00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e40890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e8a5a0_0;
    %inv;
    %store/vec4 v0x1e8a5a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e40890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e87140_0, v0x1e8ab70_0, v0x1e8a3c0_0, v0x1e8a460_0, v0x1e8a500_0, v0x1e8a640_0, v0x1e8a8c0_0, v0x1e8a820_0, v0x1e8a780_0, v0x1e8a6e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e40890;
T_9 ;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e40890;
T_10 ;
    %wait E_0x1e3f070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e8a960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
    %load/vec4 v0x1e8aaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e8a960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e8a8c0_0;
    %load/vec4 v0x1e8a8c0_0;
    %load/vec4 v0x1e8a820_0;
    %xor;
    %load/vec4 v0x1e8a8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e8a780_0;
    %load/vec4 v0x1e8a780_0;
    %load/vec4 v0x1e8a6e0_0;
    %xor;
    %load/vec4 v0x1e8a780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e8a960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e8a960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter3/response1/top_module.sv";
