<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_757"/><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_757"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmpc" slack="46.365" period="50.000" constraintValue="50.000" deviceLimit="3.635" freqLimit="275.103" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_757"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;</twConstName><twItemCnt>138212</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10667</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.512</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tkp_reg (P150.OCE), 104 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.744</twSlack><twSrc BELType="RAM">XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tkp_reg</twDest><twTotPathDel>11.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tkp_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOB13</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>XLXN_660&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y27.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_222/stack2_3_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_lut&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_3</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_1</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_4_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tnp_or0000</twComp><twBEL>XLXI_300/tkp_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P150.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>XLXI_300/tkp_reg_not0001</twComp></twPathDel><twPathDel><twSite>P150.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tkp</twComp><twBEL>XLXI_300/tkp_reg</twBEL></twPathDel><twLogDel>5.210</twLogDel><twRouteDel>6.046</twRouteDel><twTotDel>11.256</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.789</twSlack><twSrc BELType="RAM">XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tkp_reg</twDest><twTotPathDel>11.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tkp_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOB12</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>XLXN_660&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y27.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_222/stack2_3_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_lut&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_3</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_1</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_4_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tnp_or0000</twComp><twBEL>XLXI_300/tkp_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P150.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>XLXI_300/tkp_reg_not0001</twComp></twPathDel><twPathDel><twSite>P150.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tkp</twComp><twBEL>XLXI_300/tkp_reg</twBEL></twPathDel><twLogDel>5.210</twLogDel><twRouteDel>6.001</twRouteDel><twTotDel>11.211</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.834</twSlack><twSrc BELType="RAM">XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tkp_reg</twDest><twTotPathDel>11.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tkp_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOB21</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>XLXN_660&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_222/stack2_1_1</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_lut&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_1_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_222/stack2_4_0</twComp><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>XLXI_300/Mcompar_tkp_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tnp_or0000</twComp><twBEL>XLXI_300/tkp_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P150.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>XLXI_300/tkp_reg_not0001</twComp></twPathDel><twPathDel><twSite>P150.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tkp</twComp><twBEL>XLXI_300/tkp_reg</twBEL></twPathDel><twLogDel>4.984</twLogDel><twRouteDel>6.182</twRouteDel><twTotDel>11.166</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tnp_reg (P151.OCE), 104 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.819</twSlack><twSrc BELType="RAM">XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnp_reg</twDest><twTotPathDel>11.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnp_reg</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>XLXN_656&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y44.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/tnp_end</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_392/Mem_37_1</twComp><twBEL>XLXI_300/tnp_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P151.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>XLXI_300/tnp_reg_not0001</twComp></twPathDel><twPathDel><twSite>P151.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tnp</twComp><twBEL>XLXI_300/tnp_reg</twBEL></twPathDel><twLogDel>5.431</twLogDel><twRouteDel>5.750</twRouteDel><twTotDel>11.181</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.973</twSlack><twSrc BELType="RAM">XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnp_reg</twDest><twTotPathDel>11.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnp_reg</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB11</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y46.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>XLXN_656&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y46.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_lut&lt;5&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_392/Mem_37_1</twComp><twBEL>XLXI_300/tnp_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P151.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>XLXI_300/tnp_reg_not0001</twComp></twPathDel><twPathDel><twSite>P151.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tnp</twComp><twBEL>XLXI_300/tnp_reg</twBEL></twPathDel><twLogDel>5.085</twLogDel><twRouteDel>5.942</twRouteDel><twTotDel>11.027</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.033</twSlack><twSrc BELType="RAM">XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnp_reg</twDest><twTotPathDel>10.967</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnp_reg</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOB3</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_354/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>XLXN_656&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y44.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/tnp_end</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>XLXI_300/Mcompar_tnp_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_392/Mem_37_1</twComp><twBEL>XLXI_300/tnp_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P151.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>XLXI_300/tnp_reg_not0001</twComp></twPathDel><twPathDel><twSite>P151.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tnp</twComp><twBEL>XLXI_300/tnp_reg</twBEL></twPathDel><twLogDel>5.291</twLogDel><twRouteDel>5.676</twRouteDel><twTotDel>10.967</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tobm_reg (P96.OCE), 104 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.980</twSlack><twSrc BELType="FF">XLXI_12/front_t1us_0</twSrc><twDest BELType="FF">XLXI_300/tobm_reg</twDest><twTotPathDel>11.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_12/front_t1us_0</twSrc><twDest BELType='FF'>XLXI_300/tobm_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>SLICE_X12Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y44.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.830</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y44.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N2</twComp><twBEL>XLXI_300/tki_reg_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>XLXI_300/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/N21</twComp><twBEL>XLXI_300/tobm_reg_not0001131</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>XLXI_300/N213</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/N21</twComp><twBEL>XLXI_300/tobm_reg_not0001141</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>XLXI_300/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/tobm_reg_not0001</twComp><twBEL>XLXI_300/tobm_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P96.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.690</twDelInfo><twComp>XLXI_300/tobm_reg_not0001</twComp></twPathDel><twPathDel><twSite>P96.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>T_TEST2</twComp><twBEL>XLXI_300/tobm_reg</twBEL></twPathDel><twLogDel>3.704</twLogDel><twRouteDel>7.316</twRouteDel><twTotDel>11.020</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.164</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tobm_reg</twDest><twTotPathDel>10.828</twTotPathDel><twClkSkew dest = "0.114" src = "0.122">0.008</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tobm_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOB13</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>XLXN_644&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y35.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_222/stack2_3_2</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_222/stack2_2_4</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_222/stack2_3_7</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/tobm_end</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/tobm_reg_not0001</twComp><twBEL>XLXI_300/tobm_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P96.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.690</twDelInfo><twComp>XLXI_300/tobm_reg_not0001</twComp></twPathDel><twPathDel><twSite>P96.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>T_TEST2</twComp><twBEL>XLXI_300/tobm_reg</twBEL></twPathDel><twLogDel>5.122</twLogDel><twRouteDel>5.706</twRouteDel><twTotDel>10.828</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.332</twSlack><twSrc BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tobm_reg</twDest><twTotPathDel>10.660</twTotPathDel><twClkSkew dest = "0.114" src = "0.122">0.008</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tobm_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOB17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.529</twDelInfo><twComp>XLXN_644&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_222/stack2_2_4</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_lut&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_222/stack2_3_7</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/tobm_end</twComp><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>XLXI_300/Mcompar_tobm_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/tobm_reg_not0001</twComp><twBEL>XLXI_300/tobm_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P96.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.690</twDelInfo><twComp>XLXI_300/tobm_reg_not0001</twComp></twPathDel><twPathDel><twSite>P96.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>T_TEST2</twComp><twBEL>XLXI_300/tobm_reg</twBEL></twPathDel><twLogDel>5.019</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>10.660</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_775</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y2.DIA9), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.512</twSlack><twSrc BELType="FF">XLXI_222/stack2_3_1</twSrc><twDest BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew dest = "0.049" src = "0.050">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/stack2_3_1</twSrc><twDest BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_775</twSrcClk><twPathDel><twSite>SLICE_X3Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_222/stack2_3_1</twComp><twBEL>XLXI_222/stack2_3_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIA9</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>XLXI_222/stack2_3_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_775</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y3.DIA12), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.546</twSlack><twSrc BELType="FF">XLXI_222/stack2_3_4</twSrc><twDest BELType="RAM">XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew dest = "0.050" src = "0.059">0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_222/stack2_3_4</twSrc><twDest BELType='RAM'>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_775</twSrcClk><twPathDel><twSite>SLICE_X2Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_222/stack2_3_4</twComp><twBEL>XLXI_222/stack2_3_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.DIA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>XLXI_222/stack2_3_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.302</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_775</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y3.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.567</twSlack><twSrc BELType="FF">XLXI_222/stack2_4_4</twSrc><twDest BELType="RAM">XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>0.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/stack2_4_4</twSrc><twDest BELType='RAM'>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_775</twSrcClk><twPathDel><twSite>SLICE_X3Y31.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_222/stack2_4_3</twComp><twBEL>XLXI_222/stack2_4_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.DIA4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>XLXI_222/stack2_4_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_355/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_775</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINLOWPULSE" name="Trpw" slack="47.224" period="50.000" constraintValue="25.000" deviceLimit="1.388" physResource="UART_TX/SR" logResource="XLXI_344/tx/txd_out/SR" locationPin="P69.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Trpw" slack="47.224" period="50.000" constraintValue="25.000" deviceLimit="1.388" physResource="UART_TX/SR" logResource="XLXI_344/tx/txd_out/SR" locationPin="P69.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="41" type="MINLOWPULSE" name="Trpw" slack="47.224" period="50.000" constraintValue="25.000" deviceLimit="1.388" physResource="Tnc/SR" logResource="XLXI_300/tnc_reg/SR" locationPin="P120.SR" clockNet="XLXN_791"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="OFFSETINDELAY" ><twConstHead uID="3"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">2</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinOff>-18.191</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X29Y44.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstOffIn anchorID="44" twDataPathType="twDataPathMaxDelay"><twSlack>68.191</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>-0.006</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;0&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>T_5MIN_sinhro_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>T_5MIN_sinhro_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">1.457</twDelInfo><twComp>XLXI_6/XLXI_38</twComp><twBEL>XLXI_6/XLXI_38.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.731</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_12/r_sync&lt;0&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>3.319</twLogDel><twRouteDel>3.484</twRouteDel><twTotDel>6.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.904</twRouteDel><twTotDel>-0.006</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (P184.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstOffIn anchorID="46" twDataPathType="twDataPathMaxDelay"><twSlack>68.412</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>0.011</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi8</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL><twBEL>data_ppi8.IFD_DELAY</twBEL><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P184.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>0.011</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (P184.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstOffIn anchorID="48" twDataPathType="twDataPathMinDelay"><twSlack>-21.893</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>0.887</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi8</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P184.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL><twBEL>data_ppi8.IFD_DELAY</twBEL><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P184.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>0.887</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X29Y44.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstOffIn anchorID="50" twDataPathType="twDataPathMinDelay"><twSlack>-20.389</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.868</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;0&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>T_5MIN_sinhro_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>T_5MIN_sinhro_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">1.166</twDelInfo><twComp>XLXI_6/XLXI_38</twComp><twBEL>XLXI_6/XLXI_38.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.472</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_12/r_sync&lt;0&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>2.605</twLogDel><twRouteDel>2.874</twRouteDel><twTotDel>5.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.123</twRouteDel><twTotDel>0.868</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="51" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">8</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMinOff>-18.389</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_7 (P193.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstOffIn anchorID="53" twDataPathType="twDataPathMaxDelay"><twSlack>68.389</twSlack><twSrc BELType="PAD">data_ppi&lt;7&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_7</twDest><twClkDel>-0.012</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;7&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;7&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;7&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>P193.PAD</twSrcSite><twPathDel><twSite>P193.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi&lt;7&gt;</twComp><twBEL>data_ppi&lt;7&gt;</twBEL><twBEL>XLXI_72/I_36_33</twBEL><twBEL>data_ppi&lt;7&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_7</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P193.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>-0.012</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_5 (P197.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstOffIn anchorID="55" twDataPathType="twDataPathMaxDelay"><twSlack>68.400</twSlack><twSrc BELType="PAD">data_ppi&lt;5&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_5</twDest><twClkDel>-0.001</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;5&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;5&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;5&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>P197.PAD</twSrcSite><twPathDel><twSite>P197.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi&lt;5&gt;</twComp><twBEL>data_ppi&lt;5&gt;</twBEL><twBEL>XLXI_72/I_36_31</twBEL><twBEL>data_ppi&lt;5&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_5</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P197.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>-0.001</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_6 (P196.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstOffIn anchorID="57" twDataPathType="twDataPathMaxDelay"><twSlack>68.400</twSlack><twSrc BELType="PAD">data_ppi&lt;6&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_6</twDest><twClkDel>-0.001</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;6&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;6&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;6&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>P196.PAD</twSrcSite><twPathDel><twSite>P196.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi&lt;6&gt;</twComp><twBEL>data_ppi&lt;6&gt;</twBEL><twBEL>XLXI_72/I_36_32</twBEL><twBEL>data_ppi&lt;6&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_6</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P196.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>-0.001</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_0 (P205.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstOffIn anchorID="59" twDataPathType="twDataPathMinDelay"><twSlack>-21.910</twSlack><twSrc BELType="PAD">data_ppi&lt;0&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_0</twDest><twClkDel>0.904</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;0&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;0&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;0&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P205.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P205.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi&lt;0&gt;</twComp><twBEL>data_ppi&lt;0&gt;</twBEL><twBEL>XLXI_72/I_36_37</twBEL><twBEL>data_ppi&lt;0&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_0</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P205.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>0.904</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_1 (P203.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstOffIn anchorID="61" twDataPathType="twDataPathMinDelay"><twSlack>-21.904</twSlack><twSrc BELType="PAD">data_ppi&lt;1&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_1</twDest><twClkDel>0.898</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;1&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;1&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P203.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P203.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi&lt;1&gt;</twComp><twBEL>data_ppi&lt;1&gt;</twBEL><twBEL>XLXI_72/I_36_36</twBEL><twBEL>data_ppi&lt;1&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_1</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P203.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>0.898</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_2 (P202.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstOffIn anchorID="63" twDataPathType="twDataPathMinDelay"><twSlack>-21.904</twSlack><twSrc BELType="PAD">data_ppi&lt;2&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_2</twDest><twClkDel>0.898</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;2&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;2&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P202.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P202.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi&lt;2&gt;</twComp><twBEL>data_ppi&lt;2&gt;</twBEL><twBEL>XLXI_72/I_36_35</twBEL><twBEL>data_ppi&lt;2&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_2</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_775</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P202.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>1441</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>XLXN_775</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>0.898</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="64"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="22.512" errors="0" errorRollup="0" items="0" itemsRollup="138212"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="22.512" actualRollup="N/A" errors="0" errorRollup="0" items="138212" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="65">2</twUnmetConstCnt><twDataSheet anchorID="66" twNameLen="15"><twSUH2ClkList anchorID="67" twDestWidth="13" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>T_5MIN_sinhro</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">20.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.426</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.910</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.879</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_775" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.866</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="68" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>8.326</twRiseRise><twFallRise>10.131</twFallRise><twRiseFall>11.256</twRiseFall><twFallFall>15.471</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="69" twDestWidth="13" twWorstWindow="3.702" twWorstSetup="-18.191" twWorstHold="21.893" twWorstSetupSlack="68.191" twWorstHoldSlack="-21.893" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>T_5MIN_sinhro</twSrc><twSUHSlackTime twSetupSlack = "68.191" twHoldSlack = "-20.389" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.191</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">20.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "68.412" twHoldSlack = "-21.893" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.893</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="70" twDestWidth="11" twWorstWindow="3.521" twWorstSetup="-18.389" twWorstHold="21.910" twWorstSetupSlack="68.389" twWorstHoldSlack="-21.910" ><twConstName>TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.426" twHoldSlack = "-21.910" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.426</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.910</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.421" twHoldSlack = "-21.904" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.421" twHoldSlack = "-21.904" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.405" twHoldSlack = "-21.884" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.405" twHoldSlack = "-21.884" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.400" twHoldSlack = "-21.879" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.879</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.400" twHoldSlack = "-21.879" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.400</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.879</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.389" twHoldSlack = "-21.866" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.389</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.866</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="71"><twErrCnt>10</twErrCnt><twScore>217392</twScore><twSetupScore>0</twSetupScore><twHoldScore>217392</twHoldScore><twConstCov><twPathCnt>138222</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19860</twConnCnt></twConstCov><twStats anchorID="72"><twMinPer>22.512</twMinPer><twFootnote number="1" /><twMaxFreq>44.421</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 15 12:17:20 2013 </twTimestamp></twFoot><twClientInfo anchorID="73"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 239 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
