$date
	Thu Nov  9 15:23:00 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Yt [3:0] $end
$var wire 4 " Yt1 [3:0] $end
$var reg 1 # clock $end
$scope module f $end
$var wire 1 $ clock $end
$var reg 4 % Yt [3:0] $end
$var reg 4 & Yt1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#10000
1#
1$
#20000
b1 &
b1 "
b1 %
b1 !
0#
0$
#30000
1#
1$
#40000
b10 &
b10 "
b10 %
b10 !
0#
0$
#50000
1#
1$
#60000
b11 &
b11 "
b11 %
b11 !
0#
0$
#70000
1#
1$
#80000
b100 &
b100 "
b100 %
b100 !
0#
0$
#90000
1#
1$
#100000
b101 &
b101 "
b101 %
b101 !
0#
0$
#110000
1#
1$
#120000
b0 &
b0 "
b0 %
b0 !
0#
0$
#130000
1#
1$
#140000
b1 &
b1 "
b1 %
b1 !
0#
0$
#150000
1#
1$
#160000
b10 &
b10 "
b10 %
b10 !
0#
0$
#170000
1#
1$
#180000
b11 &
b11 "
b11 %
b11 !
0#
0$
#190000
1#
1$
#200000
b100 &
b100 "
b100 %
b100 !
0#
0$
#210000
1#
1$
#220000
b101 &
b101 "
b101 %
b101 !
0#
0$
#230000
1#
1$
#240000
b0 &
b0 "
b0 %
b0 !
0#
0$
#250000
1#
1$
#260000
b1 &
b1 "
b1 %
b1 !
0#
0$
#270000
1#
1$
#280000
b10 &
b10 "
b10 %
b10 !
0#
0$
#290000
1#
1$
#300000
b11 &
b11 "
b11 %
b11 !
0#
0$
#310000
1#
1$
#320000
b100 &
b100 "
b100 %
b100 !
0#
0$
#330000
1#
1$
#340000
b101 &
b101 "
b101 %
b101 !
0#
0$
#350000
1#
1$
#360000
b0 &
b0 "
b0 %
b0 !
0#
0$
#370000
1#
1$
#380000
b1 &
b1 "
b1 %
b1 !
0#
0$
#390000
1#
1$
#400000
b10 &
b10 "
b10 %
b10 !
0#
0$
#410000
1#
1$
#420000
b11 &
b11 "
b11 %
b11 !
0#
0$
#430000
1#
1$
#440000
b100 &
b100 "
b100 %
b100 !
0#
0$
#450000
1#
1$
#460000
b101 &
b101 "
b101 %
b101 !
0#
0$
#470000
1#
1$
#480000
b0 &
b0 "
b0 %
b0 !
0#
0$
#490000
1#
1$
#500000
b1 &
b1 "
b1 %
b1 !
0#
0$
