// Seed: 3511348904
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    output wire id_6,
    input wire id_7,
    input wand id_8,
    input wire id_9,
    output supply1 id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    output tri id_14
);
  assign id_4 = 1;
  wire id_16;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3
);
  wire id_5;
  module_0(
      id_0, id_0, id_2, id_3, id_0, id_0, id_0, id_1, id_3, id_2, id_0, id_1, id_0, id_0, id_0
  );
endmodule
