

================================================================
== Vivado HLS Report for 'edge2pulse'
================================================================
* Date:           Wed Jun  1 12:58:47 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        edge2pulse
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.31|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.31ns
ST_1: stg_3 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %signal_r) nounwind, !map !7

ST_1: stg_4 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !13

ST_1: stg_5 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @edge2pulse_str) nounwind

ST_1: signal_read [1/1] 0.00ns
codeRepl:3  %signal_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %signal_r) nounwind

ST_1: stg_7 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: reg_V_load [1/1] 0.00ns
codeRepl:5  %reg_V_load = load i3* @reg_V, align 1

ST_1: tmp [1/1] 0.00ns
codeRepl:6  %tmp = trunc i3 %reg_V_load to i2

ST_1: p_Result_s [1/1] 0.00ns
codeRepl:7  %p_Result_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp, i1 %signal_read)

ST_1: stg_11 [1/1] 0.00ns
codeRepl:8  store i3 %p_Result_s, i3* @reg_V, align 1

ST_1: tmp_1 [1/1] 0.00ns
codeRepl:9  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %reg_V_load, i32 1)

ST_1: tmp_2 [1/1] 0.00ns
codeRepl:10  %tmp_2 = trunc i3 %reg_V_load to i1

ST_1: p_Result_1_not [1/1] 1.37ns
codeRepl:11  %p_Result_1_not = xor i1 %tmp_2, true

ST_1: tmp_3 [1/1] 1.37ns
codeRepl:12  %tmp_3 = or i1 %tmp_1, %p_Result_1_not

ST_1: stg_16 [1/1] 1.57ns
codeRepl:13  br i1 %tmp_3, label %_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge, label %0

ST_1: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind


 <State 2>: 1.57ns
ST_2: stg_18 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: stg_19 [1/1] 1.57ns
:2  br label %_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

ST_2: p_s [1/1] 0.00ns
_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:0  %p_s = phi i1 [ true, %0 ], [ false, %codeRepl ]

ST_2: stg_21 [1/1] 0.00ns
_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:1  ret i1 %p_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ signal_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f800a96b9c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f80096e24b0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3          (specbitsmap   ) [ 000]
stg_4          (specbitsmap   ) [ 000]
stg_5          (spectopmodule ) [ 000]
signal_read    (read          ) [ 000]
stg_7          (specinterface ) [ 000]
reg_V_load     (load          ) [ 000]
tmp            (trunc         ) [ 000]
p_Result_s     (bitconcatenate) [ 000]
stg_11         (store         ) [ 000]
tmp_1          (bitselect     ) [ 000]
tmp_2          (trunc         ) [ 000]
p_Result_1_not (xor           ) [ 000]
tmp_3          (or            ) [ 011]
stg_16         (br            ) [ 011]
stg_17         (wait          ) [ 000]
stg_18         (wait          ) [ 000]
stg_19         (br            ) [ 000]
p_s            (phi           ) [ 001]
stg_21         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="signal_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge2pulse_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="signal_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="signal_read/1 "/>
</bind>
</comp>

<comp id="38" class="1005" name="p_s_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="1"/>
<pin id="40" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_s_phi_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="1" slack="1"/>
<pin id="46" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reg_V_load_load_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_V_load/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_Result_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="2" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="stg_11_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_11/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_Result_1_not_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_1_not/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="tmp_3_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="38" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="50" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="32" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="50" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="50" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="72" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="84" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp : 1
		p_Result_s : 2
		stg_11 : 3
		tmp_1 : 1
		tmp_2 : 1
		p_Result_1_not : 2
		tmp_3 : 2
		stg_16 : 2
	State 2
		p_s : 1
		stg_21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    xor   |  p_Result_1_not_fu_84  |    0    |    1    |
|----------|------------------------|---------|---------|
|    or    |       tmp_3_fu_90      |    0    |    1    |
|----------|------------------------|---------|---------|
|   read   | signal_read_read_fu_32 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |        tmp_fu_54       |    0    |    0    |
|          |       tmp_2_fu_80      |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_58    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_1_fu_72      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    2    |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
| p_s_reg_38 |    1   |
|tmp_3_reg_96|    1   |
+------------+--------+
|    Total   |    2   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    2   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |    2   |
+-----------+--------+--------+
