// Seed: 2544172349
module module_0 (
    output uwire id_0,
    id_5,
    input  tri   id_1,
    output tri   id_2,
    output wor   id_3
);
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  assign id_2 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  reg id_7 = 1;
  always_ff id_0 <= id_7;
  logic id_8, id_9;
  wire id_10;
  assign id_0 = id_8;
  parameter id_11 = 1;
endmodule
