
---------- Begin Simulation Statistics ----------
final_tick                                23353618500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 171528                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304064                       # Number of bytes of host memory used
host_op_rate                                   172715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.10                       # Real time elapsed on the host
host_tick_rate                               81913897                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    48902623                       # Number of instructions simulated
sim_ops                                      49241106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023354                       # Number of seconds simulated
sim_ticks                                 23353618500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  38945625                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 32618644                       # number of cc regfile writes
system.cpu.committedInsts                    48902623                       # Number of Instructions Simulated
system.cpu.committedOps                      49241106                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.955107                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.955107                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          124668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1278059                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11030597                       # Number of branches executed
system.cpu.iew.exec_nop                          4299                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.295903                       # Inst execution rate
system.cpu.iew.exec_refs                     17693926                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7176477                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1325217                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12216686                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                503                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8441117                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            68422165                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10517449                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3500824                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              60528051                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     71                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1047                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1271020                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1150                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            276                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       687622                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         590437                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  63002332                       # num instructions consuming a value
system.cpu.iew.wb_count                      59940752                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.476812                       # average fanout of values written-back
system.cpu.iew.wb_producers                  30040293                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.283329                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59983852                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 80523553                       # number of integer regfile reads
system.cpu.int_regfile_writes                32407039                       # number of integer regfile writes
system.cpu.ipc                               1.047003                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.047003                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              42719362     66.72%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                82568      0.13%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    79      0.00%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  58      0.00%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2266503      3.54%     70.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc             893      0.00%     70.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     70.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               3771      0.01%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                11298      0.02%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21166      0.03%     70.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                13618      0.02%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7081      0.01%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5240      0.01%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            135      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11361138     17.74%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7535891     11.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               64028875                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    10778793                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.168343                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9049233     83.95%     83.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3088      0.03%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       6      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    13      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1520764     14.11%     98.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                205680      1.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               64508569                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          166348344                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     51485441                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          73495302                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   68417363                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  64028875                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 503                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19176759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            951130                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            196                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     17054687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      46582570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.374524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.200266                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16234317     34.85%     34.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7018692     15.07%     49.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14487327     31.10%     81.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7337376     15.75%     96.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1500889      3.22%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3969      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        46582570                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.370856                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               10299089                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           20021899                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      8455311                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          14099595                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              9334                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2550                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12216686                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8441117                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               250902384                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1562833                       # number of misc regfile writes
system.cpu.numCycles                         46707238                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   41386                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  28128                       # number of predicate regfile writes
system.cpu.timesIdled                            1751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  6114307                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 5585020                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        85160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        258904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       380534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        74042                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       762584                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          74042                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                16481692                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13878614                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1272855                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8702121                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8695108                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.919410                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41178                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           40133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              38195                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1938                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          442                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        16948760                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1270153                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     43987268                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.119526                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.119659                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        27323138     62.12%     62.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6992461     15.90%     78.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3654561      8.31%     86.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1193833      2.71%     89.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1596866      3.63%     92.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           38525      0.09%     92.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          345524      0.79%     93.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           30294      0.07%     93.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2812066      6.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     43987268                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             48906418                       # Number of instructions committed
system.cpu.commit.opsCommitted               49244901                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    14578935                       # Number of memory references committed
system.cpu.commit.loads                       8731779                       # Number of loads committed
system.cpu.commit.amos                            184                       # Number of atomic instructions committed
system.cpu.commit.membars                         202                       # Number of memory barriers committed
system.cpu.commit.branches                    9799131                       # Number of branches committed
system.cpu.commit.vector                      7157799                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    37978701                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29566                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32972254     66.96%     66.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        75116      0.15%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           65      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult      1556430      3.16%     70.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc          734      0.00%     70.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     70.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         3738      0.01%     70.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     70.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        11297      0.02%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20873      0.04%     70.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        13616      0.03%     70.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     70.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         6506      0.01%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         5106      0.01%     70.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     70.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8731779     17.73%     88.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5847156     11.87%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     49244901                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2812066                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     16280123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16280123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     16290812                       # number of overall hits
system.cpu.dcache.overall_hits::total        16290812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        59914                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          59914                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        59920                       # number of overall misses
system.cpu.dcache.overall_misses::total         59920                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1336527403                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1336527403                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1336527403                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1336527403                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     16340037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16340037                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     16350732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16350732                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003665                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22307.430701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22307.430701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22305.196979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22305.196979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        27473                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2559                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             648                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.529894                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.396605                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             92122                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       377286                       # number of writebacks
system.cpu.dcache.writebacks::total            377286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31105                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        28809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        28809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        28815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       349513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       378328                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    596613985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    596613985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    596902985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   4773314429                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5370217414                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20709.291714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20709.291714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20715.009023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 13657.044027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14194.607362                       # average overall mshr miss latency
system.cpu.dcache.replacements                 377286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10447421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10447421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    948143000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    948143000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10491488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10491488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21515.941634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21515.941634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20863                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483998500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483998500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20858.408033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20858.408033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5832690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5832690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    387744403                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    387744403                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5848520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5848520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24494.276879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24494.276879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112486985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112486985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20083.375290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20083.375290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        10689                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         10689                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        10695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        10695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000561                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000561                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       289000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       289000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000561                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 48166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 48166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       349513                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       349513                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   4773314429                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   4773314429                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 13657.044027                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 13657.044027                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           17                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           17                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       640000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       640000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.586207                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.586207                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 37647.058824                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 37647.058824                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       128500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       128500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.137931                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.137931                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        32125                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        32125                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued        60973921                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     62850160                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit      1421950                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          269                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       2510872                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.559040                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16669408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            378310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.062827                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    74.023373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   947.535667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.072288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.925328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          839                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.819336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.180664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          33080216                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         33080216                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  4317345                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               4433956                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34379570                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2180679                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1271020                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8007177                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2838                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               76624632                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4583979                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1292057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       86897387                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16481692                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8774481                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      44013796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2547444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  609                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             3                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2383                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  30630882                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1903                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           46582570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.874774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.020250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3280120      7.04%      7.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17685711     37.97%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  7204135     15.47%     60.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 18412604     39.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             46582570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.352872                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.860469                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     30626403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30626403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30626403                       # number of overall hits
system.cpu.icache.overall_hits::total        30626403                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4466                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4466                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4466                       # number of overall misses
system.cpu.icache.overall_misses::total          4466                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    160136454                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160136454                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    160136454                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160136454                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30630869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30630869                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30630869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30630869                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35856.796686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35856.796686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35856.796686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35856.796686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46535                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               749                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.129506                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3222                       # number of writebacks
system.cpu.icache.writebacks::total              3222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          731                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          731                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          731                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          731                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3735                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3735                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3735                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3735                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    135519963                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135519963                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    135519963                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    135519963                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36283.791968                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36283.791968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36283.791968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36283.791968                       # average overall mshr miss latency
system.cpu.icache.replacements                   3222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30626403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30626403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4466                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4466                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    160136454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160136454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30630869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30630869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35856.796686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35856.796686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          731                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          731                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3735                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3735                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    135519963                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135519963                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36283.791968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36283.791968                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.170591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30630137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8203.036154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.170591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61265472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61265472                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        9729                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3484907                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   76                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 276                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2593961                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 3962                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1676                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  23353618500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1271020                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8926234                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3148605                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          42739                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31224976                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1968996                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               71206454                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2533700                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 37009                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5899                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    112                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  29106                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           17061                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            83806200                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   173789554                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 93107182                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  9198768                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                32580                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps              57871010                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25935190                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2907                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 186                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4105359                       # count of insts added to the skid buffer
system.cpu.rob.reads                        107360972                       # The number of ROB reads
system.cpu.rob.writes                       134982696                       # The number of ROB writes
system.cpu.thread_0.numInsts                 48902623                       # Number of Instructions committed
system.cpu.thread_0.numOps                   49241106                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       308255                       # number of demand (read+write) hits
system.l2.demand_hits::total                   332949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1453                       # number of overall hits
system.l2.overall_hits::.cpu.data               23241                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       308255                       # number of overall hits
system.l2.overall_hits::total                  332949                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        41258                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49083                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2282                       # number of overall misses
system.l2.overall_misses::.cpu.data              5543                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        41258                       # number of overall misses
system.l2.overall_misses::total                 49083                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    122024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    334124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   2224706351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2680854351                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    122024000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    334124000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   2224706351                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2680854351                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            28784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       349513                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               382032                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           28784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       349513                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              382032                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.610977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.192572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.118044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128479                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.610977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.192572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.118044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128479                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53472.392638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 60278.549522                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 53921.817611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54618.795734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53472.392638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 60278.549522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 53921.817611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54618.795734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     64777                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               34862                       # number of writebacks
system.l2.writebacks::total                     34862                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher         4799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4804                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher         4799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4804                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        36459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44279                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        36459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       143854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           188133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    108338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    300753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1851886130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2260977130                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    108338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    300753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1851886130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3103307871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5364285001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.610977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.192399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.104314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115904                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.610977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.192399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.104314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.492454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47475.021911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 54307.150596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50793.662196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51062.063958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47475.021911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 54307.150596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50793.662196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 21572.621345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28513.259242                       # average overall mshr miss latency
system.l2.replacements                          80992                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       220278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           220278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       220278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       220278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       160226                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           160226                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       160226                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       160226                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       143854                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         143854                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3103307871                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3103307871                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 21572.621345                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21572.621345                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       379000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       379000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        18950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        18950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        15050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15050                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              4683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4687                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 894                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     58450500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      58450500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.160301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.160186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 65380.872483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65380.872483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     53052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.159763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.159649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59542.087542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59542.087542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    122024000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    122024000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.610977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.610977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53472.392638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53472.392638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    108338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    108338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.610977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.610977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47475.021911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47475.021911                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       308251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            326809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        41258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           45907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    275673500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2224706351                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2500379851                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       349509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        372716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.200327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.118046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 59297.375780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 53921.817611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54466.200166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         4799                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4801                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        36459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    247701000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1851886130                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2099587130                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.200241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.104315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 53303.421562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50793.662196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51077.388459                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 9                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               4                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.307692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.307692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data        20500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        20500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19750                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  991059                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1071084                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                61365                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 43                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                213580                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29425.016581                       # Cycle average of tags in use
system.l2.tags.total_refs                      783892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    450825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.738794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   24767.006536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  4658.010045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.755829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.142151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.897980                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         29550                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         7294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        19254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.901794                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078949                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6551377                       # Number of tag accesses
system.l2.tags.data_accesses                  6551377                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         146048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         354368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      2370112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      4468096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7338624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       146048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        37033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        69814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              114666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34862                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6253763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          15174008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    101487999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    191323499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             314239269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6253763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6253763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       95538428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95538428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       95538428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6253763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         15174008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    101487999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    191323499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            409777697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             113775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34862                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46129                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               890                       # Transaction distribution
system.membus.trans_dist::ReadExResp              890                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         113776                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       310345                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 310345                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9569728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9569728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              173770                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           466834195                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          573325000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            376450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       255140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       160230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46130                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           228816                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5581                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3735                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       372716                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10691                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1133969                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1144660                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       445184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     48358784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48803968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          309831                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2232640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           691878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.107022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 617832     89.30%     89.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  74046     10.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             691878                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23353618500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          887770973                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5618465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         567462000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            35321                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
