============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Mon Feb  3 10:45:43 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.401451s wall, 0.624004s user + 0.124801s system = 0.748805s CPU (53.4%)

RUN-1004 : used memory is 74 MB, reserved memory is 54 MB, peak memory is 74 MB
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.369331s wall, 0.639604s user + 0.093601s system = 0.733205s CPU (53.5%)

RUN-1004 : used memory is 114 MB, reserved memory is 92 MB, peak memory is 114 MB
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.393616s wall, 1.341609s user + 0.140401s system = 1.482009s CPU (106.3%)

RUN-1004 : used memory is 138 MB, reserved memory is 110 MB, peak memory is 160 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070757s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3): len = 57646.1, overlap = 13.5
PHY-3002 : Step(4): len = 51160, overlap = 13.5
PHY-3002 : Step(5): len = 46346.6, overlap = 13.5
PHY-3002 : Step(6): len = 42304.6, overlap = 13.5
PHY-3002 : Step(7): len = 38166.6, overlap = 13.75
PHY-3002 : Step(8): len = 34446.1, overlap = 14.25
PHY-3002 : Step(9): len = 31376.4, overlap = 16.5
PHY-3002 : Step(10): len = 27816.6, overlap = 18
PHY-3002 : Step(11): len = 24662.6, overlap = 18.5
PHY-3002 : Step(12): len = 22671.2, overlap = 19.75
PHY-3002 : Step(13): len = 20639, overlap = 20.25
PHY-3002 : Step(14): len = 17355.4, overlap = 22.25
PHY-3002 : Step(15): len = 16336, overlap = 22.5
PHY-3002 : Step(16): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(17): len = 16432.8, overlap = 17.5
PHY-3002 : Step(18): len = 16425.7, overlap = 17.5
PHY-3002 : Step(19): len = 16243.2, overlap = 17.5
PHY-3002 : Step(20): len = 15820.3, overlap = 17.75
PHY-3002 : Step(21): len = 15597.3, overlap = 17.75
PHY-3002 : Step(22): len = 15639.8, overlap = 18.75
PHY-3002 : Step(23): len = 15586.7, overlap = 17.75
PHY-3002 : Step(24): len = 15772.1, overlap = 14
PHY-3002 : Step(25): len = 15499.8, overlap = 13.25
PHY-3002 : Step(26): len = 15274.7, overlap = 13
PHY-3002 : Step(27): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(28): len = 15399.1, overlap = 17.25
PHY-3002 : Step(29): len = 15492.5, overlap = 13.25
PHY-3002 : Step(30): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(31): len = 15768, overlap = 17.25
PHY-3002 : Step(32): len = 15896.6, overlap = 17
PHY-3002 : Step(33): len = 16010.5, overlap = 17
PHY-3002 : Step(34): len = 16453.9, overlap = 11.5
PHY-3002 : Step(35): len = 16703.2, overlap = 11.5
PHY-3002 : Step(36): len = 16687.2, overlap = 12
PHY-3002 : Step(37): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004195s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(38): len = 17016.7, overlap = 12.25
PHY-3002 : Step(39): len = 16845.2, overlap = 12.25
PHY-3002 : Step(40): len = 16545.3, overlap = 12.5
PHY-3002 : Step(41): len = 16359.4, overlap = 14
PHY-3002 : Step(42): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(43): len = 16001.9, overlap = 16.5
PHY-3002 : Step(44): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(45): len = 15952.9, overlap = 16.5
PHY-3002 : Step(46): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(47): len = 16186.6, overlap = 15.25
PHY-3002 : Step(48): len = 16186.6, overlap = 15.25
PHY-3002 : Step(49): len = 16071.9, overlap = 15.75
PHY-3002 : Step(50): len = 16176, overlap = 14.5
PHY-3002 : Step(51): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(52): len = 16175.2, overlap = 32
PHY-3002 : Step(53): len = 16209.2, overlap = 32
PHY-3002 : Step(54): len = 16373, overlap = 30.75
PHY-3002 : Step(55): len = 16558.7, overlap = 29.25
PHY-3002 : Step(56): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(57): len = 16686.1, overlap = 27
PHY-3002 : Step(58): len = 16774.1, overlap = 27
PHY-3002 : Step(59): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(60): len = 17002.8, overlap = 25.25
PHY-3002 : Step(61): len = 17160, overlap = 25.75
PHY-3002 : Step(62): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(63): len = 17551.1, overlap = 24.75
PHY-3002 : Step(64): len = 17856.5, overlap = 23.5
PHY-3002 : Step(65): len = 17809.2, overlap = 23
PHY-3002 : Step(66): len = 17884.3, overlap = 23.25
PHY-3002 : Step(67): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(68): len = 18200.2, overlap = 24.25
PHY-3002 : Step(69): len = 18576.1, overlap = 22
PHY-3002 : Step(70): len = 18902.8, overlap = 23
PHY-3002 : Step(71): len = 19019.4, overlap = 23.75
PHY-3002 : Step(72): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(73): len = 19414.7, overlap = 23.75
PHY-3002 : Step(74): len = 19704.4, overlap = 22.75
PHY-3002 : Step(75): len = 19931.3, overlap = 24
PHY-3002 : Step(76): len = 19996.5, overlap = 23.25
PHY-3002 : Step(77): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035401s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (132.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(78): len = 22227, overlap = 3.75
PHY-3002 : Step(79): len = 22109.2, overlap = 6.25
PHY-3002 : Step(80): len = 21845, overlap = 7.75
PHY-3002 : Step(81): len = 21544.7, overlap = 9.75
PHY-3002 : Step(82): len = 21347.2, overlap = 12.75
PHY-3002 : Step(83): len = 21201.5, overlap = 14.5
PHY-3002 : Step(84): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(85): len = 21319.1, overlap = 14.5
PHY-3002 : Step(86): len = 21589.1, overlap = 13.5
PHY-3002 : Step(87): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(88): len = 21837.6, overlap = 13.5
PHY-3002 : Step(89): len = 22082.9, overlap = 13.5
PHY-3002 : Step(90): len = 22180.5, overlap = 13.25
PHY-3002 : Step(91): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.698156s wall, 2.854818s user + 0.858005s system = 3.712824s CPU (218.6%)

RUN-1004 : used memory is 147 MB, reserved memory is 119 MB, peak memory is 160 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014756s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.7%)

PHY-1001 : End global routing;  0.045041s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039130s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.201185s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (106.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.014993s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.009393s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (166.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.769190s wall, 3.712824s user + 0.062400s system = 3.775224s CPU (100.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.932959s wall, 3.900025s user + 0.078001s system = 3.978026s CPU (101.1%)

RUN-1004 : used memory is 197 MB, reserved memory is 168 MB, peak memory is 247 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.625159s wall, 10.124465s user + 0.093601s system = 10.218065s CPU (281.9%)

RUN-1004 : used memory is 198 MB, reserved memory is 169 MB, peak memory is 253 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.238081s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (100.8%)

RUN-1004 : used memory is 320 MB, reserved memory is 290 MB, peak memory is 324 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.872069s wall, 3.650423s user + 0.218401s system = 3.868825s CPU (10.5%)

RUN-1004 : used memory is 322 MB, reserved memory is 292 MB, peak memory is 325 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.655422s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (5.2%)

RUN-1004 : used memory is 253 MB, reserved memory is 223 MB, peak memory is 325 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.140375s wall, 5.694037s user + 0.436803s system = 6.130839s CPU (12.7%)

RUN-1004 : used memory is 218 MB, reserved memory is 188 MB, peak memory is 325 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.248707s wall, 1.248008s user + 0.124801s system = 1.372809s CPU (109.9%)

RUN-1004 : used memory is 211 MB, reserved memory is 186 MB, peak memory is 325 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068480s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (113.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(92): len = 74378.6, overlap = 13.5
PHY-3002 : Step(93): len = 63666.2, overlap = 13.5
PHY-3002 : Step(94): len = 57646.1, overlap = 13.5
PHY-3002 : Step(95): len = 51160, overlap = 13.5
PHY-3002 : Step(96): len = 46346.6, overlap = 13.5
PHY-3002 : Step(97): len = 42304.6, overlap = 13.5
PHY-3002 : Step(98): len = 38166.6, overlap = 13.75
PHY-3002 : Step(99): len = 34446.1, overlap = 14.25
PHY-3002 : Step(100): len = 31376.4, overlap = 16.5
PHY-3002 : Step(101): len = 27816.6, overlap = 18
PHY-3002 : Step(102): len = 24662.6, overlap = 18.5
PHY-3002 : Step(103): len = 22671.2, overlap = 19.75
PHY-3002 : Step(104): len = 20639, overlap = 20.25
PHY-3002 : Step(105): len = 17355.4, overlap = 22.25
PHY-3002 : Step(106): len = 16336, overlap = 22.5
PHY-3002 : Step(107): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(108): len = 16432.8, overlap = 17.5
PHY-3002 : Step(109): len = 16425.7, overlap = 17.5
PHY-3002 : Step(110): len = 16243.2, overlap = 17.5
PHY-3002 : Step(111): len = 15820.3, overlap = 17.75
PHY-3002 : Step(112): len = 15597.3, overlap = 17.75
PHY-3002 : Step(113): len = 15639.8, overlap = 18.75
PHY-3002 : Step(114): len = 15586.7, overlap = 17.75
PHY-3002 : Step(115): len = 15772.1, overlap = 14
PHY-3002 : Step(116): len = 15499.8, overlap = 13.25
PHY-3002 : Step(117): len = 15274.7, overlap = 13
PHY-3002 : Step(118): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(119): len = 15399.1, overlap = 17.25
PHY-3002 : Step(120): len = 15492.5, overlap = 13.25
PHY-3002 : Step(121): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(122): len = 15768, overlap = 17.25
PHY-3002 : Step(123): len = 15896.6, overlap = 17
PHY-3002 : Step(124): len = 16010.5, overlap = 17
PHY-3002 : Step(125): len = 16453.9, overlap = 11.5
PHY-3002 : Step(126): len = 16703.2, overlap = 11.5
PHY-3002 : Step(127): len = 16687.2, overlap = 12
PHY-3002 : Step(128): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(129): len = 17016.7, overlap = 12.25
PHY-3002 : Step(130): len = 16845.2, overlap = 12.25
PHY-3002 : Step(131): len = 16545.3, overlap = 12.5
PHY-3002 : Step(132): len = 16359.4, overlap = 14
PHY-3002 : Step(133): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(134): len = 16001.9, overlap = 16.5
PHY-3002 : Step(135): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(136): len = 15952.9, overlap = 16.5
PHY-3002 : Step(137): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(138): len = 16186.6, overlap = 15.25
PHY-3002 : Step(139): len = 16186.6, overlap = 15.25
PHY-3002 : Step(140): len = 16071.9, overlap = 15.75
PHY-3002 : Step(141): len = 16176, overlap = 14.5
PHY-3002 : Step(142): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(143): len = 16175.2, overlap = 32
PHY-3002 : Step(144): len = 16209.2, overlap = 32
PHY-3002 : Step(145): len = 16373, overlap = 30.75
PHY-3002 : Step(146): len = 16558.7, overlap = 29.25
PHY-3002 : Step(147): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(148): len = 16686.1, overlap = 27
PHY-3002 : Step(149): len = 16774.1, overlap = 27
PHY-3002 : Step(150): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(151): len = 17002.8, overlap = 25.25
PHY-3002 : Step(152): len = 17160, overlap = 25.75
PHY-3002 : Step(153): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(154): len = 17551.1, overlap = 24.75
PHY-3002 : Step(155): len = 17856.5, overlap = 23.5
PHY-3002 : Step(156): len = 17809.2, overlap = 23
PHY-3002 : Step(157): len = 17884.3, overlap = 23.25
PHY-3002 : Step(158): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(159): len = 18200.2, overlap = 24.25
PHY-3002 : Step(160): len = 18576.1, overlap = 22
PHY-3002 : Step(161): len = 18902.8, overlap = 23
PHY-3002 : Step(162): len = 19019.4, overlap = 23.75
PHY-3002 : Step(163): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(164): len = 19414.7, overlap = 23.75
PHY-3002 : Step(165): len = 19704.4, overlap = 22.75
PHY-3002 : Step(166): len = 19931.3, overlap = 24
PHY-3002 : Step(167): len = 19996.5, overlap = 23.25
PHY-3002 : Step(168): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038972s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(169): len = 22227, overlap = 3.75
PHY-3002 : Step(170): len = 22109.2, overlap = 6.25
PHY-3002 : Step(171): len = 21845, overlap = 7.75
PHY-3002 : Step(172): len = 21544.7, overlap = 9.75
PHY-3002 : Step(173): len = 21347.2, overlap = 12.75
PHY-3002 : Step(174): len = 21201.5, overlap = 14.5
PHY-3002 : Step(175): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(176): len = 21319.1, overlap = 14.5
PHY-3002 : Step(177): len = 21589.1, overlap = 13.5
PHY-3002 : Step(178): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(179): len = 21837.6, overlap = 13.5
PHY-3002 : Step(180): len = 22082.9, overlap = 13.5
PHY-3002 : Step(181): len = 22180.5, overlap = 13.25
PHY-3002 : Step(182): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.698155s wall, 2.558416s user + 0.811205s system = 3.369622s CPU (198.4%)

RUN-1004 : used memory is 217 MB, reserved memory is 191 MB, peak memory is 325 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013712s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.8%)

PHY-1001 : End global routing;  0.039179s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039027s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.020119s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (111.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.010979s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (142.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.007969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.611685s wall, 1.638011s user + 0.109201s system = 1.747211s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.763604s wall, 1.794012s user + 0.109201s system = 1.903212s CPU (107.9%)

RUN-1004 : used memory is 234 MB, reserved memory is 203 MB, peak memory is 325 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.855077s wall, 9.282060s user + 0.031200s system = 9.313260s CPU (326.2%)

RUN-1004 : used memory is 235 MB, reserved memory is 204 MB, peak memory is 325 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.158150s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (103.7%)

RUN-1004 : used memory is 331 MB, reserved memory is 301 MB, peak memory is 335 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.045987s wall, 3.697224s user + 0.187201s system = 3.884425s CPU (10.5%)

RUN-1004 : used memory is 333 MB, reserved memory is 303 MB, peak memory is 336 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.651359s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (5.4%)

RUN-1004 : used memory is 263 MB, reserved memory is 234 MB, peak memory is 336 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.232956s wall, 5.818837s user + 0.280802s system = 6.099639s CPU (12.6%)

RUN-1004 : used memory is 229 MB, reserved memory is 200 MB, peak memory is 336 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.324965s wall, 1.357209s user + 0.078001s system = 1.435209s CPU (108.3%)

RUN-1004 : used memory is 221 MB, reserved memory is 196 MB, peak memory is 336 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073141s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (128.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(183): len = 74378.6, overlap = 13.5
PHY-3002 : Step(184): len = 63666.2, overlap = 13.5
PHY-3002 : Step(185): len = 57646.1, overlap = 13.5
PHY-3002 : Step(186): len = 51160, overlap = 13.5
PHY-3002 : Step(187): len = 46346.6, overlap = 13.5
PHY-3002 : Step(188): len = 42304.6, overlap = 13.5
PHY-3002 : Step(189): len = 38166.6, overlap = 13.75
PHY-3002 : Step(190): len = 34446.1, overlap = 14.25
PHY-3002 : Step(191): len = 31376.4, overlap = 16.5
PHY-3002 : Step(192): len = 27816.6, overlap = 18
PHY-3002 : Step(193): len = 24662.6, overlap = 18.5
PHY-3002 : Step(194): len = 22671.2, overlap = 19.75
PHY-3002 : Step(195): len = 20639, overlap = 20.25
PHY-3002 : Step(196): len = 17355.4, overlap = 22.25
PHY-3002 : Step(197): len = 16336, overlap = 22.5
PHY-3002 : Step(198): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(199): len = 16432.8, overlap = 17.5
PHY-3002 : Step(200): len = 16425.7, overlap = 17.5
PHY-3002 : Step(201): len = 16243.2, overlap = 17.5
PHY-3002 : Step(202): len = 15820.3, overlap = 17.75
PHY-3002 : Step(203): len = 15597.3, overlap = 17.75
PHY-3002 : Step(204): len = 15639.8, overlap = 18.75
PHY-3002 : Step(205): len = 15586.7, overlap = 17.75
PHY-3002 : Step(206): len = 15772.1, overlap = 14
PHY-3002 : Step(207): len = 15499.8, overlap = 13.25
PHY-3002 : Step(208): len = 15274.7, overlap = 13
PHY-3002 : Step(209): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(210): len = 15399.1, overlap = 17.25
PHY-3002 : Step(211): len = 15492.5, overlap = 13.25
PHY-3002 : Step(212): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(213): len = 15768, overlap = 17.25
PHY-3002 : Step(214): len = 15896.6, overlap = 17
PHY-3002 : Step(215): len = 16010.5, overlap = 17
PHY-3002 : Step(216): len = 16453.9, overlap = 11.5
PHY-3002 : Step(217): len = 16703.2, overlap = 11.5
PHY-3002 : Step(218): len = 16687.2, overlap = 12
PHY-3002 : Step(219): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(220): len = 17016.7, overlap = 12.25
PHY-3002 : Step(221): len = 16845.2, overlap = 12.25
PHY-3002 : Step(222): len = 16545.3, overlap = 12.5
PHY-3002 : Step(223): len = 16359.4, overlap = 14
PHY-3002 : Step(224): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(225): len = 16001.9, overlap = 16.5
PHY-3002 : Step(226): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(227): len = 15952.9, overlap = 16.5
PHY-3002 : Step(228): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(229): len = 16186.6, overlap = 15.25
PHY-3002 : Step(230): len = 16186.6, overlap = 15.25
PHY-3002 : Step(231): len = 16071.9, overlap = 15.75
PHY-3002 : Step(232): len = 16176, overlap = 14.5
PHY-3002 : Step(233): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(234): len = 16175.2, overlap = 32
PHY-3002 : Step(235): len = 16209.2, overlap = 32
PHY-3002 : Step(236): len = 16373, overlap = 30.75
PHY-3002 : Step(237): len = 16558.7, overlap = 29.25
PHY-3002 : Step(238): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(239): len = 16686.1, overlap = 27
PHY-3002 : Step(240): len = 16774.1, overlap = 27
PHY-3002 : Step(241): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(242): len = 17002.8, overlap = 25.25
PHY-3002 : Step(243): len = 17160, overlap = 25.75
PHY-3002 : Step(244): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(245): len = 17551.1, overlap = 24.75
PHY-3002 : Step(246): len = 17856.5, overlap = 23.5
PHY-3002 : Step(247): len = 17809.2, overlap = 23
PHY-3002 : Step(248): len = 17884.3, overlap = 23.25
PHY-3002 : Step(249): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(250): len = 18200.2, overlap = 24.25
PHY-3002 : Step(251): len = 18576.1, overlap = 22
PHY-3002 : Step(252): len = 18902.8, overlap = 23
PHY-3002 : Step(253): len = 19019.4, overlap = 23.75
PHY-3002 : Step(254): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(255): len = 19414.7, overlap = 23.75
PHY-3002 : Step(256): len = 19704.4, overlap = 22.75
PHY-3002 : Step(257): len = 19931.3, overlap = 24
PHY-3002 : Step(258): len = 19996.5, overlap = 23.25
PHY-3002 : Step(259): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039018s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(260): len = 22227, overlap = 3.75
PHY-3002 : Step(261): len = 22109.2, overlap = 6.25
PHY-3002 : Step(262): len = 21845, overlap = 7.75
PHY-3002 : Step(263): len = 21544.7, overlap = 9.75
PHY-3002 : Step(264): len = 21347.2, overlap = 12.75
PHY-3002 : Step(265): len = 21201.5, overlap = 14.5
PHY-3002 : Step(266): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(267): len = 21319.1, overlap = 14.5
PHY-3002 : Step(268): len = 21589.1, overlap = 13.5
PHY-3002 : Step(269): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(270): len = 21837.6, overlap = 13.5
PHY-3002 : Step(271): len = 22082.9, overlap = 13.5
PHY-3002 : Step(272): len = 22180.5, overlap = 13.25
PHY-3002 : Step(273): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004508s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.628977s wall, 2.433616s user + 0.764405s system = 3.198021s CPU (196.3%)

RUN-1004 : used memory is 225 MB, reserved memory is 199 MB, peak memory is 336 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014109s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.6%)

PHY-1001 : End global routing;  0.039462s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (158.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038989s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.017218s wall, 1.076407s user + 0.062400s system = 1.138807s CPU (112.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011255s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (138.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008241s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (189.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.634550s wall, 1.716011s user + 0.062400s system = 1.778411s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.794063s wall, 1.918812s user + 0.078001s system = 1.996813s CPU (111.3%)

RUN-1004 : used memory is 243 MB, reserved memory is 214 MB, peak memory is 336 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.944865s wall, 9.344460s user + 0.046800s system = 9.391260s CPU (318.9%)

RUN-1004 : used memory is 245 MB, reserved memory is 215 MB, peak memory is 336 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.154153s wall, 1.060807s user + 0.093601s system = 1.154407s CPU (100.0%)

RUN-1004 : used memory is 335 MB, reserved memory is 305 MB, peak memory is 339 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.968665s wall, 3.650423s user + 0.249602s system = 3.900025s CPU (10.5%)

RUN-1004 : used memory is 337 MB, reserved memory is 307 MB, peak memory is 340 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.627915s wall, 0.358802s user + 0.031200s system = 0.390002s CPU (4.5%)

RUN-1004 : used memory is 267 MB, reserved memory is 237 MB, peak memory is 340 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.112324s wall, 5.538036s user + 0.499203s system = 6.037239s CPU (12.5%)

RUN-1004 : used memory is 234 MB, reserved memory is 204 MB, peak memory is 340 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.162093s wall, 1.092007s user + 0.171601s system = 1.263608s CPU (108.7%)

RUN-1004 : used memory is 238 MB, reserved memory is 210 MB, peak memory is 340 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.641971s wall, 1.622410s user + 0.171601s system = 1.794012s CPU (109.3%)

RUN-1004 : used memory is 238 MB, reserved memory is 210 MB, peak memory is 340 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091778s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(274): len = 74378.6, overlap = 13.5
PHY-3002 : Step(275): len = 63666.2, overlap = 13.5
PHY-3002 : Step(276): len = 57646.1, overlap = 13.5
PHY-3002 : Step(277): len = 51160, overlap = 13.5
PHY-3002 : Step(278): len = 46346.6, overlap = 13.5
PHY-3002 : Step(279): len = 42304.6, overlap = 13.5
PHY-3002 : Step(280): len = 38166.6, overlap = 13.75
PHY-3002 : Step(281): len = 34446.1, overlap = 14.25
PHY-3002 : Step(282): len = 31376.4, overlap = 16.5
PHY-3002 : Step(283): len = 27816.6, overlap = 18
PHY-3002 : Step(284): len = 24662.6, overlap = 18.5
PHY-3002 : Step(285): len = 22671.2, overlap = 19.75
PHY-3002 : Step(286): len = 20639, overlap = 20.25
PHY-3002 : Step(287): len = 17355.4, overlap = 22.25
PHY-3002 : Step(288): len = 16336, overlap = 22.5
PHY-3002 : Step(289): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(290): len = 16432.8, overlap = 17.5
PHY-3002 : Step(291): len = 16425.7, overlap = 17.5
PHY-3002 : Step(292): len = 16243.2, overlap = 17.5
PHY-3002 : Step(293): len = 15820.3, overlap = 17.75
PHY-3002 : Step(294): len = 15597.3, overlap = 17.75
PHY-3002 : Step(295): len = 15639.8, overlap = 18.75
PHY-3002 : Step(296): len = 15586.7, overlap = 17.75
PHY-3002 : Step(297): len = 15772.1, overlap = 14
PHY-3002 : Step(298): len = 15499.8, overlap = 13.25
PHY-3002 : Step(299): len = 15274.7, overlap = 13
PHY-3002 : Step(300): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(301): len = 15399.1, overlap = 17.25
PHY-3002 : Step(302): len = 15492.5, overlap = 13.25
PHY-3002 : Step(303): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(304): len = 15768, overlap = 17.25
PHY-3002 : Step(305): len = 15896.6, overlap = 17
PHY-3002 : Step(306): len = 16010.5, overlap = 17
PHY-3002 : Step(307): len = 16453.9, overlap = 11.5
PHY-3002 : Step(308): len = 16703.2, overlap = 11.5
PHY-3002 : Step(309): len = 16687.2, overlap = 12
PHY-3002 : Step(310): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(311): len = 17016.7, overlap = 12.25
PHY-3002 : Step(312): len = 16845.2, overlap = 12.25
PHY-3002 : Step(313): len = 16545.3, overlap = 12.5
PHY-3002 : Step(314): len = 16359.4, overlap = 14
PHY-3002 : Step(315): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(316): len = 16001.9, overlap = 16.5
PHY-3002 : Step(317): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(318): len = 15952.9, overlap = 16.5
PHY-3002 : Step(319): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(320): len = 16186.6, overlap = 15.25
PHY-3002 : Step(321): len = 16186.6, overlap = 15.25
PHY-3002 : Step(322): len = 16071.9, overlap = 15.75
PHY-3002 : Step(323): len = 16176, overlap = 14.5
PHY-3002 : Step(324): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(325): len = 16175.2, overlap = 32
PHY-3002 : Step(326): len = 16209.2, overlap = 32
PHY-3002 : Step(327): len = 16373, overlap = 30.75
PHY-3002 : Step(328): len = 16558.7, overlap = 29.25
PHY-3002 : Step(329): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(330): len = 16686.1, overlap = 27
PHY-3002 : Step(331): len = 16774.1, overlap = 27
PHY-3002 : Step(332): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(333): len = 17002.8, overlap = 25.25
PHY-3002 : Step(334): len = 17160, overlap = 25.75
PHY-3002 : Step(335): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(336): len = 17551.1, overlap = 24.75
PHY-3002 : Step(337): len = 17856.5, overlap = 23.5
PHY-3002 : Step(338): len = 17809.2, overlap = 23
PHY-3002 : Step(339): len = 17884.3, overlap = 23.25
PHY-3002 : Step(340): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(341): len = 18200.2, overlap = 24.25
PHY-3002 : Step(342): len = 18576.1, overlap = 22
PHY-3002 : Step(343): len = 18902.8, overlap = 23
PHY-3002 : Step(344): len = 19019.4, overlap = 23.75
PHY-3002 : Step(345): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(346): len = 19414.7, overlap = 23.75
PHY-3002 : Step(347): len = 19704.4, overlap = 22.75
PHY-3002 : Step(348): len = 19931.3, overlap = 24
PHY-3002 : Step(349): len = 19996.5, overlap = 23.25
PHY-3002 : Step(350): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043666s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (107.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(351): len = 22227, overlap = 3.75
PHY-3002 : Step(352): len = 22109.2, overlap = 6.25
PHY-3002 : Step(353): len = 21845, overlap = 7.75
PHY-3002 : Step(354): len = 21544.7, overlap = 9.75
PHY-3002 : Step(355): len = 21347.2, overlap = 12.75
PHY-3002 : Step(356): len = 21201.5, overlap = 14.5
PHY-3002 : Step(357): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(358): len = 21319.1, overlap = 14.5
PHY-3002 : Step(359): len = 21589.1, overlap = 13.5
PHY-3002 : Step(360): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(361): len = 21837.6, overlap = 13.5
PHY-3002 : Step(362): len = 22082.9, overlap = 13.5
PHY-3002 : Step(363): len = 22180.5, overlap = 13.25
PHY-3002 : Step(364): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.906504s wall, 2.932819s user + 0.842405s system = 3.775224s CPU (198.0%)

RUN-1004 : used memory is 240 MB, reserved memory is 211 MB, peak memory is 340 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015566s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.2%)

PHY-1001 : End global routing;  0.048389s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (129.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044730s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (139.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.225793s wall, 1.248008s user + 0.078001s system = 1.326008s CPU (108.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011114s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (421.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.007983s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (195.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.954229s wall, 1.965613s user + 0.171601s system = 2.137214s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.139005s wall, 2.168414s user + 0.171601s system = 2.340015s CPU (109.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 221 MB, peak memory is 340 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.132706s wall, 9.391260s user + 0.109201s system = 9.500461s CPU (303.3%)

RUN-1004 : used memory is 251 MB, reserved memory is 221 MB, peak memory is 340 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.400465s wall, 1.388409s user + 0.062400s system = 1.450809s CPU (103.6%)

RUN-1004 : used memory is 338 MB, reserved memory is 308 MB, peak memory is 341 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.818585s wall, 2.433616s user + 0.109201s system = 2.542816s CPU (7.1%)

RUN-1004 : used memory is 340 MB, reserved memory is 309 MB, peak memory is 343 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.442482s wall, 0.218401s user + 0.046800s system = 0.265202s CPU (3.1%)

RUN-1004 : used memory is 269 MB, reserved memory is 240 MB, peak memory is 343 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.037361s wall, 4.555229s user + 0.296402s system = 4.851631s CPU (10.3%)

RUN-1004 : used memory is 236 MB, reserved memory is 206 MB, peak memory is 343 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.362150s wall, 1.419609s user + 0.062400s system = 1.482009s CPU (108.8%)

RUN-1004 : used memory is 244 MB, reserved memory is 217 MB, peak memory is 343 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075656s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (82.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(365): len = 74378.6, overlap = 13.5
PHY-3002 : Step(366): len = 63666.2, overlap = 13.5
PHY-3002 : Step(367): len = 57646.1, overlap = 13.5
PHY-3002 : Step(368): len = 51160, overlap = 13.5
PHY-3002 : Step(369): len = 46346.6, overlap = 13.5
PHY-3002 : Step(370): len = 42304.6, overlap = 13.5
PHY-3002 : Step(371): len = 38166.6, overlap = 13.75
PHY-3002 : Step(372): len = 34446.1, overlap = 14.25
PHY-3002 : Step(373): len = 31376.4, overlap = 16.5
PHY-3002 : Step(374): len = 27816.6, overlap = 18
PHY-3002 : Step(375): len = 24662.6, overlap = 18.5
PHY-3002 : Step(376): len = 22671.2, overlap = 19.75
PHY-3002 : Step(377): len = 20639, overlap = 20.25
PHY-3002 : Step(378): len = 17355.4, overlap = 22.25
PHY-3002 : Step(379): len = 16336, overlap = 22.5
PHY-3002 : Step(380): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(381): len = 16432.8, overlap = 17.5
PHY-3002 : Step(382): len = 16425.7, overlap = 17.5
PHY-3002 : Step(383): len = 16243.2, overlap = 17.5
PHY-3002 : Step(384): len = 15820.3, overlap = 17.75
PHY-3002 : Step(385): len = 15597.3, overlap = 17.75
PHY-3002 : Step(386): len = 15639.8, overlap = 18.75
PHY-3002 : Step(387): len = 15586.7, overlap = 17.75
PHY-3002 : Step(388): len = 15772.1, overlap = 14
PHY-3002 : Step(389): len = 15499.8, overlap = 13.25
PHY-3002 : Step(390): len = 15274.7, overlap = 13
PHY-3002 : Step(391): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(392): len = 15399.1, overlap = 17.25
PHY-3002 : Step(393): len = 15492.5, overlap = 13.25
PHY-3002 : Step(394): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(395): len = 15768, overlap = 17.25
PHY-3002 : Step(396): len = 15896.6, overlap = 17
PHY-3002 : Step(397): len = 16010.5, overlap = 17
PHY-3002 : Step(398): len = 16453.9, overlap = 11.5
PHY-3002 : Step(399): len = 16703.2, overlap = 11.5
PHY-3002 : Step(400): len = 16687.2, overlap = 12
PHY-3002 : Step(401): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(402): len = 17016.7, overlap = 12.25
PHY-3002 : Step(403): len = 16845.2, overlap = 12.25
PHY-3002 : Step(404): len = 16545.3, overlap = 12.5
PHY-3002 : Step(405): len = 16359.4, overlap = 14
PHY-3002 : Step(406): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(407): len = 16001.9, overlap = 16.5
PHY-3002 : Step(408): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(409): len = 15952.9, overlap = 16.5
PHY-3002 : Step(410): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(411): len = 16186.6, overlap = 15.25
PHY-3002 : Step(412): len = 16186.6, overlap = 15.25
PHY-3002 : Step(413): len = 16071.9, overlap = 15.75
PHY-3002 : Step(414): len = 16176, overlap = 14.5
PHY-3002 : Step(415): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(416): len = 16175.2, overlap = 32
PHY-3002 : Step(417): len = 16209.2, overlap = 32
PHY-3002 : Step(418): len = 16373, overlap = 30.75
PHY-3002 : Step(419): len = 16558.7, overlap = 29.25
PHY-3002 : Step(420): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(421): len = 16686.1, overlap = 27
PHY-3002 : Step(422): len = 16774.1, overlap = 27
PHY-3002 : Step(423): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(424): len = 17002.8, overlap = 25.25
PHY-3002 : Step(425): len = 17160, overlap = 25.75
PHY-3002 : Step(426): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(427): len = 17551.1, overlap = 24.75
PHY-3002 : Step(428): len = 17856.5, overlap = 23.5
PHY-3002 : Step(429): len = 17809.2, overlap = 23
PHY-3002 : Step(430): len = 17884.3, overlap = 23.25
PHY-3002 : Step(431): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(432): len = 18200.2, overlap = 24.25
PHY-3002 : Step(433): len = 18576.1, overlap = 22
PHY-3002 : Step(434): len = 18902.8, overlap = 23
PHY-3002 : Step(435): len = 19019.4, overlap = 23.75
PHY-3002 : Step(436): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(437): len = 19414.7, overlap = 23.75
PHY-3002 : Step(438): len = 19704.4, overlap = 22.75
PHY-3002 : Step(439): len = 19931.3, overlap = 24
PHY-3002 : Step(440): len = 19996.5, overlap = 23.25
PHY-3002 : Step(441): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036762s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (169.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(442): len = 22227, overlap = 3.75
PHY-3002 : Step(443): len = 22109.2, overlap = 6.25
PHY-3002 : Step(444): len = 21845, overlap = 7.75
PHY-3002 : Step(445): len = 21544.7, overlap = 9.75
PHY-3002 : Step(446): len = 21347.2, overlap = 12.75
PHY-3002 : Step(447): len = 21201.5, overlap = 14.5
PHY-3002 : Step(448): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(449): len = 21319.1, overlap = 14.5
PHY-3002 : Step(450): len = 21589.1, overlap = 13.5
PHY-3002 : Step(451): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(452): len = 21837.6, overlap = 13.5
PHY-3002 : Step(453): len = 22082.9, overlap = 13.5
PHY-3002 : Step(454): len = 22180.5, overlap = 13.25
PHY-3002 : Step(455): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.762568s wall, 3.182420s user + 0.858005s system = 4.040426s CPU (229.2%)

RUN-1004 : used memory is 244 MB, reserved memory is 217 MB, peak memory is 343 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016798s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.9%)

PHY-1001 : End global routing;  0.052839s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (88.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038477s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (162.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.155509s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (121.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008673s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (359.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.745175s wall, 2.028013s user + 0.046800s system = 2.074813s CPU (118.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.926753s wall, 2.184014s user + 0.062400s system = 2.246414s CPU (116.6%)

RUN-1004 : used memory is 254 MB, reserved memory is 227 MB, peak memory is 343 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.933719s wall, 9.360060s user + 0.062400s system = 9.422460s CPU (321.2%)

RUN-1004 : used memory is 256 MB, reserved memory is 228 MB, peak memory is 343 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.160280s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.5%)

RUN-1004 : used memory is 339 MB, reserved memory is 309 MB, peak memory is 343 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.583873s wall, 3.681624s user + 0.670804s system = 4.352428s CPU (11.9%)

RUN-1004 : used memory is 341 MB, reserved memory is 311 MB, peak memory is 344 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.607552s wall, 0.405603s user + 0.124801s system = 0.530403s CPU (6.2%)

RUN-1004 : used memory is 271 MB, reserved memory is 242 MB, peak memory is 344 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.714776s wall, 5.756437s user + 0.951606s system = 6.708043s CPU (14.1%)

RUN-1004 : used memory is 237 MB, reserved memory is 207 MB, peak memory is 344 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.339406s wall, 1.310408s user + 0.171601s system = 1.482009s CPU (110.6%)

RUN-1004 : used memory is 246 MB, reserved memory is 218 MB, peak memory is 344 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080562s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (96.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(456): len = 74378.6, overlap = 13.5
PHY-3002 : Step(457): len = 63666.2, overlap = 13.5
PHY-3002 : Step(458): len = 57646.1, overlap = 13.5
PHY-3002 : Step(459): len = 51160, overlap = 13.5
PHY-3002 : Step(460): len = 46346.6, overlap = 13.5
PHY-3002 : Step(461): len = 42304.6, overlap = 13.5
PHY-3002 : Step(462): len = 38166.6, overlap = 13.75
PHY-3002 : Step(463): len = 34446.1, overlap = 14.25
PHY-3002 : Step(464): len = 31376.4, overlap = 16.5
PHY-3002 : Step(465): len = 27816.6, overlap = 18
PHY-3002 : Step(466): len = 24662.6, overlap = 18.5
PHY-3002 : Step(467): len = 22671.2, overlap = 19.75
PHY-3002 : Step(468): len = 20639, overlap = 20.25
PHY-3002 : Step(469): len = 17355.4, overlap = 22.25
PHY-3002 : Step(470): len = 16336, overlap = 22.5
PHY-3002 : Step(471): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(472): len = 16432.8, overlap = 17.5
PHY-3002 : Step(473): len = 16425.7, overlap = 17.5
PHY-3002 : Step(474): len = 16243.2, overlap = 17.5
PHY-3002 : Step(475): len = 15820.3, overlap = 17.75
PHY-3002 : Step(476): len = 15597.3, overlap = 17.75
PHY-3002 : Step(477): len = 15639.8, overlap = 18.75
PHY-3002 : Step(478): len = 15586.7, overlap = 17.75
PHY-3002 : Step(479): len = 15772.1, overlap = 14
PHY-3002 : Step(480): len = 15499.8, overlap = 13.25
PHY-3002 : Step(481): len = 15274.7, overlap = 13
PHY-3002 : Step(482): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(483): len = 15399.1, overlap = 17.25
PHY-3002 : Step(484): len = 15492.5, overlap = 13.25
PHY-3002 : Step(485): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(486): len = 15768, overlap = 17.25
PHY-3002 : Step(487): len = 15896.6, overlap = 17
PHY-3002 : Step(488): len = 16010.5, overlap = 17
PHY-3002 : Step(489): len = 16453.9, overlap = 11.5
PHY-3002 : Step(490): len = 16703.2, overlap = 11.5
PHY-3002 : Step(491): len = 16687.2, overlap = 12
PHY-3002 : Step(492): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(493): len = 17016.7, overlap = 12.25
PHY-3002 : Step(494): len = 16845.2, overlap = 12.25
PHY-3002 : Step(495): len = 16545.3, overlap = 12.5
PHY-3002 : Step(496): len = 16359.4, overlap = 14
PHY-3002 : Step(497): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(498): len = 16001.9, overlap = 16.5
PHY-3002 : Step(499): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(500): len = 15952.9, overlap = 16.5
PHY-3002 : Step(501): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(502): len = 16186.6, overlap = 15.25
PHY-3002 : Step(503): len = 16186.6, overlap = 15.25
PHY-3002 : Step(504): len = 16071.9, overlap = 15.75
PHY-3002 : Step(505): len = 16176, overlap = 14.5
PHY-3002 : Step(506): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(507): len = 16175.2, overlap = 32
PHY-3002 : Step(508): len = 16209.2, overlap = 32
PHY-3002 : Step(509): len = 16373, overlap = 30.75
PHY-3002 : Step(510): len = 16558.7, overlap = 29.25
PHY-3002 : Step(511): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(512): len = 16686.1, overlap = 27
PHY-3002 : Step(513): len = 16774.1, overlap = 27
PHY-3002 : Step(514): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(515): len = 17002.8, overlap = 25.25
PHY-3002 : Step(516): len = 17160, overlap = 25.75
PHY-3002 : Step(517): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(518): len = 17551.1, overlap = 24.75
PHY-3002 : Step(519): len = 17856.5, overlap = 23.5
PHY-3002 : Step(520): len = 17809.2, overlap = 23
PHY-3002 : Step(521): len = 17884.3, overlap = 23.25
PHY-3002 : Step(522): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(523): len = 18200.2, overlap = 24.25
PHY-3002 : Step(524): len = 18576.1, overlap = 22
PHY-3002 : Step(525): len = 18902.8, overlap = 23
PHY-3002 : Step(526): len = 19019.4, overlap = 23.75
PHY-3002 : Step(527): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(528): len = 19414.7, overlap = 23.75
PHY-3002 : Step(529): len = 19704.4, overlap = 22.75
PHY-3002 : Step(530): len = 19931.3, overlap = 24
PHY-3002 : Step(531): len = 19996.5, overlap = 23.25
PHY-3002 : Step(532): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042016s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (185.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(533): len = 22227, overlap = 3.75
PHY-3002 : Step(534): len = 22109.2, overlap = 6.25
PHY-3002 : Step(535): len = 21845, overlap = 7.75
PHY-3002 : Step(536): len = 21544.7, overlap = 9.75
PHY-3002 : Step(537): len = 21347.2, overlap = 12.75
PHY-3002 : Step(538): len = 21201.5, overlap = 14.5
PHY-3002 : Step(539): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(540): len = 21319.1, overlap = 14.5
PHY-3002 : Step(541): len = 21589.1, overlap = 13.5
PHY-3002 : Step(542): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(543): len = 21837.6, overlap = 13.5
PHY-3002 : Step(544): len = 22082.9, overlap = 13.5
PHY-3002 : Step(545): len = 22180.5, overlap = 13.25
PHY-3002 : Step(546): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005300s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.801025s wall, 2.995219s user + 0.670804s system = 3.666024s CPU (203.6%)

RUN-1004 : used memory is 248 MB, reserved memory is 221 MB, peak memory is 344 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015417s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.2%)

PHY-1001 : End global routing;  0.045235s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038674s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (161.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.071741s wall, 1.294808s user + 0.062400s system = 1.357209s CPU (126.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011269s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (138.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008341s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (187.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.666649s wall, 1.934412s user + 0.078001s system = 2.012413s CPU (120.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.834840s wall, 2.090413s user + 0.078001s system = 2.168414s CPU (118.2%)

RUN-1004 : used memory is 257 MB, reserved memory is 229 MB, peak memory is 344 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.918574s wall, 9.266459s user + 0.015600s system = 9.282060s CPU (318.0%)

RUN-1004 : used memory is 258 MB, reserved memory is 229 MB, peak memory is 344 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.145228s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (98.1%)

RUN-1004 : used memory is 345 MB, reserved memory is 316 MB, peak memory is 348 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.851658s wall, 3.026419s user + 0.296402s system = 3.322821s CPU (9.3%)

RUN-1004 : used memory is 346 MB, reserved memory is 317 MB, peak memory is 350 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.617016s wall, 0.468003s user + 0.124801s system = 0.592804s CPU (6.9%)

RUN-1004 : used memory is 277 MB, reserved memory is 247 MB, peak memory is 350 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.954224s wall, 5.101233s user + 0.514803s system = 5.616036s CPU (12.0%)

RUN-1004 : used memory is 243 MB, reserved memory is 213 MB, peak memory is 350 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.335425s wall, 1.372809s user + 0.093601s system = 1.466409s CPU (109.8%)

RUN-1004 : used memory is 251 MB, reserved memory is 223 MB, peak memory is 350 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076940s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(547): len = 74378.6, overlap = 13.5
PHY-3002 : Step(548): len = 63666.2, overlap = 13.5
PHY-3002 : Step(549): len = 57646.1, overlap = 13.5
PHY-3002 : Step(550): len = 51160, overlap = 13.5
PHY-3002 : Step(551): len = 46346.6, overlap = 13.5
PHY-3002 : Step(552): len = 42304.6, overlap = 13.5
PHY-3002 : Step(553): len = 38166.6, overlap = 13.75
PHY-3002 : Step(554): len = 34446.1, overlap = 14.25
PHY-3002 : Step(555): len = 31376.4, overlap = 16.5
PHY-3002 : Step(556): len = 27816.6, overlap = 18
PHY-3002 : Step(557): len = 24662.6, overlap = 18.5
PHY-3002 : Step(558): len = 22671.2, overlap = 19.75
PHY-3002 : Step(559): len = 20639, overlap = 20.25
PHY-3002 : Step(560): len = 17355.4, overlap = 22.25
PHY-3002 : Step(561): len = 16336, overlap = 22.5
PHY-3002 : Step(562): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(563): len = 16432.8, overlap = 17.5
PHY-3002 : Step(564): len = 16425.7, overlap = 17.5
PHY-3002 : Step(565): len = 16243.2, overlap = 17.5
PHY-3002 : Step(566): len = 15820.3, overlap = 17.75
PHY-3002 : Step(567): len = 15597.3, overlap = 17.75
PHY-3002 : Step(568): len = 15639.8, overlap = 18.75
PHY-3002 : Step(569): len = 15586.7, overlap = 17.75
PHY-3002 : Step(570): len = 15772.1, overlap = 14
PHY-3002 : Step(571): len = 15499.8, overlap = 13.25
PHY-3002 : Step(572): len = 15274.7, overlap = 13
PHY-3002 : Step(573): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(574): len = 15399.1, overlap = 17.25
PHY-3002 : Step(575): len = 15492.5, overlap = 13.25
PHY-3002 : Step(576): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(577): len = 15768, overlap = 17.25
PHY-3002 : Step(578): len = 15896.6, overlap = 17
PHY-3002 : Step(579): len = 16010.5, overlap = 17
PHY-3002 : Step(580): len = 16453.9, overlap = 11.5
PHY-3002 : Step(581): len = 16703.2, overlap = 11.5
PHY-3002 : Step(582): len = 16687.2, overlap = 12
PHY-3002 : Step(583): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004196s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (743.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(584): len = 17016.7, overlap = 12.25
PHY-3002 : Step(585): len = 16845.2, overlap = 12.25
PHY-3002 : Step(586): len = 16545.3, overlap = 12.5
PHY-3002 : Step(587): len = 16359.4, overlap = 14
PHY-3002 : Step(588): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(589): len = 16001.9, overlap = 16.5
PHY-3002 : Step(590): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(591): len = 15952.9, overlap = 16.5
PHY-3002 : Step(592): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(593): len = 16186.6, overlap = 15.25
PHY-3002 : Step(594): len = 16186.6, overlap = 15.25
PHY-3002 : Step(595): len = 16071.9, overlap = 15.75
PHY-3002 : Step(596): len = 16176, overlap = 14.5
PHY-3002 : Step(597): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(598): len = 16175.2, overlap = 32
PHY-3002 : Step(599): len = 16209.2, overlap = 32
PHY-3002 : Step(600): len = 16373, overlap = 30.75
PHY-3002 : Step(601): len = 16558.7, overlap = 29.25
PHY-3002 : Step(602): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(603): len = 16686.1, overlap = 27
PHY-3002 : Step(604): len = 16774.1, overlap = 27
PHY-3002 : Step(605): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(606): len = 17002.8, overlap = 25.25
PHY-3002 : Step(607): len = 17160, overlap = 25.75
PHY-3002 : Step(608): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(609): len = 17551.1, overlap = 24.75
PHY-3002 : Step(610): len = 17856.5, overlap = 23.5
PHY-3002 : Step(611): len = 17809.2, overlap = 23
PHY-3002 : Step(612): len = 17884.3, overlap = 23.25
PHY-3002 : Step(613): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(614): len = 18200.2, overlap = 24.25
PHY-3002 : Step(615): len = 18576.1, overlap = 22
PHY-3002 : Step(616): len = 18902.8, overlap = 23
PHY-3002 : Step(617): len = 19019.4, overlap = 23.75
PHY-3002 : Step(618): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(619): len = 19414.7, overlap = 23.75
PHY-3002 : Step(620): len = 19704.4, overlap = 22.75
PHY-3002 : Step(621): len = 19931.3, overlap = 24
PHY-3002 : Step(622): len = 19996.5, overlap = 23.25
PHY-3002 : Step(623): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037813s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (123.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(624): len = 22227, overlap = 3.75
PHY-3002 : Step(625): len = 22109.2, overlap = 6.25
PHY-3002 : Step(626): len = 21845, overlap = 7.75
PHY-3002 : Step(627): len = 21544.7, overlap = 9.75
PHY-3002 : Step(628): len = 21347.2, overlap = 12.75
PHY-3002 : Step(629): len = 21201.5, overlap = 14.5
PHY-3002 : Step(630): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(631): len = 21319.1, overlap = 14.5
PHY-3002 : Step(632): len = 21589.1, overlap = 13.5
PHY-3002 : Step(633): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(634): len = 21837.6, overlap = 13.5
PHY-3002 : Step(635): len = 22082.9, overlap = 13.5
PHY-3002 : Step(636): len = 22180.5, overlap = 13.25
PHY-3002 : Step(637): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.704066s wall, 2.730018s user + 0.686404s system = 3.416422s CPU (200.5%)

RUN-1004 : used memory is 254 MB, reserved memory is 226 MB, peak memory is 350 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015777s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.9%)

PHY-1001 : End global routing;  0.045363s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038711s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.171703s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (109.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011316s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008121s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (192.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.766556s wall, 1.856412s user + 0.046800s system = 1.903212s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.931715s wall, 2.059213s user + 0.046800s system = 2.106013s CPU (109.0%)

RUN-1004 : used memory is 264 MB, reserved memory is 237 MB, peak memory is 350 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.995847s wall, 9.516061s user + 0.031200s system = 9.547261s CPU (318.7%)

RUN-1004 : used memory is 266 MB, reserved memory is 237 MB, peak memory is 350 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.162251s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (100.7%)

RUN-1004 : used memory is 348 MB, reserved memory is 319 MB, peak memory is 352 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.889016s wall, 3.697224s user + 0.156001s system = 3.853225s CPU (10.4%)

RUN-1004 : used memory is 350 MB, reserved memory is 321 MB, peak memory is 354 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.616803s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 281 MB, reserved memory is 252 MB, peak memory is 354 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.046648s wall, 5.709637s user + 0.265202s system = 5.974838s CPU (12.4%)

RUN-1004 : used memory is 270 MB, reserved memory is 242 MB, peak memory is 354 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.411532s wall, 1.357209s user + 0.140401s system = 1.497610s CPU (106.1%)

RUN-1004 : used memory is 257 MB, reserved memory is 229 MB, peak memory is 354 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073449s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (106.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(638): len = 74378.6, overlap = 13.5
PHY-3002 : Step(639): len = 63666.2, overlap = 13.5
PHY-3002 : Step(640): len = 57646.1, overlap = 13.5
PHY-3002 : Step(641): len = 51160, overlap = 13.5
PHY-3002 : Step(642): len = 46346.6, overlap = 13.5
PHY-3002 : Step(643): len = 42304.6, overlap = 13.5
PHY-3002 : Step(644): len = 38166.6, overlap = 13.75
PHY-3002 : Step(645): len = 34446.1, overlap = 14.25
PHY-3002 : Step(646): len = 31376.4, overlap = 16.5
PHY-3002 : Step(647): len = 27816.6, overlap = 18
PHY-3002 : Step(648): len = 24662.6, overlap = 18.5
PHY-3002 : Step(649): len = 22671.2, overlap = 19.75
PHY-3002 : Step(650): len = 20639, overlap = 20.25
PHY-3002 : Step(651): len = 17355.4, overlap = 22.25
PHY-3002 : Step(652): len = 16336, overlap = 22.5
PHY-3002 : Step(653): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(654): len = 16432.8, overlap = 17.5
PHY-3002 : Step(655): len = 16425.7, overlap = 17.5
PHY-3002 : Step(656): len = 16243.2, overlap = 17.5
PHY-3002 : Step(657): len = 15820.3, overlap = 17.75
PHY-3002 : Step(658): len = 15597.3, overlap = 17.75
PHY-3002 : Step(659): len = 15639.8, overlap = 18.75
PHY-3002 : Step(660): len = 15586.7, overlap = 17.75
PHY-3002 : Step(661): len = 15772.1, overlap = 14
PHY-3002 : Step(662): len = 15499.8, overlap = 13.25
PHY-3002 : Step(663): len = 15274.7, overlap = 13
PHY-3002 : Step(664): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(665): len = 15399.1, overlap = 17.25
PHY-3002 : Step(666): len = 15492.5, overlap = 13.25
PHY-3002 : Step(667): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(668): len = 15768, overlap = 17.25
PHY-3002 : Step(669): len = 15896.6, overlap = 17
PHY-3002 : Step(670): len = 16010.5, overlap = 17
PHY-3002 : Step(671): len = 16453.9, overlap = 11.5
PHY-3002 : Step(672): len = 16703.2, overlap = 11.5
PHY-3002 : Step(673): len = 16687.2, overlap = 12
PHY-3002 : Step(674): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(675): len = 17016.7, overlap = 12.25
PHY-3002 : Step(676): len = 16845.2, overlap = 12.25
PHY-3002 : Step(677): len = 16545.3, overlap = 12.5
PHY-3002 : Step(678): len = 16359.4, overlap = 14
PHY-3002 : Step(679): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(680): len = 16001.9, overlap = 16.5
PHY-3002 : Step(681): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(682): len = 15952.9, overlap = 16.5
PHY-3002 : Step(683): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(684): len = 16186.6, overlap = 15.25
PHY-3002 : Step(685): len = 16186.6, overlap = 15.25
PHY-3002 : Step(686): len = 16071.9, overlap = 15.75
PHY-3002 : Step(687): len = 16176, overlap = 14.5
PHY-3002 : Step(688): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(689): len = 16175.2, overlap = 32
PHY-3002 : Step(690): len = 16209.2, overlap = 32
PHY-3002 : Step(691): len = 16373, overlap = 30.75
PHY-3002 : Step(692): len = 16558.7, overlap = 29.25
PHY-3002 : Step(693): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(694): len = 16686.1, overlap = 27
PHY-3002 : Step(695): len = 16774.1, overlap = 27
PHY-3002 : Step(696): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(697): len = 17002.8, overlap = 25.25
PHY-3002 : Step(698): len = 17160, overlap = 25.75
PHY-3002 : Step(699): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(700): len = 17551.1, overlap = 24.75
PHY-3002 : Step(701): len = 17856.5, overlap = 23.5
PHY-3002 : Step(702): len = 17809.2, overlap = 23
PHY-3002 : Step(703): len = 17884.3, overlap = 23.25
PHY-3002 : Step(704): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(705): len = 18200.2, overlap = 24.25
PHY-3002 : Step(706): len = 18576.1, overlap = 22
PHY-3002 : Step(707): len = 18902.8, overlap = 23
PHY-3002 : Step(708): len = 19019.4, overlap = 23.75
PHY-3002 : Step(709): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(710): len = 19414.7, overlap = 23.75
PHY-3002 : Step(711): len = 19704.4, overlap = 22.75
PHY-3002 : Step(712): len = 19931.3, overlap = 24
PHY-3002 : Step(713): len = 19996.5, overlap = 23.25
PHY-3002 : Step(714): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038766s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (40.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(715): len = 22227, overlap = 3.75
PHY-3002 : Step(716): len = 22109.2, overlap = 6.25
PHY-3002 : Step(717): len = 21845, overlap = 7.75
PHY-3002 : Step(718): len = 21544.7, overlap = 9.75
PHY-3002 : Step(719): len = 21347.2, overlap = 12.75
PHY-3002 : Step(720): len = 21201.5, overlap = 14.5
PHY-3002 : Step(721): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(722): len = 21319.1, overlap = 14.5
PHY-3002 : Step(723): len = 21589.1, overlap = 13.5
PHY-3002 : Step(724): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(725): len = 21837.6, overlap = 13.5
PHY-3002 : Step(726): len = 22082.9, overlap = 13.5
PHY-3002 : Step(727): len = 22180.5, overlap = 13.25
PHY-3002 : Step(728): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.657833s wall, 2.776818s user + 0.686404s system = 3.463222s CPU (208.9%)

RUN-1004 : used memory is 259 MB, reserved memory is 231 MB, peak memory is 354 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014840s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.1%)

PHY-1001 : End global routing;  0.042529s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038319s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (81.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.110990s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (115.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.010983s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.007715s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.716553s wall, 1.825212s user + 0.062400s system = 1.887612s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.877699s wall, 1.996813s user + 0.062400s system = 2.059213s CPU (109.7%)

RUN-1004 : used memory is 268 MB, reserved memory is 240 MB, peak memory is 354 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.927715s wall, 9.484861s user + 0.015600s system = 9.500461s CPU (324.5%)

RUN-1004 : used memory is 269 MB, reserved memory is 241 MB, peak memory is 354 MB
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.391116s wall, 1.341609s user + 0.124801s system = 1.466409s CPU (105.4%)

RUN-1004 : used memory is 269 MB, reserved memory is 241 MB, peak memory is 354 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075372s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (124.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(729): len = 74378.6, overlap = 13.5
PHY-3002 : Step(730): len = 63666.2, overlap = 13.5
PHY-3002 : Step(731): len = 57646.1, overlap = 13.5
PHY-3002 : Step(732): len = 51160, overlap = 13.5
PHY-3002 : Step(733): len = 46346.6, overlap = 13.5
PHY-3002 : Step(734): len = 42304.6, overlap = 13.5
PHY-3002 : Step(735): len = 38166.6, overlap = 13.75
PHY-3002 : Step(736): len = 34446.1, overlap = 14.25
PHY-3002 : Step(737): len = 31376.4, overlap = 16.5
PHY-3002 : Step(738): len = 27816.6, overlap = 18
PHY-3002 : Step(739): len = 24662.6, overlap = 18.5
PHY-3002 : Step(740): len = 22671.2, overlap = 19.75
PHY-3002 : Step(741): len = 20639, overlap = 20.25
PHY-3002 : Step(742): len = 17355.4, overlap = 22.25
PHY-3002 : Step(743): len = 16336, overlap = 22.5
PHY-3002 : Step(744): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(745): len = 16432.8, overlap = 17.5
PHY-3002 : Step(746): len = 16425.7, overlap = 17.5
PHY-3002 : Step(747): len = 16243.2, overlap = 17.5
PHY-3002 : Step(748): len = 15820.3, overlap = 17.75
PHY-3002 : Step(749): len = 15597.3, overlap = 17.75
PHY-3002 : Step(750): len = 15639.8, overlap = 18.75
PHY-3002 : Step(751): len = 15586.7, overlap = 17.75
PHY-3002 : Step(752): len = 15772.1, overlap = 14
PHY-3002 : Step(753): len = 15499.8, overlap = 13.25
PHY-3002 : Step(754): len = 15274.7, overlap = 13
PHY-3002 : Step(755): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(756): len = 15399.1, overlap = 17.25
PHY-3002 : Step(757): len = 15492.5, overlap = 13.25
PHY-3002 : Step(758): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(759): len = 15768, overlap = 17.25
PHY-3002 : Step(760): len = 15896.6, overlap = 17
PHY-3002 : Step(761): len = 16010.5, overlap = 17
PHY-3002 : Step(762): len = 16453.9, overlap = 11.5
PHY-3002 : Step(763): len = 16703.2, overlap = 11.5
PHY-3002 : Step(764): len = 16687.2, overlap = 12
PHY-3002 : Step(765): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003721s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(766): len = 17016.7, overlap = 12.25
PHY-3002 : Step(767): len = 16845.2, overlap = 12.25
PHY-3002 : Step(768): len = 16545.3, overlap = 12.5
PHY-3002 : Step(769): len = 16359.4, overlap = 14
PHY-3002 : Step(770): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(771): len = 16001.9, overlap = 16.5
PHY-3002 : Step(772): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(773): len = 15952.9, overlap = 16.5
PHY-3002 : Step(774): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(775): len = 16186.6, overlap = 15.25
PHY-3002 : Step(776): len = 16186.6, overlap = 15.25
PHY-3002 : Step(777): len = 16071.9, overlap = 15.75
PHY-3002 : Step(778): len = 16176, overlap = 14.5
PHY-3002 : Step(779): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(780): len = 16175.2, overlap = 32
PHY-3002 : Step(781): len = 16209.2, overlap = 32
PHY-3002 : Step(782): len = 16373, overlap = 30.75
PHY-3002 : Step(783): len = 16558.7, overlap = 29.25
PHY-3002 : Step(784): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(785): len = 16686.1, overlap = 27
PHY-3002 : Step(786): len = 16774.1, overlap = 27
PHY-3002 : Step(787): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(788): len = 17002.8, overlap = 25.25
PHY-3002 : Step(789): len = 17160, overlap = 25.75
PHY-3002 : Step(790): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(791): len = 17551.1, overlap = 24.75
PHY-3002 : Step(792): len = 17856.5, overlap = 23.5
PHY-3002 : Step(793): len = 17809.2, overlap = 23
PHY-3002 : Step(794): len = 17884.3, overlap = 23.25
PHY-3002 : Step(795): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(796): len = 18200.2, overlap = 24.25
PHY-3002 : Step(797): len = 18576.1, overlap = 22
PHY-3002 : Step(798): len = 18902.8, overlap = 23
PHY-3002 : Step(799): len = 19019.4, overlap = 23.75
PHY-3002 : Step(800): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(801): len = 19414.7, overlap = 23.75
PHY-3002 : Step(802): len = 19704.4, overlap = 22.75
PHY-3002 : Step(803): len = 19931.3, overlap = 24
PHY-3002 : Step(804): len = 19996.5, overlap = 23.25
PHY-3002 : Step(805): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036704s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (85.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(806): len = 22227, overlap = 3.75
PHY-3002 : Step(807): len = 22109.2, overlap = 6.25
PHY-3002 : Step(808): len = 21845, overlap = 7.75
PHY-3002 : Step(809): len = 21544.7, overlap = 9.75
PHY-3002 : Step(810): len = 21347.2, overlap = 12.75
PHY-3002 : Step(811): len = 21201.5, overlap = 14.5
PHY-3002 : Step(812): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(813): len = 21319.1, overlap = 14.5
PHY-3002 : Step(814): len = 21589.1, overlap = 13.5
PHY-3002 : Step(815): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(816): len = 21837.6, overlap = 13.5
PHY-3002 : Step(817): len = 22082.9, overlap = 13.5
PHY-3002 : Step(818): len = 22180.5, overlap = 13.25
PHY-3002 : Step(819): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005142s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.712373s wall, 2.854818s user + 0.686404s system = 3.541223s CPU (206.8%)

RUN-1004 : used memory is 269 MB, reserved memory is 241 MB, peak memory is 354 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015814s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.6%)

PHY-1001 : End global routing;  0.043643s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (143.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038235s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (81.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.081165s wall, 1.154407s user + 0.046800s system = 1.201208s CPU (111.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011445s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (136.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008378s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (186.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.663599s wall, 1.731611s user + 0.093601s system = 1.825212s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.829879s wall, 1.934412s user + 0.109201s system = 2.043613s CPU (111.7%)

RUN-1004 : used memory is 269 MB, reserved memory is 241 MB, peak memory is 354 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.179576s wall, 9.375660s user + 0.046800s system = 9.422460s CPU (296.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 241 MB, peak memory is 354 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.204441s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (101.0%)

RUN-1004 : used memory is 354 MB, reserved memory is 325 MB, peak memory is 358 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.457898s wall, 2.262014s user + 0.202801s system = 2.464816s CPU (7.0%)

RUN-1004 : used memory is 356 MB, reserved memory is 328 MB, peak memory is 359 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.579653s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.4%)

RUN-1004 : used memory is 286 MB, reserved memory is 256 MB, peak memory is 359 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.558011s wall, 4.290027s user + 0.421203s system = 4.711230s CPU (10.1%)

RUN-1004 : used memory is 276 MB, reserved memory is 247 MB, peak memory is 359 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.358269s wall, 1.404009s user + 0.031200s system = 1.435209s CPU (105.7%)

RUN-1004 : used memory is 260 MB, reserved memory is 232 MB, peak memory is 359 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078438s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (119.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(820): len = 74378.6, overlap = 13.5
PHY-3002 : Step(821): len = 63666.2, overlap = 13.5
PHY-3002 : Step(822): len = 57646.1, overlap = 13.5
PHY-3002 : Step(823): len = 51160, overlap = 13.5
PHY-3002 : Step(824): len = 46346.6, overlap = 13.5
PHY-3002 : Step(825): len = 42304.6, overlap = 13.5
PHY-3002 : Step(826): len = 38166.6, overlap = 13.75
PHY-3002 : Step(827): len = 34446.1, overlap = 14.25
PHY-3002 : Step(828): len = 31376.4, overlap = 16.5
PHY-3002 : Step(829): len = 27816.6, overlap = 18
PHY-3002 : Step(830): len = 24662.6, overlap = 18.5
PHY-3002 : Step(831): len = 22671.2, overlap = 19.75
PHY-3002 : Step(832): len = 20639, overlap = 20.25
PHY-3002 : Step(833): len = 17355.4, overlap = 22.25
PHY-3002 : Step(834): len = 16336, overlap = 22.5
PHY-3002 : Step(835): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(836): len = 16432.8, overlap = 17.5
PHY-3002 : Step(837): len = 16425.7, overlap = 17.5
PHY-3002 : Step(838): len = 16243.2, overlap = 17.5
PHY-3002 : Step(839): len = 15820.3, overlap = 17.75
PHY-3002 : Step(840): len = 15597.3, overlap = 17.75
PHY-3002 : Step(841): len = 15639.8, overlap = 18.75
PHY-3002 : Step(842): len = 15586.7, overlap = 17.75
PHY-3002 : Step(843): len = 15772.1, overlap = 14
PHY-3002 : Step(844): len = 15499.8, overlap = 13.25
PHY-3002 : Step(845): len = 15274.7, overlap = 13
PHY-3002 : Step(846): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(847): len = 15399.1, overlap = 17.25
PHY-3002 : Step(848): len = 15492.5, overlap = 13.25
PHY-3002 : Step(849): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(850): len = 15768, overlap = 17.25
PHY-3002 : Step(851): len = 15896.6, overlap = 17
PHY-3002 : Step(852): len = 16010.5, overlap = 17
PHY-3002 : Step(853): len = 16453.9, overlap = 11.5
PHY-3002 : Step(854): len = 16703.2, overlap = 11.5
PHY-3002 : Step(855): len = 16687.2, overlap = 12
PHY-3002 : Step(856): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(857): len = 17016.7, overlap = 12.25
PHY-3002 : Step(858): len = 16845.2, overlap = 12.25
PHY-3002 : Step(859): len = 16545.3, overlap = 12.5
PHY-3002 : Step(860): len = 16359.4, overlap = 14
PHY-3002 : Step(861): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(862): len = 16001.9, overlap = 16.5
PHY-3002 : Step(863): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(864): len = 15952.9, overlap = 16.5
PHY-3002 : Step(865): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(866): len = 16186.6, overlap = 15.25
PHY-3002 : Step(867): len = 16186.6, overlap = 15.25
PHY-3002 : Step(868): len = 16071.9, overlap = 15.75
PHY-3002 : Step(869): len = 16176, overlap = 14.5
PHY-3002 : Step(870): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(871): len = 16175.2, overlap = 32
PHY-3002 : Step(872): len = 16209.2, overlap = 32
PHY-3002 : Step(873): len = 16373, overlap = 30.75
PHY-3002 : Step(874): len = 16558.7, overlap = 29.25
PHY-3002 : Step(875): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(876): len = 16686.1, overlap = 27
PHY-3002 : Step(877): len = 16774.1, overlap = 27
PHY-3002 : Step(878): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(879): len = 17002.8, overlap = 25.25
PHY-3002 : Step(880): len = 17160, overlap = 25.75
PHY-3002 : Step(881): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(882): len = 17551.1, overlap = 24.75
PHY-3002 : Step(883): len = 17856.5, overlap = 23.5
PHY-3002 : Step(884): len = 17809.2, overlap = 23
PHY-3002 : Step(885): len = 17884.3, overlap = 23.25
PHY-3002 : Step(886): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(887): len = 18200.2, overlap = 24.25
PHY-3002 : Step(888): len = 18576.1, overlap = 22
PHY-3002 : Step(889): len = 18902.8, overlap = 23
PHY-3002 : Step(890): len = 19019.4, overlap = 23.75
PHY-3002 : Step(891): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(892): len = 19414.7, overlap = 23.75
PHY-3002 : Step(893): len = 19704.4, overlap = 22.75
PHY-3002 : Step(894): len = 19931.3, overlap = 24
PHY-3002 : Step(895): len = 19996.5, overlap = 23.25
PHY-3002 : Step(896): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036312s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (171.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(897): len = 22227, overlap = 3.75
PHY-3002 : Step(898): len = 22109.2, overlap = 6.25
PHY-3002 : Step(899): len = 21845, overlap = 7.75
PHY-3002 : Step(900): len = 21544.7, overlap = 9.75
PHY-3002 : Step(901): len = 21347.2, overlap = 12.75
PHY-3002 : Step(902): len = 21201.5, overlap = 14.5
PHY-3002 : Step(903): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(904): len = 21319.1, overlap = 14.5
PHY-3002 : Step(905): len = 21589.1, overlap = 13.5
PHY-3002 : Step(906): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(907): len = 21837.6, overlap = 13.5
PHY-3002 : Step(908): len = 22082.9, overlap = 13.5
PHY-3002 : Step(909): len = 22180.5, overlap = 13.25
PHY-3002 : Step(910): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004740s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.720123s wall, 2.948419s user + 0.639604s system = 3.588023s CPU (208.6%)

RUN-1004 : used memory is 262 MB, reserved memory is 235 MB, peak memory is 359 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016570s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.1%)

PHY-1001 : End global routing;  0.046331s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (134.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038469s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (162.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.146463s wall, 1.279208s user + 0.015600s system = 1.294808s CPU (112.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.010710s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (145.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.753891s wall, 1.825212s user + 0.109201s system = 1.934412s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.921526s wall, 2.028013s user + 0.109201s system = 2.137214s CPU (111.2%)

RUN-1004 : used memory is 272 MB, reserved memory is 244 MB, peak memory is 359 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.957076s wall, 9.547261s user + 0.062400s system = 9.609662s CPU (325.0%)

RUN-1004 : used memory is 273 MB, reserved memory is 245 MB, peak memory is 359 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.162558s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.3%)

RUN-1004 : used memory is 356 MB, reserved memory is 328 MB, peak memory is 360 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.016933s wall, 3.603623s user + 0.202801s system = 3.806424s CPU (10.3%)

RUN-1004 : used memory is 358 MB, reserved memory is 330 MB, peak memory is 361 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.667373s wall, 0.265202s user + 0.031200s system = 0.296402s CPU (3.4%)

RUN-1004 : used memory is 288 MB, reserved memory is 259 MB, peak memory is 361 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.226617s wall, 5.522435s user + 0.358802s system = 5.881238s CPU (12.2%)

RUN-1004 : used memory is 278 MB, reserved memory is 250 MB, peak memory is 361 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.362961s wall, 1.388409s user + 0.078001s system = 1.466409s CPU (107.6%)

RUN-1004 : used memory is 263 MB, reserved memory is 234 MB, peak memory is 361 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077530s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (120.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(911): len = 74378.6, overlap = 13.5
PHY-3002 : Step(912): len = 63666.2, overlap = 13.5
PHY-3002 : Step(913): len = 57646.1, overlap = 13.5
PHY-3002 : Step(914): len = 51160, overlap = 13.5
PHY-3002 : Step(915): len = 46346.6, overlap = 13.5
PHY-3002 : Step(916): len = 42304.6, overlap = 13.5
PHY-3002 : Step(917): len = 38166.6, overlap = 13.75
PHY-3002 : Step(918): len = 34446.1, overlap = 14.25
PHY-3002 : Step(919): len = 31376.4, overlap = 16.5
PHY-3002 : Step(920): len = 27816.6, overlap = 18
PHY-3002 : Step(921): len = 24662.6, overlap = 18.5
PHY-3002 : Step(922): len = 22671.2, overlap = 19.75
PHY-3002 : Step(923): len = 20639, overlap = 20.25
PHY-3002 : Step(924): len = 17355.4, overlap = 22.25
PHY-3002 : Step(925): len = 16336, overlap = 22.5
PHY-3002 : Step(926): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(927): len = 16432.8, overlap = 17.5
PHY-3002 : Step(928): len = 16425.7, overlap = 17.5
PHY-3002 : Step(929): len = 16243.2, overlap = 17.5
PHY-3002 : Step(930): len = 15820.3, overlap = 17.75
PHY-3002 : Step(931): len = 15597.3, overlap = 17.75
PHY-3002 : Step(932): len = 15639.8, overlap = 18.75
PHY-3002 : Step(933): len = 15586.7, overlap = 17.75
PHY-3002 : Step(934): len = 15772.1, overlap = 14
PHY-3002 : Step(935): len = 15499.8, overlap = 13.25
PHY-3002 : Step(936): len = 15274.7, overlap = 13
PHY-3002 : Step(937): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(938): len = 15399.1, overlap = 17.25
PHY-3002 : Step(939): len = 15492.5, overlap = 13.25
PHY-3002 : Step(940): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(941): len = 15768, overlap = 17.25
PHY-3002 : Step(942): len = 15896.6, overlap = 17
PHY-3002 : Step(943): len = 16010.5, overlap = 17
PHY-3002 : Step(944): len = 16453.9, overlap = 11.5
PHY-3002 : Step(945): len = 16703.2, overlap = 11.5
PHY-3002 : Step(946): len = 16687.2, overlap = 12
PHY-3002 : Step(947): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(948): len = 17016.7, overlap = 12.25
PHY-3002 : Step(949): len = 16845.2, overlap = 12.25
PHY-3002 : Step(950): len = 16545.3, overlap = 12.5
PHY-3002 : Step(951): len = 16359.4, overlap = 14
PHY-3002 : Step(952): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(953): len = 16001.9, overlap = 16.5
PHY-3002 : Step(954): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(955): len = 15952.9, overlap = 16.5
PHY-3002 : Step(956): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(957): len = 16186.6, overlap = 15.25
PHY-3002 : Step(958): len = 16186.6, overlap = 15.25
PHY-3002 : Step(959): len = 16071.9, overlap = 15.75
PHY-3002 : Step(960): len = 16176, overlap = 14.5
PHY-3002 : Step(961): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(962): len = 16175.2, overlap = 32
PHY-3002 : Step(963): len = 16209.2, overlap = 32
PHY-3002 : Step(964): len = 16373, overlap = 30.75
PHY-3002 : Step(965): len = 16558.7, overlap = 29.25
PHY-3002 : Step(966): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(967): len = 16686.1, overlap = 27
PHY-3002 : Step(968): len = 16774.1, overlap = 27
PHY-3002 : Step(969): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(970): len = 17002.8, overlap = 25.25
PHY-3002 : Step(971): len = 17160, overlap = 25.75
PHY-3002 : Step(972): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(973): len = 17551.1, overlap = 24.75
PHY-3002 : Step(974): len = 17856.5, overlap = 23.5
PHY-3002 : Step(975): len = 17809.2, overlap = 23
PHY-3002 : Step(976): len = 17884.3, overlap = 23.25
PHY-3002 : Step(977): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(978): len = 18200.2, overlap = 24.25
PHY-3002 : Step(979): len = 18576.1, overlap = 22
PHY-3002 : Step(980): len = 18902.8, overlap = 23
PHY-3002 : Step(981): len = 19019.4, overlap = 23.75
PHY-3002 : Step(982): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(983): len = 19414.7, overlap = 23.75
PHY-3002 : Step(984): len = 19704.4, overlap = 22.75
PHY-3002 : Step(985): len = 19931.3, overlap = 24
PHY-3002 : Step(986): len = 19996.5, overlap = 23.25
PHY-3002 : Step(987): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035191s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (177.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(988): len = 22227, overlap = 3.75
PHY-3002 : Step(989): len = 22109.2, overlap = 6.25
PHY-3002 : Step(990): len = 21845, overlap = 7.75
PHY-3002 : Step(991): len = 21544.7, overlap = 9.75
PHY-3002 : Step(992): len = 21347.2, overlap = 12.75
PHY-3002 : Step(993): len = 21201.5, overlap = 14.5
PHY-3002 : Step(994): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(995): len = 21319.1, overlap = 14.5
PHY-3002 : Step(996): len = 21589.1, overlap = 13.5
PHY-3002 : Step(997): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(998): len = 21837.6, overlap = 13.5
PHY-3002 : Step(999): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1000): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1001): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004797s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (325.2%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.727864s wall, 2.745618s user + 0.764405s system = 3.510022s CPU (203.1%)

RUN-1004 : used memory is 264 MB, reserved memory is 236 MB, peak memory is 361 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015628s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.8%)

PHY-1001 : End global routing;  0.044180s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (70.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038013s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.026721s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (112.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011607s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.622509s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (111.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.788264s wall, 1.950012s user + 0.078001s system = 2.028013s CPU (113.4%)

RUN-1004 : used memory is 274 MB, reserved memory is 246 MB, peak memory is 361 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.946271s wall, 9.297660s user + 0.046800s system = 9.344460s CPU (317.2%)

RUN-1004 : used memory is 275 MB, reserved memory is 246 MB, peak memory is 361 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.197872s wall, 1.185608s user + 0.046800s system = 1.232408s CPU (102.9%)

RUN-1004 : used memory is 358 MB, reserved memory is 330 MB, peak memory is 362 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.383201s wall, 3.400822s user + 0.265202s system = 3.666024s CPU (10.1%)

RUN-1004 : used memory is 360 MB, reserved memory is 332 MB, peak memory is 364 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.623987s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 292 MB, reserved memory is 262 MB, peak memory is 364 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.538148s wall, 5.460035s user + 0.421203s system = 5.881238s CPU (12.4%)

RUN-1004 : used memory is 280 MB, reserved memory is 252 MB, peak memory is 364 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.366947s wall, 1.326008s user + 0.109201s system = 1.435209s CPU (105.0%)

RUN-1004 : used memory is 265 MB, reserved memory is 236 MB, peak memory is 364 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080838s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (96.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1002): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1003): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1004): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1005): len = 51160, overlap = 13.5
PHY-3002 : Step(1006): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1007): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1008): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1009): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1010): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1011): len = 27816.6, overlap = 18
PHY-3002 : Step(1012): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1013): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1014): len = 20639, overlap = 20.25
PHY-3002 : Step(1015): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1016): len = 16336, overlap = 22.5
PHY-3002 : Step(1017): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1018): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1019): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1020): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1021): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1022): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1023): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1024): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1025): len = 15772.1, overlap = 14
PHY-3002 : Step(1026): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1027): len = 15274.7, overlap = 13
PHY-3002 : Step(1028): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1029): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1030): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1031): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1032): len = 15768, overlap = 17.25
PHY-3002 : Step(1033): len = 15896.6, overlap = 17
PHY-3002 : Step(1034): len = 16010.5, overlap = 17
PHY-3002 : Step(1035): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1036): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1037): len = 16687.2, overlap = 12
PHY-3002 : Step(1038): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1039): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1040): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1041): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1042): len = 16359.4, overlap = 14
PHY-3002 : Step(1043): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1044): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1045): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1046): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1047): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1048): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1049): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1050): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1051): len = 16176, overlap = 14.5
PHY-3002 : Step(1052): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1053): len = 16175.2, overlap = 32
PHY-3002 : Step(1054): len = 16209.2, overlap = 32
PHY-3002 : Step(1055): len = 16373, overlap = 30.75
PHY-3002 : Step(1056): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1057): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1058): len = 16686.1, overlap = 27
PHY-3002 : Step(1059): len = 16774.1, overlap = 27
PHY-3002 : Step(1060): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1061): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1062): len = 17160, overlap = 25.75
PHY-3002 : Step(1063): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1064): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1065): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1066): len = 17809.2, overlap = 23
PHY-3002 : Step(1067): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1068): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1069): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1070): len = 18576.1, overlap = 22
PHY-3002 : Step(1071): len = 18902.8, overlap = 23
PHY-3002 : Step(1072): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1073): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1074): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1075): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1076): len = 19931.3, overlap = 24
PHY-3002 : Step(1077): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1078): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040396s wall, 0.015600s user + 0.062400s system = 0.078001s CPU (193.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1079): len = 22227, overlap = 3.75
PHY-3002 : Step(1080): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1081): len = 21845, overlap = 7.75
PHY-3002 : Step(1082): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1083): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1084): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1085): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1086): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1087): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1088): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1089): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1090): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1091): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1092): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005064s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (616.1%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.751343s wall, 2.979619s user + 0.702005s system = 3.681624s CPU (210.2%)

RUN-1004 : used memory is 267 MB, reserved memory is 238 MB, peak memory is 364 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016002s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (195.0%)

PHY-1001 : End global routing;  0.047640s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (131.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037982s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (164.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.096221s wall, 1.263608s user + 0.046800s system = 1.310408s CPU (119.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012139s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008402s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.730080s wall, 1.887612s user + 0.093601s system = 1.981213s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.899770s wall, 2.074813s user + 0.109201s system = 2.184014s CPU (115.0%)

RUN-1004 : used memory is 278 MB, reserved memory is 249 MB, peak memory is 364 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.855163s wall, 9.219659s user + 0.046800s system = 9.266459s CPU (324.6%)

RUN-1004 : used memory is 279 MB, reserved memory is 250 MB, peak memory is 364 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.150463s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (101.7%)

RUN-1004 : used memory is 360 MB, reserved memory is 331 MB, peak memory is 364 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.716093s wall, 3.556823s user + 0.202801s system = 3.759624s CPU (10.2%)

RUN-1004 : used memory is 362 MB, reserved memory is 333 MB, peak memory is 365 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.611226s wall, 0.374402s user + 0.046800s system = 0.421203s CPU (4.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 262 MB, peak memory is 365 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.874291s wall, 5.569236s user + 0.452403s system = 6.021639s CPU (12.6%)

RUN-1004 : used memory is 280 MB, reserved memory is 252 MB, peak memory is 365 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.371046s wall, 1.341609s user + 0.140401s system = 1.482009s CPU (108.1%)

RUN-1004 : used memory is 267 MB, reserved memory is 239 MB, peak memory is 365 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081628s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (95.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1093): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1094): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1095): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1096): len = 51160, overlap = 13.5
PHY-3002 : Step(1097): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1098): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1099): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1100): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1101): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1102): len = 27816.6, overlap = 18
PHY-3002 : Step(1103): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1104): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1105): len = 20639, overlap = 20.25
PHY-3002 : Step(1106): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1107): len = 16336, overlap = 22.5
PHY-3002 : Step(1108): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1109): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1110): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1111): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1112): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1113): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1114): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1115): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1116): len = 15772.1, overlap = 14
PHY-3002 : Step(1117): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1118): len = 15274.7, overlap = 13
PHY-3002 : Step(1119): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1120): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1121): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1122): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1123): len = 15768, overlap = 17.25
PHY-3002 : Step(1124): len = 15896.6, overlap = 17
PHY-3002 : Step(1125): len = 16010.5, overlap = 17
PHY-3002 : Step(1126): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1127): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1128): len = 16687.2, overlap = 12
PHY-3002 : Step(1129): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1130): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1131): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1132): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1133): len = 16359.4, overlap = 14
PHY-3002 : Step(1134): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1135): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1136): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1137): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1138): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1139): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1140): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1141): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1142): len = 16176, overlap = 14.5
PHY-3002 : Step(1143): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1144): len = 16175.2, overlap = 32
PHY-3002 : Step(1145): len = 16209.2, overlap = 32
PHY-3002 : Step(1146): len = 16373, overlap = 30.75
PHY-3002 : Step(1147): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1148): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1149): len = 16686.1, overlap = 27
PHY-3002 : Step(1150): len = 16774.1, overlap = 27
PHY-3002 : Step(1151): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1152): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1153): len = 17160, overlap = 25.75
PHY-3002 : Step(1154): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1155): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1156): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1157): len = 17809.2, overlap = 23
PHY-3002 : Step(1158): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1159): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1160): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1161): len = 18576.1, overlap = 22
PHY-3002 : Step(1162): len = 18902.8, overlap = 23
PHY-3002 : Step(1163): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1164): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1165): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1166): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1167): len = 19931.3, overlap = 24
PHY-3002 : Step(1168): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1169): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035199s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (133.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1170): len = 22227, overlap = 3.75
PHY-3002 : Step(1171): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1172): len = 21845, overlap = 7.75
PHY-3002 : Step(1173): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1174): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1175): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1176): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1177): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1178): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1179): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1180): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1181): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1182): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1183): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005197s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (600.4%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.729875s wall, 2.496016s user + 0.795605s system = 3.291621s CPU (190.3%)

RUN-1004 : used memory is 269 MB, reserved memory is 241 MB, peak memory is 365 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023018s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (203.3%)

PHY-1001 : End global routing;  0.061872s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (126.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055284s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (84.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.349530s wall, 1.497610s user + 0.046800s system = 1.544410s CPU (114.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011685s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (133.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008147s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (191.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.010814s wall, 2.137214s user + 0.093601s system = 2.230814s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.199657s wall, 2.340015s user + 0.109201s system = 2.449216s CPU (111.3%)

RUN-1004 : used memory is 281 MB, reserved memory is 254 MB, peak memory is 365 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.364894s wall, 9.750063s user + 0.062400s system = 9.812463s CPU (291.6%)

RUN-1004 : used memory is 282 MB, reserved memory is 255 MB, peak memory is 365 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.168659s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (101.5%)

RUN-1004 : used memory is 362 MB, reserved memory is 334 MB, peak memory is 366 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.637728s wall, 3.681624s user + 0.171601s system = 3.853225s CPU (10.5%)

RUN-1004 : used memory is 364 MB, reserved memory is 336 MB, peak memory is 368 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.627156s wall, 0.405603s user + 0.062400s system = 0.468003s CPU (5.4%)

RUN-1004 : used memory is 296 MB, reserved memory is 266 MB, peak memory is 368 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.824850s wall, 5.756437s user + 0.312002s system = 6.068439s CPU (12.7%)

RUN-1004 : used memory is 285 MB, reserved memory is 257 MB, peak memory is 368 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.366222s wall, 1.466409s user + 0.078001s system = 1.544410s CPU (113.0%)

RUN-1004 : used memory is 268 MB, reserved memory is 240 MB, peak memory is 368 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080352s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (116.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1184): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1185): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1186): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1187): len = 51160, overlap = 13.5
PHY-3002 : Step(1188): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1189): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1190): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1191): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1192): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1193): len = 27816.6, overlap = 18
PHY-3002 : Step(1194): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1195): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1196): len = 20639, overlap = 20.25
PHY-3002 : Step(1197): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1198): len = 16336, overlap = 22.5
PHY-3002 : Step(1199): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1200): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1201): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1202): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1203): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1204): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1205): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1206): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1207): len = 15772.1, overlap = 14
PHY-3002 : Step(1208): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1209): len = 15274.7, overlap = 13
PHY-3002 : Step(1210): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1211): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1212): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1213): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1214): len = 15768, overlap = 17.25
PHY-3002 : Step(1215): len = 15896.6, overlap = 17
PHY-3002 : Step(1216): len = 16010.5, overlap = 17
PHY-3002 : Step(1217): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1218): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1219): len = 16687.2, overlap = 12
PHY-3002 : Step(1220): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1221): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1222): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1223): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1224): len = 16359.4, overlap = 14
PHY-3002 : Step(1225): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1226): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1227): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1228): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1229): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1230): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1231): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1232): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1233): len = 16176, overlap = 14.5
PHY-3002 : Step(1234): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1235): len = 16175.2, overlap = 32
PHY-3002 : Step(1236): len = 16209.2, overlap = 32
PHY-3002 : Step(1237): len = 16373, overlap = 30.75
PHY-3002 : Step(1238): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1239): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1240): len = 16686.1, overlap = 27
PHY-3002 : Step(1241): len = 16774.1, overlap = 27
PHY-3002 : Step(1242): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1243): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1244): len = 17160, overlap = 25.75
PHY-3002 : Step(1245): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1246): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1247): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1248): len = 17809.2, overlap = 23
PHY-3002 : Step(1249): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1250): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1251): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1252): len = 18576.1, overlap = 22
PHY-3002 : Step(1253): len = 18902.8, overlap = 23
PHY-3002 : Step(1254): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1255): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1256): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1257): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1258): len = 19931.3, overlap = 24
PHY-3002 : Step(1259): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1260): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037199s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (293.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1261): len = 22227, overlap = 3.75
PHY-3002 : Step(1262): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1263): len = 21845, overlap = 7.75
PHY-3002 : Step(1264): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1265): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1266): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1267): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1268): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1269): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1270): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1271): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1272): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1273): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1274): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.737333s wall, 2.589617s user + 0.608404s system = 3.198021s CPU (184.1%)

RUN-1004 : used memory is 270 MB, reserved memory is 242 MB, peak memory is 368 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017319s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.1%)

PHY-1001 : End global routing;  0.048863s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038584s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.052188s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (123.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011182s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.660880s wall, 1.872012s user + 0.046800s system = 1.918812s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.834839s wall, 2.043613s user + 0.046800s system = 2.090413s CPU (113.9%)

RUN-1004 : used memory is 284 MB, reserved memory is 256 MB, peak memory is 368 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.871308s wall, 9.266459s user + 0.078001s system = 9.344460s CPU (325.4%)

RUN-1004 : used memory is 285 MB, reserved memory is 258 MB, peak memory is 368 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.197320s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (101.6%)

RUN-1004 : used memory is 364 MB, reserved memory is 335 MB, peak memory is 368 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.713480s wall, 3.900025s user + 0.265202s system = 4.165227s CPU (11.3%)

RUN-1004 : used memory is 366 MB, reserved memory is 337 MB, peak memory is 369 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.626784s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (4.9%)

RUN-1004 : used memory is 296 MB, reserved memory is 267 MB, peak memory is 369 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.863416s wall, 5.990438s user + 0.390002s system = 6.380441s CPU (13.3%)

RUN-1004 : used memory is 286 MB, reserved memory is 257 MB, peak memory is 369 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.361699s wall, 1.248008s user + 0.156001s system = 1.404009s CPU (103.1%)

RUN-1004 : used memory is 287 MB, reserved memory is 258 MB, peak memory is 369 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077751s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (120.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1275): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1276): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1277): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1278): len = 51160, overlap = 13.5
PHY-3002 : Step(1279): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1280): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1281): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1282): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1283): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1284): len = 27816.6, overlap = 18
PHY-3002 : Step(1285): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1286): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1287): len = 20639, overlap = 20.25
PHY-3002 : Step(1288): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1289): len = 16336, overlap = 22.5
PHY-3002 : Step(1290): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1291): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1292): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1293): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1294): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1295): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1296): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1297): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1298): len = 15772.1, overlap = 14
PHY-3002 : Step(1299): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1300): len = 15274.7, overlap = 13
PHY-3002 : Step(1301): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1302): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1303): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1304): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1305): len = 15768, overlap = 17.25
PHY-3002 : Step(1306): len = 15896.6, overlap = 17
PHY-3002 : Step(1307): len = 16010.5, overlap = 17
PHY-3002 : Step(1308): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1309): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1310): len = 16687.2, overlap = 12
PHY-3002 : Step(1311): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1312): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1313): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1314): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1315): len = 16359.4, overlap = 14
PHY-3002 : Step(1316): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1317): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1318): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1319): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1320): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1321): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1322): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1323): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1324): len = 16176, overlap = 14.5
PHY-3002 : Step(1325): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1326): len = 16175.2, overlap = 32
PHY-3002 : Step(1327): len = 16209.2, overlap = 32
PHY-3002 : Step(1328): len = 16373, overlap = 30.75
PHY-3002 : Step(1329): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1330): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1331): len = 16686.1, overlap = 27
PHY-3002 : Step(1332): len = 16774.1, overlap = 27
PHY-3002 : Step(1333): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1334): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1335): len = 17160, overlap = 25.75
PHY-3002 : Step(1336): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1337): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1338): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1339): len = 17809.2, overlap = 23
PHY-3002 : Step(1340): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1341): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1342): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1343): len = 18576.1, overlap = 22
PHY-3002 : Step(1344): len = 18902.8, overlap = 23
PHY-3002 : Step(1345): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1346): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1347): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1348): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1349): len = 19931.3, overlap = 24
PHY-3002 : Step(1350): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1351): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038776s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (80.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1352): len = 22227, overlap = 3.75
PHY-3002 : Step(1353): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1354): len = 21845, overlap = 7.75
PHY-3002 : Step(1355): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1356): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1357): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1358): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1359): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1360): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1361): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1362): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1363): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1364): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1365): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.715173s wall, 2.574016s user + 0.561604s system = 3.135620s CPU (182.8%)

RUN-1004 : used memory is 287 MB, reserved memory is 258 MB, peak memory is 369 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016220s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.2%)

PHY-1001 : End global routing;  0.046482s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (134.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041737s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (112.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.078995s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (108.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012066s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008117s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (192.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.722605s wall, 1.747211s user + 0.078001s system = 1.825212s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.893739s wall, 1.918812s user + 0.078001s system = 1.996813s CPU (105.4%)

RUN-1004 : used memory is 291 MB, reserved memory is 262 MB, peak memory is 369 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.071928s wall, 9.188459s user + 0.046800s system = 9.235259s CPU (300.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 262 MB, peak memory is 369 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.272420s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (104.2%)

RUN-1004 : used memory is 367 MB, reserved memory is 337 MB, peak memory is 371 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.296105s wall, 3.151220s user + 0.140401s system = 3.291621s CPU (9.1%)

RUN-1004 : used memory is 369 MB, reserved memory is 339 MB, peak memory is 372 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.633820s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 299 MB, reserved memory is 269 MB, peak memory is 372 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.590835s wall, 5.319634s user + 0.249602s system = 5.569236s CPU (11.7%)

RUN-1004 : used memory is 288 MB, reserved memory is 261 MB, peak memory is 372 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.404449s wall, 1.388409s user + 0.124801s system = 1.513210s CPU (107.7%)

RUN-1004 : used memory is 289 MB, reserved memory is 261 MB, peak memory is 372 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.108031s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (115.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1366): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1367): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1368): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1369): len = 51160, overlap = 13.5
PHY-3002 : Step(1370): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1371): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1372): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1373): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1374): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1375): len = 27816.6, overlap = 18
PHY-3002 : Step(1376): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1377): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1378): len = 20639, overlap = 20.25
PHY-3002 : Step(1379): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1380): len = 16336, overlap = 22.5
PHY-3002 : Step(1381): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1382): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1383): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1384): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1385): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1386): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1387): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1388): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1389): len = 15772.1, overlap = 14
PHY-3002 : Step(1390): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1391): len = 15274.7, overlap = 13
PHY-3002 : Step(1392): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1393): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1394): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1395): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1396): len = 15768, overlap = 17.25
PHY-3002 : Step(1397): len = 15896.6, overlap = 17
PHY-3002 : Step(1398): len = 16010.5, overlap = 17
PHY-3002 : Step(1399): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1400): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1401): len = 16687.2, overlap = 12
PHY-3002 : Step(1402): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1403): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1404): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1405): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1406): len = 16359.4, overlap = 14
PHY-3002 : Step(1407): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1408): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1409): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1410): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1411): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1412): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1413): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1414): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1415): len = 16176, overlap = 14.5
PHY-3002 : Step(1416): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1417): len = 16175.2, overlap = 32
PHY-3002 : Step(1418): len = 16209.2, overlap = 32
PHY-3002 : Step(1419): len = 16373, overlap = 30.75
PHY-3002 : Step(1420): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1421): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1422): len = 16686.1, overlap = 27
PHY-3002 : Step(1423): len = 16774.1, overlap = 27
PHY-3002 : Step(1424): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1425): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1426): len = 17160, overlap = 25.75
PHY-3002 : Step(1427): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1428): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1429): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1430): len = 17809.2, overlap = 23
PHY-3002 : Step(1431): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1432): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1433): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1434): len = 18576.1, overlap = 22
PHY-3002 : Step(1435): len = 18902.8, overlap = 23
PHY-3002 : Step(1436): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1437): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1438): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1439): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1440): len = 19931.3, overlap = 24
PHY-3002 : Step(1441): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1442): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036918s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (169.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1443): len = 22227, overlap = 3.75
PHY-3002 : Step(1444): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1445): len = 21845, overlap = 7.75
PHY-3002 : Step(1446): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1447): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1448): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1449): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1450): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1451): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1452): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1453): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1454): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1455): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1456): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005372s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (290.4%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.846259s wall, 2.854818s user + 0.873606s system = 3.728424s CPU (201.9%)

RUN-1004 : used memory is 289 MB, reserved memory is 261 MB, peak memory is 372 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017099s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.2%)

PHY-1001 : End global routing;  0.046688s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041344s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (150.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.072562s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (113.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011479s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (135.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008926s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (174.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.690513s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (108.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.861196s wall, 1.981213s user + 0.046800s system = 2.028013s CPU (109.0%)

RUN-1004 : used memory is 294 MB, reserved memory is 267 MB, peak memory is 372 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.869287s wall, 9.297660s user + 0.031200s system = 9.328860s CPU (325.1%)

RUN-1004 : used memory is 294 MB, reserved memory is 267 MB, peak memory is 372 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.205187s wall, 1.232408s user + 0.062400s system = 1.294808s CPU (107.4%)

RUN-1004 : used memory is 369 MB, reserved memory is 339 MB, peak memory is 373 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.085346s wall, 3.681624s user + 0.234002s system = 3.915625s CPU (10.6%)

RUN-1004 : used memory is 371 MB, reserved memory is 341 MB, peak memory is 374 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.703831s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 300 MB, reserved memory is 270 MB, peak memory is 374 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.336076s wall, 5.772037s user + 0.421203s system = 6.193240s CPU (12.8%)

RUN-1004 : used memory is 287 MB, reserved memory is 258 MB, peak memory is 374 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.436823s wall, 1.513210s user + 0.093601s system = 1.606810s CPU (111.8%)

RUN-1004 : used memory is 289 MB, reserved memory is 259 MB, peak memory is 374 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088388s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (88.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1457): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1458): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1459): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1460): len = 51160, overlap = 13.5
PHY-3002 : Step(1461): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1462): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1463): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1464): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1465): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1466): len = 27816.6, overlap = 18
PHY-3002 : Step(1467): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1468): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1469): len = 20639, overlap = 20.25
PHY-3002 : Step(1470): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1471): len = 16336, overlap = 22.5
PHY-3002 : Step(1472): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1473): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1474): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1475): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1476): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1477): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1478): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1479): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1480): len = 15772.1, overlap = 14
PHY-3002 : Step(1481): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1482): len = 15274.7, overlap = 13
PHY-3002 : Step(1483): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1484): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1485): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1486): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1487): len = 15768, overlap = 17.25
PHY-3002 : Step(1488): len = 15896.6, overlap = 17
PHY-3002 : Step(1489): len = 16010.5, overlap = 17
PHY-3002 : Step(1490): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1491): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1492): len = 16687.2, overlap = 12
PHY-3002 : Step(1493): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005337s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (292.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1494): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1495): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1496): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1497): len = 16359.4, overlap = 14
PHY-3002 : Step(1498): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1499): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1500): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1501): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1502): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1503): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1504): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1505): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1506): len = 16176, overlap = 14.5
PHY-3002 : Step(1507): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1508): len = 16175.2, overlap = 32
PHY-3002 : Step(1509): len = 16209.2, overlap = 32
PHY-3002 : Step(1510): len = 16373, overlap = 30.75
PHY-3002 : Step(1511): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1512): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1513): len = 16686.1, overlap = 27
PHY-3002 : Step(1514): len = 16774.1, overlap = 27
PHY-3002 : Step(1515): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1516): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1517): len = 17160, overlap = 25.75
PHY-3002 : Step(1518): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1519): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1520): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1521): len = 17809.2, overlap = 23
PHY-3002 : Step(1522): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1523): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1524): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1525): len = 18576.1, overlap = 22
PHY-3002 : Step(1526): len = 18902.8, overlap = 23
PHY-3002 : Step(1527): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1528): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1529): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1530): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1531): len = 19931.3, overlap = 24
PHY-3002 : Step(1532): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1533): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038333s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (162.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1534): len = 22227, overlap = 3.75
PHY-3002 : Step(1535): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1536): len = 21845, overlap = 7.75
PHY-3002 : Step(1537): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1538): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1539): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1540): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1541): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1542): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1543): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1544): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1545): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1546): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1547): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005251s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (594.2%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.819693s wall, 2.854818s user + 0.920406s system = 3.775224s CPU (207.5%)

RUN-1004 : used memory is 292 MB, reserved memory is 262 MB, peak memory is 374 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016642s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (281.2%)

PHY-1001 : End global routing;  0.047019s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (165.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038920s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.139189s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (117.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011527s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (135.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.736849s wall, 1.918812s user + 0.062400s system = 1.981213s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.904232s wall, 2.121614s user + 0.078001s system = 2.199614s CPU (115.5%)

RUN-1004 : used memory is 297 MB, reserved memory is 269 MB, peak memory is 374 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.860808s wall, 9.001258s user + 0.062400s system = 9.063658s CPU (316.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 269 MB, peak memory is 374 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.245765s wall, 1.279208s user + 0.015600s system = 1.294808s CPU (103.9%)

RUN-1004 : used memory is 372 MB, reserved memory is 342 MB, peak memory is 375 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.549388s wall, 3.525623s user + 0.109201s system = 3.634823s CPU (9.9%)

RUN-1004 : used memory is 373 MB, reserved memory is 343 MB, peak memory is 377 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.600693s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (4.9%)

RUN-1004 : used memory is 303 MB, reserved memory is 273 MB, peak memory is 377 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.752455s wall, 5.694037s user + 0.265202s system = 5.959238s CPU (12.5%)

RUN-1004 : used memory is 293 MB, reserved memory is 263 MB, peak memory is 377 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.366422s wall, 1.294808s user + 0.218401s system = 1.513210s CPU (110.7%)

RUN-1004 : used memory is 293 MB, reserved memory is 263 MB, peak memory is 377 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076047s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (123.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1548): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1549): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1550): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1551): len = 51160, overlap = 13.5
PHY-3002 : Step(1552): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1553): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1554): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1555): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1556): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1557): len = 27816.6, overlap = 18
PHY-3002 : Step(1558): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1559): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1560): len = 20639, overlap = 20.25
PHY-3002 : Step(1561): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1562): len = 16336, overlap = 22.5
PHY-3002 : Step(1563): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1564): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1565): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1566): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1567): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1568): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1569): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1570): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1571): len = 15772.1, overlap = 14
PHY-3002 : Step(1572): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1573): len = 15274.7, overlap = 13
PHY-3002 : Step(1574): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1575): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1576): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1577): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1578): len = 15768, overlap = 17.25
PHY-3002 : Step(1579): len = 15896.6, overlap = 17
PHY-3002 : Step(1580): len = 16010.5, overlap = 17
PHY-3002 : Step(1581): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1582): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1583): len = 16687.2, overlap = 12
PHY-3002 : Step(1584): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1585): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1586): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1587): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1588): len = 16359.4, overlap = 14
PHY-3002 : Step(1589): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1590): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1591): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1592): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1593): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1594): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1595): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1596): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1597): len = 16176, overlap = 14.5
PHY-3002 : Step(1598): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1599): len = 16175.2, overlap = 32
PHY-3002 : Step(1600): len = 16209.2, overlap = 32
PHY-3002 : Step(1601): len = 16373, overlap = 30.75
PHY-3002 : Step(1602): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1603): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1604): len = 16686.1, overlap = 27
PHY-3002 : Step(1605): len = 16774.1, overlap = 27
PHY-3002 : Step(1606): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1607): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1608): len = 17160, overlap = 25.75
PHY-3002 : Step(1609): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1610): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1611): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1612): len = 17809.2, overlap = 23
PHY-3002 : Step(1613): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1614): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1615): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1616): len = 18576.1, overlap = 22
PHY-3002 : Step(1617): len = 18902.8, overlap = 23
PHY-3002 : Step(1618): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1619): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1620): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1621): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1622): len = 19931.3, overlap = 24
PHY-3002 : Step(1623): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1624): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039957s wall, 0.031200s user + 0.062400s system = 0.093601s CPU (234.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1625): len = 22227, overlap = 3.75
PHY-3002 : Step(1626): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1627): len = 21845, overlap = 7.75
PHY-3002 : Step(1628): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1629): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1630): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1631): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1632): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1633): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1634): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1635): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1636): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1637): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1638): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005522s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (282.5%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.747030s wall, 2.979619s user + 0.795605s system = 3.775224s CPU (216.1%)

RUN-1004 : used memory is 293 MB, reserved memory is 263 MB, peak memory is 377 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016214s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.2%)

PHY-1001 : End global routing;  0.045439s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (137.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040783s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (114.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.087674s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (116.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011169s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008201s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.699707s wall, 1.825212s user + 0.093601s system = 1.918812s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.870012s wall, 1.996813s user + 0.109201s system = 2.106013s CPU (112.6%)

RUN-1004 : used memory is 300 MB, reserved memory is 271 MB, peak memory is 377 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.143347s wall, 9.453661s user + 0.078001s system = 9.531661s CPU (303.2%)

RUN-1004 : used memory is 300 MB, reserved memory is 271 MB, peak memory is 377 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.154596s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (105.4%)

RUN-1004 : used memory is 374 MB, reserved memory is 344 MB, peak memory is 377 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.430397s wall, 2.854818s user + 0.218401s system = 3.073220s CPU (8.4%)

RUN-1004 : used memory is 375 MB, reserved memory is 345 MB, peak memory is 379 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.629186s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 305 MB, reserved memory is 275 MB, peak memory is 379 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.566195s wall, 4.820431s user + 0.405603s system = 5.226033s CPU (11.0%)

RUN-1004 : used memory is 278 MB, reserved memory is 247 MB, peak memory is 379 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.374936s wall, 1.482009s user + 0.062400s system = 1.544410s CPU (112.3%)

RUN-1004 : used memory is 286 MB, reserved memory is 259 MB, peak memory is 379 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078487s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1639): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1640): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1641): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1642): len = 51160, overlap = 13.5
PHY-3002 : Step(1643): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1644): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1645): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1646): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1647): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1648): len = 27816.6, overlap = 18
PHY-3002 : Step(1649): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1650): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1651): len = 20639, overlap = 20.25
PHY-3002 : Step(1652): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1653): len = 16336, overlap = 22.5
PHY-3002 : Step(1654): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1655): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1656): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1657): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1658): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1659): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1660): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1661): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1662): len = 15772.1, overlap = 14
PHY-3002 : Step(1663): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1664): len = 15274.7, overlap = 13
PHY-3002 : Step(1665): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1666): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1667): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1668): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1669): len = 15768, overlap = 17.25
PHY-3002 : Step(1670): len = 15896.6, overlap = 17
PHY-3002 : Step(1671): len = 16010.5, overlap = 17
PHY-3002 : Step(1672): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1673): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1674): len = 16687.2, overlap = 12
PHY-3002 : Step(1675): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1676): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1677): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1678): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1679): len = 16359.4, overlap = 14
PHY-3002 : Step(1680): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1681): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1682): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1683): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1684): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1685): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1686): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1687): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1688): len = 16176, overlap = 14.5
PHY-3002 : Step(1689): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1690): len = 16175.2, overlap = 32
PHY-3002 : Step(1691): len = 16209.2, overlap = 32
PHY-3002 : Step(1692): len = 16373, overlap = 30.75
PHY-3002 : Step(1693): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1694): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1695): len = 16686.1, overlap = 27
PHY-3002 : Step(1696): len = 16774.1, overlap = 27
PHY-3002 : Step(1697): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1698): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1699): len = 17160, overlap = 25.75
PHY-3002 : Step(1700): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1701): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1702): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1703): len = 17809.2, overlap = 23
PHY-3002 : Step(1704): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1705): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1706): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1707): len = 18576.1, overlap = 22
PHY-3002 : Step(1708): len = 18902.8, overlap = 23
PHY-3002 : Step(1709): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1710): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1711): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1712): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1713): len = 19931.3, overlap = 24
PHY-3002 : Step(1714): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1715): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034003s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (183.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1716): len = 22227, overlap = 3.75
PHY-3002 : Step(1717): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1718): len = 21845, overlap = 7.75
PHY-3002 : Step(1719): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1720): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1721): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1722): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1723): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1724): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1725): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1726): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1727): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1728): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1729): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004991s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (625.2%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.718031s wall, 2.511616s user + 0.702005s system = 3.213621s CPU (187.1%)

RUN-1004 : used memory is 288 MB, reserved memory is 260 MB, peak memory is 379 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017061s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (182.9%)

PHY-1001 : End global routing;  0.047605s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (131.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041281s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (113.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.087223s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (111.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011493s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (135.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.715672s wall, 1.825212s user + 0.031200s system = 1.856412s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.884566s wall, 1.996813s user + 0.062400s system = 2.059213s CPU (109.3%)

RUN-1004 : used memory is 298 MB, reserved memory is 270 MB, peak memory is 379 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.899193s wall, 9.219659s user + 0.031200s system = 9.250859s CPU (319.1%)

RUN-1004 : used memory is 298 MB, reserved memory is 270 MB, peak memory is 379 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.188969s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (103.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 346 MB, peak memory is 379 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.725795s wall, 3.385222s user + 0.187201s system = 3.572423s CPU (9.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 348 MB, peak memory is 380 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.623635s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (3.8%)

RUN-1004 : used memory is 308 MB, reserved memory is 278 MB, peak memory is 380 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.921021s wall, 5.413235s user + 0.358802s system = 5.772037s CPU (12.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 269 MB, peak memory is 380 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.380789s wall, 1.310408s user + 0.124801s system = 1.435209s CPU (103.9%)

RUN-1004 : used memory is 288 MB, reserved memory is 260 MB, peak memory is 380 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.098387s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (111.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1730): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1731): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1732): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1733): len = 51160, overlap = 13.5
PHY-3002 : Step(1734): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1735): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1736): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1737): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1738): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1739): len = 27816.6, overlap = 18
PHY-3002 : Step(1740): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1741): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1742): len = 20639, overlap = 20.25
PHY-3002 : Step(1743): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1744): len = 16336, overlap = 22.5
PHY-3002 : Step(1745): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1746): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1747): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1748): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1749): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1750): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1751): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1752): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1753): len = 15772.1, overlap = 14
PHY-3002 : Step(1754): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1755): len = 15274.7, overlap = 13
PHY-3002 : Step(1756): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1757): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1758): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1759): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1760): len = 15768, overlap = 17.25
PHY-3002 : Step(1761): len = 15896.6, overlap = 17
PHY-3002 : Step(1762): len = 16010.5, overlap = 17
PHY-3002 : Step(1763): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1764): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1765): len = 16687.2, overlap = 12
PHY-3002 : Step(1766): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1767): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1768): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1769): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1770): len = 16359.4, overlap = 14
PHY-3002 : Step(1771): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1772): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1773): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1774): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1775): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1776): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1777): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1778): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1779): len = 16176, overlap = 14.5
PHY-3002 : Step(1780): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1781): len = 16175.2, overlap = 32
PHY-3002 : Step(1782): len = 16209.2, overlap = 32
PHY-3002 : Step(1783): len = 16373, overlap = 30.75
PHY-3002 : Step(1784): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1785): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1786): len = 16686.1, overlap = 27
PHY-3002 : Step(1787): len = 16774.1, overlap = 27
PHY-3002 : Step(1788): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1789): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1790): len = 17160, overlap = 25.75
PHY-3002 : Step(1791): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1792): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1793): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1794): len = 17809.2, overlap = 23
PHY-3002 : Step(1795): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1796): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1797): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1798): len = 18576.1, overlap = 22
PHY-3002 : Step(1799): len = 18902.8, overlap = 23
PHY-3002 : Step(1800): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1801): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1802): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1803): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1804): len = 19931.3, overlap = 24
PHY-3002 : Step(1805): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1806): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037620s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (165.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1807): len = 22227, overlap = 3.75
PHY-3002 : Step(1808): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1809): len = 21845, overlap = 7.75
PHY-3002 : Step(1810): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1811): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1812): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1813): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1814): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1815): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1816): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1817): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1818): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1819): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1820): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.770929s wall, 2.776818s user + 0.951606s system = 3.728424s CPU (210.5%)

RUN-1004 : used memory is 291 MB, reserved memory is 262 MB, peak memory is 380 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017100s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.2%)

PHY-1001 : End global routing;  0.048606s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038938s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.106113s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (115.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012006s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008721s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (178.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.719618s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.889019s wall, 2.043613s user + 0.062400s system = 2.106013s CPU (111.5%)

RUN-1004 : used memory is 302 MB, reserved memory is 274 MB, peak memory is 380 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.828724s wall, 8.517655s user + 0.046800s system = 8.564455s CPU (302.8%)

RUN-1004 : used memory is 302 MB, reserved memory is 275 MB, peak memory is 380 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.167313s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (101.6%)

RUN-1004 : used memory is 378 MB, reserved memory is 349 MB, peak memory is 381 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.819719s wall, 3.166820s user + 0.187201s system = 3.354021s CPU (9.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 351 MB, peak memory is 383 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.542144s wall, 0.202801s user + 0.046800s system = 0.249602s CPU (2.9%)

RUN-1004 : used memory is 310 MB, reserved memory is 280 MB, peak memory is 383 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.856562s wall, 4.960832s user + 0.312002s system = 5.272834s CPU (11.3%)

RUN-1004 : used memory is 300 MB, reserved memory is 271 MB, peak memory is 383 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.384034s wall, 1.326008s user + 0.140401s system = 1.466409s CPU (106.0%)

RUN-1004 : used memory is 290 MB, reserved memory is 261 MB, peak memory is 383 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080570s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (96.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1821): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1822): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1823): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1824): len = 51160, overlap = 13.5
PHY-3002 : Step(1825): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1826): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1827): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1828): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1829): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1830): len = 27816.6, overlap = 18
PHY-3002 : Step(1831): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1832): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1833): len = 20639, overlap = 20.25
PHY-3002 : Step(1834): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1835): len = 16336, overlap = 22.5
PHY-3002 : Step(1836): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1837): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1838): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1839): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1840): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1841): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1842): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1843): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1844): len = 15772.1, overlap = 14
PHY-3002 : Step(1845): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1846): len = 15274.7, overlap = 13
PHY-3002 : Step(1847): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1848): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1849): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1850): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1851): len = 15768, overlap = 17.25
PHY-3002 : Step(1852): len = 15896.6, overlap = 17
PHY-3002 : Step(1853): len = 16010.5, overlap = 17
PHY-3002 : Step(1854): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1855): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1856): len = 16687.2, overlap = 12
PHY-3002 : Step(1857): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005211s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (299.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1858): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1859): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1860): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1861): len = 16359.4, overlap = 14
PHY-3002 : Step(1862): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1863): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1864): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1865): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1866): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1867): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1868): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1869): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1870): len = 16176, overlap = 14.5
PHY-3002 : Step(1871): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1872): len = 16175.2, overlap = 32
PHY-3002 : Step(1873): len = 16209.2, overlap = 32
PHY-3002 : Step(1874): len = 16373, overlap = 30.75
PHY-3002 : Step(1875): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1876): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1877): len = 16686.1, overlap = 27
PHY-3002 : Step(1878): len = 16774.1, overlap = 27
PHY-3002 : Step(1879): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1880): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1881): len = 17160, overlap = 25.75
PHY-3002 : Step(1882): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1883): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1884): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1885): len = 17809.2, overlap = 23
PHY-3002 : Step(1886): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1887): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1888): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1889): len = 18576.1, overlap = 22
PHY-3002 : Step(1890): len = 18902.8, overlap = 23
PHY-3002 : Step(1891): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1892): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1893): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1894): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1895): len = 19931.3, overlap = 24
PHY-3002 : Step(1896): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1897): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039031s wall, 0.015600s user + 0.062400s system = 0.078001s CPU (199.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1898): len = 22227, overlap = 3.75
PHY-3002 : Step(1899): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1900): len = 21845, overlap = 7.75
PHY-3002 : Step(1901): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1902): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1903): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1904): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1905): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1906): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1907): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1908): len = 21837.6, overlap = 13.5
PHY-3002 : Step(1909): len = 22082.9, overlap = 13.5
PHY-3002 : Step(1910): len = 22180.5, overlap = 13.25
PHY-3002 : Step(1911): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.763306s wall, 2.730018s user + 0.873606s system = 3.603623s CPU (204.4%)

RUN-1004 : used memory is 293 MB, reserved memory is 263 MB, peak memory is 383 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016905s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (276.8%)

PHY-1001 : End global routing;  0.052428s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (178.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041498s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (112.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.156994s wall, 1.341609s user + 0.031200s system = 1.372809s CPU (118.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012232s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (255.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.009172s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (340.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.776699s wall, 1.965613s user + 0.078001s system = 2.043613s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.952964s wall, 2.199614s user + 0.109201s system = 2.308815s CPU (118.2%)

RUN-1004 : used memory is 304 MB, reserved memory is 277 MB, peak memory is 383 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.805144s wall, 8.814056s user + 0.062400s system = 8.876457s CPU (316.4%)

RUN-1004 : used memory is 305 MB, reserved memory is 277 MB, peak memory is 383 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.184609s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (98.8%)

RUN-1004 : used memory is 381 MB, reserved memory is 352 MB, peak memory is 385 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.013103s wall, 2.074813s user + 0.187201s system = 2.262014s CPU (6.5%)

RUN-1004 : used memory is 383 MB, reserved memory is 354 MB, peak memory is 386 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.464708s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (2.8%)

RUN-1004 : used memory is 315 MB, reserved memory is 286 MB, peak memory is 386 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  45.967258s wall, 3.915625s user + 0.327602s system = 4.243227s CPU (9.2%)

RUN-1004 : used memory is 304 MB, reserved memory is 276 MB, peak memory is 386 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.006699s wall, 0.951606s user + 0.109201s system = 1.060807s CPU (105.4%)

RUN-1004 : used memory is 293 MB, reserved memory is 264 MB, peak memory is 386 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.445976s wall, 1.404009s user + 0.156001s system = 1.560010s CPU (107.9%)

RUN-1004 : used memory is 293 MB, reserved memory is 264 MB, peak memory is 386 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083150s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (112.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1912): len = 74378.6, overlap = 13.5
PHY-3002 : Step(1913): len = 63666.2, overlap = 13.5
PHY-3002 : Step(1914): len = 57646.1, overlap = 13.5
PHY-3002 : Step(1915): len = 51160, overlap = 13.5
PHY-3002 : Step(1916): len = 46346.6, overlap = 13.5
PHY-3002 : Step(1917): len = 42304.6, overlap = 13.5
PHY-3002 : Step(1918): len = 38166.6, overlap = 13.75
PHY-3002 : Step(1919): len = 34446.1, overlap = 14.25
PHY-3002 : Step(1920): len = 31376.4, overlap = 16.5
PHY-3002 : Step(1921): len = 27816.6, overlap = 18
PHY-3002 : Step(1922): len = 24662.6, overlap = 18.5
PHY-3002 : Step(1923): len = 22671.2, overlap = 19.75
PHY-3002 : Step(1924): len = 20639, overlap = 20.25
PHY-3002 : Step(1925): len = 17355.4, overlap = 22.25
PHY-3002 : Step(1926): len = 16336, overlap = 22.5
PHY-3002 : Step(1927): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(1928): len = 16432.8, overlap = 17.5
PHY-3002 : Step(1929): len = 16425.7, overlap = 17.5
PHY-3002 : Step(1930): len = 16243.2, overlap = 17.5
PHY-3002 : Step(1931): len = 15820.3, overlap = 17.75
PHY-3002 : Step(1932): len = 15597.3, overlap = 17.75
PHY-3002 : Step(1933): len = 15639.8, overlap = 18.75
PHY-3002 : Step(1934): len = 15586.7, overlap = 17.75
PHY-3002 : Step(1935): len = 15772.1, overlap = 14
PHY-3002 : Step(1936): len = 15499.8, overlap = 13.25
PHY-3002 : Step(1937): len = 15274.7, overlap = 13
PHY-3002 : Step(1938): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(1939): len = 15399.1, overlap = 17.25
PHY-3002 : Step(1940): len = 15492.5, overlap = 13.25
PHY-3002 : Step(1941): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(1942): len = 15768, overlap = 17.25
PHY-3002 : Step(1943): len = 15896.6, overlap = 17
PHY-3002 : Step(1944): len = 16010.5, overlap = 17
PHY-3002 : Step(1945): len = 16453.9, overlap = 11.5
PHY-3002 : Step(1946): len = 16703.2, overlap = 11.5
PHY-3002 : Step(1947): len = 16687.2, overlap = 12
PHY-3002 : Step(1948): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004481s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(1949): len = 17016.7, overlap = 12.25
PHY-3002 : Step(1950): len = 16845.2, overlap = 12.25
PHY-3002 : Step(1951): len = 16545.3, overlap = 12.5
PHY-3002 : Step(1952): len = 16359.4, overlap = 14
PHY-3002 : Step(1953): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(1954): len = 16001.9, overlap = 16.5
PHY-3002 : Step(1955): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(1956): len = 15952.9, overlap = 16.5
PHY-3002 : Step(1957): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(1958): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1959): len = 16186.6, overlap = 15.25
PHY-3002 : Step(1960): len = 16071.9, overlap = 15.75
PHY-3002 : Step(1961): len = 16176, overlap = 14.5
PHY-3002 : Step(1962): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(1963): len = 16175.2, overlap = 32
PHY-3002 : Step(1964): len = 16209.2, overlap = 32
PHY-3002 : Step(1965): len = 16373, overlap = 30.75
PHY-3002 : Step(1966): len = 16558.7, overlap = 29.25
PHY-3002 : Step(1967): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(1968): len = 16686.1, overlap = 27
PHY-3002 : Step(1969): len = 16774.1, overlap = 27
PHY-3002 : Step(1970): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(1971): len = 17002.8, overlap = 25.25
PHY-3002 : Step(1972): len = 17160, overlap = 25.75
PHY-3002 : Step(1973): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(1974): len = 17551.1, overlap = 24.75
PHY-3002 : Step(1975): len = 17856.5, overlap = 23.5
PHY-3002 : Step(1976): len = 17809.2, overlap = 23
PHY-3002 : Step(1977): len = 17884.3, overlap = 23.25
PHY-3002 : Step(1978): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(1979): len = 18200.2, overlap = 24.25
PHY-3002 : Step(1980): len = 18576.1, overlap = 22
PHY-3002 : Step(1981): len = 18902.8, overlap = 23
PHY-3002 : Step(1982): len = 19019.4, overlap = 23.75
PHY-3002 : Step(1983): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(1984): len = 19414.7, overlap = 23.75
PHY-3002 : Step(1985): len = 19704.4, overlap = 22.75
PHY-3002 : Step(1986): len = 19931.3, overlap = 24
PHY-3002 : Step(1987): len = 19996.5, overlap = 23.25
PHY-3002 : Step(1988): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043192s wall, 0.015600s user + 0.046800s system = 0.062400s CPU (144.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(1989): len = 22227, overlap = 3.75
PHY-3002 : Step(1990): len = 22109.2, overlap = 6.25
PHY-3002 : Step(1991): len = 21845, overlap = 7.75
PHY-3002 : Step(1992): len = 21544.7, overlap = 9.75
PHY-3002 : Step(1993): len = 21347.2, overlap = 12.75
PHY-3002 : Step(1994): len = 21201.5, overlap = 14.5
PHY-3002 : Step(1995): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(1996): len = 21319.1, overlap = 14.5
PHY-3002 : Step(1997): len = 21589.1, overlap = 13.5
PHY-3002 : Step(1998): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(1999): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2000): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2001): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2002): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005712s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.858646s wall, 2.932819s user + 0.858005s system = 3.790824s CPU (204.0%)

RUN-1004 : used memory is 296 MB, reserved memory is 266 MB, peak memory is 386 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017765s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.8%)

PHY-1001 : End global routing;  0.051598s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (120.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042945s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (145.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.231586s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (107.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.010983s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.855150s wall, 1.981213s user + 0.062400s system = 2.043613s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.032567s wall, 2.168414s user + 0.078001s system = 2.246414s CPU (110.5%)

RUN-1004 : used memory is 307 MB, reserved memory is 279 MB, peak memory is 386 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.933119s wall, 8.970057s user + 0.031200s system = 9.001258s CPU (306.9%)

RUN-1004 : used memory is 307 MB, reserved memory is 279 MB, peak memory is 386 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.196208s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (101.7%)

RUN-1004 : used memory is 383 MB, reserved memory is 354 MB, peak memory is 387 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.129948s wall, 2.839218s user + 0.218401s system = 3.057620s CPU (8.5%)

RUN-1004 : used memory is 385 MB, reserved memory is 356 MB, peak memory is 389 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.599650s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (3.1%)

RUN-1004 : used memory is 318 MB, reserved memory is 288 MB, peak memory is 389 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.253277s wall, 4.773631s user + 0.343202s system = 5.116833s CPU (10.8%)

RUN-1004 : used memory is 307 MB, reserved memory is 278 MB, peak memory is 389 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.409519s wall, 1.419609s user + 0.078001s system = 1.497610s CPU (106.2%)

RUN-1004 : used memory is 308 MB, reserved memory is 278 MB, peak memory is 389 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078166s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2003): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2004): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2005): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2006): len = 51160, overlap = 13.5
PHY-3002 : Step(2007): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2008): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2009): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2010): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2011): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2012): len = 27816.6, overlap = 18
PHY-3002 : Step(2013): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2014): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2015): len = 20639, overlap = 20.25
PHY-3002 : Step(2016): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2017): len = 16336, overlap = 22.5
PHY-3002 : Step(2018): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2019): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2020): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2021): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2022): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2023): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2024): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2025): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2026): len = 15772.1, overlap = 14
PHY-3002 : Step(2027): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2028): len = 15274.7, overlap = 13
PHY-3002 : Step(2029): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2030): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2031): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2032): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2033): len = 15768, overlap = 17.25
PHY-3002 : Step(2034): len = 15896.6, overlap = 17
PHY-3002 : Step(2035): len = 16010.5, overlap = 17
PHY-3002 : Step(2036): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2037): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2038): len = 16687.2, overlap = 12
PHY-3002 : Step(2039): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005393s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2040): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2041): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2042): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2043): len = 16359.4, overlap = 14
PHY-3002 : Step(2044): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2045): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2046): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2047): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2048): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2049): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2050): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2051): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2052): len = 16176, overlap = 14.5
PHY-3002 : Step(2053): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2054): len = 16175.2, overlap = 32
PHY-3002 : Step(2055): len = 16209.2, overlap = 32
PHY-3002 : Step(2056): len = 16373, overlap = 30.75
PHY-3002 : Step(2057): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2058): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2059): len = 16686.1, overlap = 27
PHY-3002 : Step(2060): len = 16774.1, overlap = 27
PHY-3002 : Step(2061): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2062): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2063): len = 17160, overlap = 25.75
PHY-3002 : Step(2064): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2065): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2066): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2067): len = 17809.2, overlap = 23
PHY-3002 : Step(2068): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2069): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2070): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2071): len = 18576.1, overlap = 22
PHY-3002 : Step(2072): len = 18902.8, overlap = 23
PHY-3002 : Step(2073): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2074): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2075): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2076): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2077): len = 19931.3, overlap = 24
PHY-3002 : Step(2078): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2079): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039645s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (78.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2080): len = 22227, overlap = 3.75
PHY-3002 : Step(2081): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2082): len = 21845, overlap = 7.75
PHY-3002 : Step(2083): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2084): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2085): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2086): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2087): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2088): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2089): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2090): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2091): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2092): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2093): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006612s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (235.9%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.774937s wall, 2.995219s user + 0.561604s system = 3.556823s CPU (200.4%)

RUN-1004 : used memory is 308 MB, reserved memory is 278 MB, peak memory is 389 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015784s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (296.5%)

PHY-1001 : End global routing;  0.046251s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (134.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041648s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (112.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.121020s wall, 1.185608s user + 0.046800s system = 1.232408s CPU (109.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011695s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (133.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008280s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (188.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.734004s wall, 1.762811s user + 0.093601s system = 1.856412s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.901469s wall, 1.965613s user + 0.109201s system = 2.074813s CPU (109.1%)

RUN-1004 : used memory is 312 MB, reserved memory is 283 MB, peak memory is 389 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.044293s wall, 9.625262s user + 0.078001s system = 9.703262s CPU (318.7%)

RUN-1004 : used memory is 312 MB, reserved memory is 283 MB, peak memory is 389 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.188527s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (101.1%)

RUN-1004 : used memory is 386 MB, reserved memory is 356 MB, peak memory is 389 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.796535s wall, 2.636417s user + 0.171601s system = 2.808018s CPU (7.8%)

RUN-1004 : used memory is 388 MB, reserved memory is 358 MB, peak memory is 391 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.446086s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (2.8%)

RUN-1004 : used memory is 322 MB, reserved memory is 293 MB, peak memory is 391 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.780085s wall, 4.524029s user + 0.312002s system = 4.836031s CPU (10.3%)

RUN-1004 : used memory is 310 MB, reserved memory is 282 MB, peak memory is 391 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.428062s wall, 1.450809s user + 0.109201s system = 1.560010s CPU (109.2%)

RUN-1004 : used memory is 311 MB, reserved memory is 283 MB, peak memory is 391 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083399s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (112.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2094): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2095): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2096): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2097): len = 51160, overlap = 13.5
PHY-3002 : Step(2098): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2099): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2100): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2101): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2102): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2103): len = 27816.6, overlap = 18
PHY-3002 : Step(2104): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2105): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2106): len = 20639, overlap = 20.25
PHY-3002 : Step(2107): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2108): len = 16336, overlap = 22.5
PHY-3002 : Step(2109): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2110): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2111): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2112): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2113): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2114): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2115): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2116): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2117): len = 15772.1, overlap = 14
PHY-3002 : Step(2118): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2119): len = 15274.7, overlap = 13
PHY-3002 : Step(2120): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2121): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2122): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2123): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2124): len = 15768, overlap = 17.25
PHY-3002 : Step(2125): len = 15896.6, overlap = 17
PHY-3002 : Step(2126): len = 16010.5, overlap = 17
PHY-3002 : Step(2127): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2128): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2129): len = 16687.2, overlap = 12
PHY-3002 : Step(2130): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2131): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2132): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2133): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2134): len = 16359.4, overlap = 14
PHY-3002 : Step(2135): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2136): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2137): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2138): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2139): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2140): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2141): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2142): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2143): len = 16176, overlap = 14.5
PHY-3002 : Step(2144): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2145): len = 16175.2, overlap = 32
PHY-3002 : Step(2146): len = 16209.2, overlap = 32
PHY-3002 : Step(2147): len = 16373, overlap = 30.75
PHY-3002 : Step(2148): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2149): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2150): len = 16686.1, overlap = 27
PHY-3002 : Step(2151): len = 16774.1, overlap = 27
PHY-3002 : Step(2152): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2153): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2154): len = 17160, overlap = 25.75
PHY-3002 : Step(2155): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2156): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2157): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2158): len = 17809.2, overlap = 23
PHY-3002 : Step(2159): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2160): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2161): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2162): len = 18576.1, overlap = 22
PHY-3002 : Step(2163): len = 18902.8, overlap = 23
PHY-3002 : Step(2164): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2165): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2166): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2167): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2168): len = 19931.3, overlap = 24
PHY-3002 : Step(2169): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2170): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047527s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2171): len = 22227, overlap = 3.75
PHY-3002 : Step(2172): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2173): len = 21845, overlap = 7.75
PHY-3002 : Step(2174): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2175): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2176): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2177): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2178): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2179): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2180): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2181): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2182): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2183): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2184): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.853152s wall, 3.198021s user + 0.717605s system = 3.915625s CPU (211.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 283 MB, peak memory is 391 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016704s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.4%)

PHY-1001 : End global routing;  0.048757s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (128.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041678s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (112.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.148497s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (119.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011721s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (133.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.756211s wall, 1.965613s user + 0.078001s system = 2.043613s CPU (116.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.929582s wall, 2.152814s user + 0.078001s system = 2.230814s CPU (115.6%)

RUN-1004 : used memory is 314 MB, reserved memory is 284 MB, peak memory is 391 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.022564s wall, 9.250859s user + 0.015600s system = 9.266459s CPU (306.6%)

RUN-1004 : used memory is 314 MB, reserved memory is 284 MB, peak memory is 391 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.379001s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (102.9%)

RUN-1004 : used memory is 388 MB, reserved memory is 359 MB, peak memory is 392 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.380198s wall, 3.432022s user + 0.187201s system = 3.619223s CPU (9.9%)

RUN-1004 : used memory is 390 MB, reserved memory is 361 MB, peak memory is 393 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.576327s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (3.6%)

RUN-1004 : used memory is 323 MB, reserved memory is 294 MB, peak memory is 393 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.681843s wall, 5.678436s user + 0.296402s system = 5.974838s CPU (12.5%)

RUN-1004 : used memory is 312 MB, reserved memory is 284 MB, peak memory is 393 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.359211s wall, 1.279208s user + 0.140401s system = 1.419609s CPU (104.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 285 MB, peak memory is 393 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077865s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (120.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2185): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2186): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2187): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2188): len = 51160, overlap = 13.5
PHY-3002 : Step(2189): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2190): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2191): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2192): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2193): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2194): len = 27816.6, overlap = 18
PHY-3002 : Step(2195): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2196): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2197): len = 20639, overlap = 20.25
PHY-3002 : Step(2198): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2199): len = 16336, overlap = 22.5
PHY-3002 : Step(2200): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2201): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2202): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2203): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2204): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2205): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2206): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2207): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2208): len = 15772.1, overlap = 14
PHY-3002 : Step(2209): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2210): len = 15274.7, overlap = 13
PHY-3002 : Step(2211): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2212): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2213): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2214): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2215): len = 15768, overlap = 17.25
PHY-3002 : Step(2216): len = 15896.6, overlap = 17
PHY-3002 : Step(2217): len = 16010.5, overlap = 17
PHY-3002 : Step(2218): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2219): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2220): len = 16687.2, overlap = 12
PHY-3002 : Step(2221): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2222): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2223): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2224): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2225): len = 16359.4, overlap = 14
PHY-3002 : Step(2226): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2227): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2228): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2229): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2230): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2231): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2232): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2233): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2234): len = 16176, overlap = 14.5
PHY-3002 : Step(2235): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2236): len = 16175.2, overlap = 32
PHY-3002 : Step(2237): len = 16209.2, overlap = 32
PHY-3002 : Step(2238): len = 16373, overlap = 30.75
PHY-3002 : Step(2239): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2240): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2241): len = 16686.1, overlap = 27
PHY-3002 : Step(2242): len = 16774.1, overlap = 27
PHY-3002 : Step(2243): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2244): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2245): len = 17160, overlap = 25.75
PHY-3002 : Step(2246): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2247): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2248): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2249): len = 17809.2, overlap = 23
PHY-3002 : Step(2250): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2251): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2252): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2253): len = 18576.1, overlap = 22
PHY-3002 : Step(2254): len = 18902.8, overlap = 23
PHY-3002 : Step(2255): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2256): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2257): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2258): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2259): len = 19931.3, overlap = 24
PHY-3002 : Step(2260): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2261): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039586s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (197.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2262): len = 22227, overlap = 3.75
PHY-3002 : Step(2263): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2264): len = 21845, overlap = 7.75
PHY-3002 : Step(2265): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2266): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2267): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2268): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2269): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2270): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2271): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2272): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2273): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2274): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2275): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005757s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (541.9%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.739833s wall, 2.839218s user + 0.639604s system = 3.478822s CPU (200.0%)

RUN-1004 : used memory is 314 MB, reserved memory is 285 MB, peak memory is 393 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016095s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (387.7%)

PHY-1001 : End global routing;  0.045965s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (169.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037121s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (84.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.050424s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (111.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011185s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008893s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (175.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.706899s wall, 1.778411s user + 0.093601s system = 1.872012s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.879428s wall, 2.012413s user + 0.093601s system = 2.106013s CPU (112.1%)

RUN-1004 : used memory is 318 MB, reserved memory is 289 MB, peak memory is 393 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.074225s wall, 9.282060s user + 0.046800s system = 9.328860s CPU (303.5%)

RUN-1004 : used memory is 318 MB, reserved memory is 289 MB, peak memory is 393 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.162257s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (103.4%)

RUN-1004 : used memory is 392 MB, reserved memory is 362 MB, peak memory is 396 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.566463s wall, 3.525623s user + 0.140401s system = 3.666024s CPU (10.0%)

RUN-1004 : used memory is 394 MB, reserved memory is 364 MB, peak memory is 397 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.621064s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (5.2%)

RUN-1004 : used memory is 330 MB, reserved memory is 301 MB, peak memory is 397 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.717873s wall, 5.709637s user + 0.327602s system = 6.037239s CPU (12.7%)

RUN-1004 : used memory is 319 MB, reserved memory is 291 MB, peak memory is 397 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.368674s wall, 1.419609s user + 0.109201s system = 1.528810s CPU (111.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 397 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077599s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2276): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2277): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2278): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2279): len = 51160, overlap = 13.5
PHY-3002 : Step(2280): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2281): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2282): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2283): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2284): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2285): len = 27816.6, overlap = 18
PHY-3002 : Step(2286): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2287): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2288): len = 20639, overlap = 20.25
PHY-3002 : Step(2289): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2290): len = 16336, overlap = 22.5
PHY-3002 : Step(2291): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2292): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2293): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2294): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2295): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2296): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2297): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2298): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2299): len = 15772.1, overlap = 14
PHY-3002 : Step(2300): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2301): len = 15274.7, overlap = 13
PHY-3002 : Step(2302): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2303): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2304): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2305): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2306): len = 15768, overlap = 17.25
PHY-3002 : Step(2307): len = 15896.6, overlap = 17
PHY-3002 : Step(2308): len = 16010.5, overlap = 17
PHY-3002 : Step(2309): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2310): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2311): len = 16687.2, overlap = 12
PHY-3002 : Step(2312): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2313): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2314): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2315): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2316): len = 16359.4, overlap = 14
PHY-3002 : Step(2317): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2318): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2319): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2320): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2321): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2322): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2323): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2324): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2325): len = 16176, overlap = 14.5
PHY-3002 : Step(2326): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2327): len = 16175.2, overlap = 32
PHY-3002 : Step(2328): len = 16209.2, overlap = 32
PHY-3002 : Step(2329): len = 16373, overlap = 30.75
PHY-3002 : Step(2330): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2331): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2332): len = 16686.1, overlap = 27
PHY-3002 : Step(2333): len = 16774.1, overlap = 27
PHY-3002 : Step(2334): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2335): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2336): len = 17160, overlap = 25.75
PHY-3002 : Step(2337): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2338): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2339): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2340): len = 17809.2, overlap = 23
PHY-3002 : Step(2341): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2342): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2343): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2344): len = 18576.1, overlap = 22
PHY-3002 : Step(2345): len = 18902.8, overlap = 23
PHY-3002 : Step(2346): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2347): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2348): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2349): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2350): len = 19931.3, overlap = 24
PHY-3002 : Step(2351): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2352): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035473s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (175.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2353): len = 22227, overlap = 3.75
PHY-3002 : Step(2354): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2355): len = 21845, overlap = 7.75
PHY-3002 : Step(2356): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2357): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2358): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2359): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2360): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2361): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2362): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2363): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2364): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2365): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2366): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004906s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (318.0%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.754144s wall, 2.620817s user + 0.670804s system = 3.291621s CPU (187.6%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 397 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016179s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (289.3%)

PHY-1001 : End global routing;  0.048119s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (162.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039489s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (118.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.235814s wall, 1.388409s user + 0.062400s system = 1.450809s CPU (117.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011469s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (272.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008067s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (386.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.830244s wall, 1.981213s user + 0.109201s system = 2.090413s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.999805s wall, 2.168414s user + 0.140401s system = 2.308815s CPU (115.5%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 397 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.968264s wall, 9.016858s user + 0.031200s system = 9.048058s CPU (304.8%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 397 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.165141s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (101.8%)

RUN-1004 : used memory is 394 MB, reserved memory is 365 MB, peak memory is 398 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.555444s wall, 3.712824s user + 0.140401s system = 3.853225s CPU (10.5%)

RUN-1004 : used memory is 396 MB, reserved memory is 367 MB, peak memory is 400 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.641280s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 331 MB, reserved memory is 301 MB, peak memory is 400 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.720986s wall, 5.756437s user + 0.218401s system = 5.974838s CPU (12.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 290 MB, peak memory is 400 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.383257s wall, 1.419609s user + 0.124801s system = 1.544410s CPU (111.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 400 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074870s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (125.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2367): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2368): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2369): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2370): len = 51160, overlap = 13.5
PHY-3002 : Step(2371): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2372): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2373): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2374): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2375): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2376): len = 27816.6, overlap = 18
PHY-3002 : Step(2377): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2378): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2379): len = 20639, overlap = 20.25
PHY-3002 : Step(2380): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2381): len = 16336, overlap = 22.5
PHY-3002 : Step(2382): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2383): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2384): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2385): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2386): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2387): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2388): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2389): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2390): len = 15772.1, overlap = 14
PHY-3002 : Step(2391): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2392): len = 15274.7, overlap = 13
PHY-3002 : Step(2393): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2394): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2395): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2396): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2397): len = 15768, overlap = 17.25
PHY-3002 : Step(2398): len = 15896.6, overlap = 17
PHY-3002 : Step(2399): len = 16010.5, overlap = 17
PHY-3002 : Step(2400): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2401): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2402): len = 16687.2, overlap = 12
PHY-3002 : Step(2403): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2404): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2405): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2406): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2407): len = 16359.4, overlap = 14
PHY-3002 : Step(2408): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2409): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2410): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2411): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2412): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2413): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2414): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2415): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2416): len = 16176, overlap = 14.5
PHY-3002 : Step(2417): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2418): len = 16175.2, overlap = 32
PHY-3002 : Step(2419): len = 16209.2, overlap = 32
PHY-3002 : Step(2420): len = 16373, overlap = 30.75
PHY-3002 : Step(2421): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2422): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2423): len = 16686.1, overlap = 27
PHY-3002 : Step(2424): len = 16774.1, overlap = 27
PHY-3002 : Step(2425): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2426): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2427): len = 17160, overlap = 25.75
PHY-3002 : Step(2428): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2429): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2430): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2431): len = 17809.2, overlap = 23
PHY-3002 : Step(2432): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2433): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2434): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2435): len = 18576.1, overlap = 22
PHY-3002 : Step(2436): len = 18902.8, overlap = 23
PHY-3002 : Step(2437): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2438): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2439): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2440): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2441): len = 19931.3, overlap = 24
PHY-3002 : Step(2442): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2443): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043043s wall, 0.000000s user + 0.046800s system = 0.046800s CPU (108.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2444): len = 22227, overlap = 3.75
PHY-3002 : Step(2445): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2446): len = 21845, overlap = 7.75
PHY-3002 : Step(2447): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2448): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2449): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2450): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2451): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2452): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2453): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2454): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2455): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2456): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2457): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005447s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (286.4%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.793591s wall, 2.636417s user + 0.889206s system = 3.525623s CPU (196.6%)

RUN-1004 : used memory is 321 MB, reserved memory is 292 MB, peak memory is 400 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016795s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.9%)

PHY-1001 : End global routing;  0.048797s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040712s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (115.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.094768s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (109.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011593s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (269.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008210s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (190.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.686219s wall, 1.794012s user + 0.015600s system = 1.809612s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.857844s wall, 1.965613s user + 0.031200s system = 1.996813s CPU (107.5%)

RUN-1004 : used memory is 325 MB, reserved memory is 296 MB, peak memory is 400 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.914322s wall, 9.469261s user + 0.031200s system = 9.500461s CPU (326.0%)

RUN-1004 : used memory is 326 MB, reserved memory is 296 MB, peak memory is 400 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.161428s wall, 1.107607s user + 0.062400s system = 1.170008s CPU (100.7%)

RUN-1004 : used memory is 397 MB, reserved memory is 367 MB, peak memory is 400 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.043944s wall, 3.634823s user + 0.234002s system = 3.868825s CPU (10.4%)

RUN-1004 : used memory is 399 MB, reserved memory is 369 MB, peak memory is 402 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.682180s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (5.7%)

RUN-1004 : used memory is 332 MB, reserved memory is 302 MB, peak memory is 402 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.239996s wall, 5.631636s user + 0.468003s system = 6.099639s CPU (12.6%)

RUN-1004 : used memory is 322 MB, reserved memory is 292 MB, peak memory is 402 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.366061s wall, 1.310408s user + 0.109201s system = 1.419609s CPU (103.9%)

RUN-1004 : used memory is 322 MB, reserved memory is 293 MB, peak memory is 402 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078608s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (138.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2458): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2459): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2460): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2461): len = 51160, overlap = 13.5
PHY-3002 : Step(2462): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2463): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2464): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2465): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2466): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2467): len = 27816.6, overlap = 18
PHY-3002 : Step(2468): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2469): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2470): len = 20639, overlap = 20.25
PHY-3002 : Step(2471): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2472): len = 16336, overlap = 22.5
PHY-3002 : Step(2473): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2474): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2475): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2476): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2477): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2478): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2479): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2480): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2481): len = 15772.1, overlap = 14
PHY-3002 : Step(2482): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2483): len = 15274.7, overlap = 13
PHY-3002 : Step(2484): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2485): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2486): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2487): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2488): len = 15768, overlap = 17.25
PHY-3002 : Step(2489): len = 15896.6, overlap = 17
PHY-3002 : Step(2490): len = 16010.5, overlap = 17
PHY-3002 : Step(2491): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2492): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2493): len = 16687.2, overlap = 12
PHY-3002 : Step(2494): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2495): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2496): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2497): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2498): len = 16359.4, overlap = 14
PHY-3002 : Step(2499): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2500): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2501): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2502): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2503): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2504): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2505): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2506): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2507): len = 16176, overlap = 14.5
PHY-3002 : Step(2508): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2509): len = 16175.2, overlap = 32
PHY-3002 : Step(2510): len = 16209.2, overlap = 32
PHY-3002 : Step(2511): len = 16373, overlap = 30.75
PHY-3002 : Step(2512): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2513): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2514): len = 16686.1, overlap = 27
PHY-3002 : Step(2515): len = 16774.1, overlap = 27
PHY-3002 : Step(2516): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2517): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2518): len = 17160, overlap = 25.75
PHY-3002 : Step(2519): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2520): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2521): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2522): len = 17809.2, overlap = 23
PHY-3002 : Step(2523): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2524): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2525): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2526): len = 18576.1, overlap = 22
PHY-3002 : Step(2527): len = 18902.8, overlap = 23
PHY-3002 : Step(2528): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2529): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2530): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2531): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2532): len = 19931.3, overlap = 24
PHY-3002 : Step(2533): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2534): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036612s wall, 0.031200s user + 0.062400s system = 0.093601s CPU (255.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2535): len = 22227, overlap = 3.75
PHY-3002 : Step(2536): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2537): len = 21845, overlap = 7.75
PHY-3002 : Step(2538): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2539): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2540): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2541): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2542): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2543): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2544): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2545): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2546): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2547): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2548): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007272s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (214.5%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.799230s wall, 2.371215s user + 0.982806s system = 3.354021s CPU (186.4%)

RUN-1004 : used memory is 323 MB, reserved memory is 293 MB, peak memory is 402 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017641s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (265.3%)

PHY-1001 : End global routing;  0.053023s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (147.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039040s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (159.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.082421s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (116.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011583s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.678221s wall, 1.825212s user + 0.062400s system = 1.887612s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.874157s wall, 2.043613s user + 0.093601s system = 2.137214s CPU (114.0%)

RUN-1004 : used memory is 328 MB, reserved memory is 299 MB, peak memory is 402 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.137321s wall, 9.344460s user + 0.062400s system = 9.406860s CPU (299.8%)

RUN-1004 : used memory is 328 MB, reserved memory is 299 MB, peak memory is 402 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.169717s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (100.0%)

RUN-1004 : used memory is 400 MB, reserved memory is 370 MB, peak memory is 403 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.658295s wall, 3.182420s user + 0.358802s system = 3.541223s CPU (9.7%)

RUN-1004 : used memory is 401 MB, reserved memory is 372 MB, peak memory is 405 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.546424s wall, 0.312002s user + 0.078001s system = 0.390002s CPU (4.6%)

RUN-1004 : used memory is 335 MB, reserved memory is 306 MB, peak memory is 405 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.731662s wall, 5.054432s user + 0.608404s system = 5.662836s CPU (11.9%)

RUN-1004 : used memory is 325 MB, reserved memory is 296 MB, peak memory is 405 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.379006s wall, 1.404009s user + 0.093601s system = 1.497610s CPU (108.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 280 MB, peak memory is 405 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077371s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2549): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2550): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2551): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2552): len = 51160, overlap = 13.5
PHY-3002 : Step(2553): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2554): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2555): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2556): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2557): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2558): len = 27816.6, overlap = 18
PHY-3002 : Step(2559): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2560): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2561): len = 20639, overlap = 20.25
PHY-3002 : Step(2562): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2563): len = 16336, overlap = 22.5
PHY-3002 : Step(2564): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2565): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2566): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2567): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2568): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2569): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2570): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2571): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2572): len = 15772.1, overlap = 14
PHY-3002 : Step(2573): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2574): len = 15274.7, overlap = 13
PHY-3002 : Step(2575): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2576): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2577): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2578): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2579): len = 15768, overlap = 17.25
PHY-3002 : Step(2580): len = 15896.6, overlap = 17
PHY-3002 : Step(2581): len = 16010.5, overlap = 17
PHY-3002 : Step(2582): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2583): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2584): len = 16687.2, overlap = 12
PHY-3002 : Step(2585): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2586): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2587): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2588): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2589): len = 16359.4, overlap = 14
PHY-3002 : Step(2590): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2591): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2592): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2593): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2594): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2595): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2596): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2597): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2598): len = 16176, overlap = 14.5
PHY-3002 : Step(2599): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2600): len = 16175.2, overlap = 32
PHY-3002 : Step(2601): len = 16209.2, overlap = 32
PHY-3002 : Step(2602): len = 16373, overlap = 30.75
PHY-3002 : Step(2603): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2604): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2605): len = 16686.1, overlap = 27
PHY-3002 : Step(2606): len = 16774.1, overlap = 27
PHY-3002 : Step(2607): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2608): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2609): len = 17160, overlap = 25.75
PHY-3002 : Step(2610): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2611): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2612): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2613): len = 17809.2, overlap = 23
PHY-3002 : Step(2614): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2615): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2616): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2617): len = 18576.1, overlap = 22
PHY-3002 : Step(2618): len = 18902.8, overlap = 23
PHY-3002 : Step(2619): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2620): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2621): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2622): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2623): len = 19931.3, overlap = 24
PHY-3002 : Step(2624): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2625): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040339s wall, 0.015600s user + 0.046800s system = 0.062400s CPU (154.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2626): len = 22227, overlap = 3.75
PHY-3002 : Step(2627): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2628): len = 21845, overlap = 7.75
PHY-3002 : Step(2629): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2630): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2631): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2632): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2633): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2634): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2635): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2636): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2637): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2638): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2639): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006768s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.787322s wall, 2.574016s user + 0.780005s system = 3.354021s CPU (187.7%)

RUN-1004 : used memory is 309 MB, reserved memory is 280 MB, peak memory is 405 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017207s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (272.0%)

PHY-1001 : End global routing;  0.048668s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (128.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037060s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (84.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.050124s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (109.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011355s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008760s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (178.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.641831s wall, 1.778411s user + 0.031200s system = 1.809612s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.813205s wall, 1.996813s user + 0.046800s system = 2.043613s CPU (112.7%)

RUN-1004 : used memory is 314 MB, reserved memory is 285 MB, peak memory is 405 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.867868s wall, 9.484861s user + 0.078001s system = 9.562861s CPU (333.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 285 MB, peak memory is 405 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.156800s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.5%)

RUN-1004 : used memory is 405 MB, reserved memory is 375 MB, peak memory is 408 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.216183s wall, 3.244821s user + 0.312002s system = 3.556823s CPU (9.8%)

RUN-1004 : used memory is 407 MB, reserved memory is 377 MB, peak memory is 410 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.611876s wall, 0.358802s user + 0.171601s system = 0.530403s CPU (6.2%)

RUN-1004 : used memory is 338 MB, reserved memory is 308 MB, peak memory is 410 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.317972s wall, 5.226033s user + 0.624004s system = 5.850038s CPU (12.4%)

RUN-1004 : used memory is 328 MB, reserved memory is 297 MB, peak memory is 410 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.412981s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (104.9%)

RUN-1004 : used memory is 329 MB, reserved memory is 299 MB, peak memory is 410 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079016s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2640): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2641): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2642): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2643): len = 51160, overlap = 13.5
PHY-3002 : Step(2644): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2645): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2646): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2647): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2648): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2649): len = 27816.6, overlap = 18
PHY-3002 : Step(2650): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2651): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2652): len = 20639, overlap = 20.25
PHY-3002 : Step(2653): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2654): len = 16336, overlap = 22.5
PHY-3002 : Step(2655): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2656): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2657): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2658): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2659): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2660): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2661): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2662): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2663): len = 15772.1, overlap = 14
PHY-3002 : Step(2664): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2665): len = 15274.7, overlap = 13
PHY-3002 : Step(2666): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2667): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2668): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2669): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2670): len = 15768, overlap = 17.25
PHY-3002 : Step(2671): len = 15896.6, overlap = 17
PHY-3002 : Step(2672): len = 16010.5, overlap = 17
PHY-3002 : Step(2673): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2674): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2675): len = 16687.2, overlap = 12
PHY-3002 : Step(2676): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2677): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2678): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2679): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2680): len = 16359.4, overlap = 14
PHY-3002 : Step(2681): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2682): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2683): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2684): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2685): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2686): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2687): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2688): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2689): len = 16176, overlap = 14.5
PHY-3002 : Step(2690): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2691): len = 16175.2, overlap = 32
PHY-3002 : Step(2692): len = 16209.2, overlap = 32
PHY-3002 : Step(2693): len = 16373, overlap = 30.75
PHY-3002 : Step(2694): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2695): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2696): len = 16686.1, overlap = 27
PHY-3002 : Step(2697): len = 16774.1, overlap = 27
PHY-3002 : Step(2698): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2699): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2700): len = 17160, overlap = 25.75
PHY-3002 : Step(2701): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2702): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2703): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2704): len = 17809.2, overlap = 23
PHY-3002 : Step(2705): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2706): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2707): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2708): len = 18576.1, overlap = 22
PHY-3002 : Step(2709): len = 18902.8, overlap = 23
PHY-3002 : Step(2710): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2711): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2712): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2713): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2714): len = 19931.3, overlap = 24
PHY-3002 : Step(2715): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2716): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036963s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (168.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2717): len = 22227, overlap = 3.75
PHY-3002 : Step(2718): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2719): len = 21845, overlap = 7.75
PHY-3002 : Step(2720): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2721): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2722): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2723): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2724): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2725): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2726): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2727): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2728): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2729): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2730): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005463s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (571.1%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.778846s wall, 2.839218s user + 0.795605s system = 3.634823s CPU (204.3%)

RUN-1004 : used memory is 330 MB, reserved memory is 299 MB, peak memory is 410 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019631s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.5%)

PHY-1001 : End global routing;  0.060860s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (128.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044429s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.056061s wall, 1.372809s user + 0.031200s system = 1.404009s CPU (132.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011074s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (140.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008411s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (185.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.692909s wall, 2.012413s user + 0.046800s system = 2.059213s CPU (121.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.907182s wall, 2.246414s user + 0.078001s system = 2.324415s CPU (121.9%)

RUN-1004 : used memory is 339 MB, reserved memory is 311 MB, peak memory is 410 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.995168s wall, 9.562861s user + 0.046800s system = 9.609662s CPU (320.8%)

RUN-1004 : used memory is 339 MB, reserved memory is 312 MB, peak memory is 410 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.223332s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (107.1%)

RUN-1004 : used memory is 408 MB, reserved memory is 378 MB, peak memory is 412 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.211064s wall, 1.653611s user + 0.156001s system = 1.809612s CPU (5.0%)

RUN-1004 : used memory is 410 MB, reserved memory is 380 MB, peak memory is 414 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.536934s wall, 0.156001s user + 0.078001s system = 0.234002s CPU (2.7%)

RUN-1004 : used memory is 344 MB, reserved memory is 315 MB, peak memory is 414 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.399880s wall, 3.681624s user + 0.343202s system = 4.024826s CPU (8.5%)

RUN-1004 : used memory is 333 MB, reserved memory is 304 MB, peak memory is 414 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.378722s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (108.6%)

RUN-1004 : used memory is 334 MB, reserved memory is 305 MB, peak memory is 414 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081004s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (154.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2731): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2732): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2733): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2734): len = 51160, overlap = 13.5
PHY-3002 : Step(2735): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2736): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2737): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2738): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2739): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2740): len = 27816.6, overlap = 18
PHY-3002 : Step(2741): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2742): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2743): len = 20639, overlap = 20.25
PHY-3002 : Step(2744): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2745): len = 16336, overlap = 22.5
PHY-3002 : Step(2746): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2747): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2748): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2749): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2750): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2751): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2752): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2753): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2754): len = 15772.1, overlap = 14
PHY-3002 : Step(2755): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2756): len = 15274.7, overlap = 13
PHY-3002 : Step(2757): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2758): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2759): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2760): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2761): len = 15768, overlap = 17.25
PHY-3002 : Step(2762): len = 15896.6, overlap = 17
PHY-3002 : Step(2763): len = 16010.5, overlap = 17
PHY-3002 : Step(2764): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2765): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2766): len = 16687.2, overlap = 12
PHY-3002 : Step(2767): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005278s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (591.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2768): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2769): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2770): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2771): len = 16359.4, overlap = 14
PHY-3002 : Step(2772): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2773): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2774): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2775): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2776): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2777): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2778): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2779): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2780): len = 16176, overlap = 14.5
PHY-3002 : Step(2781): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2782): len = 16175.2, overlap = 32
PHY-3002 : Step(2783): len = 16209.2, overlap = 32
PHY-3002 : Step(2784): len = 16373, overlap = 30.75
PHY-3002 : Step(2785): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2786): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2787): len = 16686.1, overlap = 27
PHY-3002 : Step(2788): len = 16774.1, overlap = 27
PHY-3002 : Step(2789): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2790): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2791): len = 17160, overlap = 25.75
PHY-3002 : Step(2792): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2793): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2794): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2795): len = 17809.2, overlap = 23
PHY-3002 : Step(2796): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2797): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2798): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2799): len = 18576.1, overlap = 22
PHY-3002 : Step(2800): len = 18902.8, overlap = 23
PHY-3002 : Step(2801): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2802): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2803): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2804): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2805): len = 19931.3, overlap = 24
PHY-3002 : Step(2806): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2807): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039644s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (157.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2808): len = 22227, overlap = 3.75
PHY-3002 : Step(2809): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2810): len = 21845, overlap = 7.75
PHY-3002 : Step(2811): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2812): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2813): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2814): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2815): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2816): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2817): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2818): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2819): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2820): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2821): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.804094s wall, 2.574016s user + 0.873606s system = 3.447622s CPU (191.1%)

RUN-1004 : used memory is 335 MB, reserved memory is 305 MB, peak memory is 414 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018147s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (171.9%)

PHY-1001 : End global routing;  0.051879s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (120.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037675s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.051280s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (120.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011045s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (141.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.638586s wall, 1.809612s user + 0.046800s system = 1.856412s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.815802s wall, 1.996813s user + 0.046800s system = 2.043613s CPU (112.5%)

RUN-1004 : used memory is 344 MB, reserved memory is 316 MB, peak memory is 414 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.770703s wall, 9.110458s user + 0.031200s system = 9.141659s CPU (329.9%)

RUN-1004 : used memory is 344 MB, reserved memory is 316 MB, peak memory is 414 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.178132s wall, 1.154407s user + 0.062400s system = 1.216808s CPU (103.3%)

RUN-1004 : used memory is 412 MB, reserved memory is 382 MB, peak memory is 416 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.758641s wall, 3.525623s user + 0.124801s system = 3.650423s CPU (9.9%)

RUN-1004 : used memory is 414 MB, reserved memory is 384 MB, peak memory is 417 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.627788s wall, 0.327602s user + 0.031200s system = 0.358802s CPU (4.2%)

RUN-1004 : used memory is 348 MB, reserved memory is 318 MB, peak memory is 417 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.946180s wall, 5.538036s user + 0.343202s system = 5.881238s CPU (12.3%)

RUN-1004 : used memory is 336 MB, reserved memory is 307 MB, peak memory is 417 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.377907s wall, 1.450809s user + 0.093601s system = 1.544410s CPU (112.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 307 MB, peak memory is 417 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080060s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (175.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2822): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2823): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2824): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2825): len = 51160, overlap = 13.5
PHY-3002 : Step(2826): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2827): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2828): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2829): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2830): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2831): len = 27816.6, overlap = 18
PHY-3002 : Step(2832): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2833): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2834): len = 20639, overlap = 20.25
PHY-3002 : Step(2835): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2836): len = 16336, overlap = 22.5
PHY-3002 : Step(2837): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2838): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2839): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2840): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2841): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2842): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2843): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2844): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2845): len = 15772.1, overlap = 14
PHY-3002 : Step(2846): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2847): len = 15274.7, overlap = 13
PHY-3002 : Step(2848): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2849): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2850): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2851): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2852): len = 15768, overlap = 17.25
PHY-3002 : Step(2853): len = 15896.6, overlap = 17
PHY-3002 : Step(2854): len = 16010.5, overlap = 17
PHY-3002 : Step(2855): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2856): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2857): len = 16687.2, overlap = 12
PHY-3002 : Step(2858): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2859): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2860): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2861): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2862): len = 16359.4, overlap = 14
PHY-3002 : Step(2863): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2864): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2865): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2866): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2867): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2868): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2869): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2870): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2871): len = 16176, overlap = 14.5
PHY-3002 : Step(2872): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2873): len = 16175.2, overlap = 32
PHY-3002 : Step(2874): len = 16209.2, overlap = 32
PHY-3002 : Step(2875): len = 16373, overlap = 30.75
PHY-3002 : Step(2876): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2877): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2878): len = 16686.1, overlap = 27
PHY-3002 : Step(2879): len = 16774.1, overlap = 27
PHY-3002 : Step(2880): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2881): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2882): len = 17160, overlap = 25.75
PHY-3002 : Step(2883): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2884): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2885): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2886): len = 17809.2, overlap = 23
PHY-3002 : Step(2887): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2888): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2889): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2890): len = 18576.1, overlap = 22
PHY-3002 : Step(2891): len = 18902.8, overlap = 23
PHY-3002 : Step(2892): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2893): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2894): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2895): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2896): len = 19931.3, overlap = 24
PHY-3002 : Step(2897): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2898): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035406s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (88.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2899): len = 22227, overlap = 3.75
PHY-3002 : Step(2900): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2901): len = 21845, overlap = 7.75
PHY-3002 : Step(2902): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2903): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2904): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2905): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2906): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2907): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2908): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(2909): len = 21837.6, overlap = 13.5
PHY-3002 : Step(2910): len = 22082.9, overlap = 13.5
PHY-3002 : Step(2911): len = 22180.5, overlap = 13.25
PHY-3002 : Step(2912): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.787282s wall, 2.636417s user + 0.748805s system = 3.385222s CPU (189.4%)

RUN-1004 : used memory is 339 MB, reserved memory is 309 MB, peak memory is 417 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017127s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (182.2%)

PHY-1001 : End global routing;  0.050633s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (123.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038858s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.063092s wall, 1.201208s user + 0.062400s system = 1.263608s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012196s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (255.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008650s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (360.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.762473s wall, 1.950012s user + 0.078001s system = 2.028013s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.933964s wall, 2.152814s user + 0.093601s system = 2.246414s CPU (116.2%)

RUN-1004 : used memory is 349 MB, reserved memory is 321 MB, peak memory is 417 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.883981s wall, 9.313260s user + 0.046800s system = 9.360060s CPU (324.6%)

RUN-1004 : used memory is 349 MB, reserved memory is 321 MB, peak memory is 417 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.190076s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.6%)

RUN-1004 : used memory is 415 MB, reserved memory is 385 MB, peak memory is 418 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.530300s wall, 2.277615s user + 0.218401s system = 2.496016s CPU (7.0%)

RUN-1004 : used memory is 417 MB, reserved memory is 387 MB, peak memory is 420 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.550235s wall, 0.358802s user + 0.031200s system = 0.390002s CPU (4.6%)

RUN-1004 : used memory is 349 MB, reserved memory is 319 MB, peak memory is 420 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.661319s wall, 4.321228s user + 0.405603s system = 4.726830s CPU (10.1%)

RUN-1004 : used memory is 339 MB, reserved memory is 309 MB, peak memory is 420 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.382787s wall, 1.388409s user + 0.140401s system = 1.528810s CPU (110.6%)

RUN-1004 : used memory is 341 MB, reserved memory is 312 MB, peak memory is 420 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078094s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (119.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2913): len = 74378.6, overlap = 13.5
PHY-3002 : Step(2914): len = 63666.2, overlap = 13.5
PHY-3002 : Step(2915): len = 57646.1, overlap = 13.5
PHY-3002 : Step(2916): len = 51160, overlap = 13.5
PHY-3002 : Step(2917): len = 46346.6, overlap = 13.5
PHY-3002 : Step(2918): len = 42304.6, overlap = 13.5
PHY-3002 : Step(2919): len = 38166.6, overlap = 13.75
PHY-3002 : Step(2920): len = 34446.1, overlap = 14.25
PHY-3002 : Step(2921): len = 31376.4, overlap = 16.5
PHY-3002 : Step(2922): len = 27816.6, overlap = 18
PHY-3002 : Step(2923): len = 24662.6, overlap = 18.5
PHY-3002 : Step(2924): len = 22671.2, overlap = 19.75
PHY-3002 : Step(2925): len = 20639, overlap = 20.25
PHY-3002 : Step(2926): len = 17355.4, overlap = 22.25
PHY-3002 : Step(2927): len = 16336, overlap = 22.5
PHY-3002 : Step(2928): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(2929): len = 16432.8, overlap = 17.5
PHY-3002 : Step(2930): len = 16425.7, overlap = 17.5
PHY-3002 : Step(2931): len = 16243.2, overlap = 17.5
PHY-3002 : Step(2932): len = 15820.3, overlap = 17.75
PHY-3002 : Step(2933): len = 15597.3, overlap = 17.75
PHY-3002 : Step(2934): len = 15639.8, overlap = 18.75
PHY-3002 : Step(2935): len = 15586.7, overlap = 17.75
PHY-3002 : Step(2936): len = 15772.1, overlap = 14
PHY-3002 : Step(2937): len = 15499.8, overlap = 13.25
PHY-3002 : Step(2938): len = 15274.7, overlap = 13
PHY-3002 : Step(2939): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(2940): len = 15399.1, overlap = 17.25
PHY-3002 : Step(2941): len = 15492.5, overlap = 13.25
PHY-3002 : Step(2942): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(2943): len = 15768, overlap = 17.25
PHY-3002 : Step(2944): len = 15896.6, overlap = 17
PHY-3002 : Step(2945): len = 16010.5, overlap = 17
PHY-3002 : Step(2946): len = 16453.9, overlap = 11.5
PHY-3002 : Step(2947): len = 16703.2, overlap = 11.5
PHY-3002 : Step(2948): len = 16687.2, overlap = 12
PHY-3002 : Step(2949): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004396s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(2950): len = 17016.7, overlap = 12.25
PHY-3002 : Step(2951): len = 16845.2, overlap = 12.25
PHY-3002 : Step(2952): len = 16545.3, overlap = 12.5
PHY-3002 : Step(2953): len = 16359.4, overlap = 14
PHY-3002 : Step(2954): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(2955): len = 16001.9, overlap = 16.5
PHY-3002 : Step(2956): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(2957): len = 15952.9, overlap = 16.5
PHY-3002 : Step(2958): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(2959): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2960): len = 16186.6, overlap = 15.25
PHY-3002 : Step(2961): len = 16071.9, overlap = 15.75
PHY-3002 : Step(2962): len = 16176, overlap = 14.5
PHY-3002 : Step(2963): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(2964): len = 16175.2, overlap = 32
PHY-3002 : Step(2965): len = 16209.2, overlap = 32
PHY-3002 : Step(2966): len = 16373, overlap = 30.75
PHY-3002 : Step(2967): len = 16558.7, overlap = 29.25
PHY-3002 : Step(2968): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(2969): len = 16686.1, overlap = 27
PHY-3002 : Step(2970): len = 16774.1, overlap = 27
PHY-3002 : Step(2971): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(2972): len = 17002.8, overlap = 25.25
PHY-3002 : Step(2973): len = 17160, overlap = 25.75
PHY-3002 : Step(2974): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(2975): len = 17551.1, overlap = 24.75
PHY-3002 : Step(2976): len = 17856.5, overlap = 23.5
PHY-3002 : Step(2977): len = 17809.2, overlap = 23
PHY-3002 : Step(2978): len = 17884.3, overlap = 23.25
PHY-3002 : Step(2979): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(2980): len = 18200.2, overlap = 24.25
PHY-3002 : Step(2981): len = 18576.1, overlap = 22
PHY-3002 : Step(2982): len = 18902.8, overlap = 23
PHY-3002 : Step(2983): len = 19019.4, overlap = 23.75
PHY-3002 : Step(2984): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(2985): len = 19414.7, overlap = 23.75
PHY-3002 : Step(2986): len = 19704.4, overlap = 22.75
PHY-3002 : Step(2987): len = 19931.3, overlap = 24
PHY-3002 : Step(2988): len = 19996.5, overlap = 23.25
PHY-3002 : Step(2989): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043909s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (177.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(2990): len = 22227, overlap = 3.75
PHY-3002 : Step(2991): len = 22109.2, overlap = 6.25
PHY-3002 : Step(2992): len = 21845, overlap = 7.75
PHY-3002 : Step(2993): len = 21544.7, overlap = 9.75
PHY-3002 : Step(2994): len = 21347.2, overlap = 12.75
PHY-3002 : Step(2995): len = 21201.5, overlap = 14.5
PHY-3002 : Step(2996): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(2997): len = 21319.1, overlap = 14.5
PHY-3002 : Step(2998): len = 21589.1, overlap = 13.5
PHY-3002 : Step(2999): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3000): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3001): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3002): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3003): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005217s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (299.0%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.827196s wall, 3.213621s user + 0.889206s system = 4.102826s CPU (224.5%)

RUN-1004 : used memory is 343 MB, reserved memory is 313 MB, peak memory is 420 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017568s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.8%)

PHY-1001 : End global routing;  0.051140s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (91.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038413s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (81.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.062024s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (120.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.010743s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (145.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008426s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.652684s wall, 1.840812s user + 0.078001s system = 1.918812s CPU (116.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.829588s wall, 2.043613s user + 0.078001s system = 2.121614s CPU (116.0%)

RUN-1004 : used memory is 355 MB, reserved memory is 328 MB, peak memory is 420 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.028761s wall, 9.391260s user + 0.046800s system = 9.438061s CPU (311.6%)

RUN-1004 : used memory is 355 MB, reserved memory is 328 MB, peak memory is 420 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.170623s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (101.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 388 MB, peak memory is 422 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.834398s wall, 2.683217s user + 0.171601s system = 2.854818s CPU (8.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 390 MB, peak memory is 423 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.569380s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (4.7%)

RUN-1004 : used memory is 353 MB, reserved memory is 324 MB, peak memory is 423 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.902482s wall, 4.742430s user + 0.296402s system = 5.038832s CPU (10.7%)

RUN-1004 : used memory is 343 MB, reserved memory is 313 MB, peak memory is 423 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.385480s wall, 1.404009s user + 0.062400s system = 1.466409s CPU (105.8%)

RUN-1004 : used memory is 346 MB, reserved memory is 315 MB, peak memory is 423 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078421s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (119.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3004): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3005): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3006): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3007): len = 51160, overlap = 13.5
PHY-3002 : Step(3008): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3009): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3010): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3011): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3012): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3013): len = 27816.6, overlap = 18
PHY-3002 : Step(3014): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3015): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3016): len = 20639, overlap = 20.25
PHY-3002 : Step(3017): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3018): len = 16336, overlap = 22.5
PHY-3002 : Step(3019): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3020): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3021): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3022): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3023): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3024): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3025): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3026): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3027): len = 15772.1, overlap = 14
PHY-3002 : Step(3028): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3029): len = 15274.7, overlap = 13
PHY-3002 : Step(3030): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3031): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3032): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3033): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3034): len = 15768, overlap = 17.25
PHY-3002 : Step(3035): len = 15896.6, overlap = 17
PHY-3002 : Step(3036): len = 16010.5, overlap = 17
PHY-3002 : Step(3037): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3038): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3039): len = 16687.2, overlap = 12
PHY-3002 : Step(3040): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3041): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3042): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3043): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3044): len = 16359.4, overlap = 14
PHY-3002 : Step(3045): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3046): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3047): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3048): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3049): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3050): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3051): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3052): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3053): len = 16176, overlap = 14.5
PHY-3002 : Step(3054): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3055): len = 16175.2, overlap = 32
PHY-3002 : Step(3056): len = 16209.2, overlap = 32
PHY-3002 : Step(3057): len = 16373, overlap = 30.75
PHY-3002 : Step(3058): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3059): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3060): len = 16686.1, overlap = 27
PHY-3002 : Step(3061): len = 16774.1, overlap = 27
PHY-3002 : Step(3062): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3063): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3064): len = 17160, overlap = 25.75
PHY-3002 : Step(3065): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3066): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3067): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3068): len = 17809.2, overlap = 23
PHY-3002 : Step(3069): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3070): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3071): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3072): len = 18576.1, overlap = 22
PHY-3002 : Step(3073): len = 18902.8, overlap = 23
PHY-3002 : Step(3074): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3075): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3076): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3077): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3078): len = 19931.3, overlap = 24
PHY-3002 : Step(3079): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3080): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038312s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (122.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3081): len = 22227, overlap = 3.75
PHY-3002 : Step(3082): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3083): len = 21845, overlap = 7.75
PHY-3002 : Step(3084): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3085): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3086): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3087): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3088): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3089): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3090): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3091): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3092): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3093): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3094): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.820219s wall, 3.260421s user + 0.982806s system = 4.243227s CPU (233.1%)

RUN-1004 : used memory is 347 MB, reserved memory is 316 MB, peak memory is 423 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017111s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (91.2%)

PHY-1001 : End global routing;  0.051034s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (91.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037345s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.068077s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (113.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012699s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (245.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.009700s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (321.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.693716s wall, 1.856412s user + 0.078001s system = 1.934412s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.878666s wall, 2.028013s user + 0.093601s system = 2.121614s CPU (112.9%)

RUN-1004 : used memory is 358 MB, reserved memory is 331 MB, peak memory is 423 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.010690s wall, 9.297660s user + 0.046800s system = 9.344460s CPU (310.4%)

RUN-1004 : used memory is 358 MB, reserved memory is 331 MB, peak memory is 423 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.157159s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (101.1%)

RUN-1004 : used memory is 421 MB, reserved memory is 392 MB, peak memory is 425 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.616972s wall, 2.714417s user + 0.171601s system = 2.886019s CPU (8.1%)

RUN-1004 : used memory is 423 MB, reserved memory is 393 MB, peak memory is 427 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.557185s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.4%)

RUN-1004 : used memory is 358 MB, reserved memory is 327 MB, peak memory is 427 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.658734s wall, 4.633230s user + 0.296402s system = 4.929632s CPU (10.6%)

RUN-1004 : used memory is 347 MB, reserved memory is 317 MB, peak memory is 427 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.396829s wall, 1.404009s user + 0.124801s system = 1.528810s CPU (109.4%)

RUN-1004 : used memory is 349 MB, reserved memory is 318 MB, peak memory is 427 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079869s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (136.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3095): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3096): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3097): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3098): len = 51160, overlap = 13.5
PHY-3002 : Step(3099): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3100): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3101): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3102): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3103): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3104): len = 27816.6, overlap = 18
PHY-3002 : Step(3105): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3106): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3107): len = 20639, overlap = 20.25
PHY-3002 : Step(3108): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3109): len = 16336, overlap = 22.5
PHY-3002 : Step(3110): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3111): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3112): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3113): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3114): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3115): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3116): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3117): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3118): len = 15772.1, overlap = 14
PHY-3002 : Step(3119): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3120): len = 15274.7, overlap = 13
PHY-3002 : Step(3121): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3122): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3123): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3124): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3125): len = 15768, overlap = 17.25
PHY-3002 : Step(3126): len = 15896.6, overlap = 17
PHY-3002 : Step(3127): len = 16010.5, overlap = 17
PHY-3002 : Step(3128): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3129): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3130): len = 16687.2, overlap = 12
PHY-3002 : Step(3131): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3132): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3133): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3134): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3135): len = 16359.4, overlap = 14
PHY-3002 : Step(3136): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3137): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3138): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3139): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3140): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3141): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3142): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3143): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3144): len = 16176, overlap = 14.5
PHY-3002 : Step(3145): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3146): len = 16175.2, overlap = 32
PHY-3002 : Step(3147): len = 16209.2, overlap = 32
PHY-3002 : Step(3148): len = 16373, overlap = 30.75
PHY-3002 : Step(3149): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3150): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3151): len = 16686.1, overlap = 27
PHY-3002 : Step(3152): len = 16774.1, overlap = 27
PHY-3002 : Step(3153): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3154): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3155): len = 17160, overlap = 25.75
PHY-3002 : Step(3156): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3157): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3158): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3159): len = 17809.2, overlap = 23
PHY-3002 : Step(3160): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3161): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3162): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3163): len = 18576.1, overlap = 22
PHY-3002 : Step(3164): len = 18902.8, overlap = 23
PHY-3002 : Step(3165): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3166): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3167): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3168): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3169): len = 19931.3, overlap = 24
PHY-3002 : Step(3170): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3171): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041790s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (224.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3172): len = 22227, overlap = 3.75
PHY-3002 : Step(3173): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3174): len = 21845, overlap = 7.75
PHY-3002 : Step(3175): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3176): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3177): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3178): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3179): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3180): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3181): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3182): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3183): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3184): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3185): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.928592s wall, 2.995219s user + 1.045207s system = 4.040426s CPU (209.5%)

RUN-1004 : used memory is 350 MB, reserved memory is 320 MB, peak memory is 427 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019090s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (245.2%)

PHY-1001 : End global routing;  0.054392s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (172.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038032s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (123.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.094353s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (119.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011238s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (277.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008250s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (189.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.691652s wall, 1.825212s user + 0.109201s system = 1.934412s CPU (114.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.871310s wall, 2.043613s user + 0.124801s system = 2.168414s CPU (115.9%)

RUN-1004 : used memory is 361 MB, reserved memory is 334 MB, peak memory is 427 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.854483s wall, 9.172859s user + 0.046800s system = 9.219659s CPU (323.0%)

RUN-1004 : used memory is 361 MB, reserved memory is 334 MB, peak memory is 427 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.154867s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.7%)

RUN-1004 : used memory is 424 MB, reserved memory is 394 MB, peak memory is 428 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.002904s wall, 3.182420s user + 0.358802s system = 3.541223s CPU (9.8%)

RUN-1004 : used memory is 426 MB, reserved memory is 396 MB, peak memory is 429 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.589610s wall, 0.405603s user + 0.124801s system = 0.530403s CPU (6.2%)

RUN-1004 : used memory is 359 MB, reserved memory is 328 MB, peak memory is 429 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.124217s wall, 5.272834s user + 0.592804s system = 5.865638s CPU (12.4%)

RUN-1004 : used memory is 348 MB, reserved memory is 317 MB, peak memory is 429 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.404501s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (106.6%)

RUN-1004 : used memory is 351 MB, reserved memory is 320 MB, peak memory is 429 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081781s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (114.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3186): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3187): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3188): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3189): len = 51160, overlap = 13.5
PHY-3002 : Step(3190): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3191): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3192): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3193): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3194): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3195): len = 27816.6, overlap = 18
PHY-3002 : Step(3196): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3197): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3198): len = 20639, overlap = 20.25
PHY-3002 : Step(3199): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3200): len = 16336, overlap = 22.5
PHY-3002 : Step(3201): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3202): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3203): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3204): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3205): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3206): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3207): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3208): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3209): len = 15772.1, overlap = 14
PHY-3002 : Step(3210): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3211): len = 15274.7, overlap = 13
PHY-3002 : Step(3212): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3213): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3214): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3215): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3216): len = 15768, overlap = 17.25
PHY-3002 : Step(3217): len = 15896.6, overlap = 17
PHY-3002 : Step(3218): len = 16010.5, overlap = 17
PHY-3002 : Step(3219): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3220): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3221): len = 16687.2, overlap = 12
PHY-3002 : Step(3222): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004642s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3223): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3224): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3225): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3226): len = 16359.4, overlap = 14
PHY-3002 : Step(3227): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3228): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3229): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3230): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3231): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3232): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3233): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3234): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3235): len = 16176, overlap = 14.5
PHY-3002 : Step(3236): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3237): len = 16175.2, overlap = 32
PHY-3002 : Step(3238): len = 16209.2, overlap = 32
PHY-3002 : Step(3239): len = 16373, overlap = 30.75
PHY-3002 : Step(3240): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3241): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3242): len = 16686.1, overlap = 27
PHY-3002 : Step(3243): len = 16774.1, overlap = 27
PHY-3002 : Step(3244): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3245): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3246): len = 17160, overlap = 25.75
PHY-3002 : Step(3247): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3248): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3249): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3250): len = 17809.2, overlap = 23
PHY-3002 : Step(3251): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3252): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3253): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3254): len = 18576.1, overlap = 22
PHY-3002 : Step(3255): len = 18902.8, overlap = 23
PHY-3002 : Step(3256): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3257): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3258): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3259): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3260): len = 19931.3, overlap = 24
PHY-3002 : Step(3261): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3262): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042916s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (145.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3263): len = 22227, overlap = 3.75
PHY-3002 : Step(3264): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3265): len = 21845, overlap = 7.75
PHY-3002 : Step(3266): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3267): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3268): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3269): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3270): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3271): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3272): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3273): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3274): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3275): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3276): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005296s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.928531s wall, 3.166820s user + 0.826805s system = 3.993626s CPU (207.1%)

RUN-1004 : used memory is 353 MB, reserved memory is 322 MB, peak memory is 429 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018479s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.4%)

PHY-1001 : End global routing;  0.051395s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (91.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044847s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (139.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.120195s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (115.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012133s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.009304s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.741075s wall, 1.872012s user + 0.124801s system = 1.996813s CPU (114.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.913638s wall, 2.028013s user + 0.124801s system = 2.152814s CPU (112.5%)

RUN-1004 : used memory is 364 MB, reserved memory is 337 MB, peak memory is 429 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.890348s wall, 9.016858s user + 0.093601s system = 9.110458s CPU (315.2%)

RUN-1004 : used memory is 364 MB, reserved memory is 337 MB, peak memory is 429 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.209047s wall, 1.138807s user + 0.078001s system = 1.216808s CPU (100.6%)

RUN-1004 : used memory is 426 MB, reserved memory is 396 MB, peak memory is 430 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.013868s wall, 3.088820s user + 0.187201s system = 3.276021s CPU (9.1%)

RUN-1004 : used memory is 428 MB, reserved memory is 398 MB, peak memory is 431 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.611796s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (5.3%)

RUN-1004 : used memory is 362 MB, reserved memory is 331 MB, peak memory is 431 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.175105s wall, 5.101233s user + 0.405603s system = 5.506835s CPU (11.7%)

RUN-1004 : used memory is 351 MB, reserved memory is 321 MB, peak memory is 431 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.025511s wall, 0.951606s user + 0.093601s system = 1.045207s CPU (101.9%)

RUN-1004 : used memory is 355 MB, reserved memory is 324 MB, peak memory is 431 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.456307s wall, 1.372809s user + 0.109201s system = 1.482009s CPU (101.8%)

RUN-1004 : used memory is 355 MB, reserved memory is 324 MB, peak memory is 431 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080380s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (155.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3277): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3278): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3279): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3280): len = 51160, overlap = 13.5
PHY-3002 : Step(3281): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3282): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3283): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3284): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3285): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3286): len = 27816.6, overlap = 18
PHY-3002 : Step(3287): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3288): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3289): len = 20639, overlap = 20.25
PHY-3002 : Step(3290): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3291): len = 16336, overlap = 22.5
PHY-3002 : Step(3292): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3293): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3294): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3295): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3296): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3297): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3298): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3299): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3300): len = 15772.1, overlap = 14
PHY-3002 : Step(3301): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3302): len = 15274.7, overlap = 13
PHY-3002 : Step(3303): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3304): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3305): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3306): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3307): len = 15768, overlap = 17.25
PHY-3002 : Step(3308): len = 15896.6, overlap = 17
PHY-3002 : Step(3309): len = 16010.5, overlap = 17
PHY-3002 : Step(3310): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3311): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3312): len = 16687.2, overlap = 12
PHY-3002 : Step(3313): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3314): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3315): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3316): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3317): len = 16359.4, overlap = 14
PHY-3002 : Step(3318): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3319): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3320): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3321): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3322): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3323): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3324): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3325): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3326): len = 16176, overlap = 14.5
PHY-3002 : Step(3327): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3328): len = 16175.2, overlap = 32
PHY-3002 : Step(3329): len = 16209.2, overlap = 32
PHY-3002 : Step(3330): len = 16373, overlap = 30.75
PHY-3002 : Step(3331): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3332): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3333): len = 16686.1, overlap = 27
PHY-3002 : Step(3334): len = 16774.1, overlap = 27
PHY-3002 : Step(3335): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3336): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3337): len = 17160, overlap = 25.75
PHY-3002 : Step(3338): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3339): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3340): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3341): len = 17809.2, overlap = 23
PHY-3002 : Step(3342): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3343): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3344): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3345): len = 18576.1, overlap = 22
PHY-3002 : Step(3346): len = 18902.8, overlap = 23
PHY-3002 : Step(3347): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3348): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3349): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3350): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3351): len = 19931.3, overlap = 24
PHY-3002 : Step(3352): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3353): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042865s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (182.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3354): len = 22227, overlap = 3.75
PHY-3002 : Step(3355): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3356): len = 21845, overlap = 7.75
PHY-3002 : Step(3357): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3358): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3359): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3360): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3361): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3362): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3363): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3364): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3365): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3366): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3367): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.809919s wall, 2.932819s user + 0.748805s system = 3.681624s CPU (203.4%)

RUN-1004 : used memory is 356 MB, reserved memory is 325 MB, peak memory is 431 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017111s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.2%)

PHY-1001 : End global routing;  0.047945s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042301s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.106451s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (122.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011714s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (266.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.009025s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (345.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.693631s wall, 1.981213s user + 0.031200s system = 2.012413s CPU (118.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.862421s wall, 2.152814s user + 0.031200s system = 2.184014s CPU (117.3%)

RUN-1004 : used memory is 368 MB, reserved memory is 341 MB, peak memory is 431 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.119019s wall, 9.406860s user + 0.078001s system = 9.484861s CPU (304.1%)

RUN-1004 : used memory is 368 MB, reserved memory is 341 MB, peak memory is 431 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.168185s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (101.5%)

RUN-1004 : used memory is 429 MB, reserved memory is 399 MB, peak memory is 432 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.646925s wall, 3.666024s user + 0.171601s system = 3.837625s CPU (10.5%)

RUN-1004 : used memory is 431 MB, reserved memory is 401 MB, peak memory is 434 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.622338s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (3.6%)

RUN-1004 : used memory is 374 MB, reserved memory is 346 MB, peak memory is 434 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.763125s wall, 5.553636s user + 0.327602s system = 5.881238s CPU (12.3%)

RUN-1004 : used memory is 363 MB, reserved memory is 336 MB, peak memory is 434 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.403675s wall, 1.404009s user + 0.140401s system = 1.544410s CPU (110.0%)

RUN-1004 : used memory is 357 MB, reserved memory is 327 MB, peak memory is 434 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081074s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (153.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3368): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3369): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3370): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3371): len = 51160, overlap = 13.5
PHY-3002 : Step(3372): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3373): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3374): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3375): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3376): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3377): len = 27816.6, overlap = 18
PHY-3002 : Step(3378): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3379): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3380): len = 20639, overlap = 20.25
PHY-3002 : Step(3381): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3382): len = 16336, overlap = 22.5
PHY-3002 : Step(3383): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3384): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3385): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3386): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3387): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3388): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3389): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3390): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3391): len = 15772.1, overlap = 14
PHY-3002 : Step(3392): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3393): len = 15274.7, overlap = 13
PHY-3002 : Step(3394): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3395): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3396): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3397): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3398): len = 15768, overlap = 17.25
PHY-3002 : Step(3399): len = 15896.6, overlap = 17
PHY-3002 : Step(3400): len = 16010.5, overlap = 17
PHY-3002 : Step(3401): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3402): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3403): len = 16687.2, overlap = 12
PHY-3002 : Step(3404): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3405): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3406): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3407): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3408): len = 16359.4, overlap = 14
PHY-3002 : Step(3409): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3410): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3411): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3412): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3413): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3414): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3415): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3416): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3417): len = 16176, overlap = 14.5
PHY-3002 : Step(3418): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3419): len = 16175.2, overlap = 32
PHY-3002 : Step(3420): len = 16209.2, overlap = 32
PHY-3002 : Step(3421): len = 16373, overlap = 30.75
PHY-3002 : Step(3422): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3423): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3424): len = 16686.1, overlap = 27
PHY-3002 : Step(3425): len = 16774.1, overlap = 27
PHY-3002 : Step(3426): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3427): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3428): len = 17160, overlap = 25.75
PHY-3002 : Step(3429): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3430): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3431): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3432): len = 17809.2, overlap = 23
PHY-3002 : Step(3433): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3434): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3435): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3436): len = 18576.1, overlap = 22
PHY-3002 : Step(3437): len = 18902.8, overlap = 23
PHY-3002 : Step(3438): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3439): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3440): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3441): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3442): len = 19931.3, overlap = 24
PHY-3002 : Step(3443): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3444): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041905s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (111.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3445): len = 22227, overlap = 3.75
PHY-3002 : Step(3446): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3447): len = 21845, overlap = 7.75
PHY-3002 : Step(3448): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3449): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3450): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3451): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3452): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3453): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3454): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3455): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3456): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3457): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3458): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005626s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (277.3%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.850771s wall, 2.745618s user + 0.577204s system = 3.322821s CPU (179.5%)

RUN-1004 : used memory is 359 MB, reserved memory is 329 MB, peak memory is 434 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017008s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (275.2%)

PHY-1001 : End global routing;  0.048306s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (161.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039254s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.064578s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (123.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012063s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.670948s wall, 1.872012s user + 0.062400s system = 1.934412s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.838954s wall, 2.090413s user + 0.062400s system = 2.152814s CPU (117.1%)

RUN-1004 : used memory is 371 MB, reserved memory is 345 MB, peak memory is 434 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.060141s wall, 9.718862s user + 0.062400s system = 9.781263s CPU (319.6%)

RUN-1004 : used memory is 372 MB, reserved memory is 345 MB, peak memory is 434 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.191586s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (102.1%)

RUN-1004 : used memory is 432 MB, reserved memory is 402 MB, peak memory is 435 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.629653s wall, 3.354021s user + 0.171601s system = 3.525623s CPU (9.6%)

RUN-1004 : used memory is 433 MB, reserved memory is 404 MB, peak memory is 437 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.607282s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (6.0%)

RUN-1004 : used memory is 376 MB, reserved memory is 347 MB, peak memory is 437 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.787759s wall, 5.584836s user + 0.312002s system = 5.896838s CPU (12.3%)

RUN-1004 : used memory is 365 MB, reserved memory is 337 MB, peak memory is 437 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.412440s wall, 1.435209s user + 0.109201s system = 1.544410s CPU (109.3%)

RUN-1004 : used memory is 359 MB, reserved memory is 329 MB, peak memory is 437 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076255s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3459): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3460): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3461): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3462): len = 51160, overlap = 13.5
PHY-3002 : Step(3463): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3464): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3465): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3466): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3467): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3468): len = 27816.6, overlap = 18
PHY-3002 : Step(3469): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3470): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3471): len = 20639, overlap = 20.25
PHY-3002 : Step(3472): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3473): len = 16336, overlap = 22.5
PHY-3002 : Step(3474): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3475): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3476): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3477): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3478): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3479): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3480): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3481): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3482): len = 15772.1, overlap = 14
PHY-3002 : Step(3483): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3484): len = 15274.7, overlap = 13
PHY-3002 : Step(3485): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3486): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3487): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3488): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3489): len = 15768, overlap = 17.25
PHY-3002 : Step(3490): len = 15896.6, overlap = 17
PHY-3002 : Step(3491): len = 16010.5, overlap = 17
PHY-3002 : Step(3492): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3493): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3494): len = 16687.2, overlap = 12
PHY-3002 : Step(3495): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004515s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3496): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3497): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3498): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3499): len = 16359.4, overlap = 14
PHY-3002 : Step(3500): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3501): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3502): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3503): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3504): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3505): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3506): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3507): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3508): len = 16176, overlap = 14.5
PHY-3002 : Step(3509): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3510): len = 16175.2, overlap = 32
PHY-3002 : Step(3511): len = 16209.2, overlap = 32
PHY-3002 : Step(3512): len = 16373, overlap = 30.75
PHY-3002 : Step(3513): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3514): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3515): len = 16686.1, overlap = 27
PHY-3002 : Step(3516): len = 16774.1, overlap = 27
PHY-3002 : Step(3517): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3518): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3519): len = 17160, overlap = 25.75
PHY-3002 : Step(3520): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3521): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3522): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3523): len = 17809.2, overlap = 23
PHY-3002 : Step(3524): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3525): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3526): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3527): len = 18576.1, overlap = 22
PHY-3002 : Step(3528): len = 18902.8, overlap = 23
PHY-3002 : Step(3529): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3530): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3531): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3532): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3533): len = 19931.3, overlap = 24
PHY-3002 : Step(3534): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3535): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042246s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (184.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3536): len = 22227, overlap = 3.75
PHY-3002 : Step(3537): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3538): len = 21845, overlap = 7.75
PHY-3002 : Step(3539): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3540): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3541): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3542): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3543): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3544): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3545): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3546): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3547): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3548): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3549): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.830761s wall, 2.839218s user + 0.826805s system = 3.666024s CPU (200.2%)

RUN-1004 : used memory is 360 MB, reserved memory is 330 MB, peak memory is 437 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017005s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.7%)

PHY-1001 : End global routing;  0.048660s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038104s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (163.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.089830s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (115.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011592s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008223s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (189.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.708266s wall, 1.840812s user + 0.078001s system = 1.918812s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.880547s wall, 2.028013s user + 0.093601s system = 2.121614s CPU (112.8%)

RUN-1004 : used memory is 375 MB, reserved memory is 349 MB, peak memory is 437 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.991990s wall, 9.266459s user + 0.046800s system = 9.313260s CPU (311.3%)

RUN-1004 : used memory is 375 MB, reserved memory is 349 MB, peak memory is 437 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.218346s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (102.4%)

RUN-1004 : used memory is 434 MB, reserved memory is 404 MB, peak memory is 438 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.156207s wall, 2.199614s user + 0.093601s system = 2.293215s CPU (6.5%)

RUN-1004 : used memory is 436 MB, reserved memory is 406 MB, peak memory is 439 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.562065s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (3.6%)

RUN-1004 : used memory is 381 MB, reserved memory is 352 MB, peak memory is 439 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.247685s wall, 4.134027s user + 0.234002s system = 4.368028s CPU (9.4%)

RUN-1004 : used memory is 370 MB, reserved memory is 342 MB, peak memory is 439 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.411421s wall, 1.466409s user + 0.046800s system = 1.513210s CPU (107.2%)

RUN-1004 : used memory is 363 MB, reserved memory is 333 MB, peak memory is 439 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084685s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (110.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3550): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3551): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3552): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3553): len = 51160, overlap = 13.5
PHY-3002 : Step(3554): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3555): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3556): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3557): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3558): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3559): len = 27816.6, overlap = 18
PHY-3002 : Step(3560): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3561): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3562): len = 20639, overlap = 20.25
PHY-3002 : Step(3563): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3564): len = 16336, overlap = 22.5
PHY-3002 : Step(3565): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3566): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3567): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3568): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3569): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3570): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3571): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3572): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3573): len = 15772.1, overlap = 14
PHY-3002 : Step(3574): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3575): len = 15274.7, overlap = 13
PHY-3002 : Step(3576): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3577): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3578): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3579): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3580): len = 15768, overlap = 17.25
PHY-3002 : Step(3581): len = 15896.6, overlap = 17
PHY-3002 : Step(3582): len = 16010.5, overlap = 17
PHY-3002 : Step(3583): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3584): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3585): len = 16687.2, overlap = 12
PHY-3002 : Step(3586): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005453s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (572.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3587): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3588): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3589): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3590): len = 16359.4, overlap = 14
PHY-3002 : Step(3591): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3592): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3593): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3594): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3595): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3596): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3597): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3598): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3599): len = 16176, overlap = 14.5
PHY-3002 : Step(3600): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3601): len = 16175.2, overlap = 32
PHY-3002 : Step(3602): len = 16209.2, overlap = 32
PHY-3002 : Step(3603): len = 16373, overlap = 30.75
PHY-3002 : Step(3604): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3605): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3606): len = 16686.1, overlap = 27
PHY-3002 : Step(3607): len = 16774.1, overlap = 27
PHY-3002 : Step(3608): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3609): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3610): len = 17160, overlap = 25.75
PHY-3002 : Step(3611): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3612): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3613): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3614): len = 17809.2, overlap = 23
PHY-3002 : Step(3615): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3616): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3617): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3618): len = 18576.1, overlap = 22
PHY-3002 : Step(3619): len = 18902.8, overlap = 23
PHY-3002 : Step(3620): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3621): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3622): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3623): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3624): len = 19931.3, overlap = 24
PHY-3002 : Step(3625): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3626): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044803s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (139.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3627): len = 22227, overlap = 3.75
PHY-3002 : Step(3628): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3629): len = 21845, overlap = 7.75
PHY-3002 : Step(3630): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3631): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3632): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3633): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3634): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3635): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3636): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3637): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3638): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3639): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3640): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005873s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.994830s wall, 3.182420s user + 0.842405s system = 4.024826s CPU (201.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 335 MB, peak memory is 439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020745s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (376.0%)

PHY-1001 : End global routing;  0.061150s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (204.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043026s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.138716s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (121.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.016006s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (194.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.014466s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.797770s wall, 2.059213s user + 0.046800s system = 2.106013s CPU (117.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.005356s wall, 2.324415s user + 0.062400s system = 2.386815s CPU (119.0%)

RUN-1004 : used memory is 377 MB, reserved memory is 350 MB, peak memory is 439 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.873816s wall, 9.484861s user + 0.015600s system = 9.500461s CPU (330.6%)

RUN-1004 : used memory is 377 MB, reserved memory is 350 MB, peak memory is 439 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.199479s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (101.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 407 MB, peak memory is 440 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.440614s wall, 3.088820s user + 0.202801s system = 3.291621s CPU (9.0%)

RUN-1004 : used memory is 438 MB, reserved memory is 409 MB, peak memory is 442 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.590750s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (3.1%)

RUN-1004 : used memory is 384 MB, reserved memory is 355 MB, peak memory is 442 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.574318s wall, 5.007632s user + 0.327602s system = 5.335234s CPU (11.2%)

RUN-1004 : used memory is 373 MB, reserved memory is 345 MB, peak memory is 442 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.417119s wall, 1.435209s user + 0.078001s system = 1.513210s CPU (106.8%)

RUN-1004 : used memory is 376 MB, reserved memory is 347 MB, peak memory is 442 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081652s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (95.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3641): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3642): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3643): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3644): len = 51160, overlap = 13.5
PHY-3002 : Step(3645): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3646): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3647): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3648): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3649): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3650): len = 27816.6, overlap = 18
PHY-3002 : Step(3651): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3652): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3653): len = 20639, overlap = 20.25
PHY-3002 : Step(3654): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3655): len = 16336, overlap = 22.5
PHY-3002 : Step(3656): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3657): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3658): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3659): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3660): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3661): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3662): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3663): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3664): len = 15772.1, overlap = 14
PHY-3002 : Step(3665): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3666): len = 15274.7, overlap = 13
PHY-3002 : Step(3667): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3668): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3669): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3670): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3671): len = 15768, overlap = 17.25
PHY-3002 : Step(3672): len = 15896.6, overlap = 17
PHY-3002 : Step(3673): len = 16010.5, overlap = 17
PHY-3002 : Step(3674): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3675): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3676): len = 16687.2, overlap = 12
PHY-3002 : Step(3677): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3678): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3679): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3680): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3681): len = 16359.4, overlap = 14
PHY-3002 : Step(3682): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3683): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3684): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3685): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3686): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3687): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3688): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3689): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3690): len = 16176, overlap = 14.5
PHY-3002 : Step(3691): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3692): len = 16175.2, overlap = 32
PHY-3002 : Step(3693): len = 16209.2, overlap = 32
PHY-3002 : Step(3694): len = 16373, overlap = 30.75
PHY-3002 : Step(3695): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3696): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3697): len = 16686.1, overlap = 27
PHY-3002 : Step(3698): len = 16774.1, overlap = 27
PHY-3002 : Step(3699): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3700): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3701): len = 17160, overlap = 25.75
PHY-3002 : Step(3702): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3703): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3704): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3705): len = 17809.2, overlap = 23
PHY-3002 : Step(3706): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3707): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3708): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3709): len = 18576.1, overlap = 22
PHY-3002 : Step(3710): len = 18902.8, overlap = 23
PHY-3002 : Step(3711): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3712): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3713): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3714): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3715): len = 19931.3, overlap = 24
PHY-3002 : Step(3716): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3717): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044392s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (140.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3718): len = 22227, overlap = 3.75
PHY-3002 : Step(3719): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3720): len = 21845, overlap = 7.75
PHY-3002 : Step(3721): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3722): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3723): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3724): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3725): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3726): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3727): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3728): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3729): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3730): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3731): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005000s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (312.0%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.863779s wall, 3.291621s user + 0.686404s system = 3.978026s CPU (213.4%)

RUN-1004 : used memory is 376 MB, reserved memory is 347 MB, peak memory is 442 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017558s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.9%)

PHY-1001 : End global routing;  0.052056s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (89.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041233s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (113.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.194483s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (112.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008202s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.808339s wall, 1.918812s user + 0.078001s system = 1.996813s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.984355s wall, 2.090413s user + 0.093601s system = 2.184014s CPU (110.1%)

RUN-1004 : used memory is 383 MB, reserved memory is 355 MB, peak memory is 442 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  3.173451s wall, 9.406860s user + 0.046800s system = 9.453661s CPU (297.9%)

RUN-1004 : used memory is 384 MB, reserved memory is 355 MB, peak memory is 442 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.192807s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (100.7%)

RUN-1004 : used memory is 440 MB, reserved memory is 410 MB, peak memory is 443 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  35.136568s wall, 2.308815s user + 0.031200s system = 2.340015s CPU (6.7%)

RUN-1004 : used memory is 441 MB, reserved memory is 412 MB, peak memory is 445 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.476561s wall, 0.249602s user + 0.046800s system = 0.296402s CPU (3.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 357 MB, peak memory is 445 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  46.129299s wall, 4.165227s user + 0.218401s system = 4.383628s CPU (9.5%)

RUN-1004 : used memory is 376 MB, reserved memory is 347 MB, peak memory is 445 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.430892s wall, 1.404009s user + 0.171601s system = 1.575610s CPU (110.1%)

RUN-1004 : used memory is 378 MB, reserved memory is 349 MB, peak memory is 445 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078609s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3732): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3733): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3734): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3735): len = 51160, overlap = 13.5
PHY-3002 : Step(3736): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3737): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3738): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3739): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3740): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3741): len = 27816.6, overlap = 18
PHY-3002 : Step(3742): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3743): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3744): len = 20639, overlap = 20.25
PHY-3002 : Step(3745): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3746): len = 16336, overlap = 22.5
PHY-3002 : Step(3747): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3748): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3749): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3750): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3751): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3752): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3753): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3754): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3755): len = 15772.1, overlap = 14
PHY-3002 : Step(3756): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3757): len = 15274.7, overlap = 13
PHY-3002 : Step(3758): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3759): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3760): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3761): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3762): len = 15768, overlap = 17.25
PHY-3002 : Step(3763): len = 15896.6, overlap = 17
PHY-3002 : Step(3764): len = 16010.5, overlap = 17
PHY-3002 : Step(3765): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3766): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3767): len = 16687.2, overlap = 12
PHY-3002 : Step(3768): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005817s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3769): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3770): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3771): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3772): len = 16359.4, overlap = 14
PHY-3002 : Step(3773): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3774): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3775): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3776): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3777): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3778): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3779): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3780): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3781): len = 16176, overlap = 14.5
PHY-3002 : Step(3782): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3783): len = 16175.2, overlap = 32
PHY-3002 : Step(3784): len = 16209.2, overlap = 32
PHY-3002 : Step(3785): len = 16373, overlap = 30.75
PHY-3002 : Step(3786): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3787): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3788): len = 16686.1, overlap = 27
PHY-3002 : Step(3789): len = 16774.1, overlap = 27
PHY-3002 : Step(3790): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3791): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3792): len = 17160, overlap = 25.75
PHY-3002 : Step(3793): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3794): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3795): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3796): len = 17809.2, overlap = 23
PHY-3002 : Step(3797): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3798): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3799): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3800): len = 18576.1, overlap = 22
PHY-3002 : Step(3801): len = 18902.8, overlap = 23
PHY-3002 : Step(3802): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3803): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3804): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3805): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3806): len = 19931.3, overlap = 24
PHY-3002 : Step(3807): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3808): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040557s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (115.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3809): len = 22227, overlap = 3.75
PHY-3002 : Step(3810): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3811): len = 21845, overlap = 7.75
PHY-3002 : Step(3812): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3813): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3814): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3815): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3816): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3817): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3818): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3819): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3820): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3821): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3822): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.881937s wall, 2.948419s user + 0.686404s system = 3.634823s CPU (193.1%)

RUN-1004 : used memory is 378 MB, reserved memory is 349 MB, peak memory is 445 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016575s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (188.2%)

PHY-1001 : End global routing;  0.048745s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (128.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043083s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (72.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.210111s wall, 1.310408s user + 0.031200s system = 1.341609s CPU (110.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.013232s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (235.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.009304s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (335.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.834984s wall, 1.981213s user + 0.062400s system = 2.043613s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.005844s wall, 2.215214s user + 0.078001s system = 2.293215s CPU (114.3%)

RUN-1004 : used memory is 386 MB, reserved memory is 357 MB, peak memory is 445 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.885600s wall, 9.297660s user + 0.046800s system = 9.344460s CPU (323.8%)

RUN-1004 : used memory is 386 MB, reserved memory is 357 MB, peak memory is 445 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.188115s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (99.8%)

RUN-1004 : used memory is 443 MB, reserved memory is 413 MB, peak memory is 446 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.617889s wall, 3.369622s user + 0.592804s system = 3.962425s CPU (10.8%)

RUN-1004 : used memory is 444 MB, reserved memory is 415 MB, peak memory is 448 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.593973s wall, 0.405603s user + 0.124801s system = 0.530403s CPU (6.2%)

RUN-1004 : used memory is 389 MB, reserved memory is 361 MB, peak memory is 448 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.757321s wall, 5.413235s user + 0.873606s system = 6.286840s CPU (13.2%)

RUN-1004 : used memory is 378 MB, reserved memory is 350 MB, peak memory is 448 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.380737s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (107.3%)

RUN-1004 : used memory is 380 MB, reserved memory is 352 MB, peak memory is 448 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078774s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3823): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3824): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3825): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3826): len = 51160, overlap = 13.5
PHY-3002 : Step(3827): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3828): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3829): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3830): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3831): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3832): len = 27816.6, overlap = 18
PHY-3002 : Step(3833): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3834): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3835): len = 20639, overlap = 20.25
PHY-3002 : Step(3836): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3837): len = 16336, overlap = 22.5
PHY-3002 : Step(3838): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3839): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3840): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3841): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3842): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3843): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3844): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3845): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3846): len = 15772.1, overlap = 14
PHY-3002 : Step(3847): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3848): len = 15274.7, overlap = 13
PHY-3002 : Step(3849): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3850): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3851): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3852): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3853): len = 15768, overlap = 17.25
PHY-3002 : Step(3854): len = 15896.6, overlap = 17
PHY-3002 : Step(3855): len = 16010.5, overlap = 17
PHY-3002 : Step(3856): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3857): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3858): len = 16687.2, overlap = 12
PHY-3002 : Step(3859): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005553s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (280.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3860): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3861): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3862): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3863): len = 16359.4, overlap = 14
PHY-3002 : Step(3864): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3865): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3866): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3867): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3868): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3869): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3870): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3871): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3872): len = 16176, overlap = 14.5
PHY-3002 : Step(3873): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3874): len = 16175.2, overlap = 32
PHY-3002 : Step(3875): len = 16209.2, overlap = 32
PHY-3002 : Step(3876): len = 16373, overlap = 30.75
PHY-3002 : Step(3877): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3878): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3879): len = 16686.1, overlap = 27
PHY-3002 : Step(3880): len = 16774.1, overlap = 27
PHY-3002 : Step(3881): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3882): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3883): len = 17160, overlap = 25.75
PHY-3002 : Step(3884): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3885): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3886): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3887): len = 17809.2, overlap = 23
PHY-3002 : Step(3888): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3889): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3890): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3891): len = 18576.1, overlap = 22
PHY-3002 : Step(3892): len = 18902.8, overlap = 23
PHY-3002 : Step(3893): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3894): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3895): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3896): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3897): len = 19931.3, overlap = 24
PHY-3002 : Step(3898): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3899): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045524s wall, 0.046800s user + 0.062400s system = 0.109201s CPU (239.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3900): len = 22227, overlap = 3.75
PHY-3002 : Step(3901): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3902): len = 21845, overlap = 7.75
PHY-3002 : Step(3903): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3904): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3905): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3906): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3907): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3908): len = 21589.1, overlap = 13.5
PHY-3002 : Step(3909): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(3910): len = 21837.6, overlap = 13.5
PHY-3002 : Step(3911): len = 22082.9, overlap = 13.5
PHY-3002 : Step(3912): len = 22180.5, overlap = 13.25
PHY-3002 : Step(3913): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.894467s wall, 2.995219s user + 0.686404s system = 3.681624s CPU (194.3%)

RUN-1004 : used memory is 381 MB, reserved memory is 352 MB, peak memory is 448 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016472s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.7%)

PHY-1001 : End global routing;  0.049343s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.038842s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.118031s wall, 1.263608s user + 0.046800s system = 1.310408s CPU (117.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.011272s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (138.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.715112s wall, 1.840812s user + 0.109201s system = 1.950012s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.889539s wall, 2.012413s user + 0.124801s system = 2.137214s CPU (113.1%)

RUN-1004 : used memory is 389 MB, reserved memory is 361 MB, peak memory is 448 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.928874s wall, 9.469261s user + 0.031200s system = 9.500461s CPU (324.4%)

RUN-1004 : used memory is 389 MB, reserved memory is 361 MB, peak memory is 448 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.158437s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (105.0%)

RUN-1004 : used memory is 445 MB, reserved memory is 415 MB, peak memory is 448 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.362142s wall, 3.276021s user + 0.187201s system = 3.463222s CPU (9.5%)

RUN-1004 : used memory is 446 MB, reserved memory is 417 MB, peak memory is 450 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.594336s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (4.2%)

RUN-1004 : used memory is 392 MB, reserved memory is 363 MB, peak memory is 450 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.449581s wall, 5.366434s user + 0.280802s system = 5.647236s CPU (11.9%)

RUN-1004 : used memory is 382 MB, reserved memory is 353 MB, peak memory is 450 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(45)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(45)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(41)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(103)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(103) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 292/15 useful/useless nets, 217/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 32 onehot mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 182 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 209/51 useful/useless nets, 134/52 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 71 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Gate Statistics
#Basic gates           79
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               3
  #MX21                 0
  #FADD                 0
  #DFF                 71
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |8      |71     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 215/0 useful/useless nets, 138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 230/0 useful/useless nets, 153/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 303/0 useful/useless nets, 226/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.43)
SYN-3001 : Mapper mapped 21 instances into 8 LUTs, name keeping = 62%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 288/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8 LUT to BLE ...
SYN-4008 : Packed 8 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (70 nodes)...
SYN-4004 : #1: Packed 5 SEQ (119 nodes)...
SYN-4005 : Packed 5 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 73/160 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                   64   out of   4480    1.43%
#reg                   70   out of   4480    1.56%
#le                   129
  #lut only            59   out of    129   45.74%
  #reg only            65   out of    129   50.39%
  #lut&reg              5   out of    129    3.88%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |129   |64    |70    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1011110110111111
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=85) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=85,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=85)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=85)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 852/177 useful/useless nets, 639/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 669/183 useful/useless nets, 456/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 669/0 useful/useless nets, 456/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 702/0 useful/useless nets, 491/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 697/0 useful/useless nets, 486/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 779/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 948/6 useful/useless nets, 737/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 842/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 38 SEQ (708 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 242/437 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.417781s wall, 1.466409s user + 0.062400s system = 1.528810s CPU (107.8%)

RUN-1004 : used memory is 384 MB, reserved memory is 355 MB, peak memory is 450 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 271 instances, 255 slices, 13 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2183, tnet num: 640, tinst num: 271, tnode num: 2902, tedge num: 3677.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 334 clock pins, and constraint 713 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080052s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (116.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92304.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3914): len = 74378.6, overlap = 13.5
PHY-3002 : Step(3915): len = 63666.2, overlap = 13.5
PHY-3002 : Step(3916): len = 57646.1, overlap = 13.5
PHY-3002 : Step(3917): len = 51160, overlap = 13.5
PHY-3002 : Step(3918): len = 46346.6, overlap = 13.5
PHY-3002 : Step(3919): len = 42304.6, overlap = 13.5
PHY-3002 : Step(3920): len = 38166.6, overlap = 13.75
PHY-3002 : Step(3921): len = 34446.1, overlap = 14.25
PHY-3002 : Step(3922): len = 31376.4, overlap = 16.5
PHY-3002 : Step(3923): len = 27816.6, overlap = 18
PHY-3002 : Step(3924): len = 24662.6, overlap = 18.5
PHY-3002 : Step(3925): len = 22671.2, overlap = 19.75
PHY-3002 : Step(3926): len = 20639, overlap = 20.25
PHY-3002 : Step(3927): len = 17355.4, overlap = 22.25
PHY-3002 : Step(3928): len = 16336, overlap = 22.5
PHY-3002 : Step(3929): len = 15860.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.03088e-06
PHY-3002 : Step(3930): len = 16432.8, overlap = 17.5
PHY-3002 : Step(3931): len = 16425.7, overlap = 17.5
PHY-3002 : Step(3932): len = 16243.2, overlap = 17.5
PHY-3002 : Step(3933): len = 15820.3, overlap = 17.75
PHY-3002 : Step(3934): len = 15597.3, overlap = 17.75
PHY-3002 : Step(3935): len = 15639.8, overlap = 18.75
PHY-3002 : Step(3936): len = 15586.7, overlap = 17.75
PHY-3002 : Step(3937): len = 15772.1, overlap = 14
PHY-3002 : Step(3938): len = 15499.8, overlap = 13.25
PHY-3002 : Step(3939): len = 15274.7, overlap = 13
PHY-3002 : Step(3940): len = 15118.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80618e-05
PHY-3002 : Step(3941): len = 15399.1, overlap = 17.25
PHY-3002 : Step(3942): len = 15492.5, overlap = 13.25
PHY-3002 : Step(3943): len = 15625.4, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61235e-05
PHY-3002 : Step(3944): len = 15768, overlap = 17.25
PHY-3002 : Step(3945): len = 15896.6, overlap = 17
PHY-3002 : Step(3946): len = 16010.5, overlap = 17
PHY-3002 : Step(3947): len = 16453.9, overlap = 11.5
PHY-3002 : Step(3948): len = 16703.2, overlap = 11.5
PHY-3002 : Step(3949): len = 16687.2, overlap = 12
PHY-3002 : Step(3950): len = 16676.8, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004744s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66461e-06
PHY-3002 : Step(3951): len = 17016.7, overlap = 12.25
PHY-3002 : Step(3952): len = 16845.2, overlap = 12.25
PHY-3002 : Step(3953): len = 16545.3, overlap = 12.5
PHY-3002 : Step(3954): len = 16359.4, overlap = 14
PHY-3002 : Step(3955): len = 16149.4, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32921e-06
PHY-3002 : Step(3956): len = 16001.9, overlap = 16.5
PHY-3002 : Step(3957): len = 15991.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65842e-06
PHY-3002 : Step(3958): len = 15952.9, overlap = 16.5
PHY-3002 : Step(3959): len = 15952.9, overlap = 16.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3064e-05
PHY-3002 : Step(3960): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3961): len = 16186.6, overlap = 15.25
PHY-3002 : Step(3962): len = 16071.9, overlap = 15.75
PHY-3002 : Step(3963): len = 16176, overlap = 14.5
PHY-3002 : Step(3964): len = 16270.9, overlap = 13.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84873e-06
PHY-3002 : Step(3965): len = 16175.2, overlap = 32
PHY-3002 : Step(3966): len = 16209.2, overlap = 32
PHY-3002 : Step(3967): len = 16373, overlap = 30.75
PHY-3002 : Step(3968): len = 16558.7, overlap = 29.25
PHY-3002 : Step(3969): len = 16474.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96975e-05
PHY-3002 : Step(3970): len = 16686.1, overlap = 27
PHY-3002 : Step(3971): len = 16774.1, overlap = 27
PHY-3002 : Step(3972): len = 16690, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75846e-05
PHY-3002 : Step(3973): len = 17002.8, overlap = 25.25
PHY-3002 : Step(3974): len = 17160, overlap = 25.75
PHY-3002 : Step(3975): len = 17134.9, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.51692e-05
PHY-3002 : Step(3976): len = 17551.1, overlap = 24.75
PHY-3002 : Step(3977): len = 17856.5, overlap = 23.5
PHY-3002 : Step(3978): len = 17809.2, overlap = 23
PHY-3002 : Step(3979): len = 17884.3, overlap = 23.25
PHY-3002 : Step(3980): len = 17935.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000148917
PHY-3002 : Step(3981): len = 18200.2, overlap = 24.25
PHY-3002 : Step(3982): len = 18576.1, overlap = 22
PHY-3002 : Step(3983): len = 18902.8, overlap = 23
PHY-3002 : Step(3984): len = 19019.4, overlap = 23.75
PHY-3002 : Step(3985): len = 19097, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000297834
PHY-3002 : Step(3986): len = 19414.7, overlap = 23.75
PHY-3002 : Step(3987): len = 19704.4, overlap = 22.75
PHY-3002 : Step(3988): len = 19931.3, overlap = 24
PHY-3002 : Step(3989): len = 19996.5, overlap = 23.25
PHY-3002 : Step(3990): len = 19999.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045546s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (137.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.931696
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000485968
PHY-3002 : Step(3991): len = 22227, overlap = 3.75
PHY-3002 : Step(3992): len = 22109.2, overlap = 6.25
PHY-3002 : Step(3993): len = 21845, overlap = 7.75
PHY-3002 : Step(3994): len = 21544.7, overlap = 9.75
PHY-3002 : Step(3995): len = 21347.2, overlap = 12.75
PHY-3002 : Step(3996): len = 21201.5, overlap = 14.5
PHY-3002 : Step(3997): len = 21081.3, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000952804
PHY-3002 : Step(3998): len = 21319.1, overlap = 14.5
PHY-3002 : Step(3999): len = 21589.1, overlap = 13.5
PHY-3002 : Step(4000): len = 21692.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190561
PHY-3002 : Step(4001): len = 21837.6, overlap = 13.5
PHY-3002 : Step(4002): len = 22082.9, overlap = 13.5
PHY-3002 : Step(4003): len = 22180.5, overlap = 13.25
PHY-3002 : Step(4004): len = 22201.3, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22740.2, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 22978.2, Over = 0
RUN-1003 : finish command "place" in  1.901869s wall, 3.244821s user + 0.733205s system = 3.978026s CPU (209.2%)

RUN-1004 : used memory is 385 MB, reserved memory is 355 MB, peak memory is 450 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 166 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 132
PHY-1001 : Pin misalignment score is improved from 132 to 132
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 273 instances
RUN-1001 : 127 mslices, 128 lslices, 7 pads, 3 brams, 0 dsps
RUN-1001 : There are total 642 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 209 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 32384, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 32584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018372s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.9%)

PHY-1001 : End global routing;  0.053633s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (87.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037922s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 49568, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 1.083904s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (106.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.012540s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49560
PHY-1001 : End DR Iter 2; 0.008444s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (369.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.703341s wall, 1.731611s user + 0.078001s system = 1.809612s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.878303s wall, 1.918812s user + 0.109201s system = 2.028013s CPU (108.0%)

RUN-1004 : used memory is 393 MB, reserved memory is 365 MB, peak memory is 450 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     7
  #input                2
  #output               2
  #inout                3

Utilization Statistics
#lut                  306   out of   4480    6.83%
#reg                  299   out of   4480    6.67%
#le                   505
  #lut only           206   out of    505   40.79%
  #reg only           199   out of    505   39.41%
  #lut&reg            100   out of    505   19.80%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    7   out of     31   22.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 273
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 642, pip num: 5106
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 13684 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000111011011011110110111111 -f Quick_Start.btc" in  2.891019s wall, 9.594062s user + 0.062400s system = 9.656462s CPU (334.0%)

RUN-1004 : used memory is 393 MB, reserved memory is 366 MB, peak memory is 450 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.181108s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (103.0%)

RUN-1004 : used memory is 448 MB, reserved memory is 418 MB, peak memory is 452 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.475840s wall, 2.901619s user + 0.156001s system = 3.057620s CPU (8.4%)

RUN-1004 : used memory is 450 MB, reserved memory is 420 MB, peak memory is 453 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.565764s wall, 0.390002s user + 0.031200s system = 0.421203s CPU (4.9%)

RUN-1004 : used memory is 395 MB, reserved memory is 366 MB, peak memory is 453 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.528074s wall, 4.945232s user + 0.343202s system = 5.288434s CPU (11.1%)

RUN-1004 : used memory is 385 MB, reserved memory is 355 MB, peak memory is 453 MB
GUI-1001 : Download success!
