// Test with one of every instruction in our subset of the RISCV architechture
addi , x1 , x0 ,  1 // x1 = 1
add  , x2 , x1 , x1 // x2 = 2
sub  , x3 , x0 , x2 // x3 = -2
slli , x4 , x3 ,  1 // x4 = -4 (OV)
srli , x5 , x4 ,  2 // x5 = big positive
srai , x4 , x4 ,  1 // x4 = -2
sll  , x6 , x4 , x2 // x6 = -8
srl  , x7 , x2 , x1 // x7 = 1
sra  , x8 , x6 , x1 // x8 = -4
slt  , x9 , x3 , x2 // x9 = 1
sltu , x10, x3 , x2 // x10 = 0
slti , x11, x3 ,  2 // x11 = 1
sltiu, x12, x3 ,  2 // x12 = 0
andi , x13, x2 , -1 // x13 = 2
xori , x14, x2 ,  3 // x14 = 1
ori  , x15, x14,  4 // x15 = 5
and  , x16, x15, x1 // x16 = 1
xor  , x17, x15, x1 // x17 = 4
or   , x18, x15, x2 // x18 = 7
sw   , x18, x18,  0 // DMEM[7] = 7
lw   , x19, x18,  0 // x19 = DMEM[7] (7)
