-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity RNI is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of RNI is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "RNI_RNI,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.214850,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=53,HLS_SYN_DSP=0,HLS_SYN_FF=16481,HLS_SYN_LUT=14533,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal NEURONS_MEMBRANE_we0 : STD_LOGIC;
    signal NEURONS_MEMBRANE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal NEURONS_MEMBRANE_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal WEIGHTS_INDEX_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal WEIGHTS_INDEX_ce0 : STD_LOGIC;
    signal WEIGHTS_INDEX_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal WEIGHTS_INDEX_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal WEIGHTS_INDEX_ce1 : STD_LOGIC;
    signal WEIGHTS_INDEX_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal NEURONS_STATE_ce0 : STD_LOGIC;
    signal NEURONS_STATE_we0 : STD_LOGIC;
    signal NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal NEURONS_STATE_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln54_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln54_fu_416_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln54_reg_694 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal trunc_ln56_fu_422_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_reg_699 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_pkts_id_0_reg_708 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_pkts_dest_0_reg_714 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_pkts_data_3_3_load_reg_720 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln54_fu_521_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_reg_725 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_1_fu_526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_1_reg_730 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_2_fu_531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_2_reg_735 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_3_fu_536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_3_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_pkts_keep_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_pkts_strb_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_pkts_user_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal out_pkts_last_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_pkts_id_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_pkts_dest_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_input_layer_fu_263_ap_start : STD_LOGIC;
    signal grp_input_layer_fu_263_ap_done : STD_LOGIC;
    signal grp_input_layer_fu_263_ap_idle : STD_LOGIC;
    signal grp_input_layer_fu_263_ap_ready : STD_LOGIC;
    signal grp_input_layer_fu_263_NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_input_layer_fu_263_NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal grp_input_layer_fu_263_NEURONS_MEMBRANE_we0 : STD_LOGIC;
    signal grp_input_layer_fu_263_NEURONS_MEMBRANE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_input_layer_fu_263_WEIGHTS_INDEX_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_input_layer_fu_263_WEIGHTS_INDEX_ce0 : STD_LOGIC;
    signal grp_input_layer_fu_263_WEIGHTS_INDEX_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_input_layer_fu_263_WEIGHTS_INDEX_ce1 : STD_LOGIC;
    signal grp_input_layer_fu_263_NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_input_layer_fu_263_NEURONS_STATE_ce0 : STD_LOGIC;
    signal grp_input_layer_fu_263_NEURONS_STATE_we0 : STD_LOGIC;
    signal grp_input_layer_fu_263_NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_din1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_start : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_ap_start : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_ap_done : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_ap_idle : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_ap_ready : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_1_fu_289_NEURONS_STATE_ce0 : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_NEURONS_STATE_we0 : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_we0 : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce0 : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce1 : STD_LOGIC;
    signal grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_din1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_start : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_ap_start : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_ap_done : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_ap_idle : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_ap_ready : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_2_fu_311_NEURONS_STATE_ce0 : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_NEURONS_STATE_we0 : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_we0 : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce0 : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce1 : STD_LOGIC;
    signal grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_din1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_start : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_ap_start : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_ap_done : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_ap_idle : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_ap_ready : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_3_fu_333_NEURONS_STATE_ce0 : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_NEURONS_STATE_we0 : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_we0 : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce0 : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce1 : STD_LOGIC;
    signal grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_din1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_start : STD_LOGIC;
    signal grp_output_layer_fu_355_ap_start : STD_LOGIC;
    signal grp_output_layer_fu_355_ap_done : STD_LOGIC;
    signal grp_output_layer_fu_355_ap_idle : STD_LOGIC;
    signal grp_output_layer_fu_355_ap_ready : STD_LOGIC;
    signal grp_output_layer_fu_355_NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_layer_fu_355_NEURONS_STATE_ce0 : STD_LOGIC;
    signal grp_output_layer_fu_355_NEURONS_STATE_we0 : STD_LOGIC;
    signal grp_output_layer_fu_355_NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_output_layer_fu_355_NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_layer_fu_355_NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal grp_output_layer_fu_355_NEURONS_MEMBRANE_we0 : STD_LOGIC;
    signal grp_output_layer_fu_355_NEURONS_MEMBRANE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_output_layer_fu_355_WEIGHTS_INDEX_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_layer_fu_355_WEIGHTS_INDEX_ce0 : STD_LOGIC;
    signal grp_output_layer_fu_355_WEIGHTS_INDEX_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_layer_fu_355_WEIGHTS_INDEX_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_ap_start : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_ap_done : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_ap_idle : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_ap_ready : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_stream_TVALID : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_stream_TREADY : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_stream_TUSER : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_stream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_stream_TDEST : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_data_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_data_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_data_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_we1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_keep_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_we1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_strb_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_we1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_user_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_we1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_last_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_we1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_id_d1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_ce1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_we1 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_out_pkts_dest_d1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_NEURONS_STATE_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_output_stream_dispatch_fu_367_NEURONS_STATE_ce0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_NEURONS_STATE_we0 : STD_LOGIC;
    signal grp_output_stream_dispatch_fu_367_NEURONS_STATE_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_exp_core_32_32_66_s_fu_778_ap_start : STD_LOGIC;
    signal grp_exp_core_32_32_66_s_fu_778_ap_done : STD_LOGIC;
    signal grp_exp_core_32_32_66_s_fu_778_ap_idle : STD_LOGIC;
    signal grp_exp_core_32_32_66_s_fu_778_ap_ready : STD_LOGIC;
    signal grp_exp_core_32_32_66_s_fu_778_x_val : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_exp_core_32_32_66_s_fu_778_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal in_pkts_last_3_1_reg_222 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_reg_234 : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pkts_last_3_2_reg_245 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_input_layer_fu_263_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_ignore_call19 : BOOLEAN;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_inner_layer_1_fu_289_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_inner_layer_2_fu_311_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_inner_layer_3_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_output_layer_fu_355_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_output_stream_dispatch_fu_367_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal in_pkts_keep_3_fu_116 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_pkts_keep_3_1_fu_120 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_pkts_strb_3_fu_124 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_pkts_strb_3_1_fu_128 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_pkts_user_3_fu_132 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_pkts_user_3_1_fu_136 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_pkts_last_3_fu_140 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pkts_id_3_fu_144 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_pkts_id_3_1_fu_148 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_pkts_dest_3_fu_152 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_pkts_dest_3_1_fu_156 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_pkts_data_3_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_pkts_data_3_1_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_pkts_data_3_2_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_pkts_data_3_3_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component RNI_input_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_MEMBRANE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_MEMBRANE_ce0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_we0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_MEMBRANE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        WEIGHTS_INDEX_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce0 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        WEIGHTS_INDEX_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce1 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        NEURONS_STATE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_STATE_ce0 : OUT STD_LOGIC;
        NEURONS_STATE_we0 : OUT STD_LOGIC;
        NEURONS_STATE_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_din1 : OUT STD_LOGIC_VECTOR (34 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_dout0 : IN STD_LOGIC_VECTOR (30 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_start : OUT STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_ready : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_done : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_idle : IN STD_LOGIC );
    end component;


    component RNI_inner_layer_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        NEURONS_STATE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_STATE_ce0 : OUT STD_LOGIC;
        NEURONS_STATE_we0 : OUT STD_LOGIC;
        NEURONS_STATE_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_STATE_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_MEMBRANE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_MEMBRANE_ce0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_we0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_MEMBRANE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        WEIGHTS_INDEX_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce0 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        WEIGHTS_INDEX_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce1 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_din1 : OUT STD_LOGIC_VECTOR (34 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_dout0 : IN STD_LOGIC_VECTOR (30 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_start : OUT STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_ready : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_done : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_idle : IN STD_LOGIC );
    end component;


    component RNI_inner_layer_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        NEURONS_STATE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_STATE_ce0 : OUT STD_LOGIC;
        NEURONS_STATE_we0 : OUT STD_LOGIC;
        NEURONS_STATE_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_STATE_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_MEMBRANE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_MEMBRANE_ce0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_we0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_MEMBRANE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        WEIGHTS_INDEX_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce0 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        WEIGHTS_INDEX_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce1 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_din1 : OUT STD_LOGIC_VECTOR (34 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_dout0 : IN STD_LOGIC_VECTOR (30 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_start : OUT STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_ready : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_done : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_idle : IN STD_LOGIC );
    end component;


    component RNI_inner_layer_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        NEURONS_STATE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_STATE_ce0 : OUT STD_LOGIC;
        NEURONS_STATE_we0 : OUT STD_LOGIC;
        NEURONS_STATE_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_STATE_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_MEMBRANE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_MEMBRANE_ce0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_we0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_MEMBRANE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        WEIGHTS_INDEX_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce0 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        WEIGHTS_INDEX_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce1 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_din1 : OUT STD_LOGIC_VECTOR (34 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_dout0 : IN STD_LOGIC_VECTOR (30 downto 0);
        grp_exp_core_32_32_66_s_fu_778_p_start : OUT STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_ready : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_done : IN STD_LOGIC;
        grp_exp_core_32_32_66_s_fu_778_p_idle : IN STD_LOGIC );
    end component;


    component RNI_output_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        NEURONS_STATE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_STATE_ce0 : OUT STD_LOGIC;
        NEURONS_STATE_we0 : OUT STD_LOGIC;
        NEURONS_STATE_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_STATE_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_MEMBRANE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_MEMBRANE_ce0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_we0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_MEMBRANE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        WEIGHTS_INDEX_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce0 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        WEIGHTS_INDEX_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        WEIGHTS_INDEX_ce1 : OUT STD_LOGIC;
        WEIGHTS_INDEX_q1 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component RNI_output_stream_dispatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_pkts_data_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_data_ce0 : OUT STD_LOGIC;
        out_pkts_data_we0 : OUT STD_LOGIC;
        out_pkts_data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_pkts_keep_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_keep_ce0 : OUT STD_LOGIC;
        out_pkts_keep_we0 : OUT STD_LOGIC;
        out_pkts_keep_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_pkts_keep_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        out_pkts_keep_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_keep_ce1 : OUT STD_LOGIC;
        out_pkts_keep_we1 : OUT STD_LOGIC;
        out_pkts_keep_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_pkts_strb_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_strb_ce0 : OUT STD_LOGIC;
        out_pkts_strb_we0 : OUT STD_LOGIC;
        out_pkts_strb_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_pkts_strb_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        out_pkts_strb_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_strb_ce1 : OUT STD_LOGIC;
        out_pkts_strb_we1 : OUT STD_LOGIC;
        out_pkts_strb_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_pkts_user_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_user_ce0 : OUT STD_LOGIC;
        out_pkts_user_we0 : OUT STD_LOGIC;
        out_pkts_user_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_pkts_user_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        out_pkts_user_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_user_ce1 : OUT STD_LOGIC;
        out_pkts_user_we1 : OUT STD_LOGIC;
        out_pkts_user_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_pkts_last_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_last_ce0 : OUT STD_LOGIC;
        out_pkts_last_we0 : OUT STD_LOGIC;
        out_pkts_last_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_pkts_last_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        out_pkts_last_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_last_ce1 : OUT STD_LOGIC;
        out_pkts_last_we1 : OUT STD_LOGIC;
        out_pkts_last_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_pkts_id_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_id_ce0 : OUT STD_LOGIC;
        out_pkts_id_we0 : OUT STD_LOGIC;
        out_pkts_id_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_pkts_id_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        out_pkts_id_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_id_ce1 : OUT STD_LOGIC;
        out_pkts_id_we1 : OUT STD_LOGIC;
        out_pkts_id_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_pkts_dest_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_dest_ce0 : OUT STD_LOGIC;
        out_pkts_dest_we0 : OUT STD_LOGIC;
        out_pkts_dest_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_pkts_dest_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        out_pkts_dest_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_pkts_dest_ce1 : OUT STD_LOGIC;
        out_pkts_dest_we1 : OUT STD_LOGIC;
        out_pkts_dest_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        in_pkts_data_0_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
        in_pkts_keep_0_0_val : IN STD_LOGIC_VECTOR (3 downto 0);
        in_pkts_keep_0_3_val : IN STD_LOGIC_VECTOR (3 downto 0);
        in_pkts_strb_0_0_val : IN STD_LOGIC_VECTOR (3 downto 0);
        in_pkts_strb_0_3_val : IN STD_LOGIC_VECTOR (3 downto 0);
        in_pkts_user_0_0_val : IN STD_LOGIC_VECTOR (1 downto 0);
        in_pkts_user_0_3_val : IN STD_LOGIC_VECTOR (1 downto 0);
        in_pkts_last_0_0_val : IN STD_LOGIC_VECTOR (0 downto 0);
        in_pkts_last_0_3_val : IN STD_LOGIC_VECTOR (0 downto 0);
        in_pkts_id_0_0_val : IN STD_LOGIC_VECTOR (4 downto 0);
        in_pkts_id_0_3_val : IN STD_LOGIC_VECTOR (4 downto 0);
        in_pkts_dest_0_0_val : IN STD_LOGIC_VECTOR (5 downto 0);
        in_pkts_dest_0_3_val : IN STD_LOGIC_VECTOR (5 downto 0);
        NEURONS_MEMBRANE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_MEMBRANE_ce0 : OUT STD_LOGIC;
        NEURONS_MEMBRANE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        NEURONS_STATE_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        NEURONS_STATE_ce0 : OUT STD_LOGIC;
        NEURONS_STATE_we0 : OUT STD_LOGIC;
        NEURONS_STATE_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        NEURONS_STATE_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component RNI_exp_core_32_32_66_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_val : IN STD_LOGIC_VECTOR (34 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component RNI_NEURONS_MEMBRANE_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component RNI_WEIGHTS_INDEX_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component RNI_NEURONS_STATE_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component RNI_out_pkts_data_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component RNI_out_pkts_keep_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component RNI_out_pkts_user_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component RNI_out_pkts_last_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component RNI_out_pkts_id_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component RNI_out_pkts_dest_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component RNI_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component RNI_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    NEURONS_MEMBRANE_U : component RNI_NEURONS_MEMBRANE_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 244,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NEURONS_MEMBRANE_address0,
        ce0 => NEURONS_MEMBRANE_ce0,
        we0 => NEURONS_MEMBRANE_we0,
        d0 => NEURONS_MEMBRANE_d0,
        q0 => NEURONS_MEMBRANE_q0);

    WEIGHTS_INDEX_U : component RNI_WEIGHTS_INDEX_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 245,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => WEIGHTS_INDEX_address0,
        ce0 => WEIGHTS_INDEX_ce0,
        q0 => WEIGHTS_INDEX_q0,
        address1 => WEIGHTS_INDEX_address1,
        ce1 => WEIGHTS_INDEX_ce1,
        q1 => WEIGHTS_INDEX_q1);

    NEURONS_STATE_U : component RNI_NEURONS_STATE_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 244,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NEURONS_STATE_address0,
        ce0 => NEURONS_STATE_ce0,
        we0 => NEURONS_STATE_we0,
        d0 => NEURONS_STATE_d0,
        q0 => NEURONS_STATE_q0);

    out_pkts_data_U : component RNI_out_pkts_data_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_data_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_data_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_data_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_data_d0);

    out_pkts_keep_U : component RNI_out_pkts_keep_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_d0,
        q0 => out_pkts_keep_q0,
        address1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_address1,
        ce1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_ce1,
        we1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_we1,
        d1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_d1);

    out_pkts_strb_U : component RNI_out_pkts_keep_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_d0,
        q0 => out_pkts_strb_q0,
        address1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_address1,
        ce1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_ce1,
        we1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_we1,
        d1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_d1);

    out_pkts_user_U : component RNI_out_pkts_user_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_user_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_user_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_user_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_user_d0,
        q0 => out_pkts_user_q0,
        address1 => grp_output_stream_dispatch_fu_367_out_pkts_user_address1,
        ce1 => grp_output_stream_dispatch_fu_367_out_pkts_user_ce1,
        we1 => grp_output_stream_dispatch_fu_367_out_pkts_user_we1,
        d1 => grp_output_stream_dispatch_fu_367_out_pkts_user_d1);

    out_pkts_last_U : component RNI_out_pkts_last_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_last_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_last_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_last_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_last_d0,
        q0 => out_pkts_last_q0,
        address1 => grp_output_stream_dispatch_fu_367_out_pkts_last_address1,
        ce1 => grp_output_stream_dispatch_fu_367_out_pkts_last_ce1,
        we1 => grp_output_stream_dispatch_fu_367_out_pkts_last_we1,
        d1 => grp_output_stream_dispatch_fu_367_out_pkts_last_d1);

    out_pkts_id_U : component RNI_out_pkts_id_RAM_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_id_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_id_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_id_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_id_d0,
        q0 => out_pkts_id_q0,
        address1 => grp_output_stream_dispatch_fu_367_out_pkts_id_address1,
        ce1 => grp_output_stream_dispatch_fu_367_out_pkts_id_ce1,
        we1 => grp_output_stream_dispatch_fu_367_out_pkts_id_we1,
        d1 => grp_output_stream_dispatch_fu_367_out_pkts_id_d1);

    out_pkts_dest_U : component RNI_out_pkts_dest_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 248,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_address0,
        ce0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_ce0,
        we0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_we0,
        d0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_d0,
        q0 => out_pkts_dest_q0,
        address1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_address1,
        ce1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_ce1,
        we1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_we1,
        d1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_d1);

    grp_input_layer_fu_263 : component RNI_input_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_input_layer_fu_263_ap_start,
        ap_done => grp_input_layer_fu_263_ap_done,
        ap_idle => grp_input_layer_fu_263_ap_idle,
        ap_ready => grp_input_layer_fu_263_ap_ready,
        p_read => trunc_ln54_3_reg_740,
        p_read1 => trunc_ln54_2_reg_735,
        p_read2 => trunc_ln54_1_reg_730,
        p_read3 => trunc_ln54_reg_725,
        NEURONS_MEMBRANE_address0 => grp_input_layer_fu_263_NEURONS_MEMBRANE_address0,
        NEURONS_MEMBRANE_ce0 => grp_input_layer_fu_263_NEURONS_MEMBRANE_ce0,
        NEURONS_MEMBRANE_we0 => grp_input_layer_fu_263_NEURONS_MEMBRANE_we0,
        NEURONS_MEMBRANE_d0 => grp_input_layer_fu_263_NEURONS_MEMBRANE_d0,
        NEURONS_MEMBRANE_q0 => NEURONS_MEMBRANE_q0,
        WEIGHTS_INDEX_address0 => grp_input_layer_fu_263_WEIGHTS_INDEX_address0,
        WEIGHTS_INDEX_ce0 => grp_input_layer_fu_263_WEIGHTS_INDEX_ce0,
        WEIGHTS_INDEX_q0 => WEIGHTS_INDEX_q0,
        WEIGHTS_INDEX_address1 => grp_input_layer_fu_263_WEIGHTS_INDEX_address1,
        WEIGHTS_INDEX_ce1 => grp_input_layer_fu_263_WEIGHTS_INDEX_ce1,
        WEIGHTS_INDEX_q1 => WEIGHTS_INDEX_q1,
        NEURONS_STATE_address0 => grp_input_layer_fu_263_NEURONS_STATE_address0,
        NEURONS_STATE_ce0 => grp_input_layer_fu_263_NEURONS_STATE_ce0,
        NEURONS_STATE_we0 => grp_input_layer_fu_263_NEURONS_STATE_we0,
        NEURONS_STATE_d0 => grp_input_layer_fu_263_NEURONS_STATE_d0,
        grp_exp_core_32_32_66_s_fu_778_p_din1 => grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_din1,
        grp_exp_core_32_32_66_s_fu_778_p_dout0 => grp_exp_core_32_32_66_s_fu_778_ap_return,
        grp_exp_core_32_32_66_s_fu_778_p_start => grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_start,
        grp_exp_core_32_32_66_s_fu_778_p_ready => grp_exp_core_32_32_66_s_fu_778_ap_ready,
        grp_exp_core_32_32_66_s_fu_778_p_done => grp_exp_core_32_32_66_s_fu_778_ap_done,
        grp_exp_core_32_32_66_s_fu_778_p_idle => grp_exp_core_32_32_66_s_fu_778_ap_idle);

    grp_inner_layer_1_fu_289 : component RNI_inner_layer_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inner_layer_1_fu_289_ap_start,
        ap_done => grp_inner_layer_1_fu_289_ap_done,
        ap_idle => grp_inner_layer_1_fu_289_ap_idle,
        ap_ready => grp_inner_layer_1_fu_289_ap_ready,
        NEURONS_STATE_address0 => grp_inner_layer_1_fu_289_NEURONS_STATE_address0,
        NEURONS_STATE_ce0 => grp_inner_layer_1_fu_289_NEURONS_STATE_ce0,
        NEURONS_STATE_we0 => grp_inner_layer_1_fu_289_NEURONS_STATE_we0,
        NEURONS_STATE_d0 => grp_inner_layer_1_fu_289_NEURONS_STATE_d0,
        NEURONS_STATE_q0 => NEURONS_STATE_q0,
        NEURONS_MEMBRANE_address0 => grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_address0,
        NEURONS_MEMBRANE_ce0 => grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_ce0,
        NEURONS_MEMBRANE_we0 => grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_we0,
        NEURONS_MEMBRANE_d0 => grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_d0,
        NEURONS_MEMBRANE_q0 => NEURONS_MEMBRANE_q0,
        WEIGHTS_INDEX_address0 => grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address0,
        WEIGHTS_INDEX_ce0 => grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce0,
        WEIGHTS_INDEX_q0 => WEIGHTS_INDEX_q0,
        WEIGHTS_INDEX_address1 => grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address1,
        WEIGHTS_INDEX_ce1 => grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce1,
        WEIGHTS_INDEX_q1 => WEIGHTS_INDEX_q1,
        grp_exp_core_32_32_66_s_fu_778_p_din1 => grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_din1,
        grp_exp_core_32_32_66_s_fu_778_p_dout0 => grp_exp_core_32_32_66_s_fu_778_ap_return,
        grp_exp_core_32_32_66_s_fu_778_p_start => grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_start,
        grp_exp_core_32_32_66_s_fu_778_p_ready => grp_exp_core_32_32_66_s_fu_778_ap_ready,
        grp_exp_core_32_32_66_s_fu_778_p_done => grp_exp_core_32_32_66_s_fu_778_ap_done,
        grp_exp_core_32_32_66_s_fu_778_p_idle => grp_exp_core_32_32_66_s_fu_778_ap_idle);

    grp_inner_layer_2_fu_311 : component RNI_inner_layer_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inner_layer_2_fu_311_ap_start,
        ap_done => grp_inner_layer_2_fu_311_ap_done,
        ap_idle => grp_inner_layer_2_fu_311_ap_idle,
        ap_ready => grp_inner_layer_2_fu_311_ap_ready,
        NEURONS_STATE_address0 => grp_inner_layer_2_fu_311_NEURONS_STATE_address0,
        NEURONS_STATE_ce0 => grp_inner_layer_2_fu_311_NEURONS_STATE_ce0,
        NEURONS_STATE_we0 => grp_inner_layer_2_fu_311_NEURONS_STATE_we0,
        NEURONS_STATE_d0 => grp_inner_layer_2_fu_311_NEURONS_STATE_d0,
        NEURONS_STATE_q0 => NEURONS_STATE_q0,
        NEURONS_MEMBRANE_address0 => grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_address0,
        NEURONS_MEMBRANE_ce0 => grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_ce0,
        NEURONS_MEMBRANE_we0 => grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_we0,
        NEURONS_MEMBRANE_d0 => grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_d0,
        NEURONS_MEMBRANE_q0 => NEURONS_MEMBRANE_q0,
        WEIGHTS_INDEX_address0 => grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address0,
        WEIGHTS_INDEX_ce0 => grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce0,
        WEIGHTS_INDEX_q0 => WEIGHTS_INDEX_q0,
        WEIGHTS_INDEX_address1 => grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address1,
        WEIGHTS_INDEX_ce1 => grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce1,
        WEIGHTS_INDEX_q1 => WEIGHTS_INDEX_q1,
        grp_exp_core_32_32_66_s_fu_778_p_din1 => grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_din1,
        grp_exp_core_32_32_66_s_fu_778_p_dout0 => grp_exp_core_32_32_66_s_fu_778_ap_return,
        grp_exp_core_32_32_66_s_fu_778_p_start => grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_start,
        grp_exp_core_32_32_66_s_fu_778_p_ready => grp_exp_core_32_32_66_s_fu_778_ap_ready,
        grp_exp_core_32_32_66_s_fu_778_p_done => grp_exp_core_32_32_66_s_fu_778_ap_done,
        grp_exp_core_32_32_66_s_fu_778_p_idle => grp_exp_core_32_32_66_s_fu_778_ap_idle);

    grp_inner_layer_3_fu_333 : component RNI_inner_layer_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inner_layer_3_fu_333_ap_start,
        ap_done => grp_inner_layer_3_fu_333_ap_done,
        ap_idle => grp_inner_layer_3_fu_333_ap_idle,
        ap_ready => grp_inner_layer_3_fu_333_ap_ready,
        NEURONS_STATE_address0 => grp_inner_layer_3_fu_333_NEURONS_STATE_address0,
        NEURONS_STATE_ce0 => grp_inner_layer_3_fu_333_NEURONS_STATE_ce0,
        NEURONS_STATE_we0 => grp_inner_layer_3_fu_333_NEURONS_STATE_we0,
        NEURONS_STATE_d0 => grp_inner_layer_3_fu_333_NEURONS_STATE_d0,
        NEURONS_STATE_q0 => NEURONS_STATE_q0,
        NEURONS_MEMBRANE_address0 => grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_address0,
        NEURONS_MEMBRANE_ce0 => grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_ce0,
        NEURONS_MEMBRANE_we0 => grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_we0,
        NEURONS_MEMBRANE_d0 => grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_d0,
        NEURONS_MEMBRANE_q0 => NEURONS_MEMBRANE_q0,
        WEIGHTS_INDEX_address0 => grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address0,
        WEIGHTS_INDEX_ce0 => grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce0,
        WEIGHTS_INDEX_q0 => WEIGHTS_INDEX_q0,
        WEIGHTS_INDEX_address1 => grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address1,
        WEIGHTS_INDEX_ce1 => grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce1,
        WEIGHTS_INDEX_q1 => WEIGHTS_INDEX_q1,
        grp_exp_core_32_32_66_s_fu_778_p_din1 => grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_din1,
        grp_exp_core_32_32_66_s_fu_778_p_dout0 => grp_exp_core_32_32_66_s_fu_778_ap_return,
        grp_exp_core_32_32_66_s_fu_778_p_start => grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_start,
        grp_exp_core_32_32_66_s_fu_778_p_ready => grp_exp_core_32_32_66_s_fu_778_ap_ready,
        grp_exp_core_32_32_66_s_fu_778_p_done => grp_exp_core_32_32_66_s_fu_778_ap_done,
        grp_exp_core_32_32_66_s_fu_778_p_idle => grp_exp_core_32_32_66_s_fu_778_ap_idle);

    grp_output_layer_fu_355 : component RNI_output_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_output_layer_fu_355_ap_start,
        ap_done => grp_output_layer_fu_355_ap_done,
        ap_idle => grp_output_layer_fu_355_ap_idle,
        ap_ready => grp_output_layer_fu_355_ap_ready,
        NEURONS_STATE_address0 => grp_output_layer_fu_355_NEURONS_STATE_address0,
        NEURONS_STATE_ce0 => grp_output_layer_fu_355_NEURONS_STATE_ce0,
        NEURONS_STATE_we0 => grp_output_layer_fu_355_NEURONS_STATE_we0,
        NEURONS_STATE_d0 => grp_output_layer_fu_355_NEURONS_STATE_d0,
        NEURONS_STATE_q0 => NEURONS_STATE_q0,
        NEURONS_MEMBRANE_address0 => grp_output_layer_fu_355_NEURONS_MEMBRANE_address0,
        NEURONS_MEMBRANE_ce0 => grp_output_layer_fu_355_NEURONS_MEMBRANE_ce0,
        NEURONS_MEMBRANE_we0 => grp_output_layer_fu_355_NEURONS_MEMBRANE_we0,
        NEURONS_MEMBRANE_d0 => grp_output_layer_fu_355_NEURONS_MEMBRANE_d0,
        NEURONS_MEMBRANE_q0 => NEURONS_MEMBRANE_q0,
        WEIGHTS_INDEX_address0 => grp_output_layer_fu_355_WEIGHTS_INDEX_address0,
        WEIGHTS_INDEX_ce0 => grp_output_layer_fu_355_WEIGHTS_INDEX_ce0,
        WEIGHTS_INDEX_q0 => WEIGHTS_INDEX_q0,
        WEIGHTS_INDEX_address1 => grp_output_layer_fu_355_WEIGHTS_INDEX_address1,
        WEIGHTS_INDEX_ce1 => grp_output_layer_fu_355_WEIGHTS_INDEX_ce1,
        WEIGHTS_INDEX_q1 => WEIGHTS_INDEX_q1);

    grp_output_stream_dispatch_fu_367 : component RNI_output_stream_dispatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_output_stream_dispatch_fu_367_ap_start,
        ap_done => grp_output_stream_dispatch_fu_367_ap_done,
        ap_idle => grp_output_stream_dispatch_fu_367_ap_idle,
        ap_ready => grp_output_stream_dispatch_fu_367_ap_ready,
        out_stream_TDATA => grp_output_stream_dispatch_fu_367_out_stream_TDATA,
        out_stream_TVALID => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        out_stream_TREADY => grp_output_stream_dispatch_fu_367_out_stream_TREADY,
        out_stream_TKEEP => grp_output_stream_dispatch_fu_367_out_stream_TKEEP,
        out_stream_TSTRB => grp_output_stream_dispatch_fu_367_out_stream_TSTRB,
        out_stream_TUSER => grp_output_stream_dispatch_fu_367_out_stream_TUSER,
        out_stream_TLAST => grp_output_stream_dispatch_fu_367_out_stream_TLAST,
        out_stream_TID => grp_output_stream_dispatch_fu_367_out_stream_TID,
        out_stream_TDEST => grp_output_stream_dispatch_fu_367_out_stream_TDEST,
        out_pkts_data_address0 => grp_output_stream_dispatch_fu_367_out_pkts_data_address0,
        out_pkts_data_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_data_ce0,
        out_pkts_data_we0 => grp_output_stream_dispatch_fu_367_out_pkts_data_we0,
        out_pkts_data_d0 => grp_output_stream_dispatch_fu_367_out_pkts_data_d0,
        out_pkts_keep_address0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_address0,
        out_pkts_keep_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_ce0,
        out_pkts_keep_we0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_we0,
        out_pkts_keep_d0 => grp_output_stream_dispatch_fu_367_out_pkts_keep_d0,
        out_pkts_keep_q0 => out_pkts_keep_q0,
        out_pkts_keep_address1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_address1,
        out_pkts_keep_ce1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_ce1,
        out_pkts_keep_we1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_we1,
        out_pkts_keep_d1 => grp_output_stream_dispatch_fu_367_out_pkts_keep_d1,
        out_pkts_strb_address0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_address0,
        out_pkts_strb_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_ce0,
        out_pkts_strb_we0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_we0,
        out_pkts_strb_d0 => grp_output_stream_dispatch_fu_367_out_pkts_strb_d0,
        out_pkts_strb_q0 => out_pkts_strb_q0,
        out_pkts_strb_address1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_address1,
        out_pkts_strb_ce1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_ce1,
        out_pkts_strb_we1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_we1,
        out_pkts_strb_d1 => grp_output_stream_dispatch_fu_367_out_pkts_strb_d1,
        out_pkts_user_address0 => grp_output_stream_dispatch_fu_367_out_pkts_user_address0,
        out_pkts_user_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_user_ce0,
        out_pkts_user_we0 => grp_output_stream_dispatch_fu_367_out_pkts_user_we0,
        out_pkts_user_d0 => grp_output_stream_dispatch_fu_367_out_pkts_user_d0,
        out_pkts_user_q0 => out_pkts_user_q0,
        out_pkts_user_address1 => grp_output_stream_dispatch_fu_367_out_pkts_user_address1,
        out_pkts_user_ce1 => grp_output_stream_dispatch_fu_367_out_pkts_user_ce1,
        out_pkts_user_we1 => grp_output_stream_dispatch_fu_367_out_pkts_user_we1,
        out_pkts_user_d1 => grp_output_stream_dispatch_fu_367_out_pkts_user_d1,
        out_pkts_last_address0 => grp_output_stream_dispatch_fu_367_out_pkts_last_address0,
        out_pkts_last_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_last_ce0,
        out_pkts_last_we0 => grp_output_stream_dispatch_fu_367_out_pkts_last_we0,
        out_pkts_last_d0 => grp_output_stream_dispatch_fu_367_out_pkts_last_d0,
        out_pkts_last_q0 => out_pkts_last_q0,
        out_pkts_last_address1 => grp_output_stream_dispatch_fu_367_out_pkts_last_address1,
        out_pkts_last_ce1 => grp_output_stream_dispatch_fu_367_out_pkts_last_ce1,
        out_pkts_last_we1 => grp_output_stream_dispatch_fu_367_out_pkts_last_we1,
        out_pkts_last_d1 => grp_output_stream_dispatch_fu_367_out_pkts_last_d1,
        out_pkts_id_address0 => grp_output_stream_dispatch_fu_367_out_pkts_id_address0,
        out_pkts_id_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_id_ce0,
        out_pkts_id_we0 => grp_output_stream_dispatch_fu_367_out_pkts_id_we0,
        out_pkts_id_d0 => grp_output_stream_dispatch_fu_367_out_pkts_id_d0,
        out_pkts_id_q0 => out_pkts_id_q0,
        out_pkts_id_address1 => grp_output_stream_dispatch_fu_367_out_pkts_id_address1,
        out_pkts_id_ce1 => grp_output_stream_dispatch_fu_367_out_pkts_id_ce1,
        out_pkts_id_we1 => grp_output_stream_dispatch_fu_367_out_pkts_id_we1,
        out_pkts_id_d1 => grp_output_stream_dispatch_fu_367_out_pkts_id_d1,
        out_pkts_dest_address0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_address0,
        out_pkts_dest_ce0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_ce0,
        out_pkts_dest_we0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_we0,
        out_pkts_dest_d0 => grp_output_stream_dispatch_fu_367_out_pkts_dest_d0,
        out_pkts_dest_q0 => out_pkts_dest_q0,
        out_pkts_dest_address1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_address1,
        out_pkts_dest_ce1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_ce1,
        out_pkts_dest_we1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_we1,
        out_pkts_dest_d1 => grp_output_stream_dispatch_fu_367_out_pkts_dest_d1,
        in_pkts_data_0_3_val => in_pkts_data_3_3_load_reg_720,
        in_pkts_keep_0_0_val => in_pkts_keep_3_fu_116,
        in_pkts_keep_0_3_val => in_pkts_keep_3_1_fu_120,
        in_pkts_strb_0_0_val => in_pkts_strb_3_fu_124,
        in_pkts_strb_0_3_val => in_pkts_strb_3_1_fu_128,
        in_pkts_user_0_0_val => in_pkts_user_3_fu_132,
        in_pkts_user_0_3_val => in_pkts_user_3_1_fu_136,
        in_pkts_last_0_0_val => in_pkts_last_3_fu_140,
        in_pkts_last_0_3_val => in_pkts_last_3_1_reg_222,
        in_pkts_id_0_0_val => in_pkts_id_3_fu_144,
        in_pkts_id_0_3_val => in_pkts_id_3_1_fu_148,
        in_pkts_dest_0_0_val => in_pkts_dest_3_fu_152,
        in_pkts_dest_0_3_val => in_pkts_dest_3_1_fu_156,
        NEURONS_MEMBRANE_address0 => grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_address0,
        NEURONS_MEMBRANE_ce0 => grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_ce0,
        NEURONS_MEMBRANE_q0 => NEURONS_MEMBRANE_q0,
        NEURONS_STATE_address0 => grp_output_stream_dispatch_fu_367_NEURONS_STATE_address0,
        NEURONS_STATE_ce0 => grp_output_stream_dispatch_fu_367_NEURONS_STATE_ce0,
        NEURONS_STATE_we0 => grp_output_stream_dispatch_fu_367_NEURONS_STATE_we0,
        NEURONS_STATE_d0 => grp_output_stream_dispatch_fu_367_NEURONS_STATE_d0,
        NEURONS_STATE_q0 => NEURONS_STATE_q0);

    grp_exp_core_32_32_66_s_fu_778 : component RNI_exp_core_32_32_66_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_exp_core_32_32_66_s_fu_778_ap_start,
        ap_done => grp_exp_core_32_32_66_s_fu_778_ap_done,
        ap_idle => grp_exp_core_32_32_66_s_fu_778_ap_idle,
        ap_ready => grp_exp_core_32_32_66_s_fu_778_ap_ready,
        x_val => grp_exp_core_32_32_66_s_fu_778_x_val,
        ap_return => grp_exp_core_32_32_66_s_fu_778_ap_return);

    ctrl_s_axi_U : component RNI_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_in_stream_V_data_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TDATA,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TKEEP,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TSTRB,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TUSER,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TLAST,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TID,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component RNI_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_output_stream_dispatch_fu_367_out_stream_TDEST,
        vld_in => grp_output_stream_dispatch_fu_367_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_inner_layer_1_fu_289_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inner_layer_1_fu_289_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_inner_layer_1_fu_289_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_inner_layer_1_fu_289_ap_ready = ap_const_logic_1)) then 
                    grp_inner_layer_1_fu_289_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_inner_layer_2_fu_311_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inner_layer_2_fu_311_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_inner_layer_2_fu_311_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_inner_layer_2_fu_311_ap_ready = ap_const_logic_1)) then 
                    grp_inner_layer_2_fu_311_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_inner_layer_3_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inner_layer_3_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_inner_layer_3_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_inner_layer_3_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_inner_layer_3_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_input_layer_fu_263_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_input_layer_fu_263_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_input_layer_fu_263_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_input_layer_fu_263_ap_ready = ap_const_logic_1)) then 
                    grp_input_layer_fu_263_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_output_layer_fu_355_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_output_layer_fu_355_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_output_layer_fu_355_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_output_layer_fu_355_ap_ready = ap_const_logic_1)) then 
                    grp_output_layer_fu_355_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_output_stream_dispatch_fu_367_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_output_stream_dispatch_fu_367_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_output_stream_dispatch_fu_367_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_output_stream_dispatch_fu_367_ap_ready = ap_const_logic_1)) then 
                    grp_output_stream_dispatch_fu_367_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_reg_234 <= add_ln54_reg_694;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_reg_234 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    in_pkts_last_3_1_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                in_pkts_last_3_1_reg_222 <= in_pkts_last_3_2_reg_245;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                in_pkts_last_3_1_reg_222 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    in_pkts_last_3_2_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_2)) or (not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_0)) or (not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_1)))) then 
                in_pkts_last_3_2_reg_245 <= in_pkts_last_3_1_reg_222;
            elsif ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_3))) then 
                in_pkts_last_3_2_reg_245 <= in_stream_TLAST_int_regslice;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln54_reg_694 <= add_ln54_fu_416_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_1))) then
                in_pkts_data_3_1_fu_164 <= in_stream_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_2))) then
                in_pkts_data_3_2_fu_168 <= in_stream_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_3))) then
                in_pkts_data_3_3_fu_172 <= in_stream_TDATA_int_regslice;
                in_pkts_keep_3_1_fu_120 <= in_stream_TKEEP_int_regslice;
                in_pkts_strb_3_1_fu_128 <= in_stream_TSTRB_int_regslice;
                in_pkts_user_3_1_fu_136 <= in_stream_TUSER_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_410_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                in_pkts_data_3_3_load_reg_720 <= in_pkts_data_3_3_fu_172;
                trunc_ln54_1_reg_730 <= trunc_ln54_1_fu_526_p1;
                trunc_ln54_2_reg_735 <= trunc_ln54_2_fu_531_p1;
                trunc_ln54_3_reg_740 <= trunc_ln54_3_fu_536_p1;
                trunc_ln54_reg_725 <= trunc_ln54_fu_521_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln56_fu_422_p1 = ap_const_lv2_0))) then
                in_pkts_data_3_fu_160 <= in_stream_TDATA_int_regslice;
                in_pkts_keep_3_fu_116 <= in_stream_TKEEP_int_regslice;
                in_pkts_last_3_fu_140 <= in_stream_TLAST_int_regslice;
                in_pkts_strb_3_fu_124 <= in_stream_TSTRB_int_regslice;
                in_pkts_user_3_fu_132 <= in_stream_TUSER_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                in_pkts_dest_0_reg_714 <= in_stream_TDEST_int_regslice;
                in_pkts_id_0_reg_708 <= in_stream_TID_int_regslice;
                trunc_ln56_reg_699 <= trunc_ln56_fu_422_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln56_reg_699 = ap_const_lv2_3))) then
                in_pkts_dest_3_1_fu_156 <= in_pkts_dest_0_reg_714;
                in_pkts_id_3_1_fu_148 <= in_pkts_id_0_reg_708;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln56_reg_699 = ap_const_lv2_0))) then
                in_pkts_dest_3_fu_152 <= in_pkts_dest_0_reg_714;
                in_pkts_id_3_fu_144 <= in_pkts_id_0_reg_708;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln54_fu_410_p2, grp_input_layer_fu_263_ap_done, grp_inner_layer_1_fu_289_ap_done, grp_inner_layer_2_fu_311_ap_done, grp_inner_layer_3_fu_333_ap_done, grp_output_layer_fu_355_ap_done, grp_output_stream_dispatch_fu_367_ap_done, in_pkts_last_3_1_reg_222, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state16, regslice_both_out_stream_V_data_V_U_apdone_blk, in_stream_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((grp_input_layer_fu_263_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_inner_layer_1_fu_289_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_inner_layer_2_fu_311_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_inner_layer_3_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_output_layer_fu_355_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((in_pkts_last_3_1_reg_222 = ap_const_lv1_0) and (grp_output_stream_dispatch_fu_367_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((in_pkts_last_3_1_reg_222 = ap_const_lv1_1) and (grp_output_stream_dispatch_fu_367_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;

    NEURONS_MEMBRANE_address0_assign_proc : process(grp_input_layer_fu_263_NEURONS_MEMBRANE_address0, grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_address0, grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_address0, grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_address0, grp_output_layer_fu_355_NEURONS_MEMBRANE_address0, grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            NEURONS_MEMBRANE_address0 <= grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_MEMBRANE_address0 <= grp_output_layer_fu_355_NEURONS_MEMBRANE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_MEMBRANE_address0 <= grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_MEMBRANE_address0 <= grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_MEMBRANE_address0 <= grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_MEMBRANE_address0 <= grp_input_layer_fu_263_NEURONS_MEMBRANE_address0;
        else 
            NEURONS_MEMBRANE_address0 <= "XXXXXXXX";
        end if; 
    end process;


    NEURONS_MEMBRANE_ce0_assign_proc : process(grp_input_layer_fu_263_NEURONS_MEMBRANE_ce0, grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_ce0, grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_ce0, grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_ce0, grp_output_layer_fu_355_NEURONS_MEMBRANE_ce0, grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            NEURONS_MEMBRANE_ce0 <= grp_output_stream_dispatch_fu_367_NEURONS_MEMBRANE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_MEMBRANE_ce0 <= grp_output_layer_fu_355_NEURONS_MEMBRANE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_MEMBRANE_ce0 <= grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_MEMBRANE_ce0 <= grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_MEMBRANE_ce0 <= grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_MEMBRANE_ce0 <= grp_input_layer_fu_263_NEURONS_MEMBRANE_ce0;
        else 
            NEURONS_MEMBRANE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NEURONS_MEMBRANE_d0_assign_proc : process(grp_input_layer_fu_263_NEURONS_MEMBRANE_d0, grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_d0, grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_d0, grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_d0, grp_output_layer_fu_355_NEURONS_MEMBRANE_d0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_MEMBRANE_d0 <= grp_output_layer_fu_355_NEURONS_MEMBRANE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_MEMBRANE_d0 <= grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_MEMBRANE_d0 <= grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_MEMBRANE_d0 <= grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_MEMBRANE_d0 <= grp_input_layer_fu_263_NEURONS_MEMBRANE_d0;
        else 
            NEURONS_MEMBRANE_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NEURONS_MEMBRANE_we0_assign_proc : process(grp_input_layer_fu_263_NEURONS_MEMBRANE_we0, grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_we0, grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_we0, grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_we0, grp_output_layer_fu_355_NEURONS_MEMBRANE_we0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_MEMBRANE_we0 <= grp_output_layer_fu_355_NEURONS_MEMBRANE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_MEMBRANE_we0 <= grp_inner_layer_3_fu_333_NEURONS_MEMBRANE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_MEMBRANE_we0 <= grp_inner_layer_2_fu_311_NEURONS_MEMBRANE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_MEMBRANE_we0 <= grp_inner_layer_1_fu_289_NEURONS_MEMBRANE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_MEMBRANE_we0 <= grp_input_layer_fu_263_NEURONS_MEMBRANE_we0;
        else 
            NEURONS_MEMBRANE_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NEURONS_STATE_address0_assign_proc : process(grp_input_layer_fu_263_NEURONS_STATE_address0, grp_inner_layer_1_fu_289_NEURONS_STATE_address0, grp_inner_layer_2_fu_311_NEURONS_STATE_address0, grp_inner_layer_3_fu_333_NEURONS_STATE_address0, grp_output_layer_fu_355_NEURONS_STATE_address0, grp_output_stream_dispatch_fu_367_NEURONS_STATE_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            NEURONS_STATE_address0 <= grp_output_stream_dispatch_fu_367_NEURONS_STATE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_STATE_address0 <= grp_output_layer_fu_355_NEURONS_STATE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_STATE_address0 <= grp_inner_layer_3_fu_333_NEURONS_STATE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_STATE_address0 <= grp_inner_layer_2_fu_311_NEURONS_STATE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_STATE_address0 <= grp_inner_layer_1_fu_289_NEURONS_STATE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_STATE_address0 <= grp_input_layer_fu_263_NEURONS_STATE_address0;
        else 
            NEURONS_STATE_address0 <= "XXXXXXXX";
        end if; 
    end process;


    NEURONS_STATE_ce0_assign_proc : process(grp_input_layer_fu_263_NEURONS_STATE_ce0, grp_inner_layer_1_fu_289_NEURONS_STATE_ce0, grp_inner_layer_2_fu_311_NEURONS_STATE_ce0, grp_inner_layer_3_fu_333_NEURONS_STATE_ce0, grp_output_layer_fu_355_NEURONS_STATE_ce0, grp_output_stream_dispatch_fu_367_NEURONS_STATE_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            NEURONS_STATE_ce0 <= grp_output_stream_dispatch_fu_367_NEURONS_STATE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_STATE_ce0 <= grp_output_layer_fu_355_NEURONS_STATE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_STATE_ce0 <= grp_inner_layer_3_fu_333_NEURONS_STATE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_STATE_ce0 <= grp_inner_layer_2_fu_311_NEURONS_STATE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_STATE_ce0 <= grp_inner_layer_1_fu_289_NEURONS_STATE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_STATE_ce0 <= grp_input_layer_fu_263_NEURONS_STATE_ce0;
        else 
            NEURONS_STATE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NEURONS_STATE_d0_assign_proc : process(grp_input_layer_fu_263_NEURONS_STATE_d0, grp_inner_layer_1_fu_289_NEURONS_STATE_d0, grp_inner_layer_2_fu_311_NEURONS_STATE_d0, grp_inner_layer_3_fu_333_NEURONS_STATE_d0, grp_output_layer_fu_355_NEURONS_STATE_d0, grp_output_stream_dispatch_fu_367_NEURONS_STATE_d0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            NEURONS_STATE_d0 <= grp_output_stream_dispatch_fu_367_NEURONS_STATE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_STATE_d0 <= grp_output_layer_fu_355_NEURONS_STATE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_STATE_d0 <= grp_inner_layer_3_fu_333_NEURONS_STATE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_STATE_d0 <= grp_inner_layer_2_fu_311_NEURONS_STATE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_STATE_d0 <= grp_inner_layer_1_fu_289_NEURONS_STATE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_STATE_d0 <= grp_input_layer_fu_263_NEURONS_STATE_d0;
        else 
            NEURONS_STATE_d0 <= "X";
        end if; 
    end process;


    NEURONS_STATE_we0_assign_proc : process(grp_input_layer_fu_263_NEURONS_STATE_we0, grp_inner_layer_1_fu_289_NEURONS_STATE_we0, grp_inner_layer_2_fu_311_NEURONS_STATE_we0, grp_inner_layer_3_fu_333_NEURONS_STATE_we0, grp_output_layer_fu_355_NEURONS_STATE_we0, grp_output_stream_dispatch_fu_367_NEURONS_STATE_we0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            NEURONS_STATE_we0 <= grp_output_stream_dispatch_fu_367_NEURONS_STATE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            NEURONS_STATE_we0 <= grp_output_layer_fu_355_NEURONS_STATE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            NEURONS_STATE_we0 <= grp_inner_layer_3_fu_333_NEURONS_STATE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NEURONS_STATE_we0 <= grp_inner_layer_2_fu_311_NEURONS_STATE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            NEURONS_STATE_we0 <= grp_inner_layer_1_fu_289_NEURONS_STATE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            NEURONS_STATE_we0 <= grp_input_layer_fu_263_NEURONS_STATE_we0;
        else 
            NEURONS_STATE_we0 <= ap_const_logic_0;
        end if; 
    end process;


    WEIGHTS_INDEX_address0_assign_proc : process(grp_input_layer_fu_263_WEIGHTS_INDEX_address0, grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address0, grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address0, grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address0, grp_output_layer_fu_355_WEIGHTS_INDEX_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            WEIGHTS_INDEX_address0 <= grp_output_layer_fu_355_WEIGHTS_INDEX_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            WEIGHTS_INDEX_address0 <= grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            WEIGHTS_INDEX_address0 <= grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            WEIGHTS_INDEX_address0 <= grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            WEIGHTS_INDEX_address0 <= grp_input_layer_fu_263_WEIGHTS_INDEX_address0;
        else 
            WEIGHTS_INDEX_address0 <= "XXXXXXXX";
        end if; 
    end process;


    WEIGHTS_INDEX_address1_assign_proc : process(grp_input_layer_fu_263_WEIGHTS_INDEX_address1, grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address1, grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address1, grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address1, grp_output_layer_fu_355_WEIGHTS_INDEX_address1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            WEIGHTS_INDEX_address1 <= grp_output_layer_fu_355_WEIGHTS_INDEX_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            WEIGHTS_INDEX_address1 <= grp_inner_layer_3_fu_333_WEIGHTS_INDEX_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            WEIGHTS_INDEX_address1 <= grp_inner_layer_2_fu_311_WEIGHTS_INDEX_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            WEIGHTS_INDEX_address1 <= grp_inner_layer_1_fu_289_WEIGHTS_INDEX_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            WEIGHTS_INDEX_address1 <= grp_input_layer_fu_263_WEIGHTS_INDEX_address1;
        else 
            WEIGHTS_INDEX_address1 <= "XXXXXXXX";
        end if; 
    end process;


    WEIGHTS_INDEX_ce0_assign_proc : process(grp_input_layer_fu_263_WEIGHTS_INDEX_ce0, grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce0, grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce0, grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce0, grp_output_layer_fu_355_WEIGHTS_INDEX_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            WEIGHTS_INDEX_ce0 <= grp_output_layer_fu_355_WEIGHTS_INDEX_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            WEIGHTS_INDEX_ce0 <= grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            WEIGHTS_INDEX_ce0 <= grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            WEIGHTS_INDEX_ce0 <= grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            WEIGHTS_INDEX_ce0 <= grp_input_layer_fu_263_WEIGHTS_INDEX_ce0;
        else 
            WEIGHTS_INDEX_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    WEIGHTS_INDEX_ce1_assign_proc : process(grp_input_layer_fu_263_WEIGHTS_INDEX_ce1, grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce1, grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce1, grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce1, grp_output_layer_fu_355_WEIGHTS_INDEX_ce1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            WEIGHTS_INDEX_ce1 <= grp_output_layer_fu_355_WEIGHTS_INDEX_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            WEIGHTS_INDEX_ce1 <= grp_inner_layer_3_fu_333_WEIGHTS_INDEX_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            WEIGHTS_INDEX_ce1 <= grp_inner_layer_2_fu_311_WEIGHTS_INDEX_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            WEIGHTS_INDEX_ce1 <= grp_inner_layer_1_fu_289_WEIGHTS_INDEX_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            WEIGHTS_INDEX_ce1 <= grp_input_layer_fu_263_WEIGHTS_INDEX_ce1;
        else 
            WEIGHTS_INDEX_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln54_fu_416_p2 <= std_logic_vector(unsigned(i_reg_234) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_inner_layer_3_fu_333_ap_done)
    begin
        if ((grp_inner_layer_3_fu_333_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_output_layer_fu_355_ap_done)
    begin
        if ((grp_output_layer_fu_355_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_output_stream_dispatch_fu_367_ap_done)
    begin
        if ((grp_output_stream_dispatch_fu_367_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(icmp_ln54_fu_410_p2, in_stream_TVALID_int_regslice)
    begin
        if (((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_input_layer_fu_263_ap_done)
    begin
        if ((grp_input_layer_fu_263_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_inner_layer_1_fu_289_ap_done)
    begin
        if ((grp_inner_layer_1_fu_289_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_inner_layer_2_fu_311_ap_done)
    begin
        if ((grp_inner_layer_2_fu_311_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_assign_proc : process(icmp_ln54_fu_410_p2, in_stream_TVALID_int_regslice)
    begin
                ap_block_state3 <= ((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0));
    end process;


    ap_block_state3_ignore_call19_assign_proc : process(icmp_ln54_fu_410_p2, in_stream_TVALID_int_regslice)
    begin
                ap_block_state3_ignore_call19 <= ((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state16, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    grp_exp_core_32_32_66_s_fu_778_ap_start_assign_proc : process(grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_start, grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_start, grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_start, grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_start, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_exp_core_32_32_66_s_fu_778_ap_start <= grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_exp_core_32_32_66_s_fu_778_ap_start <= grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_exp_core_32_32_66_s_fu_778_ap_start <= grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_exp_core_32_32_66_s_fu_778_ap_start <= grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_start;
        else 
            grp_exp_core_32_32_66_s_fu_778_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_exp_core_32_32_66_s_fu_778_x_val_assign_proc : process(grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_din1, grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_din1, grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_din1, grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_exp_core_32_32_66_s_fu_778_x_val <= grp_inner_layer_3_fu_333_grp_exp_core_32_32_66_s_fu_778_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_exp_core_32_32_66_s_fu_778_x_val <= grp_inner_layer_2_fu_311_grp_exp_core_32_32_66_s_fu_778_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_exp_core_32_32_66_s_fu_778_x_val <= grp_inner_layer_1_fu_289_grp_exp_core_32_32_66_s_fu_778_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_exp_core_32_32_66_s_fu_778_x_val <= grp_input_layer_fu_263_grp_exp_core_32_32_66_s_fu_778_p_din1;
        else 
            grp_exp_core_32_32_66_s_fu_778_x_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_inner_layer_1_fu_289_ap_start <= grp_inner_layer_1_fu_289_ap_start_reg;
    grp_inner_layer_2_fu_311_ap_start <= grp_inner_layer_2_fu_311_ap_start_reg;
    grp_inner_layer_3_fu_333_ap_start <= grp_inner_layer_3_fu_333_ap_start_reg;
    grp_input_layer_fu_263_ap_start <= grp_input_layer_fu_263_ap_start_reg;
    grp_output_layer_fu_355_ap_start <= grp_output_layer_fu_355_ap_start_reg;
    grp_output_stream_dispatch_fu_367_ap_start <= grp_output_stream_dispatch_fu_367_ap_start_reg;
    grp_output_stream_dispatch_fu_367_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state15);
    icmp_ln54_fu_410_p2 <= "1" when (i_reg_234 = ap_const_lv3_4) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, icmp_ln54_fu_410_p2, in_stream_TVALID_int_regslice)
    begin
        if (((icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int_regslice;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state3, icmp_ln54_fu_410_p2, in_stream_TVALID_int_regslice)
    begin
        if ((not(((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0))) and (icmp_ln54_fu_410_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            in_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;
    out_stream_TVALID_int_regslice <= grp_output_stream_dispatch_fu_367_out_stream_TVALID;
    trunc_ln54_1_fu_526_p1 <= in_pkts_data_3_2_fu_168(16 - 1 downto 0);
    trunc_ln54_2_fu_531_p1 <= in_pkts_data_3_1_fu_164(16 - 1 downto 0);
    trunc_ln54_3_fu_536_p1 <= in_pkts_data_3_fu_160(16 - 1 downto 0);
    trunc_ln54_fu_521_p1 <= in_pkts_data_3_3_fu_172(16 - 1 downto 0);
    trunc_ln56_fu_422_p1 <= i_reg_234(2 - 1 downto 0);
end behav;
