/*         
 The MIT License (MIT)

 Copyright Â© 2025 Yusen Wang @yusen.w@qq.com
                                                                         
 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:
                                                                         
 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.
                                                                         
 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.
 */

`include "defines.svh"

// PCå¯„å­˜å™¨æ¨¡ï¿??
module ifu_ifetch (

    input wire clk,
    input wire rst_n,

    input wire                        jump_flag_i,   // è·³è½¬æ ‡å¿—
    input wire [`INST_ADDR_WIDTH-1:0] jump_addr_i,   // è·³è½¬åœ°å€
    input wire                        stall_pc_i,    // PCæš‚åœä¿¡å·
    input wire                        axi_arready_i, // AXIè¯»åœ°ï¿??é€šé“å‡†å¤‡å¥½ä¿¡ï¿??

    // ifu_pipe ï¿??ï¿??çš„è¾“ï¿??
    input wire [`INST_DATA_WIDTH-1:0] inst_i,        // æŒ‡ä»¤å†…å®¹
    input wire [`INST_ADDR_WIDTH-1:0] inst_addr_i,   // æŒ‡ä»¤åœ°å€
    input wire                        flush_flag_i,  // æµæ°´çº¿å†²åˆ·æ ‡ï¿??
    input wire                        inst_valid_i,  // æŒ‡ä»¤æœ‰æ•ˆä¿¡å·
    input wire                        stall_if_i,    // IFé˜¶æ®µä¿æŒä¿¡å·

    output wire [`INST_ADDR_WIDTH-1:0] pc_o,  // PCæŒ‡é’ˆ

    // ifu_pipe çš„è¾“ï¿??
    output wire [`INST_DATA_WIDTH-1:0] inst_o,       // æŒ‡ä»¤å†…å®¹
    output wire [`INST_ADDR_WIDTH-1:0] inst_addr_o,  // æŒ‡ä»¤åœ°å€
    output wire [`INST_ADDR_WIDTH-1:0] old_pc        // æ—§çš„PCåœ°å€
);

    // ä¸‹ä¸€ä¸ªPCï¿??
    wire [`INST_ADDR_WIDTH-1:0] pc_nxt;

    // è®¡ç®—å®é™…çš„PCæš‚åœä¿¡å·ï¼šåŸæœ‰æš‚åœä¿¡å·æˆ–AXIæœªå°±ï¿??
    wire                        stall_pc_actual = stall_pc_i || !axi_arready_i;

    // æ ¹æ®æ§åˆ¶ä¿¡å·è®¡ç®—ä¸‹ä¸€ä¸ªPCï¿??
    assign pc_nxt = (!rst_n) ? `PC_RESET_ADDR :  // å¤ä½
        (jump_flag_i == `JumpEnable) ? jump_addr_i :  // è·³è½¬
        (stall_pc_actual) ? pc_o :  // æš‚åœï¼ˆåŒ…æ‹¬AXIæœªå°±ç»ªçš„æƒ…å†µï¿??
        (branch_taken) ? branch_addr :  // åˆ†æ”¯é¢„æµ‹è·³è½¬
        pc_o + 4'h4;  // åœ°å€ï¿??4

    // ä½¿ç”¨gnrl_dffæ¨¡å—å®ç°PCå¯„å­˜ï¿??
    gnrl_dff #(
        .DW(`INST_ADDR_WIDTH)
    ) pc_dff (
        .clk  (clk),
        .rst_n(1'b1),  // ä¸éœ€è¦å¤ï¿??
        .dnxt (pc_nxt),
        .qout (pc_o)
    );

    // å®ä¾‹åŒ–ifu_pipeæ¨¡å—
    ifu_pipe u_ifu_pipe (
        .clk         (clk),
        .rst_n       (rst_n),
        .inst_i      (inst_i),
        .inst_addr_i (inst_addr_i),
        .flush_flag_i(flush_flag_i),
        .inst_valid_i(inst_valid_i),
        .stall_i     (stall_if_i),
        .old_pc_i    (old_pc_pipe),  // è¿æ¥å½“å‰PCä½œä¸ºæ—§çš„PCåœ°å€
        .inst_o      (inst_o),
        .inst_addr_o (inst_addr_o),
        .old_pc_o    (old_pc)  // è¾“å‡ºæ—§çš„PCåœ°å€

    );

wire [`INST_ADDR_WIDTH-1:0] old_pc_pipe;  // ç”¨äºå­˜å‚¨æ—§çš„PCåœ°å€
wire branch_taken;  // åˆ†æ”¯é¢„æµ‹ç»“æœ
wire [`INST_ADDR_WIDTH-1:0] branch_addr;  // åˆ†æ”¯åœ°å€
parameter branchprediction_enable = `branchprediction_enable;  // åˆ†æ”¯é¢„æµ‹ä½¿èƒ½å‚æ•°

if (branchprediction_enable) begin: go_branchprediction
    // åˆ†æ”¯é¢„æµ‹æ¨¡å—å®ä¾‹ï¿??
    ifu_sbpu u_ifu_sbpu (
        .clk            (clk),
        .rst_n          (rst_n),
        .inst_i         (inst_i),
        .inst_valid_i   (inst_valid_i),
        .pc_i           (pc_o),
        .branch_taken_o (branch_taken),
        .branch_addr_o  (branch_addr),
        .old_pc_o       (old_pc_pipe)  // æ—§çš„PCåœ°å€
    );
end else begin: no_branchprediction
    // å¦‚æœä¸å¯ç”¨åˆ†æ”¯é¢„æµ‹ï¼Œåˆ™å®ä¾‹åŒ–ï¿??ä¸ªç©ºæ¨¡å—
    assign branch_taken = 1'b0 ;
    assign branch_addr_o = 32'h0;  // é»˜è®¤åˆ†æ”¯åœ°å€
    assign old_pc_pipe = 32'h0;  // æ—§çš„PCåœ°å€ç›´æ¥è¿æ¥åˆ°å½“å‰PC

end

endmodule
