# //  ModelSim SE-64 10.4b May 26 2015 Linux 4.15.0-52-generic
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do scripts/test.tcl
# ==== CSCE611 regfile LabTest Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:08:33 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) rpncalc.sv(96): near "8": syntax error, unexpected INTEGER NUMBER.
# ** Error: rpncalc.sv(99): 'val' already exists - must not be redefined.
# ** Error: (vlog-13069) rpncalc.sv(99): near "results": syntax error, unexpected IDENTIFIER, expecting assert  or assume  or restrict .
# ** Error: (vlog-13069) rpncalc.sv(103): near "1": syntax error, unexpected INTEGER NUMBER.
# ** Error: rpncalc.sv(145): (vlog-2730) Undefined variable: 'resev_op'.
# ** Error: (vlog-13069) rpncalc.sv(183): near "endmodule": syntax error, unexpected endmodule.
# ** Error: testbench.sv(18): Illegal declaration after the statement near line '12'. Declarations must precede statements. Look for stray semicolons.
# ** Error: testbench.sv(25): Checker 'rpncalc' not found. Instantiation 'test' must be of a visible checker.
# ** Error: (vlog-13069) testbench.sv(29): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:08:33 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/test.tcl line 8
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# ** Error: No Design Loaded!
# Error in macro ./sim.do line 4
# No Design Loaded!
#     while executing
# "restartCmd -f"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -f"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:09:59 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) rpncalc.sv(96): near "8": syntax error, unexpected INTEGER NUMBER.
# ** Error: rpncalc.sv(99): 'val' already exists - must not be redefined.
# ** Error: (vlog-13069) rpncalc.sv(99): near "results": syntax error, unexpected IDENTIFIER, expecting assert  or assume  or restrict .
# ** Error: (vlog-13069) rpncalc.sv(103): near "1": syntax error, unexpected INTEGER NUMBER.
# ** Error: rpncalc.sv(145): (vlog-2730) Undefined variable: 'resev_op'.
# ** Error: (vlog-13069) rpncalc.sv(183): near "endmodule": syntax error, unexpected endmodule.
# ** Error: testbench.sv(18): Illegal declaration after the statement near line '12'. Declarations must precede statements. Look for stray semicolons.
# ** Error: testbench.sv(25): Checker 'rpncalc' not found. Instantiation 'test' must be of a visible checker.
# ** Error: (vlog-13069) testbench.sv(29): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:09:59 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:13:19 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) rpncalc.sv(96): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) rpncalc.sv(99): near ";": syntax error, unexpected ';'.
# ** Error: rpncalc.sv(145): (vlog-2730) Undefined variable: 'resev_op'.
# ** Error: (vlog-13069) rpncalc.sv(183): near "endmodule": syntax error, unexpected endmodule.
# ** Error: testbench.sv(18): Illegal declaration after the statement near line '12'. Declarations must precede statements. Look for stray semicolons.
# ** Error: testbench.sv(25): Checker 'rpncalc' not found. Instantiation 'test' must be of a visible checker.
# ** Error: (vlog-13069) testbench.sv(29): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:13:20 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 7, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:13:56 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: rpncalc.sv(145): (vlog-2730) Undefined variable: 'resev_op'.
# ** Error: (vlog-13069) rpncalc.sv(183): near "endmodule": syntax error, unexpected endmodule.
# ** Error: testbench.sv(18): Illegal declaration after the statement near line '12'. Declarations must precede statements. Look for stray semicolons.
# ** Error: testbench.sv(25): Checker 'rpncalc' not found. Instantiation 'test' must be of a visible checker.
# ** Error: (vlog-13069) testbench.sv(29): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:13:56 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:15:42 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) rpncalc.sv(183): near "endmodule": syntax error, unexpected endmodule.
# ** Error: testbench.sv(18): Illegal declaration after the statement near line '12'. Declarations must precede statements. Look for stray semicolons.
# ** Error: testbench.sv(25): Checker 'rpncalc' not found. Instantiation 'test' must be of a visible checker.
# ** Error: (vlog-13069) testbench.sv(29): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:15:42 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:17:17 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) rpncalc.sv(183): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:17:17 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:18:13 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: (vlog-13069) rpncalc.sv(184): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:18:13 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:19:31 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error (suppressible): (vlog-7033) rpncalc.sv(127): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(128): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(129): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(130): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(132): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(133): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(134): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(135): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(137): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(138): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(139): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(140): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(142): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(143): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(144): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(145): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Error (suppressible): (vlog-7033) rpncalc.sv(179): Variable 'next_state' driven in a combinatorial block, may not be driven by any other process. See rpncalc.sv(109).
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 17:19:31 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 17, Warnings: 4
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:24:38 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:24:38 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vsim -novopt work.rpncalc 
# Start time: 17:24:38 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error: (vsim-4027) Logging is not supported for Enum item: /rpncalc/pop 
# Error in macro ./sim.do line 26
# (vsim-4027) Logging is not supported for Enum item: /rpncalc/pop 
#     while executing
# "add wave /rpncalc/pop"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:25:55 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:25:56 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 17:25:56 on Nov 26,2019, Elapsed time: 0:01:18
# Errors: 3, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:25:56 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error: (vish-4014) No objects found matching '/rpncalc/key_dly2'.
# Error in macro ./sim.do line 30
# (vish-4014) No objects found matching '/rpncalc/key_dly2'.
#     while executing
# "add wave /rpncalc/op"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:27:33 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:27:33 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:27:33 on Nov 26,2019, Elapsed time: 0:01:37
# Errors: 3, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:27:33 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:32:06 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:32:06 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:32:06 on Nov 26,2019, Elapsed time: 0:04:33
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:32:06 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:33:54 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:33:55 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 17:33:55 on Nov 26,2019, Elapsed time: 0:01:49
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:33:55 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:39:24 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:39:24 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:39:25 on Nov 26,2019, Elapsed time: 0:05:30
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:39:25 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:41:53 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:41:53 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:41:54 on Nov 26,2019, Elapsed time: 0:02:29
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:41:54 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:47:58 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:47:58 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:47:58 on Nov 26,2019, Elapsed time: 0:06:04
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:47:58 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:49:23 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:49:23 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:49:23 on Nov 26,2019, Elapsed time: 0:01:25
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:49:23 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1365 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:52:03 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:52:03 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:52:03 on Nov 26,2019, Elapsed time: 0:02:40
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:52:03 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1281 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:55:16 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:55:16 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:55:16 on Nov 26,2019, Elapsed time: 0:03:13
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:55:16 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1187 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:56:58 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:56:59 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 17:56:59 on Nov 26,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:56:59 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1292 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:59:24 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:59:24 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 17:59:24 on Nov 26,2019, Elapsed time: 0:02:25
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:59:24 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1292 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:00:43 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:00:43 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 18:00:44 on Nov 26,2019, Elapsed time: 0:01:20
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 18:00:44 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:09:43 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:09:43 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 18:09:44 on Nov 26,2019, Elapsed time: 0:09:00
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 18:09:44 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:13:08 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:13:08 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 18:13:09 on Nov 26,2019, Elapsed time: 0:03:25
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 18:13:09 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 2100 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:16:53 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:16:53 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 18:16:53 on Nov 26,2019, Elapsed time: 0:03:44
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 18:16:53 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1680 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:21:01 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: rpncalc.sv(91): (vlog-2244) Variable 'count' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: rpncalc.sv(92): (vlog-2244) Variable 'last' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:21:01 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 18:21:01 on Nov 26,2019, Elapsed time: 0:04:08
# Errors: 0, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 18:21:01 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
# Causality operation skipped due to absence of debug database file
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:23:57 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:23:57 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:23:57 on Nov 26,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 13
# vsim -novopt work.rpncalc 
# Start time: 18:23:57 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
add dataflow \
sim:/rpncalc/count 
add dataflow \
sim:/rpncalc/count
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:30:16 on Nov 26,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:30:17 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 18:30:17 on Nov 26,2019, Elapsed time: 0:06:20
# Errors: 0, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 18:30:17 on Nov 26,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(68): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(68): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(68): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(81): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
# End time: 18:31:52 on Nov 26,2019, Elapsed time: 0:01:35
# Errors: 0, Warnings: 10
