
*** Running vivado
    with args -log meisha_system_ila1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_system_ila1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_system_ila1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.113 ; gain = 339.406 ; free physical = 1782368 ; free virtual = 2002489
INFO: [Synth 8-638] synthesizing module 'meisha_system_ila1_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/synth/meisha_system_ila1_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_a82f' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/hdl/bd_a82f.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_g_inst_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_1/synth/bd_a82f_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_g_inst_0_gigantic_mux' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_1/bd_a82f_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_g_inst_0_gigantic_mux' (1#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_1/bd_a82f_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_g_inst_0' (2#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_1/synth/bd_a82f_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_ila_lib_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_0/synth/bd_a82f_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_ila_lib_0' (50#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_0/synth/bd_a82f_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_slot_0_ar_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_5/synth/bd_a82f_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (51#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_slot_0_ar_0' (52#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_5/synth/bd_a82f_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_slot_0_aw_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_2/synth/bd_a82f_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_slot_0_aw_0' (53#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_2/synth/bd_a82f_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_slot_0_b_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_4/synth/bd_a82f_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_slot_0_b_0' (54#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_4/synth/bd_a82f_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_slot_0_r_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_6/synth/bd_a82f_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (54#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_slot_0_r_0' (55#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_6/synth/bd_a82f_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a82f_slot_0_w_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_3/synth/bd_a82f_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (55#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f_slot_0_w_0' (56#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/ip/ip_3/synth/bd_a82f_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_a82f' (57#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/bd_0/hdl/bd_a82f.v:13]
INFO: [Synth 8-256] done synthesizing module 'meisha_system_ila1_0' (58#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila1_0/synth/meisha_system_ila1_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1769.805 ; gain = 749.098 ; free physical = 1779076 ; free virtual = 1999232
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1769.805 ; gain = 749.098 ; free physical = 1779021 ; free virtual = 1999180
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2010.832 ; gain = 1.004 ; free physical = 1777213 ; free virtual = 1997339
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:01:51 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777207 ; free virtual = 1997335
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:01:51 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777207 ; free virtual = 1997335
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777206 ; free virtual = 1997334
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777207 ; free virtual = 1997334
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777167 ; free virtual = 1997294
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777146 ; free virtual = 1997274
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777146 ; free virtual = 1997274
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777138 ; free virtual = 1997266
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777123 ; free virtual = 1997251
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777123 ; free virtual = 1997251
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777117 ; free virtual = 1997245
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777117 ; free virtual = 1997245
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777117 ; free virtual = 1997245
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777117 ; free virtual = 1997245

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    87|
|2     |CFGLUT5  |   225|
|3     |LUT1     |    73|
|4     |LUT2     |    64|
|5     |LUT3     |   113|
|6     |LUT4     |   269|
|7     |LUT5     |   146|
|8     |LUT6     |  1349|
|9     |MUXF7    |   340|
|10    |MUXF8    |    32|
|11    |RAMB36E1 |   224|
|12    |SRL16E   |   254|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2899|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 2010.832 ; gain = 990.125 ; free physical = 1777117 ; free virtual = 1997245
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 2010.832 ; gain = 810.648 ; free physical = 1777074 ; free virtual = 1997202
