head	1.4;
access;
symbols;
locks; strict;
comment	@# @;


1.4
date	2012.11.13.20.38.31;	author vsananda;	state Exp;
branches;
next	1.3;

1.3
date	2012.11.10.02.22.12;	author vsananda;	state Exp;
branches;
next	1.2;

1.2
date	2012.11.09.17.42.14;	author vsananda;	state Exp;
branches;
next	1.1;

1.1
date	2012.11.08.15.36.09;	author vsananda;	state Exp;
branches;
next	;


desc
@@


1.4
log
@added pwron reset
@
text
@
  module top_xorexec #(parameter int dwidth=8)
   (
    //clk and rst (active high)
    input clk,rst,
    
    //ififo interface
    input ififo_push,
    output ififo_not_full,
    input [7:0] idata,

    input pwr_on ,
    
    //ofifo interface
    input ofifo_pop,
    output ofifo_rdy,
    output [7:0] odata
    
    );

   logic [7:0] exec_idata , exec_odata ;
   wire 	 pwr_down ,pwron_reset;
   
   hfifo #(.size(8), .dwidth(8)) ififo (
	       .clk			(clk),
	       .reset			(rst),
	       
	       //output interface to exec unit
	       .dout			(exec_idata[dwidth-1:0]),
	       .rdy			(exec_rdy),
	       .pop			(exec_pop),

               //input interface
	       .not_full		(ififo_not_full),
	       .din			(idata[dwidth-1:0]),
	       .push			(ififo_push)
	       );

   hfifo #(.size(8), .dwidth(8)) ofifo(
	       .clk			(clk),
	       .reset			(rst),
	       
	       // Outputs
	       .dout			(odata[dwidth-1:0]),
	       .rdy			(ofifo_rdy),
	       .pop			(ofifo_pop),
	       .not_full		(exec_not_full),
	       
	       // push interface from exec unit
	       .din			(exec_odata[dwidth-1:0]),
	       .push			(exec_push)
	       );

   xorexec exec_unit(
		     // Outputs
		     .ififo_pop		(exec_pop),
		     .ofifo_push	(exec_push),
		     .odata		(exec_odata),
		     // Inputs
		     .clk               (clk),
		     .rst		(rst | pwron_reset),
		     .ififo_rdy		(exec_rdy),
		     .idata		(exec_idata),
		     .ofifo_not_full	(exec_not_full),
		     .exec_idle         (exec_idle)
		     );

   pmu pmu_i (
	      // Outputs
	      .pwr_down			(pwr_down),
	      .iso_enable		(iso_enable),
	      .pwron_reset              (pwron_reset),

	      // Inputs
	      .clk                      (clk),
	      .rst			(rst),
	      .ififo_rdy		(exec_rdy),
	      .exec_idle		(exec_idle));
   
endmodule // top_xorexec
@


1.3
log
@*** empty log message ***
@
text
@d22 1
d61 1
a61 1
		     .rst		(rst),
d70 1
a70 1
	      //.pwr_down			(pwr_down),
d72 2
@


1.2
log
@resized fifos
@
text
@d11 2
d18 1
d63 2
a64 1
		     .ofifo_not_full	(exec_not_full)
d66 10
@


1.1
log
@Initial revision
@
text
@a0 1
`time 1ns/1ns
d18 16
d35 4
a38 1
   hfifo ififo(/*AUTOINST*/
d40 9
a48 9
	       .dout			(dout[dwidth-1:0]),
	       .rdy			(rdy),
	       .not_full		(not_full),
	       // Inputs
	       .clk			(clk),
	       .reset			(reset),
	       .din			(din[dwidth-1:0]),
	       .push			(push),
	       .pop			(pop));
d50 12
a61 11
   hfifo ofifo(/*AUTOINST*/
	       // Outputs
	       .dout			(dout[dwidth-1:0]),
	       .rdy			(rdy),
	       .not_full		(not_full),
	       // Inputs
	       .clk			(clk),
	       .reset			(reset),
	       .din			(din[dwidth-1:0]),
	       .push			(push),
	       .pop			(pop));
@
