/*
 * Copyright (C) Huawei Technologies Co., Ltd. 2001-2023. All rights reserved.
 *
 * Description: file name SOC_interface.h
 *              Auto gen from file "Hi36C0 V100 ES SOC_systemcache_10011.xml"
 * Author     : Generated by tool
 * Create     : 2023-11-6 21:04:58
 */

#ifndef __SOC_SC_INTERFACE_H__
#define __SOC_SC_INTERFACE_H__


/*****************************************************************************
  1 Other head file
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif


/*****************************************************************************
  2 macro
*****************************************************************************/

/****************************************************************************
                     (1/3) CFGCMO_CMD
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: CFGCMO命令写入寄存器低32Bit
   Bit domain definition UNION:  SOC_GLB_CFGCMO_CMD_L_UNION */
#define SOC_GLB_CFGCMO_CMD_L_ADDR(base)     ((base) + 0x4000UL)

/* Register description: CFGCMO命令写入寄存器高32Bit
   Bit domain definition UNION:  SOC_GLB_CFGCMO_CMD_H_UNION */
#define SOC_GLB_CFGCMO_CMD_H_ADDR(base)     ((base) + 0x4004UL)


#else


/* Register description: CFGCMO命令写入寄存器低32Bit
   Bit domain definition UNION:  SOC_GLB_CFGCMO_CMD_L_UNION */
#define SOC_GLB_CFGCMO_CMD_L_ADDR(base)     ((base) + 0x4000)

/* Register description: CFGCMO命令写入寄存器高32Bit
   Bit domain definition UNION:  SOC_GLB_CFGCMO_CMD_H_UNION */
#define SOC_GLB_CFGCMO_CMD_H_ADDR(base)     ((base) + 0x4004)


#endif


/****************************************************************************
                     (2/3) CFGCMO_TOP
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__

/* Register description: CMO状态寄存器的eventfinish为1时，定时上报的时间间隔设置
   Bit domain definition UNION:  SOC_CFG_CMO_REGULAR_EVT_TIME_UNION */
#define SOC_CFG_CMO_REGULAR_EVT_TIME_ADDR(base) ((base) + 0x5020UL)

/* Register description: CMO返回的状态寄存器
   Bit domain definition UNION:  SOC_CFG_CMO_STATUS_UNION */
#define SOC_CFG_CMO_STATUS_ADDR(base, cmo_st) ((base) + 0x5100UL + (cmo_st) * 0x4UL)

/* Register description: CMO状态寄存器清零
   Bit domain definition UNION:  SOC_CFG_CMO_CLEAR_UNION */
#define SOC_CFG_CMO_CLEAR_ADDR(base, cmo_st) ((base) + 0x5200UL + (cmo_st) * 0x4UL)

/* Register description: CMO模块的命令队列深度状态
   Bit domain definition UNION:  SOC_CFG_CMO_QUEUE_CNT_UNION */
#define SOC_CFG_CMO_QUEUE_CNT_ADDR(base)    ((base) + 0x5300UL)

/* Register description: nopending merge busy控制
   Bit domain definition UNION:  SOC_CFG_CMO_MERGE_BUSY_CTRL_UNION */
#define SOC_CFG_CMO_MERGE_BUSY_CTRL_ADDR(base) ((base) + 0x5400UL)

/* Register description: cache相关安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_DFX_INT_S_STATUS_UNION */
#define SOC_CFG_CMO_DFX_INT_S_STATUS_ADDR(base) ((base) + 0x5500UL)

/* Register description: syncbuf相关安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_UNION */
#define SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_ADDR(base) ((base) + 0x5504UL)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_DFX_INT_NS_STATUS_UNION */
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_ADDR(base) ((base) + 0x5508UL)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_NOPENDING_STATUS_UNION */
#define SOC_CFG_CMO_NOPENDING_STATUS_ADDR(base) ((base) + 0x5510UL)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_BUSY_STATUS_UNION */
#define SOC_CFG_CMO_BUSY_STATUS_ADDR(base)  ((base) + 0x5514UL)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_PERF_IDLE_STATUS_UNION */
#define SOC_CFG_CMO_PERF_IDLE_STATUS_ADDR(base) ((base) + 0x5518UL)

/* Register description: DFX中断配置0
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CTRL0_UNION */
#define SOC_CFG_ABNML_NS_INT_CTRL0_ADDR(base) ((base) + 0x5E00UL)

/* Register description: DFX中断配置1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CTRL1_UNION */
#define SOC_CFG_ABNML_NS_INT_CTRL1_ADDR(base) ((base) + 0x5E04UL)

/* Register description: DFX中断配置1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CTRL2_UNION */
#define SOC_CFG_ABNML_NS_INT_CTRL2_ADDR(base) ((base) + 0x5E08UL)

/* Register description: 异常中断状态0
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_STATUS0_UNION */
#define SOC_CFG_ABNML_NS_INT_STATUS0_ADDR(base) ((base) + 0x5E10UL)

/* Register description: 异常中断状态1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_STATUS1_UNION */
#define SOC_CFG_ABNML_NS_INT_STATUS1_ADDR(base) ((base) + 0x5E14UL)

/* Register description: DFX中断状态
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_STATUS2_UNION */
#define SOC_CFG_ABNML_NS_INT_STATUS2_ADDR(base) ((base) + 0x5E18UL)

/* Register description: DFX中断状态清除
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CLR_UNION */
#define SOC_CFG_ABNML_NS_INT_CLR_ADDR(base) ((base) + 0x5E1CUL)

/* Register description: 异常命令报错信息0
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_INFO0_UNION */
#define SOC_CFG_ABNML_NS_INT_INFO0_ADDR(base) ((base) + 0x5E20UL)

/* Register description: 异常命令报错信息1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_INFO1_UNION */
#define SOC_CFG_ABNML_NS_INT_INFO1_ADDR(base) ((base) + 0x5E24UL)

/* Register description: GLB配置空间的安全访问控制
   Bit domain definition UNION:  SOC_CFG_GLB_SEC_CTRL_UNION */
#define SOC_CFG_GLB_SEC_CTRL_ADDR(base)     ((base) + 0x7000UL)

/* Register description: SLICE配置空间的安全访问控制
   Bit domain definition UNION:  SOC_CFG_SLICE_SEC_CTRL_UNION */
#define SOC_CFG_SLICE_SEC_CTRL_ADDR(base)   ((base) + 0x7004UL)

/* Register description: DefaultSlave回复Resp控制
   Bit domain definition UNION:  SOC_CFG_DEFSLV_RESP_CTRL_UNION */
#define SOC_CFG_DEFSLV_RESP_CTRL_ADDR(base) ((base) + 0x7100UL)

/* Register description: APC链的wack配置
   Bit domain definition UNION:  SOC_CHAIN_WACK_UNION */
#define SOC_CHAIN_WACK_ADDR(base)           ((base) + 0x7200UL)

/* Register description: APC控制
   Bit domain definition UNION:  SOC_APCR_CTRL_UNION */
#define SOC_APCR_CTRL_ADDR(base)            ((base) + 0x7204UL)

/* Register description: 允许访问寄存器的MID
   Bit domain definition UNION:  SOC_CFG_ALLOW_MID_S_UNION */
#define SOC_CFG_ALLOW_MID_S_ADDR(base)      ((base) + 0x7300UL)

/* Register description: 检测地址空洞使能
   Bit domain definition UNION:  SOC_CFG_CMO_EN_ADDR_HOLE_S_UNION */
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_ADDR(base) ((base) + 0x7400UL)

/* Register description: 空洞地址段0的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_0_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_0_S_ADDR(base) ((base) + 0x7410UL)

/* Register description: 空洞地址段0的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_0_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_0_S_ADDR(base) ((base) + 0x7414UL)

/* Register description: 空洞地址段1的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_1_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_1_S_ADDR(base) ((base) + 0x7418UL)

/* Register description: 空洞地址段1的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_1_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_1_S_ADDR(base) ((base) + 0x741CUL)

/* Register description: 空洞地址段2的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_2_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_2_S_ADDR(base) ((base) + 0x7420UL)

/* Register description: 空洞地址段2的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_2_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_2_S_ADDR(base) ((base) + 0x7424UL)

/* Register description: 空洞地址段3的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_3_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_3_S_ADDR(base) ((base) + 0x7428UL)

/* Register description: 空洞地址段3的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_3_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_3_S_ADDR(base) ((base) + 0x742CUL)

/* Register description: CMO双口SRAM工作模式设置
   Bit domain definition UNION:  SOC_CFG_CMO_TPMEM_CTRL_S_UNION */
#define SOC_CFG_CMO_TPMEM_CTRL_S_ADDR(base) ((base) + 0x7430UL)

/* Register description: 发送至CMO的命令相关设置
   Bit domain definition UNION:  SOC_CFG_CMO_SET_S_UNION */
#define SOC_CFG_CMO_SET_S_ADDR(base)        ((base) + 0x7440UL)

/* Register description: 读广播配置寄存器选择控制
   Bit domain definition UNION:  SOC_CFG_BRC_RDATA_SEL_UNION */
#define SOC_CFG_BRC_RDATA_SEL_ADDR(base)    ((base) + 0x7500UL)

/* Register description: 时钟CKG控制
   Bit domain definition UNION:  SOC_CFG_CMOCKG_CTRL_UNION */
#define SOC_CFG_CMOCKG_CTRL_ADDR(base)      ((base) + 0x7600UL)


#else

/* Register description: CMO状态寄存器的eventfinish为1时，定时上报的时间间隔设置
   Bit domain definition UNION:  SOC_CFG_CMO_REGULAR_EVT_TIME_UNION */
#define SOC_CFG_CMO_REGULAR_EVT_TIME_ADDR(base) ((base) + 0x5020)

/* Register description: CMO返回的状态寄存器
   Bit domain definition UNION:  SOC_CFG_CMO_STATUS_UNION */
#define SOC_CFG_CMO_STATUS_ADDR(base, cmo_st) ((base) + 0x5100 + (cmo_st) * 0x4)

/* Register description: CMO状态寄存器清零
   Bit domain definition UNION:  SOC_CFG_CMO_CLEAR_UNION */
#define SOC_CFG_CMO_CLEAR_ADDR(base, cmo_st) ((base) + 0x5200 + (cmo_st) * 0x4)

/* Register description: CMO模块的命令队列深度状态
   Bit domain definition UNION:  SOC_CFG_CMO_QUEUE_CNT_UNION */
#define SOC_CFG_CMO_QUEUE_CNT_ADDR(base)    ((base) + 0x5300)

/* Register description: nopending merge busy控制
   Bit domain definition UNION:  SOC_CFG_CMO_MERGE_BUSY_CTRL_UNION */
#define SOC_CFG_CMO_MERGE_BUSY_CTRL_ADDR(base) ((base) + 0x5400)

/* Register description: cache相关安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_DFX_INT_S_STATUS_UNION */
#define SOC_CFG_CMO_DFX_INT_S_STATUS_ADDR(base) ((base) + 0x5500)

/* Register description: syncbuf相关安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_UNION */
#define SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_ADDR(base) ((base) + 0x5504)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_DFX_INT_NS_STATUS_UNION */
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_ADDR(base) ((base) + 0x5508)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_NOPENDING_STATUS_UNION */
#define SOC_CFG_CMO_NOPENDING_STATUS_ADDR(base) ((base) + 0x5510)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_BUSY_STATUS_UNION */
#define SOC_CFG_CMO_BUSY_STATUS_ADDR(base)  ((base) + 0x5514)

/* Register description: 非安全中断状态
   Bit domain definition UNION:  SOC_CFG_CMO_PERF_IDLE_STATUS_UNION */
#define SOC_CFG_CMO_PERF_IDLE_STATUS_ADDR(base) ((base) + 0x5518)

/* Register description: DFX中断配置0
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CTRL0_UNION */
#define SOC_CFG_ABNML_NS_INT_CTRL0_ADDR(base) ((base) + 0x5E00)

/* Register description: DFX中断配置1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CTRL1_UNION */
#define SOC_CFG_ABNML_NS_INT_CTRL1_ADDR(base) ((base) + 0x5E04)

/* Register description: DFX中断配置1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CTRL2_UNION */
#define SOC_CFG_ABNML_NS_INT_CTRL2_ADDR(base) ((base) + 0x5E08)

/* Register description: 异常中断状态0
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_STATUS0_UNION */
#define SOC_CFG_ABNML_NS_INT_STATUS0_ADDR(base) ((base) + 0x5E10)

/* Register description: 异常中断状态1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_STATUS1_UNION */
#define SOC_CFG_ABNML_NS_INT_STATUS1_ADDR(base) ((base) + 0x5E14)

/* Register description: DFX中断状态
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_STATUS2_UNION */
#define SOC_CFG_ABNML_NS_INT_STATUS2_ADDR(base) ((base) + 0x5E18)

/* Register description: DFX中断状态清除
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_CLR_UNION */
#define SOC_CFG_ABNML_NS_INT_CLR_ADDR(base) ((base) + 0x5E1C)

/* Register description: 异常命令报错信息0
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_INFO0_UNION */
#define SOC_CFG_ABNML_NS_INT_INFO0_ADDR(base) ((base) + 0x5E20)

/* Register description: 异常命令报错信息1
   Bit domain definition UNION:  SOC_CFG_ABNML_NS_INT_INFO1_UNION */
#define SOC_CFG_ABNML_NS_INT_INFO1_ADDR(base) ((base) + 0x5E24)

/* Register description: GLB配置空间的安全访问控制
   Bit domain definition UNION:  SOC_CFG_GLB_SEC_CTRL_UNION */
#define SOC_CFG_GLB_SEC_CTRL_ADDR(base)     ((base) + 0x7000)

/* Register description: SLICE配置空间的安全访问控制
   Bit domain definition UNION:  SOC_CFG_SLICE_SEC_CTRL_UNION */
#define SOC_CFG_SLICE_SEC_CTRL_ADDR(base)   ((base) + 0x7004)

/* Register description: DefaultSlave回复Resp控制
   Bit domain definition UNION:  SOC_CFG_DEFSLV_RESP_CTRL_UNION */
#define SOC_CFG_DEFSLV_RESP_CTRL_ADDR(base) ((base) + 0x7100)

/* Register description: APC链的wack配置
   Bit domain definition UNION:  SOC_CHAIN_WACK_UNION */
#define SOC_CHAIN_WACK_ADDR(base)           ((base) + 0x7200)

/* Register description: APC控制
   Bit domain definition UNION:  SOC_APCR_CTRL_UNION */
#define SOC_APCR_CTRL_ADDR(base)            ((base) + 0x7204)

/* Register description: 允许访问寄存器的MID
   Bit domain definition UNION:  SOC_CFG_ALLOW_MID_S_UNION */
#define SOC_CFG_ALLOW_MID_S_ADDR(base)      ((base) + 0x7300)

/* Register description: 检测地址空洞使能
   Bit domain definition UNION:  SOC_CFG_CMO_EN_ADDR_HOLE_S_UNION */
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_ADDR(base) ((base) + 0x7400)

/* Register description: 空洞地址段0的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_0_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_0_S_ADDR(base) ((base) + 0x7410)

/* Register description: 空洞地址段0的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_0_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_0_S_ADDR(base) ((base) + 0x7414)

/* Register description: 空洞地址段1的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_1_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_1_S_ADDR(base) ((base) + 0x7418)

/* Register description: 空洞地址段1的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_1_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_1_S_ADDR(base) ((base) + 0x741C)

/* Register description: 空洞地址段2的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_2_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_2_S_ADDR(base) ((base) + 0x7420)

/* Register description: 空洞地址段2的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_2_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_2_S_ADDR(base) ((base) + 0x7424)

/* Register description: 空洞地址段3的首地址。
   Bit domain definition UNION:  SOC_CFG_CMO_STR_ADDR_HOLE_3_S_UNION */
#define SOC_CFG_CMO_STR_ADDR_HOLE_3_S_ADDR(base) ((base) + 0x7428)

/* Register description: 空洞地址段3的末地址
   Bit domain definition UNION:  SOC_CFG_CMO_END_ADDR_HOLE_3_S_UNION */
#define SOC_CFG_CMO_END_ADDR_HOLE_3_S_ADDR(base) ((base) + 0x742C)

/* Register description: CMO双口SRAM工作模式设置
   Bit domain definition UNION:  SOC_CFG_CMO_TPMEM_CTRL_S_UNION */
#define SOC_CFG_CMO_TPMEM_CTRL_S_ADDR(base) ((base) + 0x7430)

/* Register description: 发送至CMO的命令相关设置
   Bit domain definition UNION:  SOC_CFG_CMO_SET_S_UNION */
#define SOC_CFG_CMO_SET_S_ADDR(base)        ((base) + 0x7440)

/* Register description: 读广播配置寄存器选择控制
   Bit domain definition UNION:  SOC_CFG_BRC_RDATA_SEL_UNION */
#define SOC_CFG_BRC_RDATA_SEL_ADDR(base)    ((base) + 0x7500)

/* Register description: 时钟CKG控制
   Bit domain definition UNION:  SOC_CFG_CMOCKG_CTRL_UNION */
#define SOC_CFG_CMOCKG_CTRL_ADDR(base)      ((base) + 0x7600)


#endif


/****************************************************************************
                     (3/3) SC_SLICE
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: 业务统计分SLICE控制寄存器0
   Bit domain definition UNION:  SOC_SC_STATIS_SLICE_CTRL0_UNION */
#define SOC_SC_STATIS_SLICE_CTRL0_ADDR(base, sc_statis_num) ((base) + 0x200UL + (sc_statis_num) * 0x8UL)

/* Register description: 业务统计分SLICE控制寄存器1
   Bit domain definition UNION:  SOC_SC_STATIS_SLICE_CTRL1_UNION */
#define SOC_SC_STATIS_SLICE_CTRL1_ADDR(base, sc_statis_num) ((base) + 0x200UL + 0x004UL + (sc_statis_num) * 0x8UL)

/* Register description: 业务统计全局使能
   Bit domain definition UNION:  SOC_SC_STATIS_GLB_EN_UNION */
#define SOC_SC_STATIS_GLB_EN_ADDR(base)     ((base) + 0x0220UL)

/* Register description: 冗余备份寄存器
   Bit domain definition UNION:  SOC_SC_DUMMY_REG0_UNION */
#define SOC_SC_DUMMY_REG0_ADDR(base)        ((base) + 0x0300UL)

/* Register description: SC non-secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_GLB_MASK_UNION */
#define SOC_SC_ABNML_INT_NS_GLB_MASK_ADDR(base) ((base) + 0x0400UL)

/* Register description: SC non-secure abnormal interrupt clear register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_CLR_UNION */
#define SOC_SC_ABNML_INT_NS_CLR_ADDR(base)  ((base) + 0x0404UL)

/* Register description: SC non-secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_MASK_UNION */
#define SOC_SC_ABNML_INT_NS_MASK_ADDR(base, abnml_int_ns_idx) ((base) + 0x0408UL + (abnml_int_ns_idx) * 0x10UL)

/* Register description: SC non-secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_DIS_UNION */
#define SOC_SC_ABNML_INT_NS_DIS_ADDR(base, abnml_int_ns_idx) ((base) + 0x040CUL + (abnml_int_ns_idx) * 0x10UL)

/* Register description: SC non-secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_ORG_STATUS_UNION */
#define SOC_SC_ABNML_INT_NS_ORG_STATUS_ADDR(base, abnml_int_ns_idx) ((base) + 0x0410UL + (abnml_int_ns_idx) * 0x10UL)

/* Register description: SC non-secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_MASK_STATUS_UNION */
#define SOC_SC_ABNML_INT_NS_MASK_STATUS_ADDR(base, abnml_int_ns_idx) ((base) + 0x0414UL + (abnml_int_ns_idx) * 0x10UL)

/* Register description: SC non-secure abnormal interrupt type register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_TYPE_UNION */
#define SOC_SC_ABNML_INT_NS_TYPE_ADDR(base) ((base) + 0x0448UL)

/* Register description: SC non-secure abnormal interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_INFO_UNION */
#define SOC_SC_ABNML_INT_NS_INFO_ADDR(base, dfx_info_num) ((base) + 0x0450UL + (dfx_info_num) * 0x4UL)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_GLB_MASK_UNION */
#define SOC_SC_DLOCK_INT_GLB_MASK_ADDR(base) ((base) + 0x0480UL)

/* Register description: SC dlock interrupt clear register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_CLR_UNION */
#define SOC_SC_DLOCK_INT_CLR_ADDR(base)     ((base) + 0x0484UL)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_MASK_UNION */
#define SOC_SC_DLOCK_INT_MASK_ADDR(base)    ((base) + 0x0488UL)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_DIS_UNION */
#define SOC_SC_DLOCK_INT_DIS_ADDR(base)     ((base) + 0x048CUL)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_ORG_STATUS_UNION */
#define SOC_SC_DLOCK_INT_ORG_STATUS_ADDR(base) ((base) + 0x0490UL)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_MASK_STATUS_UNION */
#define SOC_SC_DLOCK_INT_MASK_STATUS_ADDR(base) ((base) + 0x0494UL)

/* Register description: SC dlock interrupt type register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_TYPE_UNION */
#define SOC_SC_DLOCK_INT_TYPE_ADDR(base)    ((base) + 0x0498UL)

/* Register description: SC dlock interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_INFO_UNION */
#define SOC_SC_DLOCK_INT_INFO_ADDR(base, dfx_info_num) ((base) + 0x04A0UL + (dfx_info_num) * 0x4UL)

/* Register description: SC TAG ECC Error Count Clear
   Bit domain definition UNION:  SOC_SC_TAG_ECC_ERR_CNT_CLR_UNION */
#define SOC_SC_TAG_ECC_ERR_CNT_CLR_ADDR(base) ((base) + 0x0500UL)

/* Register description: SC SF ECC Error Count Clear
   Bit domain definition UNION:  SOC_SC_SF_ECC_ERR_CNT_CLR_UNION */
#define SOC_SC_SF_ECC_ERR_CNT_CLR_ADDR(base) ((base) + 0x0504UL)

/* Register description: SC TAG ECC Error Count
   Bit domain definition UNION:  SOC_SC_TAG_ECC_ERR_CNT_UNION */
#define SOC_SC_TAG_ECC_ERR_CNT_ADDR(base)   ((base) + 0x0508UL)

/* Register description: SC SF ECC Error Count
   Bit domain definition UNION:  SOC_SC_SF_ECC_ERR_CNT_UNION */
#define SOC_SC_SF_ECC_ERR_CNT_ADDR(base)    ((base) + 0x050CUL)

/* Register description: SC DMEM ECC RECORD Enable
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_RECORD_EN_UNION */
#define SOC_SC_DMEM_ECC_RECORD_EN_ADDR(base) ((base) + 0x0510UL)

/* Register description: SC DMEM ECC Error Count
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_ERR_CNT_UNION */
#define SOC_SC_DMEM_ECC_ERR_CNT_ADDR(base)  ((base) + 0x0514UL)

/* Register description: SC DMEM ECC Error Addr
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_ERR_ADDR_UNION */
#define SOC_SC_DMEM_ECC_ERR_ADDR_ADDR(base) ((base) + 0x0518UL)

/* Register description: 小burst控制寄存器
   Bit domain definition UNION:  SOC_SC_BURST_CTRL_UNION */
#define SOC_SC_BURST_CTRL_ADDR(base)        ((base) + 0x0520UL)

/* Register description: 各CGID的way_enable_bitmap
   Bit domain definition UNION:  SOC_SC_CGID_WAY_ALLC_UNION */
#define SOC_SC_CGID_WAY_ALLC_ADDR(base, cgid_idx) ((base) + 0x0600UL + (cgid_idx) * 0x8UL)

/* Register description: 各PGID的quota水线
   Bit domain definition UNION:  SOC_SC_CGID_CFG_UNION */
#define SOC_SC_CGID_CFG_ADDR(base, cgid_idx) ((base) + 0x0604UL + (cgid_idx) * 0x8UL)

/* Register description: PGID配置寄存器，仅SC驱动可访问
   Bit domain definition UNION:  SOC_SC_GID_SEC_ATTR_S_UNION */
#define SOC_SC_GID_SEC_ATTR_S_ADDR(base, pgid_idx) ((base) + 0x0800UL + (pgid_idx) * 0x20UL)

/* Register description: 各GID HIT Age更新使能寄存器
   Bit domain definition UNION:  SOC_SC_HIT_AGE_CFG_UNION */
#define SOC_SC_HIT_AGE_CFG_ADDR(base, pgid_idx) ((base) + 0x0804UL + (pgid_idx) * 0x20UL)

/* Register description: GID Bypass通路切换使能
   Bit domain definition UNION:  SOC_SC_GID_BYP_SWITCH_EN_UNION */
#define SOC_SC_GID_BYP_SWITCH_EN_ADDR(base, pgid_idx) ((base) + 0x0808UL + (pgid_idx) * 0x20UL)

/* Register description: qos映射配置
   Bit domain definition UNION:  SOC_SC_QOS_MAP_UNION */
#define SOC_SC_QOS_MAP_ADDR(base, qos_num)  ((base) + 0x1000UL + 0x120UL + (qos_num) * 0x4UL)

/* Register description: BYPASS FECQ上TPIPE仲裁PRI
   Bit domain definition UNION:  SOC_SC_BYP_FECQ_SC_PRI_UNION */
#define SOC_SC_BYP_FECQ_SC_PRI_ADDR(base)   ((base) + 0x1000UL + 0x140UL)

/* Register description: FECQ对RDATA仲裁优先级的QOS
   Bit domain definition UNION:  SOC_SC_FECQ_RDATA_QOS_UNION */
#define SOC_SC_FECQ_RDATA_QOS_ADDR(base)    ((base) + 0x1000UL + 0x144UL)

/* Register description: TPIPE仲裁优先级寄存器
   Bit domain definition UNION:  SOC_SC_TPIPE_ARB_PRI_UNION */
#define SOC_SC_TPIPE_ARB_PRI_ADDR(base)     ((base) + 0x1000UL + 0x148UL)

/* Register description: VICTIM请求配置
   Bit domain definition UNION:  SOC_SC_VICTIM_REQ_CFG_UNION */
#define SOC_SC_VICTIM_REQ_CFG_ADDR(base)    ((base) + 0x1000UL + 0x14CUL)

/* Register description: MSTIF请求来源的QoS
   Bit domain definition UNION:  SOC_SC_MSTIF_REQ_QOS_UNION */
#define SOC_SC_MSTIF_REQ_QOS_ADDR(base)     ((base) + 0x1000UL + 0x150UL)

/* Register description: CMOQ_PRI配置寄存器
   Bit domain definition UNION:  SOC_SC_CMOQ_PRI_CTRL_UNION */
#define SOC_SC_CMOQ_PRI_CTRL_ADDR(base)     ((base) + 0x1000UL + 0x154UL)

/* Register description: syncbuf pri控制
   Bit domain definition UNION:  SOC_SC_SYNCBUF_PRI_CTRL_UNION */
#define SOC_SC_SYNCBUF_PRI_CTRL_ADDR(base)  ((base) + 0x1000UL + 0x158UL)

/* Register description: FECQ对RDATA WRR仲裁权重
   Bit domain definition UNION:  SOC_SC_LOW_RDATA_WEIGHT_UNION */
#define SOC_SC_LOW_RDATA_WEIGHT_ADDR(base)  ((base) + 0x1000UL + 0x160UL)

/* Register description: FECQ对RDATA WRR仲裁权重
   Bit domain definition UNION:  SOC_SC_HIGH_RDATA_WEIGHT_UNION */
#define SOC_SC_HIGH_RDATA_WEIGHT_ADDR(base) ((base) + 0x1000UL + 0x164UL)

/* Register description: MSTIF对WDATA WRR仲裁权重
   Bit domain definition UNION:  SOC_SC_MSTIF_WRR_WEIGHT_UNION */
#define SOC_SC_MSTIF_WRR_WEIGHT_ADDR(base)  ((base) + 0x1000UL + 0x168UL)

/* Register description: CHI FECQ预留配置
   Bit domain definition UNION:  SOC_SC_CHI_FECQ_RSV_UNION */
#define SOC_SC_CHI_FECQ_RSV_ADDR(base)      ((base) + 0x1000UL + 0x16CUL)

/* Register description: QICE FECQ预留配置
   Bit domain definition UNION:  SOC_SC_QICE_FECQ_RSV_UNION */
#define SOC_SC_QICE_FECQ_RSV_ADDR(base)     ((base) + 0x1000UL + 0x170UL)

/* Register description: 实时流量最低的优先级
   Bit domain definition UNION:  SOC_LOWEST_RT_PRI_UNION */
#define SOC_LOWEST_RT_PRI_ADDR(base)        ((base) + 0x1000UL + 0x174UL)

/* Register description: BYPBUF预留slot个数
   Bit domain definition UNION:  SOC_BYPBUF_RSV_CNT_UNION */
#define SOC_BYPBUF_RSV_CNT_ADDR(base)       ((base) + 0x1000UL + 0x178UL)

/* Register description: BYPBUF使用预留slot的PRI
   Bit domain definition UNION:  SOC_BYPBUF_RSV_PRI_UNION */
#define SOC_BYPBUF_RSV_PRI_ADDR(base)       ((base) + 0x1000UL + 0x17CUL)

/* Register description: BYPBUF CHIKEN BIT控制寄存器
   Bit domain definition UNION:  SOC_BYPBUF_CHIKEN_BIT_CTRL_UNION */
#define SOC_BYPBUF_CHIKEN_BIT_CTRL_ADDR(base) ((base) + 0x1000UL + 0x180UL)

/* Register description: BECQ给实时预留的个数
   Bit domain definition UNION:  SOC_BECQ_RT_RSV_NUM_UNION */
#define SOC_BECQ_RT_RSV_NUM_ADDR(base)      ((base) + 0x1000UL + 0x184UL)

/* Register description: TKN的优先级配置寄存器0
   Bit domain definition UNION:  SOC_SC_TKN_PRI_CFG0_UNION */
#define SOC_SC_TKN_PRI_CFG0_ADDR(base)      ((base) + 0x1000UL + 0x204UL)

/* Register description: TKN的优先级配置寄存器1
   Bit domain definition UNION:  SOC_SC_TKN_PRI_CFG1_UNION */
#define SOC_SC_TKN_PRI_CFG1_ADDR(base)      ((base) + 0x1000UL + 0x208UL)

/* Register description: TKN的优先级配置寄存器2
   Bit domain definition UNION:  SOC_SC_TKN_PRI_CFG2_UNION */
#define SOC_SC_TKN_PRI_CFG2_ADDR(base)      ((base) + 0x1000UL + 0x20CUL)

/* Register description: TKN的同优先级仲裁权重配置寄存器0
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG0_UNION */
#define SOC_SC_TKN_WEIGHT_CFG0_ADDR(base)   ((base) + 0x1000UL + 0x210UL)

/* Register description: TKN的同优先级仲裁权重配置寄存器1
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG1_UNION */
#define SOC_SC_TKN_WEIGHT_CFG1_ADDR(base)   ((base) + 0x1000UL + 0x214UL)

/* Register description: TKN的同优先级仲裁权重配置寄存器2
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG2_UNION */
#define SOC_SC_TKN_WEIGHT_CFG2_ADDR(base)   ((base) + 0x1000UL + 0x218UL)

/* Register description: TKN的同优先级仲裁权重配置寄存器3
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG3_UNION */
#define SOC_SC_TKN_WEIGHT_CFG3_ADDR(base)   ((base) + 0x1000UL + 0x21CUL)

/* Register description: TKN的同优先级仲裁权重配置寄存器4
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG4_UNION */
#define SOC_SC_TKN_WEIGHT_CFG4_ADDR(base)   ((base) + 0x1000UL + 0x220UL)

/* Register description: mst端token配置0
   Bit domain definition UNION:  SOC_SC_MST_TOKEN_CFG0_UNION */
#define SOC_SC_MST_TOKEN_CFG0_ADDR(base)    ((base) + 0x1000UL + 0x224UL)

/* Register description: fecq token配置0
   Bit domain definition UNION:  SOC_SC_FECQ_TOKEN_CFG0_UNION */
#define SOC_SC_FECQ_TOKEN_CFG0_ADDR(base)   ((base) + 0x1000UL + 0x228UL)

/* Register description: 命令regulator控制器
   Bit domain definition UNION:  SOC_SC_QOS_RGLR_UNION */
#define SOC_SC_QOS_RGLR_ADDR(base)          ((base) + 0x1000UL + 0x300UL)

/* Register description: 动态流量控制器
   Bit domain definition UNION:  SOC_SC_MST_DYN_CFC_LIMIT_UNION */
#define SOC_SC_MST_DYN_CFC_LIMIT_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x310UL + (sc_pri_num) * 0x4UL)

/* Register description: 静态流量控制器
   Bit domain definition UNION:  SOC_SC_MST_STA_CFC_LIMIT_UNION */
#define SOC_SC_MST_STA_CFC_LIMIT_ADDR(base) ((base) + 0x1000UL + 0x324UL)

/* Register description: qos_allow的映射表
   Bit domain definition UNION:  SOC_SC_MST_QOSALLOW_MAP_UNION */
#define SOC_SC_MST_QOSALLOW_MAP_ADDR(base)  ((base) + 0x1000UL + 0x328UL)

/* Register description: BECQ各类水线配置
   Bit domain definition UNION:  SOC_SC_BECQ2TPIPE_TH_UNION */
#define SOC_SC_BECQ2TPIPE_TH_ADDR(base)     ((base) + 0x1000UL + 0x400UL)

/* Register description: BECQ各类水线配置1
   Bit domain definition UNION:  SOC_SC_BECQ2TPIPE_TH1_UNION */
#define SOC_SC_BECQ2TPIPE_TH1_ADDR(base)    ((base) + 0x1000UL + 0x404UL)

/* Register description: TPBUF资源配置
   Bit domain definition UNION:  SOC_SC_TPBUF_TH_UNION */
#define SOC_SC_TPBUF_TH_ADDR(base)          ((base) + 0x1000UL + 0x408UL)

/* Register description: TPBUF资源配置
   Bit domain definition UNION:  SOC_SC_TPBUF_TH1_UNION */
#define SOC_SC_TPBUF_TH1_ADDR(base)         ((base) + 0x1000UL + 0x40CUL)

/* Register description: DMEMINTF对FECQ的水线
   Bit domain definition UNION:  SOC_SC_DMEMIF2FECQ_TH_UNION */
#define SOC_SC_DMEMIF2FECQ_TH_ADDR(base)    ((base) + 0x1000UL + 0x410UL)

/* Register description: 支持投机读的总命令阈值
   Bit domain definition UNION:  SOC_SC_READ_SUM_TH_UNION */
#define SOC_SC_READ_SUM_TH_ADDR(base)       ((base) + 0x1000UL + 0x414UL)

/* Register description: 支持投机读的读Miss命令阈值
   Bit domain definition UNION:  SOC_SC_READ_MISS_TH_UNION */
#define SOC_SC_READ_MISS_TH_ADDR(base)      ((base) + 0x1000UL + 0x418UL)

/* Register description: 支持投机读的总投机读命令阈值
   Bit domain definition UNION:  SOC_SC_SPEC_RD_SUM_TH_UNION */
#define SOC_SC_SPEC_RD_SUM_TH_ADDR(base)    ((base) + 0x1000UL + 0x41CUL)

/* Register description: 支持投机读的成功投机读命令阈值
   Bit domain definition UNION:  SOC_SC_SPEC_RD_SUC_TH_UNION */
#define SOC_SC_SPEC_RD_SUC_TH_ADDR(base)    ((base) + 0x1000UL + 0x420UL)

/* Register description: FECQ对BYPBUF Rdata水线阈值H
   Bit domain definition UNION:  SOC_SC_LOW_BYP_BUF_TH_UNION */
#define SOC_SC_LOW_BYP_BUF_TH_ADDR(base)    ((base) + 0x1000UL + 0x424UL)

/* Register description: FECQ对BYPBUF Rdata水线阈值L
   Bit domain definition UNION:  SOC_SC_HIGH_BYP_BUF_TH_UNION */
#define SOC_SC_HIGH_BYP_BUF_TH_ADDR(base)   ((base) + 0x1000UL + 0x428UL)

/* Register description: CMOQ阈值控制寄存器
   Bit domain definition UNION:  SOC_SC_CMOQ_TH_UNION */
#define SOC_SC_CMOQ_TH_ADDR(base)           ((base) + 0x1000UL + 0x42CUL)

/* Register description: QICE接口OST控制
   Bit domain definition UNION:  SOC_SC_QICE_OST_TH_UNION */
#define SOC_SC_QICE_OST_TH_ADDR(base)       ((base) + 0x1000UL + 0x430UL)

/* Register description: CPU接口OST控制
   Bit domain definition UNION:  SOC_SC_CHI_OST_TH_UNION */
#define SOC_SC_CHI_OST_TH_ADDR(base)        ((base) + 0x1000UL + 0x434UL)

/* Register description: token return的水线
   Bit domain definition UNION:  SOC_TOKEN_RETURN_TH_UNION */
#define SOC_TOKEN_RETURN_TH_ADDR(base)      ((base) + 0x1000UL + 0x438UL)

/* Register description: BECQ水线控制
   Bit domain definition UNION:  SOC_SC_BECQ2FECQ_TH_UNION */
#define SOC_SC_BECQ2FECQ_TH_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x480UL + (sc_pri_num) * 0x20UL)

/* Register description: CHI FECQ水线控制
   Bit domain definition UNION:  SOC_SC_CHI_FECQ_TH_UNION */
#define SOC_SC_CHI_FECQ_TH_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x484UL + (sc_pri_num) * 0x20UL)

/* Register description: QICE FECQ水线控制
   Bit domain definition UNION:  SOC_SC_QICE_FECQ_TH_UNION */
#define SOC_SC_QICE_FECQ_TH_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x488UL + (sc_pri_num) * 0x20UL)

/* Register description: CPU接口各PRI的OST控制
   Bit domain definition UNION:  SOC_SC_CHI_PRI_OST_TH_UNION */
#define SOC_SC_CHI_PRI_OST_TH_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x48CUL + (sc_pri_num) * 0x20UL)

/* Register description: QICE接口各PRI的OST控制
   Bit domain definition UNION:  SOC_SC_QICE_PRI_OST_TH_UNION */
#define SOC_SC_QICE_PRI_OST_TH_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x490UL + (sc_pri_num) * 0x20UL)

/* Register description: FECQ的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_FECQ_QOS_ALLOW_TH_UNION */
#define SOC_SC_FECQ_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000UL + 0x500UL + (qos_allow_num) * 0x10UL)

/* Register description: BECQ的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_BECQ_QOS_ALLOW_TH_UNION */
#define SOC_SC_BECQ_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000UL + 0x504UL + (qos_allow_num) * 0x10UL)

/* Register description: BYPQ CMD的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_BYPQ_QOS_ALLOW_TH_UNION */
#define SOC_SC_BYPQ_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000UL + 0x508UL + (qos_allow_num) * 0x10UL)

/* Register description: BYPQ CT的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_BYPQCT_QOS_ALLOW_TH_UNION */
#define SOC_SC_BYPQCT_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000UL + 0x50CUL + (qos_allow_num) * 0x10UL)

/* Register description: STASH命令处理控制
   Bit domain definition UNION:  SOC_SC_STASH_CTRL_TH_UNION */
#define SOC_SC_STASH_CTRL_TH_ADDR(base)     ((base) + 0x1000UL + 0x590UL)

/* Register description: BECQ SLOT分配MASK配置
   Bit domain definition UNION:  SOC_SC_BECQ_ALLOC_MASK_UNION */
#define SOC_SC_BECQ_ALLOC_MASK_ADDR(base, sc_becq_num_div32) ((base) + 0x1000UL + 0x5A0UL + (sc_becq_num_div32) * 0x4UL)

/* Register description: CMOQ命令上TPIPE的间隔
   Bit domain definition UNION:  SOC_SC_CMOQ_INTEVAL_UNION */
#define SOC_SC_CMOQ_INTEVAL_ADDR(base)      ((base) + 0x1000UL + 0x5B0UL)

/* Register description: BEDB SLOT选择
   Bit domain definition UNION:  SOC_SC_BEDB_SLOT_SEL_UNION */
#define SOC_SC_BEDB_SLOT_SEL_ADDR(base)     ((base) + 0x1000UL + 0x5B4UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_ADDR_FLUSH_CTRL_UNION */
#define SOC_SC_ADDR_FLUSH_CTRL_ADDR(base)   ((base) + 0x1000UL + 0x5B8UL)

/* Register description: FECQ的hazard超时配置
   Bit domain definition UNION:  SOC_SC_FECQ_HAZ_TIMEOUT_CFG_UNION */
#define SOC_SC_FECQ_HAZ_TIMEOUT_CFG_ADDR(base) ((base) + 0x1000UL + 0x700UL)

/* Register description: SC SLV口rdata仲裁控制
   Bit domain definition UNION:  SOC_SC_SLV_RDATA_ARB_CTRL_UNION */
#define SOC_SC_SLV_RDATA_ARB_CTRL_ADDR(base) ((base) + 0x1000UL + 0x704UL)

/* Register description: TPIPE上BIQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_BIQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_BIQ_ARB_CTRL_ADDR(base) ((base) + 0x1000UL + 0x708UL)

/* Register description: TPIPE上BECQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_BECQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_BECQ_ARB_CTRL_ADDR(base) ((base) + 0x1000UL + 0x70CUL)

/* Register description: TPIPE上CMOQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_CMOQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_CMOQ_ARB_CTRL_ADDR(base) ((base) + 0x1000UL + 0x710UL)

/* Register description: TPIPE上FECQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_FECQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_FECQ_ARB_CTRL_ADDR(base, sc_fecq_num) ((base) + 0x1000UL + 0x720UL + (sc_fecq_num) * 0x4UL)

/* Register description: DLOCK超时计数控制
   Bit domain definition UNION:  SOC_SC_DLOCK_TIMEOUT_CTRL_UNION */
#define SOC_SC_DLOCK_TIMEOUT_CTRL_ADDR(base) ((base) + 0x1000UL + 0x740UL)

/* Register description: FECQ的hazard超时配置
   Bit domain definition UNION:  SOC_SC_BIQ_SLOT_TIMEOUT_CFG_UNION */
#define SOC_SC_BIQ_SLOT_TIMEOUT_CFG_ADDR(base) ((base) + 0x1000UL + 0x750UL)

/* Register description: FECQ仲裁超时配置
   Bit domain definition UNION:  SOC_SC_FECQ_TIMEOUT_CFG_UNION */
#define SOC_SC_FECQ_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x780UL + (sc_pri_num) * 0x20UL)

/* Register description: retry超时配置
   Bit domain definition UNION:  SOC_SC_RETRY_TIMEOUT_CFG_UNION */
#define SOC_SC_RETRY_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x784UL + (sc_pri_num) * 0x20UL)

/* Register description: BYPBUF ARB超时配置
   Bit domain definition UNION:  SOC_SC_BYPBUF_TIMEOUT_CFG_UNION */
#define SOC_SC_BYPBUF_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x788UL + (sc_pri_num) * 0x20UL)

/* Register description: BECQ仲裁超时配置
   Bit domain definition UNION:  SOC_SC_BECQ_TIMEOUT_CFG_UNION */
#define SOC_SC_BECQ_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x78CUL + (sc_pri_num) * 0x20UL)

/* Register description: BYPBUF ARB超时配置
   Bit domain definition UNION:  SOC_SC_MSTINTF_TIMEOUT_CFG_UNION */
#define SOC_SC_MSTINTF_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000UL + 0x790UL + (sc_pri_num) * 0x20UL)

/* Register description: 冗余备份寄存器
   Bit domain definition UNION:  SOC_SC_DUMMY_REG1_UNION */
#define SOC_SC_DUMMY_REG1_ADDR(base)        ((base) + 0x1000UL + 0x800UL)

/* Register description: 全局地址控制
   Bit domain definition UNION:  SOC_SC_GLB_ADDR_CTRL_UNION */
#define SOC_SC_GLB_ADDR_CTRL_ADDR(base)        ((base) + 0x2000UL + 0x00CUL)

/* Register description: 全局地址控制
   Bit domain definition UNION:  SOC_SC_GLB_ADDR_CTRL1_UNION */
#define SOC_SC_GLB_ADDR_CTRL1_ADDR(base)       ((base) + 0x2000UL + 0x010UL)

/* Register description: 全局地址控制
   Bit domain definition UNION:  SOC_SC_ADDR_CTRL_UNION */
#define SOC_SC_ADDR_CTRL_ADDR(base)         ((base) + 0x2000UL + 0x014UL)

/* Register description: TPIPE全局控制
   Bit domain definition UNION:  SOC_GLB_PIPE_CTRL_UNION */
#define SOC_GLB_PIPE_CTRL_ADDR(base)        ((base) + 0x2000UL + 0x018UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_EXCL_ADDR_BCOMP_SEL_UNION */
#define SOC_SC_EXCL_ADDR_BCOMP_SEL_ADDR(base) ((base) + 0x2000UL + 0x01CUL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_EXCL_EVENT_DIS_UNION */
#define SOC_SC_EXCL_EVENT_DIS_ADDR(base)    ((base) + 0x2000UL + 0x020UL)

/* Register description: SMQ控制寄存器
   Bit domain definition UNION:  SOC_SC_SMQ_CTRL_UNION */
#define SOC_SC_SMQ_CTRL_ADDR(base)          ((base) + 0x2000UL + 0x024UL)

/* Register description: DMT特性使能控制
   Bit domain definition UNION:  SOC_SC_DMT_DWT_EN_CTRL_UNION */
#define SOC_SC_DMT_DWT_EN_CTRL_ADDR(base)   ((base) + 0x2000UL + 0x028UL)

/* Register description: TAG每个way是否可查询控制
   Bit domain definition UNION:  SOC_SC_HAZARD_OPT_CTRL_UNION */
#define SOC_SC_HAZARD_OPT_CTRL_ADDR(base)   ((base) + 0x2000UL + 0x02CUL)

/* Register description: 控制每个way的cache line分配
   Bit domain definition UNION:  SOC_GLB_WAY_EN_UNION */
#define SOC_SC_GLB_WAY_EN_ADDR(base)           ((base) + 0x2000UL + 0x030UL)

/* Register description: 是否作为syncbuf使用控制
   Bit domain definition UNION:  SOC_SC_SYNCBUF_USED_WAY_UNION */
#define SOC_SC_SYNCBUF_USED_WAY_ADDR(base)  ((base) + 0x2000UL + 0x034UL)

/* Register description: TAG每个way是否可查询控制
   Bit domain definition UNION:  SOC_TAG_GLB_WAY_SEARCH_UNION */
#define SOC_SC_TAG_GLB_WAY_SEARCH_ADDR(base)   ((base) + 0x2000UL + 0x038UL)

/* Register description: SF每个way是否可查询控制
   Bit domain definition UNION:  SOC_SC_SF_GLB_WAY_SEARCH_UNION */
#define SOC_SC_SF_GLB_WAY_SEARCH_ADDR(base)    ((base) + 0x2000UL + 0x03CUL)

/* Register description: 各MPAM的way_enable_bitmap
   Bit domain definition UNION:  SOC_SC_MPAM_WAY_ALLC_UNION */
#define SOC_SC_MPAM_WAY_ALLC_ADDR(base, mpam_idx) ((base) + 0x2000UL + 0x040UL + (mpam_idx) * 0x4UL)

/* Register description: 全局SC BYPASS
   Bit domain definition UNION:  SOC_GLB_SC_BYPASS_UNION */
#define SOC_GLB_SC_BYPASS_ADDR(base)        ((base) + 0x2000UL + 0x080UL)

/* Register description: 全局奇偶校验功能使能
   Bit domain definition UNION:  SOC_GLB_PARITY_EN_UNION */
#define SOC_GLB_PARITY_EN_ADDR(base)        ((base) + 0x2000UL + 0x084UL)

/* Register description: CPU接口工作模式配置
   Bit domain definition UNION:  SOC_SC_CHI_WORK_MODE_UNION */
#define SOC_SC_CHI_WORK_MODE_ADDR(base)     ((base) + 0x2000UL + 0x088UL)

/* Register description: CPU接口工作模式配置
   Bit domain definition UNION:  SOC_POC_EXCL_EVENT_CTRL_UNION */
#define SOC_POC_EXCL_EVENT_CTRL_ADDR(base)  ((base) + 0x2000UL + 0x08CUL)

/* Register description: 全局allocate policy配置寄存器
   Bit domain definition UNION:  SOC_SC_TPIPE_ALLC_PLC_UNION */
#define SOC_SC_TPIPE_ALLC_PLC_ADDR(base)    ((base) + 0x2000UL + 0x090UL)

/* Register description: BIQ循环次数配置寄存器
   Bit domain definition UNION:  SOC_SC_TPIPE_BIQ_MAX_UNION */
#define SOC_SC_TPIPE_BIQ_MAX_ADDR(base)     ((base) + 0x2000UL + 0x094UL)

/* Register description: TPIPE投机访问DMEM使能
   Bit domain definition UNION:  SOC_SC_TPIPE_DMEM_SPEC_EN_UNION */
#define SOC_SC_TPIPE_DMEM_SPEC_EN_ADDR(base) ((base) + 0x2000UL + 0x098UL)

/* Register description: TPIPE投机读配置
   Bit domain definition UNION:  SOC_SC_TPIPE_SPEC_CTRL_UNION */
#define SOC_SC_TPIPE_SPEC_CTRL_ADDR(base)   ((base) + 0x2000UL + 0x09CUL)

/* Register description: TPIPE投机访问DMEM使能
   Bit domain definition UNION:  SOC_SC_TPIPE_DDR_SPEC_EN_UNION */
#define SOC_SC_TPIPE_DDR_SPEC_EN_ADDR(base) ((base) + 0x2000UL + 0x0A0UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_TPIPE_ECC_FLUSH_CTRL_UNION */
#define SOC_SC_TPIPE_ECC_FLUSH_CTRL_ADDR(base) ((base) + 0x2000UL + 0x0A4UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_BECQ_CTRL0_UNION */
#define SOC_SC_BECQ_CTRL0_ADDR(base)        ((base) + 0x2000UL + 0x100UL)

/* Register description: dmemif数据去往FECQ disable
   Bit domain definition UNION:  SOC_SC_DMEM2FECQ_DIS_UNION */
#define SOC_SC_DMEM2FECQ_DIS_ADDR(base)     ((base) + 0x2000UL + 0x104UL)

/* Register description: mstif数据去往FECQ disable
   Bit domain definition UNION:  SOC_SC_MST2FECQ_DIS_UNION */
#define SOC_SC_MST2FECQ_DIS_ADDR(base)      ((base) + 0x2000UL + 0x108UL)

/* Register description: STASH特性使能控制
   Bit domain definition UNION:  SOC_SC_STASH_ABANDON_EN_UNION */
#define SOC_SC_STASH_ABANDON_EN_ADDR(base)  ((base) + 0x2000UL + 0x200UL)

/* Register description: BUPBUF通路，gid bypass的VACMO拦截
   Bit domain definition UNION:  SOC_SC_BYPIPE_CMO_FECQ_SEL_UNION */
#define SOC_SC_BYPIPE_CMO_FECQ_SEL_ADDR(base) ((base) + 0x2000UL + 0x204UL)

/* Register description: 投机读功能bypass
   Bit domain definition UNION:  SOC_SC_SEPCRD_BYPASS_UNION */
#define SOC_SC_SEPCRD_BYPASS_ADDR(base)     ((base) + 0x2000UL + 0x208UL)

/* Register description: FEDB旁路配置
   Bit domain definition UNION:  SOC_SC_FEDB_BYP_CFG_UNION */
#define SOC_SC_FEDB_BYP_CFG_ADDR(base)      ((base) + 0x2000UL + 0x300UL)

/* Register description: BEDB旁路配置
   Bit domain definition UNION:  SOC_SC_BEDB_FUNC_BYP_UNION */
#define SOC_SC_BEDB_FUNC_BYP_ADDR(base)     ((base) + 0x2000UL + 0x304UL)

/* Register description: DMEM配置寄存器0
   Bit domain definition UNION:  SOC_SC_DMEM_CFG0_UNION */
#define SOC_SC_DMEM_CFG0_ADDR(base)         ((base) + 0x2000UL + 0x308UL)

/* Register description: mstif数据满时候去往FECQ disable
   Bit domain definition UNION:  SOC_SC_MST_FULL_TURNOVER_DIS_UNION */
#define SOC_SC_MST_FULL_TURNOVER_DIS_ADDR(base) ((base) + 0x2000UL + 0x400UL)

/* Register description: SC SDM PCMT范围控制
   Bit domain definition UNION:  SOC_SC_SDM_PCNT_MODE_UNION */
#define SOC_SC_SDM_PCNT_MODE_ADDR(base)     ((base) + 0x2000UL + 0x500UL)

/* Register description: 全局age配置寄存器
   Bit domain definition UNION:  SOC_SC_GLB_AGE_CFG_UNION */
#define SOC_SC_GLB_AGE_CFG_ADDR(base)       ((base) + 0x2000UL + 0x504UL)

/* Register description: 各模式下NO VICTIM FLUSH配置寄存器
   Bit domain definition UNION:  SOC_SC_NO_VICTIM_FLUSH_CFG_UNION */
#define SOC_SC_NO_VICTIM_FLUSH_CFG_ADDR(base) ((base) + 0x2000UL + 0x508UL)

/* Register description: 时钟CKG控制
   Bit domain definition UNION:  SOC_SC_CKG_CTRL0_UNION */
#define SOC_SC_CKG_CTRL0_ADDR(base)         ((base) + 0x2000UL + 0x520UL)

/* Register description: 时钟CKG控制
   Bit domain definition UNION:  SOC_SC_CKG_CTRL1_UNION */
#define SOC_SC_CKG_CTRL1_ADDR(base)         ((base) + 0x2000UL + 0x524UL)

/* Register description: GLB配置空间pgid寄存器的安全访问控制
   Bit domain definition UNION:  SOC_SC_CFG_GID_SEC_CTRL_UNION */
#define SOC_SC_CFG_GID_SEC_CTRL_ADDR(base)     ((base) + 0x2000UL + 0x600UL)

/* Register description: GLB配置空间pgid寄存器的安全访问控制
   Bit domain definition UNION:  SOC_SC_CFG_GID_SEC_CTRL1_UNION */
#define SOC_SC_CFG_GID_SEC_CTRL1_ADDR(base)    ((base) + 0x2000UL + 0x604UL)

/* Register description: GLB配置空间cgid寄存器的安全访问控制
   Bit domain definition UNION:  SOC_SC_CFG_CGID_SEC_CTRL_UNION */
#define SOC_SC_CFG_CGID_SEC_CTRL_ADDR(base)    ((base) + 0x2000UL + 0x608UL)

/* Register description: SC secure boot lock控制
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_CTRL0_UNION */
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_ADDR(base) ((base) + 0x2000UL + 0x700UL)

/* Register description: SC secure boot lock控制
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_CTRL1_UNION */
#define SOC_SC_SEC_BOOT_LOCK_CTRL1_ADDR(base) ((base) + 0x2000UL + 0x704UL)

/* Register description: SC secure boot lock状态
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_STATUS0_UNION */
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_ADDR(base) ((base) + 0x2000UL + 0x708UL)

/* Register description: SC secure boot lock状态
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_STATUS1_UNION */
#define SOC_SC_SEC_BOOT_LOCK_STATUS1_ADDR(base) ((base) + 0x2000UL + 0x70CUL)

/* Register description: 安全鉴权时是否overwrite Ebit位
   Bit domain definition UNION:  SOC_SC_EBIT_OVERWRITE_UNION */
#define SOC_SC_EBIT_OVERWRITE_ADDR(base)    ((base) + 0x2000UL + 0x710UL)

/* Register description: GLB配置空间pgid寄存器的drop处理方式控制
   Bit domain definition UNION:  SOC_CFG_PGID_DROP_EN0_UNION */
#define SOC_CFG_PGID_DROP_EN0_ADDR(base)    ((base) + 0x2000UL + 0x714UL)

/* Register description: GLB配置空间pgid寄存器的drop处理方式控制
   Bit domain definition UNION:  SOC_CFG_PGID_DROP_EN1_UNION */
#define SOC_CFG_PGID_DROP_EN1_ADDR(base)    ((base) + 0x2000UL + 0x718UL)

/* Register description: 特殊鉴权类安全控制
   Bit domain definition UNION:  SOC_SC_SCC_SEC_CTRL_UNION */
#define SOC_SC_SCC_SEC_CTRL_ADDR(base)      ((base) + 0x2000UL + 0x71CUL)

/* Register description: 安全鉴权失败控制RESPERR返回
   Bit domain definition UNION:  SOC_SC_SECFAIL_RESPERR_DIS_UNION */
#define SOC_SC_SECFAIL_RESPERR_DIS_ADDR(base) ((base) + 0x2000UL + 0x720UL)

/* Register description: DMEM ECC BYPASS控制
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_BYP_UNION */
#define SOC_SC_DMEM_ECC_BYP_ADDR(base)      ((base) + 0x2000UL + 0x724UL)

/* Register description: DMEMIF的RESPERR控制
   Bit domain definition UNION:  SOC_SC_DMEMIF_RESPERR_CTRL_UNION */
#define SOC_SC_DMEMIF_RESPERR_CTRL_ADDR(base) ((base) + 0x2000UL + 0x728UL)

/* Register description: SC配置通路MID权限控制寄存器
   Bit domain definition UNION:  SOC_SC_CFG_MID_CTRL_UNION */
#define SOC_SC_CFG_MID_CTRL_ADDR(base, cfg_mid_idx) (base) + 0x2000 + 0x730 + 0x4 * (cfg_mid_idx)

/* Register description: 安全写非安全MID控制
   Bit domain definition UNION:  SOC_SC_MID_TRUST_WR_NSTRUST_UNION */
#define SOC_SC_MID_TRUST_WR_NSTRUST_ADDR(base, mid_group_idx) ((base) + 0x2000UL + 0x800UL + (mid_group_idx) * 0x4UL)

/* Register description: 特殊鉴权类安全控制
   Bit domain definition UNION:  SOC_SC_DRC_SEC_CTRL_UNION */
#define SOC_SC_DRC_SEC_CTRL_ADDR(base)      ((base) + 0x2000UL + 0x820UL)

/* Register description: 冗余备份寄存器
   Bit domain definition UNION:  SOC_SC_DUMMY_REG2_UNION */
#define SOC_SC_DUMMY_REG2_ADDR(base)        ((base) + 0x2000UL + 0x900UL)

/* Register description: SC secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_GLB_MASK_UNION */
#define SOC_SC_ABNML_INT_S_GLB_MASK_ADDR(base) ((base) + 0x2000UL + 0xA00UL)

/* Register description: SC secure abnormal interrupt clear register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_CLR_UNION */
#define SOC_SC_ABNML_INT_S_CLR_ADDR(base)   ((base) + 0x2000UL + 0xA04UL)

/* Register description: SC secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_MASK_UNION */
#define SOC_SC_ABNML_INT_S_MASK_ADDR(base)  ((base) + 0x2000UL + 0xA08UL)

/* Register description: SC secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_DIS_UNION */
#define SOC_SC_ABNML_INT_S_DIS_ADDR(base)   ((base) + 0x2000UL + 0xA0CUL)

/* Register description: SC secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_ORG_STATUS_UNION */
#define SOC_SC_ABNML_INT_S_ORG_STATUS_ADDR(base) ((base) + 0x2000UL + 0xA10UL)

/* Register description: SC secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_MASK_STATUS_UNION */
#define SOC_SC_ABNML_INT_S_MASK_STATUS_ADDR(base) ((base) + 0x2000UL + 0xA14UL)

/* Register description: SC secure abnormal interrupt type register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_TYPE_UNION */
#define SOC_SC_ABNML_INT_S_TYPE_ADDR(base)  ((base) + 0x2000UL + 0xA18UL)

/* Register description: SC secure abnormal interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_INFO_UNION */
#define SOC_SC_ABNML_INT_S_INFO_ADDR(base, dfx_info_num) ((base) + 0x2000UL + 0xA20UL + (dfx_info_num) * 0x4UL)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_GLB_MASK_UNION */
#define SOC_SC_PARITY_INT_GLB_MASK_ADDR(base) ((base) + 0x2000UL + 0xA40UL)

/* Register description: SC dlock interrupt clear register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_CLR_UNION */
#define SOC_SC_PARITY_INT_CLR_ADDR(base)    ((base) + 0x2000UL + 0xA44UL)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_MASK_UNION */
#define SOC_SC_PARITY_INT_MASK_ADDR(base)   ((base) + 0x2000UL + 0xA48UL)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_DIS_UNION */
#define SOC_SC_PARITY_INT_DIS_ADDR(base)    ((base) + 0x2000UL + 0xA4CUL)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_ORG_STATUS_UNION */
#define SOC_SC_PARITY_INT_ORG_STATUS_ADDR(base) ((base) + 0x2000UL + 0xA50UL)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_MASK_STATUS_UNION */
#define SOC_SC_PARITY_INT_MASK_STATUS_ADDR(base) ((base) + 0x2000UL + 0xA54UL)

/* Register description: SC dlock interrupt type register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_TYPE_UNION */
#define SOC_SC_PARITY_INT_TYPE_ADDR(base)   ((base) + 0x2000UL + 0xA58UL)

/* Register description: SC dlock interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_INFO_UNION */
#define SOC_SC_PARITY_INT_INFO_ADDR(base, dfx_info_num) ((base) + 0x2000UL + 0xA60UL + (dfx_info_num) * 0x4UL)

/* Register description: SC DFX中断disable
   Bit domain definition UNION:  SOC_SC_DFX_INT_DISABLE_UNION */
#define SOC_SC_DFX_INT_DISABLE_ADDR(base)   ((base) + 0x2000UL + 0xA80UL)

/* Register description: SC debug port register0.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_IN0_UNION */
#define SOC_SC_DBG_PORT_IN0_ADDR(base)      ((base) + 0x2000UL + 0xB00UL)

/* Register description: SC debug port register1.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_IN1_UNION */
#define SOC_SC_DBG_PORT_IN1_ADDR(base)      ((base) + 0x2000UL + 0xB04UL)

/* Register description: SC debug port register2.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_IN2_UNION */
#define SOC_SC_DBG_PORT_IN2_ADDR(base)      ((base) + 0x2000UL + 0xB08UL)

/* Register description: SC debug port register.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_OUT_UNION */
#define SOC_SC_DBG_PORT_OUT_ADDR(base, dbg_info_num) ((base) + 0x2000UL + 0xB10UL + (dbg_info_num) * 0x4UL)

/* Register description: PMU统计FEDB BUF选择
   Bit domain definition UNION:  SOC_SC_PMU_FEDB_BUF_SEL_UNION */
#define SOC_SC_PMU_FEDB_BUF_SEL_ADDR(base)  ((base) + 0x2000UL + 0xC04UL)

/* Register description: PMU统计FEDB BUF阈值
   Bit domain definition UNION:  SOC_SC_PMU_FEDB_BUF_TH_UNION */
#define SOC_SC_PMU_FEDB_BUF_TH_ADDR(base)   ((base) + 0x2000UL + 0xC08UL)

/* Register description: PMU统计FECQ BUF阈值
   Bit domain definition UNION:  SOC_SC_PMU_FECQ_BUF_TH_UNION */
#define SOC_SC_PMU_FECQ_BUF_TH_ADDR(base, sc_fecq_num) ((base) + 0x2000UL + 0xC10UL + (sc_fecq_num) * 0x04UL)

/* Register description: PMU统计TPIPE投机失败类型
   Bit domain definition UNION:  SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_UNION */
#define SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_ADDR(base) ((base) + 0x2000UL + 0xC30UL)

/* Register description: PMU统计TPIPE投机失败类型
   Bit domain definition UNION:  SOC_SC_PMU_TPIPESPEC_REQ_TYPE_UNION */
#define SOC_SC_PMU_TPIPESPEC_REQ_TYPE_ADDR(base) ((base) + 0x2000UL + 0xC34UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_TH_CTRL_UNION */
#define SOC_SC_PMU_BECQ_TH_CTRL_ADDR(base)  ((base) + 0x2000UL + 0xC38UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_TAG_HIT_ST_UNION */
#define SOC_SC_PMU_TAG_HIT_ST_ADDR(base)    ((base) + 0x2000UL + 0xC3CUL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_FSM_EN0_UNION */
#define SOC_SC_PMU_BECQ_FSM_EN0_ADDR(base, becq_pmu_fsm) ((base) + 0x2000UL + 0xC40UL + (becq_pmu_fsm) * 0x4UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_FSM_EN1_UNION */
#define SOC_SC_PMU_BECQ_FSM_EN1_ADDR(base, becq_pmu_fsm) ((base) + 0x2000UL + 0xC50UL + (becq_pmu_fsm) * 0x4UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BYPBUF_TH_UNION */
#define SOC_SC_PMU_BYPBUF_TH_ADDR(base)     ((base) + 0x2000UL + 0xC68UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_MSTIF_TH_UNION */
#define SOC_SC_PMU_MSTIF_TH_ADDR(base)      ((base) + 0x2000UL + 0xC6CUL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_DMEMIF_TH_UNION */
#define SOC_SC_PMU_DMEMIF_TH_ADDR(base)     ((base) + 0x2000UL + 0xC70UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_GID_UNION */
#define SOC_SC_PMU_FLT_GID_ADDR(base)       ((base) + 0x2000UL + 0xC74UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_MID_UNION */
#define SOC_SC_PMU_FLT_MID_ADDR(base)       ((base) + 0x2000UL + 0xC78UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_MPAM_UNION */
#define SOC_SC_PMU_FLT_MPAM_ADDR(base)      ((base) + 0x2000UL + 0xC7CUL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_PRI_UNION */
#define SOC_SC_PMU_FLT_PRI_ADDR(base)       ((base) + 0x2000UL + 0xC80UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_TPIPE_HAZ_TYPE_UNION */
#define SOC_SC_PMU_TPIPE_HAZ_TYPE_ADDR(base) ((base) + 0x2000UL + 0xC88UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_MST2SN_FLT_UNION */
#define SOC_SC_PMU_MST2SN_FLT_ADDR(base)    ((base) + 0x2000UL + 0xC8CUL)

/* Register description: PMU统计BECQ占用数阈值设置寄存器
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_SLOT_TH_UNION */
#define SOC_SC_PMU_BECQ_SLOT_TH_ADDR(base)  ((base) + 0x2000UL + 0xC94UL)

/* Register description: PMU统计来自SC的QOS_ALLOW
   Bit domain definition UNION:  SOC_SC_PMU_QOSALLOW_SC_UNION */
#define SOC_SC_PMU_QOSALLOW_SC_ADDR(base)   ((base) + 0x2000UL + 0xC98UL)

/* Register description: PMU统计FECQ反压时间过滤条件
   Bit domain definition UNION:  SOC_SC_PMU_FECQ_FLT_UNION */
#define SOC_SC_PMU_FECQ_FLT_ADDR(base)      ((base) + 0x2000UL + 0xC9CUL)

/* Register description: PMU统计按照LPID过滤条件
   Bit domain definition UNION:  SOC_SC_PMU_LPID_FLT_UNION */
#define SOC_SC_PMU_LPID_FLT_ADDR(base)      ((base) + 0x2000UL + 0xCA0UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_REQ_OPC_UNION */
#define SOC_SC_PMU_FLT_REQ_OPC_ADDR(base)   ((base) + 0x2000UL + 0xCA4UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_SNP_OPC_UNION */
#define SOC_SC_PMU_FLT_SNP_OPC_ADDR(base)   ((base) + 0x2000UL + 0xCA8UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_SCHINT_UNION */
#define SOC_SC_PMU_FLT_SCHINT_ADDR(base)    ((base) + 0x2000UL + 0xCACUL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_PAF_UNION */
#define SOC_SC_PMU_FLT_PAF_ADDR(base)       ((base) + 0x2000UL + 0xCB0UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_FECQ_ID_UNION */
#define SOC_SC_PMU_FLT_FECQ_ID_ADDR(base)   ((base) + 0x2000UL + 0xCB4UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_SNP_CTRL0_UNION */
#define SOC_SC_PMU_FLT_SNP_CTRL0_ADDR(base) ((base) + 0x2000UL + 0xCB8UL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_SRBUF_TH_UNION */
#define SOC_SC_PMU_SRBUF_TH_ADDR(base)      ((base) + 0x2000UL + 0xCBCUL)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_SNP_SMP_TH_UNION */
#define SOC_SC_PMU_SNP_SMP_TH_ADDR(base)    ((base) + 0x2000UL + 0xCC0UL)

/* Register description: SC PMU event counter register.
   Bit domain definition UNION:  SOC_SC_PMU_EVCNT_UNION */
#define SOC_SC_PMU_EVCNT_ADDR(base, sc_pmu_idx) ((base) + 0x2000UL + 0xD80UL + (sc_pmu_idx) * 0x4UL)

/* Register description: SC PMU event counter shadow register.
   Bit domain definition UNION:  SOC_SC_PMU_EVSVR_UNION */
#define SOC_SC_PMU_EVSVR_ADDR(base, sc_pmu_idx) ((base) + 0x2000UL + 0xDA0UL + (sc_pmu_idx) * 0x4UL)

/* Register description: SC PMU event type set register.
   Bit domain definition UNION:  SOC_SC_PMU_EVTYPE_UNION */
#define SOC_SC_PMU_EVTYPE_ADDR(base, sc_pmu_idx) ((base) + 0x2000UL + 0xDC0UL + (sc_pmu_idx) * 0x4UL)

/* Register description: SC PMU event counter enable register.
   Bit domain definition UNION:  SOC_SC_PMU_CNTEN_UNION */
#define SOC_SC_PMU_CNTEN_ADDR(base)         ((base) + 0x2000UL + 0xDE0UL)

/* Register description: SC PMU event counter overflow status register.
   Bit domain definition UNION:  SOC_SC_PMU_OV_UNION */
#define SOC_SC_PMU_OV_ADDR(base)            ((base) + 0x2000UL + 0xDE4UL)

/* Register description: SC PMU config register.
   Bit domain definition UNION:  SOC_SC_PMU_CFG_UNION */
#define SOC_SC_PMU_CFG_ADDR(base)           ((base) + 0x2000UL + 0xDE8UL)

/* Register description: SC PMU capture register.
   Bit domain definition UNION:  SOC_SC_PMU_CAPR_UNION */
#define SOC_SC_PMU_CAPR_ADDR(base)          ((base) + 0x2000UL + 0xDECUL)

/* Register description: SC pmu interrupt control register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_GLB_MASK_UNION */
#define SOC_SC_PMU_INT_GLB_MASK_ADDR(base)  ((base) + 0x2000UL + 0xDF0UL)

/* Register description: SC pmu interrupt clear register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_CLR_UNION */
#define SOC_SC_PMU_INT_CLR_ADDR(base)       ((base) + 0x2000UL + 0xDF4UL)

/* Register description: SC pmu interrupt control register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_MASK_UNION */
#define SOC_SC_PMU_INT_MASK_ADDR(base)      ((base) + 0x2000UL + 0xDF8UL)

/* Register description: SC pmu interrupt control register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_DIS_UNION */
#define SOC_SC_PMU_INT_DIS_ADDR(base)       ((base) + 0x2000UL + 0xDFCUL)

/* Register description: SC pmu interrupt status register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_ORG_STATUS_UNION */
#define SOC_SC_PMU_INT_ORG_STATUS_ADDR(base) ((base) + 0x2000UL + 0xE00UL)

/* Register description: SC pmu interrupt status register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_MASK_STATUS_UNION */
#define SOC_SC_PMU_INT_MASK_STATUS_ADDR(base) ((base) + 0x2000UL + 0xE04UL)

/* Register description: TRAM低功耗参数
   Bit domain definition UNION:  SOC_SC_TMEM_SLP_PARAM_UNION */
#define SOC_SC_TMEM_SLP_PARAM_ADDR(base)    ((base) + 0x2000UL + 0xF00UL)

/* Register description: DRAM低功耗参数
   Bit domain definition UNION:  SOC_SC_DMEM_SLP_PARAM_UNION */
#define SOC_SC_DMEM_SLP_PARAM_ADDR(base)    ((base) + 0x2000UL + 0xF04UL)

/* Register description: SRAM低功耗参数
   Bit domain definition UNION:  SOC_SC_SMEM_SLP_PARAM_UNION */
#define SOC_SC_SMEM_SLP_PARAM_ADDR(base)    ((base) + 0x2000UL + 0xF08UL)

/* Register description: TRAM低功耗静态控制0
   Bit domain definition UNION:  SOC_SC_TMEM_STA_CFG0_UNION */
#define SOC_SC_TMEM_STA_CFG0_ADDR(base)     ((base) + 0x2000UL + 0xF20UL)

/* Register description: TRAM低功耗静态控制1
   Bit domain definition UNION:  SOC_SC_TMEM_STA_CFG1_UNION */
#define SOC_SC_TMEM_STA_CFG1_ADDR(base)     ((base) + 0x2000UL + 0xF24UL)

/* Register description: DRAM低功耗静态控制0
   Bit domain definition UNION:  SOC_SC_DMEM_STA_CFG0_UNION */
#define SOC_SC_DMEM_STA_CFG0_ADDR(base)     ((base) + 0x2000UL + 0xF28UL)

/* Register description: DRAM低功耗静态控制1
   Bit domain definition UNION:  SOC_SC_DMEM_STA_CFG1_UNION */
#define SOC_SC_DMEM_STA_CFG1_ADDR(base)     ((base) + 0x2000UL + 0xF2CUL)

/* Register description: SRAM低功耗静态控制0
   Bit domain definition UNION:  SOC_SC_SMEM_STA_CFG0_UNION */
#define SOC_SC_SMEM_STA_CFG0_ADDR(base)     ((base) + 0x2000UL + 0xF30UL)

/* Register description: SRAM低功耗静态控制1
   Bit domain definition UNION:  SOC_SC_SMEM_STA_CFG1_UNION */
#define SOC_SC_SMEM_STA_CFG1_ADDR(base)     ((base) + 0x2000UL + 0xF34UL)

/* Register description: Memory低功耗动态控制0
   Bit domain definition UNION:  SOC_SC_MEM_LP_CTRL0_UNION */
#define SOC_SC_MEM_LP_CTRL0_ADDR(base)      ((base) + 0x2000UL + 0xF40UL)

/* Register description: Memory低功耗动态控制1
   Bit domain definition UNION:  SOC_SC_MEM_LP_CTRL1_UNION */
#define SOC_SC_MEM_LP_CTRL1_ADDR(base)      ((base) + 0x2000UL + 0xF44UL)

/* Register description: Memory低功耗动态控制2
   Bit domain definition UNION:  SOC_SC_MEM_LP_CTRL2_UNION */
#define SOC_SC_MEM_LP_CTRL2_ADDR(base)      ((base) + 0x2000UL + 0xF48UL)

/* Register description: TMEM低功耗动态控制
   Bit domain definition UNION:  SOC_SC_TMEM_LP_SLP_CFG_UNION */
#define SOC_SC_TMEM_LP_SLP_CFG_ADDR(base)   ((base) + 0x2000UL + 0xF60UL)

/* Register description: DMEM低功耗动态控制
   Bit domain definition UNION:  SOC_SC_DMEM_LP_SLP_CFG_UNION */
#define SOC_SC_DMEM_LP_SLP_CFG_ADDR(base)   ((base) + 0x2000UL + 0xF64UL)

/* Register description: SMEM低功耗动态控制
   Bit domain definition UNION:  SOC_SC_SMEM_LP_SLP_CFG_UNION */
#define SOC_SC_SMEM_LP_SLP_CFG_ADDR(base)   ((base) + 0x2000UL + 0xF68UL)

/* Register description: TMEM上下电控制寄存器
   Bit domain definition UNION:  SOC_SC_TMEM_WAY_PWRUP_UNION */
#define SOC_SC_TMEM_WAY_PWRUP_ADDR(base)    ((base) + 0x2000UL + 0xF80UL)

/* Register description: DMEM上下电控制寄存器
   Bit domain definition UNION:  SOC_SC_DMEM_WAY_PWRUP_UNION */
#define SOC_SC_DMEM_WAY_PWRUP_ADDR(base)    ((base) + 0x2000UL + 0xF84UL)

/* Register description: SMEM上下电控制寄存器
   Bit domain definition UNION:  SOC_SC_SMEM_WAY_PWRUP_UNION */
#define SOC_SC_SMEM_WAY_PWRUP_ADDR(base)    ((base) + 0x2000UL + 0xF88UL)

/* Register description: TMEM初始化控制寄存器
   Bit domain definition UNION:  SOC_SC_TMEM_WAY_INIT_UNION */
#define SOC_SC_TMEM_WAY_INIT_ADDR(base)     ((base) + 0x2000UL + 0xFA0UL)

/* Register description: DMEM初始化控制寄存器
   Bit domain definition UNION:  SOC_SC_DMEM_WAY_INIT_UNION */
#define SOC_SC_DMEM_WAY_INIT_ADDR(base)     ((base) + 0x2000UL + 0xFA4UL)

/* Register description: SMEM初始化控制寄存器
   Bit domain definition UNION:  SOC_SC_SMEM_WAY_INIT_UNION */
#define SOC_SC_SMEM_WAY_INIT_ADDR(base)     ((base) + 0x2000UL + 0xFA8UL)

/* Register description: DMEM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_DMEM_SPC_UNION */
#define SOC_SC_DMEM_SPC_ADDR(base)          ((base) + 0x2000UL + 0xFC0UL)

/* Register description: BEDB的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_BEDB_SPC_UNION */
#define SOC_SC_BEDB_SPC_ADDR(base)          ((base) + 0x2000UL + 0xFC4UL)

/* Register description: VICTIM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_VICTIM_SPC_UNION */
#define SOC_SC_VICTIM_SPC_ADDR(base)        ((base) + 0x2000UL + 0xFC8UL)

/* Register description: SFRAM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_SFRAM_SPC_UNION */
#define SOC_SC_SFRAM_SPC_ADDR(base)         ((base) + 0x2000UL + 0xFCCUL)

/* Register description: TAGRAM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_TAGRAM_SPC_UNION */
#define SOC_SC_TAGRAM_SPC_ADDR(base)        ((base) + 0x2000UL + 0xFD0UL)

/* Register description: LPC Delay时间
   Bit domain definition UNION:  SOC_SC_LPC_DELAY_TIME_UNION */
#define SOC_SC_LPC_DELAY_TIME_ADDR(base)    ((base) + 0x2000UL + 0xFD4UL)

/* Register description: CGID cache使用容量统计
   Bit domain definition UNION:  SOC_SC_CGID_CNT_UNION */
#define SOC_SC_CGID_CNT_ADDR(base, cgid_idx) ((base) + 0x4000UL + (cgid_idx) * 0x8UL)

/* Register description: CGID Bypass通路切换状态
   Bit domain definition UNION:  SOC_SC_CGID_BYP_SWITCH_STATUS_UNION */
#define SOC_SC_CGID_BYP_SWITCH_STATUS_ADDR(base, cgid_idx) ((base) + 0x4000UL + 0x004UL + (cgid_idx) * 0x8UL)

/* Register description: PGID Bypass通路切换状态
   Bit domain definition UNION:  SOC_SC_GID_BYP_SWITCH_STATUS_UNION */
#define SOC_SC_GID_BYP_SWITCH_STATUS_ADDR(base, pgid_idx) ((base) + 0x4000UL + 0x080UL + (pgid_idx) * 0x4UL)

/* Register description: 业务统计count
   Bit domain definition UNION:  SOC_SC_STATIS_CNT_IN_UNION */
#define SOC_SC_STATIS_CNT_IN_ADDR(base, sc_statis_num) ((base) + 0x4000UL + 0x180UL + (sc_statis_num) * 0x8UL)

/* Register description: 业务统计count
   Bit domain definition UNION:  SOC_SC_STATIS_CNT_OUT_UNION */
#define SOC_SC_STATIS_CNT_OUT_ADDR(base, sc_statis_num) ((base) + 0x4000UL + 0x184UL + (sc_statis_num) * 0x8UL)

/* Register description: CMOQ quota cnt
   Bit domain definition UNION:  SOC_SC_CMOQ_QUOTA_CNT_UNION */
#define SOC_SC_CMOQ_QUOTA_CNT_ADDR(base)    ((base) + 0x4000UL + 0x1A0UL)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_TAGRAM_LP_STATUS_UNION */
#define SOC_SC_TAGRAM_LP_STATUS_ADDR(base)  ((base) + 0x6000UL)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_SFRAM_LP_STATUS_UNION */
#define SOC_SC_SFRAM_LP_STATUS_ADDR(base)   ((base) + 0x6004UL)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_DRAM_LP_STATUS_UNION */
#define SOC_SC_DRAM_LP_STATUS_ADDR(base)    ((base) + 0x6008UL)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_TAGRAM_LPC_DFX0_UNION */
#define SOC_SC_TAGRAM_LPC_DFX0_ADDR(base)   ((base) + 0x600CUL)

/* Register description: SFRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_SFRAM_LPC_DFX0_UNION */
#define SOC_SC_SFRAM_LPC_DFX0_ADDR(base)    ((base) + 0x6010UL)

/* Register description: DRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_DRAM_LPC_DFX0_UNION */
#define SOC_SC_DRAM_LPC_DFX0_ADDR(base)     ((base) + 0x6014UL)

/* Register description: SMQ状态寄存器
   Bit domain definition UNION:  SOC_SC_SMQ_STATUS_UNION */
#define SOC_SC_SMQ_STATUS_ADDR(base)        ((base) + 0x6018UL)

/* Register description: PGID配置寄存器,业务master也可访问
   Bit domain definition UNION:  SOC_SC_GID_CFG_UNION */
#define SOC_SC_GID_CFG_ADDR(base, pgid_idx) ((base) + 0xC000UL + (pgid_idx) * 4)

/* Register description: 全局安全region鉴权控制
   Bit domain definition UNION:  SOC_SC_GLB_SEC_REG_CTRL_UNION */
#define SOC_SC_GLB_SEC_REG_CTRL_ADDR(base)     ((base) + 0x8000UL + 0x2010UL)

/* Register description: 安全region LOCK加锁
   Bit domain definition UNION:  SOC_SEC_RGN_LOCK_SET_UNION */
#define SOC_SEC_RGN_LOCK_SET_ADDR(base)     ((base) + 0x8000UL + 0x2014UL)

/* Register description: 安全region LOCK解锁
   Bit domain definition UNION:  SOC_SEC_RGN_LOCK_CLR_UNION */
#define SOC_SEC_RGN_LOCK_CLR_ADDR(base)     ((base) + 0x8000UL + 0x2018UL)

/* Register description: 安全region LOCK状态
   Bit domain definition UNION:  SOC_SEC_RGN_LOCK_ST_UNION */
#define SOC_SEC_RGN_LOCK_ST_ADDR(base)      ((base) + 0x8000UL + 0x201CUL)

/* Register description: 安全region相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_CTRL_UNION */
#define SOC_SC_SEC_RGN_CTRL_ADDR(base, S)      (base) + 0x8000 + 0x2100 + 16 * (S)

/* Register description: 安全region地址相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_ADDR_CTRL_UNION */
#define SOC_SC_SEC_RGN_ADDR_CTRL_ADDR(base, S) (base) + 0x8000 + 0x2104 + 16 * (S)

/* Register description: 安全region读MID相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_MID_CTRL_R_UNION */
#define SOC_SC_SEC_RGN_MID_CTRL_R_ADDR(base, S) (base) + 0x8000 + 0x2108 + 16 * (S)

/* Register description: 安全region写MID相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_MID_CTRL_W_UNION */
#define SOC_SC_SEC_RGN_MID_CTRL_W_ADDR(base, S) (base) + 0x8000 + 0x210C + 16 * (S)

/* Register description: SYNCBUF secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_ADDR(base) ((base) + 0x8000UL + 0x2230UL)

/* Register description: SYNCBUF secure abnormal interrupt clear register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_CLR_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_CLR_ADDR(base) ((base) + 0x8000UL + 0x2234UL)

/* Register description: SYNCBUF secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_MASK_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_MASK_ADDR(base) ((base) + 0x8000UL + 0x2238UL)

/* Register description: SYNCBUF secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_DIS_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_DIS_ADDR(base) ((base) + 0x8000UL + 0x223CUL)

/* Register description: SYNCBUF secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_ADDR(base) ((base) + 0x8000UL + 0x2240UL)

/* Register description: SYNCBUF secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_ADDR(base) ((base) + 0x8000UL + 0x2244UL)

/* Register description: SYNCBUF secure abnormal interrupt type register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_TYPE_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_TYPE_ADDR(base) ((base) + 0x8000UL + 0x2248UL)

/* Register description: SYNCBUF secure abnormal interrupt info0 register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_INFO_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_INFO_ADDR(base, dfx_info_num) ((base) + 0x8000UL + 0x2250UL + (dfx_info_num) * 0x4UL)

/* Register description: 全局的Remap使能控制
   Bit domain definition UNION:  SOC_GLB_REMAP_CTRL_UNION */
#define SOC_GLB_REMAP_CTRL_ADDR(base)       ((base) + 0x8000UL + 0x2400UL)

/* Register description: 基于高位地址的remap控制
   Bit domain definition UNION:  SOC_SC_BC_ADDR_REMAP0_UNION */
#define SOC_SC_BC_ADDR_REMAP0_ADDR(base, R)    (base) + 0x8000 + 0x2500 + 4 * (R)


#else


/* Register description: 业务统计分SLICE控制寄存器0
   Bit domain definition UNION:  SOC_SC_STATIS_SLICE_CTRL0_UNION */
#define SOC_SC_STATIS_SLICE_CTRL0_ADDR(base, sc_statis_num) ((base) + 0x200 + (sc_statis_num) * 0x8)

/* Register description: 业务统计分SLICE控制寄存器1
   Bit domain definition UNION:  SOC_SC_STATIS_SLICE_CTRL1_UNION */
#define SOC_SC_STATIS_SLICE_CTRL1_ADDR(base, sc_statis_num) ((base) + 0x200 + 0x004 + (sc_statis_num) * 0x8)

/* Register description: 业务统计全局使能
   Bit domain definition UNION:  SOC_SC_STATIS_GLB_EN_UNION */
#define SOC_SC_STATIS_GLB_EN_ADDR(base)     ((base) + 0x0220)

/* Register description: 冗余备份寄存器
   Bit domain definition UNION:  SOC_SC_DUMMY_REG0_UNION */
#define SOC_SC_DUMMY_REG0_ADDR(base)        ((base) + 0x0300)

/* Register description: SC non-secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_GLB_MASK_UNION */
#define SOC_SC_ABNML_INT_NS_GLB_MASK_ADDR(base) ((base) + 0x0400)

/* Register description: SC non-secure abnormal interrupt clear register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_CLR_UNION */
#define SOC_SC_ABNML_INT_NS_CLR_ADDR(base)  ((base) + 0x0404)

/* Register description: SC non-secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_MASK_UNION */
#define SOC_SC_ABNML_INT_NS_MASK_ADDR(base, abnml_int_ns_idx) ((base) + 0x0408 + (abnml_int_ns_idx) * 0x10)

/* Register description: SC non-secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_DIS_UNION */
#define SOC_SC_ABNML_INT_NS_DIS_ADDR(base, abnml_int_ns_idx) ((base) + 0x040C + (abnml_int_ns_idx) * 0x10)

/* Register description: SC non-secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_ORG_STATUS_UNION */
#define SOC_SC_ABNML_INT_NS_ORG_STATUS_ADDR(base, abnml_int_ns_idx) ((base) + 0x0410 + (abnml_int_ns_idx) * 0x10)

/* Register description: SC non-secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_MASK_STATUS_UNION */
#define SOC_SC_ABNML_INT_NS_MASK_STATUS_ADDR(base, abnml_int_ns_idx) ((base) + 0x0414 + (abnml_int_ns_idx) * 0x10)

/* Register description: SC non-secure abnormal interrupt type register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_TYPE_UNION */
#define SOC_SC_ABNML_INT_NS_TYPE_ADDR(base) ((base) + 0x0448)

/* Register description: SC non-secure abnormal interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_NS_INFO_UNION */
#define SOC_SC_ABNML_INT_NS_INFO_ADDR(base, dfx_info_num) ((base) + 0x0450 + (dfx_info_num) * 0x4)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_GLB_MASK_UNION */
#define SOC_SC_DLOCK_INT_GLB_MASK_ADDR(base) ((base) + 0x0480)

/* Register description: SC dlock interrupt clear register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_CLR_UNION */
#define SOC_SC_DLOCK_INT_CLR_ADDR(base)     ((base) + 0x0484)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_MASK_UNION */
#define SOC_SC_DLOCK_INT_MASK_ADDR(base)    ((base) + 0x0488)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_DIS_UNION */
#define SOC_SC_DLOCK_INT_DIS_ADDR(base)     ((base) + 0x048C)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_ORG_STATUS_UNION */
#define SOC_SC_DLOCK_INT_ORG_STATUS_ADDR(base) ((base) + 0x0490)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_MASK_STATUS_UNION */
#define SOC_SC_DLOCK_INT_MASK_STATUS_ADDR(base) ((base) + 0x0494)

/* Register description: SC dlock interrupt type register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_TYPE_UNION */
#define SOC_SC_DLOCK_INT_TYPE_ADDR(base)    ((base) + 0x0498)

/* Register description: SC dlock interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_DLOCK_INT_INFO_UNION */
#define SOC_SC_DLOCK_INT_INFO_ADDR(base, dfx_info_num) ((base) + 0x04A0 + (dfx_info_num) * 0x4)

/* Register description: SC TAG ECC Error Count Clear
   Bit domain definition UNION:  SOC_SC_TAG_ECC_ERR_CNT_CLR_UNION */
#define SOC_SC_TAG_ECC_ERR_CNT_CLR_ADDR(base) ((base) + 0x0500)

/* Register description: SC SF ECC Error Count Clear
   Bit domain definition UNION:  SOC_SC_SF_ECC_ERR_CNT_CLR_UNION */
#define SOC_SC_SF_ECC_ERR_CNT_CLR_ADDR(base) ((base) + 0x0504)

/* Register description: SC TAG ECC Error Count
   Bit domain definition UNION:  SOC_SC_TAG_ECC_ERR_CNT_UNION */
#define SOC_SC_TAG_ECC_ERR_CNT_ADDR(base)   ((base) + 0x0508)

/* Register description: SC SF ECC Error Count
   Bit domain definition UNION:  SOC_SC_SF_ECC_ERR_CNT_UNION */
#define SOC_SC_SF_ECC_ERR_CNT_ADDR(base)    ((base) + 0x050C)

/* Register description: SC DMEM ECC RECORD Enable
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_RECORD_EN_UNION */
#define SOC_SC_DMEM_ECC_RECORD_EN_ADDR(base) ((base) + 0x0510)

/* Register description: SC DMEM ECC Error Count
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_ERR_CNT_UNION */
#define SOC_SC_DMEM_ECC_ERR_CNT_ADDR(base)  ((base) + 0x0514)

/* Register description: SC DMEM ECC Error Addr
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_ERR_ADDR_UNION */
#define SOC_SC_DMEM_ECC_ERR_ADDR_ADDR(base) ((base) + 0x0518)

/* Register description: 小burst控制寄存器
   Bit domain definition UNION:  SOC_SC_BURST_CTRL_UNION */
#define SOC_SC_BURST_CTRL_ADDR(base)        ((base) + 0x0520)

/* Register description: 各CGID的way_enable_bitmap
   Bit domain definition UNION:  SOC_SC_CGID_WAY_ALLC_UNION */
#define SOC_SC_CGID_WAY_ALLC_ADDR(base, cgid_idx) ((base) + 0x0600 + (cgid_idx) * 0x8)

/* Register description: 各PGID的quota水线
   Bit domain definition UNION:  SOC_SC_CGID_CFG_UNION */
#define SOC_SC_CGID_CFG_ADDR(base, cgid_idx) ((base) + 0x0604 + (cgid_idx) * 0x8)

/* Register description: PGID配置寄存器，仅SC驱动可访问
   Bit domain definition UNION:  SOC_SC_GID_SEC_ATTR_S_UNION */
#define SOC_SC_GID_SEC_ATTR_S_ADDR(base, pgid_idx) ((base) + 0x0800 + (pgid_idx) * 0x20)

/* Register description: 各GID HIT Age更新使能寄存器
   Bit domain definition UNION:  SOC_SC_HIT_AGE_CFG_UNION */
#define SOC_SC_HIT_AGE_CFG_ADDR(base, pgid_idx) ((base) + 0x0804 + (pgid_idx) * 0x20)

/* Register description: GID Bypass通路切换使能
   Bit domain definition UNION:  SOC_SC_GID_BYP_SWITCH_EN_UNION */
#define SOC_SC_GID_BYP_SWITCH_EN_ADDR(base, pgid_idx) ((base) + 0x0808 + (pgid_idx) * 0x20)

/* Register description: qos映射配置
   Bit domain definition UNION:  SOC_SC_QOS_MAP_UNION */
#define SOC_SC_QOS_MAP_ADDR(base, qos_num)  ((base) + 0x1000 + 0x120 + (qos_num) * 0x4)

/* Register description: BYPASS FECQ上TPIPE仲裁PRI
   Bit domain definition UNION:  SOC_SC_BYP_FECQ_SC_PRI_UNION */
#define SOC_SC_BYP_FECQ_SC_PRI_ADDR(base)   ((base) + 0x1000 + 0x140)

/* Register description: FECQ对RDATA仲裁优先级的QOS
   Bit domain definition UNION:  SOC_SC_FECQ_RDATA_QOS_UNION */
#define SOC_SC_FECQ_RDATA_QOS_ADDR(base)    ((base) + 0x1000 + 0x144)

/* Register description: TPIPE仲裁优先级寄存器
   Bit domain definition UNION:  SOC_SC_TPIPE_ARB_PRI_UNION */
#define SOC_SC_TPIPE_ARB_PRI_ADDR(base)     ((base) + 0x1000 + 0x148)

/* Register description: VICTIM请求配置
   Bit domain definition UNION:  SOC_SC_VICTIM_REQ_CFG_UNION */
#define SOC_SC_VICTIM_REQ_CFG_ADDR(base)    ((base) + 0x1000 + 0x14C)

/* Register description: MSTIF请求来源的QoS
   Bit domain definition UNION:  SOC_SC_MSTIF_REQ_QOS_UNION */
#define SOC_SC_MSTIF_REQ_QOS_ADDR(base)     ((base) + 0x1000 + 0x150)

/* Register description: CMOQ_PRI配置寄存器
   Bit domain definition UNION:  SOC_SC_CMOQ_PRI_CTRL_UNION */
#define SOC_SC_CMOQ_PRI_CTRL_ADDR(base)     ((base) + 0x1000 + 0x154)

/* Register description: syncbuf pri控制
   Bit domain definition UNION:  SOC_SC_SYNCBUF_PRI_CTRL_UNION */
#define SOC_SC_SYNCBUF_PRI_CTRL_ADDR(base)  ((base) + 0x1000 + 0x158)

/* Register description: FECQ对RDATA WRR仲裁权重
   Bit domain definition UNION:  SOC_SC_LOW_RDATA_WEIGHT_UNION */
#define SOC_SC_LOW_RDATA_WEIGHT_ADDR(base)  ((base) + 0x1000 + 0x160)

/* Register description: FECQ对RDATA WRR仲裁权重
   Bit domain definition UNION:  SOC_SC_HIGH_RDATA_WEIGHT_UNION */
#define SOC_SC_HIGH_RDATA_WEIGHT_ADDR(base) ((base) + 0x1000 + 0x164)

/* Register description: MSTIF对WDATA WRR仲裁权重
   Bit domain definition UNION:  SOC_SC_MSTIF_WRR_WEIGHT_UNION */
#define SOC_SC_MSTIF_WRR_WEIGHT_ADDR(base)  ((base) + 0x1000 + 0x168)

/* Register description: CHI FECQ预留配置
   Bit domain definition UNION:  SOC_SC_CHI_FECQ_RSV_UNION */
#define SOC_SC_CHI_FECQ_RSV_ADDR(base)      ((base) + 0x1000 + 0x16C)

/* Register description: QICE FECQ预留配置
   Bit domain definition UNION:  SOC_SC_QICE_FECQ_RSV_UNION */
#define SOC_SC_QICE_FECQ_RSV_ADDR(base)     ((base) + 0x1000 + 0x170)

/* Register description: 实时流量最低的优先级
   Bit domain definition UNION:  SOC_LOWEST_RT_PRI_UNION */
#define SOC_LOWEST_RT_PRI_ADDR(base)        ((base) + 0x1000 + 0x174)

/* Register description: BYPBUF预留slot个数
   Bit domain definition UNION:  SOC_BYPBUF_RSV_CNT_UNION */
#define SOC_BYPBUF_RSV_CNT_ADDR(base)       ((base) + 0x1000 + 0x178)

/* Register description: BYPBUF使用预留slot的PRI
   Bit domain definition UNION:  SOC_BYPBUF_RSV_PRI_UNION */
#define SOC_BYPBUF_RSV_PRI_ADDR(base)       ((base) + 0x1000 + 0x17C)

/* Register description: BYPBUF CHIKEN BIT控制寄存器
   Bit domain definition UNION:  SOC_BYPBUF_CHIKEN_BIT_CTRL_UNION */
#define SOC_BYPBUF_CHIKEN_BIT_CTRL_ADDR(base) ((base) + 0x1000 + 0x180)

/* Register description: BECQ给实时预留的个数
   Bit domain definition UNION:  SOC_BECQ_RT_RSV_NUM_UNION */
#define SOC_BECQ_RT_RSV_NUM_ADDR(base)      ((base) + 0x1000 + 0x184)

/* Register description: TKN的优先级配置寄存器0
   Bit domain definition UNION:  SOC_SC_TKN_PRI_CFG0_UNION */
#define SOC_SC_TKN_PRI_CFG0_ADDR(base)      ((base) + 0x1000 + 0x204)

/* Register description: TKN的优先级配置寄存器1
   Bit domain definition UNION:  SOC_SC_TKN_PRI_CFG1_UNION */
#define SOC_SC_TKN_PRI_CFG1_ADDR(base)      ((base) + 0x1000 + 0x208)

/* Register description: TKN的优先级配置寄存器2
   Bit domain definition UNION:  SOC_SC_TKN_PRI_CFG2_UNION */
#define SOC_SC_TKN_PRI_CFG2_ADDR(base)      ((base) + 0x1000 + 0x20C)

/* Register description: TKN的同优先级仲裁权重配置寄存器0
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG0_UNION */
#define SOC_SC_TKN_WEIGHT_CFG0_ADDR(base)   ((base) + 0x1000 + 0x210)

/* Register description: TKN的同优先级仲裁权重配置寄存器1
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG1_UNION */
#define SOC_SC_TKN_WEIGHT_CFG1_ADDR(base)   ((base) + 0x1000 + 0x214)

/* Register description: TKN的同优先级仲裁权重配置寄存器2
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG2_UNION */
#define SOC_SC_TKN_WEIGHT_CFG2_ADDR(base)   ((base) + 0x1000 + 0x218)

/* Register description: TKN的同优先级仲裁权重配置寄存器3
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG3_UNION */
#define SOC_SC_TKN_WEIGHT_CFG3_ADDR(base)   ((base) + 0x1000 + 0x21C)

/* Register description: TKN的同优先级仲裁权重配置寄存器4
   Bit domain definition UNION:  SOC_SC_TKN_WEIGHT_CFG4_UNION */
#define SOC_SC_TKN_WEIGHT_CFG4_ADDR(base)   ((base) + 0x1000 + 0x220)

/* Register description: mst端token配置0
   Bit domain definition UNION:  SOC_SC_MST_TOKEN_CFG0_UNION */
#define SOC_SC_MST_TOKEN_CFG0_ADDR(base)    ((base) + 0x1000 + 0x224)

/* Register description: fecq token配置0
   Bit domain definition UNION:  SOC_SC_FECQ_TOKEN_CFG0_UNION */
#define SOC_SC_FECQ_TOKEN_CFG0_ADDR(base)   ((base) + 0x1000 + 0x228)

/* Register description: 命令regulator控制器
   Bit domain definition UNION:  SOC_SC_QOS_RGLR_UNION */
#define SOC_SC_QOS_RGLR_ADDR(base)          ((base) + 0x1000 + 0x300)

/* Register description: 动态流量控制器
   Bit domain definition UNION:  SOC_SC_MST_DYN_CFC_LIMIT_UNION */
#define SOC_SC_MST_DYN_CFC_LIMIT_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x310 + (sc_pri_num) * 0x4)

/* Register description: 静态流量控制器
   Bit domain definition UNION:  SOC_SC_MST_STA_CFC_LIMIT_UNION */
#define SOC_SC_MST_STA_CFC_LIMIT_ADDR(base) ((base) + 0x1000 + 0x324)

/* Register description: qos_allow的映射表
   Bit domain definition UNION:  SOC_SC_MST_QOSALLOW_MAP_UNION */
#define SOC_SC_MST_QOSALLOW_MAP_ADDR(base)  ((base) + 0x1000 + 0x328)

/* Register description: BECQ各类水线配置
   Bit domain definition UNION:  SOC_SC_BECQ2TPIPE_TH_UNION */
#define SOC_SC_BECQ2TPIPE_TH_ADDR(base)     ((base) + 0x1000 + 0x400)

/* Register description: BECQ各类水线配置1
   Bit domain definition UNION:  SOC_SC_BECQ2TPIPE_TH1_UNION */
#define SOC_SC_BECQ2TPIPE_TH1_ADDR(base)    ((base) + 0x1000 + 0x404)

/* Register description: TPBUF资源配置
   Bit domain definition UNION:  SOC_SC_TPBUF_TH_UNION */
#define SOC_SC_TPBUF_TH_ADDR(base)          ((base) + 0x1000 + 0x408)

/* Register description: TPBUF资源配置
   Bit domain definition UNION:  SOC_SC_TPBUF_TH1_UNION */
#define SOC_SC_TPBUF_TH1_ADDR(base)         ((base) + 0x1000 + 0x40C)

/* Register description: DMEMINTF对FECQ的水线
   Bit domain definition UNION:  SOC_SC_DMEMIF2FECQ_TH_UNION */
#define SOC_SC_DMEMIF2FECQ_TH_ADDR(base)    ((base) + 0x1000 + 0x410)

/* Register description: 支持投机读的总命令阈值
   Bit domain definition UNION:  SOC_SC_READ_SUM_TH_UNION */
#define SOC_SC_READ_SUM_TH_ADDR(base)       ((base) + 0x1000 + 0x414)

/* Register description: 支持投机读的读Miss命令阈值
   Bit domain definition UNION:  SOC_SC_READ_MISS_TH_UNION */
#define SOC_SC_READ_MISS_TH_ADDR(base)      ((base) + 0x1000 + 0x418)

/* Register description: 支持投机读的总投机读命令阈值
   Bit domain definition UNION:  SOC_SC_SPEC_RD_SUM_TH_UNION */
#define SOC_SC_SPEC_RD_SUM_TH_ADDR(base)    ((base) + 0x1000 + 0x41C)

/* Register description: 支持投机读的成功投机读命令阈值
   Bit domain definition UNION:  SOC_SC_SPEC_RD_SUC_TH_UNION */
#define SOC_SC_SPEC_RD_SUC_TH_ADDR(base)    ((base) + 0x1000 + 0x420)

/* Register description: FECQ对BYPBUF Rdata水线阈值H
   Bit domain definition UNION:  SOC_SC_LOW_BYP_BUF_TH_UNION */
#define SOC_SC_LOW_BYP_BUF_TH_ADDR(base)    ((base) + 0x1000 + 0x424)

/* Register description: FECQ对BYPBUF Rdata水线阈值L
   Bit domain definition UNION:  SOC_SC_HIGH_BYP_BUF_TH_UNION */
#define SOC_SC_HIGH_BYP_BUF_TH_ADDR(base)   ((base) + 0x1000 + 0x428)

/* Register description: CMOQ阈值控制寄存器
   Bit domain definition UNION:  SOC_SC_CMOQ_TH_UNION */
#define SOC_SC_CMOQ_TH_ADDR(base)           ((base) + 0x1000 + 0x42C)

/* Register description: QICE接口OST控制
   Bit domain definition UNION:  SOC_SC_QICE_OST_TH_UNION */
#define SOC_SC_QICE_OST_TH_ADDR(base)       ((base) + 0x1000 + 0x430)

/* Register description: CPU接口OST控制
   Bit domain definition UNION:  SOC_SC_CHI_OST_TH_UNION */
#define SOC_SC_CHI_OST_TH_ADDR(base)        ((base) + 0x1000 + 0x434)

/* Register description: token return的水线
   Bit domain definition UNION:  SOC_TOKEN_RETURN_TH_UNION */
#define SOC_TOKEN_RETURN_TH_ADDR(base)      ((base) + 0x1000 + 0x438)

/* Register description: BECQ水线控制
   Bit domain definition UNION:  SOC_SC_BECQ2FECQ_TH_UNION */
#define SOC_SC_BECQ2FECQ_TH_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x480 + (sc_pri_num) * 0x20)

/* Register description: CHI FECQ水线控制
   Bit domain definition UNION:  SOC_SC_CHI_FECQ_TH_UNION */
#define SOC_SC_CHI_FECQ_TH_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x484 + (sc_pri_num) * 0x20)

/* Register description: QICE FECQ水线控制
   Bit domain definition UNION:  SOC_SC_QICE_FECQ_TH_UNION */
#define SOC_SC_QICE_FECQ_TH_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x488 + (sc_pri_num) * 0x20)

/* Register description: CPU接口各PRI的OST控制
   Bit domain definition UNION:  SOC_SC_CHI_PRI_OST_TH_UNION */
#define SOC_SC_CHI_PRI_OST_TH_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x48C + (sc_pri_num) * 0x20)

/* Register description: QICE接口各PRI的OST控制
   Bit domain definition UNION:  SOC_SC_QICE_PRI_OST_TH_UNION */
#define SOC_SC_QICE_PRI_OST_TH_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x490 + (sc_pri_num) * 0x20)

/* Register description: FECQ的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_FECQ_QOS_ALLOW_TH_UNION */
#define SOC_SC_FECQ_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000 + 0x500 + (qos_allow_num) * 0x10)

/* Register description: BECQ的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_BECQ_QOS_ALLOW_TH_UNION */
#define SOC_SC_BECQ_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000 + 0x504 + (qos_allow_num) * 0x10)

/* Register description: BYPQ CMD的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_BYPQ_QOS_ALLOW_TH_UNION */
#define SOC_SC_BYPQ_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000 + 0x508 + (qos_allow_num) * 0x10)

/* Register description: BYPQ CT的qos allow水线配置
   Bit domain definition UNION:  SOC_SC_BYPQCT_QOS_ALLOW_TH_UNION */
#define SOC_SC_BYPQCT_QOS_ALLOW_TH_ADDR(base, qos_allow_num) ((base) + 0x1000 + 0x50C + (qos_allow_num) * 0x10)

/* Register description: STASH命令处理控制
   Bit domain definition UNION:  SOC_SC_STASH_CTRL_TH_UNION */
#define SOC_SC_STASH_CTRL_TH_ADDR(base)     ((base) + 0x1000 + 0x590)

/* Register description: BECQ SLOT分配MASK配置
   Bit domain definition UNION:  SOC_SC_BECQ_ALLOC_MASK_UNION */
#define SOC_SC_BECQ_ALLOC_MASK_ADDR(base, sc_becq_num_div32) ((base) + 0x1000 + 0x5A0 + (sc_becq_num_div32) * 0x4)

/* Register description: CMOQ命令上TPIPE的间隔
   Bit domain definition UNION:  SOC_SC_CMOQ_INTEVAL_UNION */
#define SOC_SC_CMOQ_INTEVAL_ADDR(base)      ((base) + 0x1000 + 0x5B0)

/* Register description: BEDB SLOT选择
   Bit domain definition UNION:  SOC_SC_BEDB_SLOT_SEL_UNION */
#define SOC_SC_BEDB_SLOT_SEL_ADDR(base)     ((base) + 0x1000 + 0x5B4)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_ADDR_FLUSH_CTRL_UNION */
#define SOC_SC_ADDR_FLUSH_CTRL_ADDR(base)   ((base) + 0x1000 + 0x5B8)

/* Register description: FECQ的hazard超时配置
   Bit domain definition UNION:  SOC_SC_FECQ_HAZ_TIMEOUT_CFG_UNION */
#define SOC_SC_FECQ_HAZ_TIMEOUT_CFG_ADDR(base) ((base) + 0x1000 + 0x700)

/* Register description: SC SLV口rdata仲裁控制
   Bit domain definition UNION:  SOC_SC_SLV_RDATA_ARB_CTRL_UNION */
#define SOC_SC_SLV_RDATA_ARB_CTRL_ADDR(base) ((base) + 0x1000 + 0x704)

/* Register description: TPIPE上BIQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_BIQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_BIQ_ARB_CTRL_ADDR(base) ((base) + 0x1000 + 0x708)

/* Register description: TPIPE上BECQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_BECQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_BECQ_ARB_CTRL_ADDR(base) ((base) + 0x1000 + 0x70C)

/* Register description: TPIPE上CMOQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_CMOQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_CMOQ_ARB_CTRL_ADDR(base) ((base) + 0x1000 + 0x710)

/* Register description: TPIPE上FECQ仲裁控制
   Bit domain definition UNION:  SOC_SC_TPIPE_FECQ_ARB_CTRL_UNION */
#define SOC_SC_TPIPE_FECQ_ARB_CTRL_ADDR(base, sc_fecq_num) ((base) + 0x1000 + 0x720 + (sc_fecq_num) * 0x4)

/* Register description: DLOCK超时计数控制
   Bit domain definition UNION:  SOC_SC_DLOCK_TIMEOUT_CTRL_UNION */
#define SOC_SC_DLOCK_TIMEOUT_CTRL_ADDR(base) ((base) + 0x1000 + 0x740)

/* Register description: FECQ的hazard超时配置
   Bit domain definition UNION:  SOC_SC_BIQ_SLOT_TIMEOUT_CFG_UNION */
#define SOC_SC_BIQ_SLOT_TIMEOUT_CFG_ADDR(base) ((base) + 0x1000 + 0x750)

/* Register description: FECQ仲裁超时配置
   Bit domain definition UNION:  SOC_SC_FECQ_TIMEOUT_CFG_UNION */
#define SOC_SC_FECQ_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x780 + (sc_pri_num) * 0x20)

/* Register description: retry超时配置
   Bit domain definition UNION:  SOC_SC_RETRY_TIMEOUT_CFG_UNION */
#define SOC_SC_RETRY_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x784 + (sc_pri_num) * 0x20)

/* Register description: BYPBUF ARB超时配置
   Bit domain definition UNION:  SOC_SC_BYPBUF_TIMEOUT_CFG_UNION */
#define SOC_SC_BYPBUF_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x788 + (sc_pri_num) * 0x20)

/* Register description: BECQ仲裁超时配置
   Bit domain definition UNION:  SOC_SC_BECQ_TIMEOUT_CFG_UNION */
#define SOC_SC_BECQ_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x78C + (sc_pri_num) * 0x20)

/* Register description: BYPBUF ARB超时配置
   Bit domain definition UNION:  SOC_SC_MSTINTF_TIMEOUT_CFG_UNION */
#define SOC_SC_MSTINTF_TIMEOUT_CFG_ADDR(base, sc_pri_num) ((base) + 0x1000 + 0x790 + (sc_pri_num) * 0x20)

/* Register description: 冗余备份寄存器
   Bit domain definition UNION:  SOC_SC_DUMMY_REG1_UNION */
#define SOC_SC_DUMMY_REG1_ADDR(base)        ((base) + 0x1000 + 0x800)

/* Register description: 全局地址控制
   Bit domain definition UNION:  SOC_SC_GLB_ADDR_CTRL_UNION */
#define SOC_SC_GLB_ADDR_CTRL_ADDR(base)        ((base) + 0x2000 + 0x00C)

/* Register description: 全局地址控制
   Bit domain definition UNION:  SOC_SC_GLB_ADDR_CTRL1_UNION */
#define SOC_SC_GLB_ADDR_CTRL1_ADDR(base)       ((base) + 0x2000 + 0x010)

/* Register description: 全局地址控制
   Bit domain definition UNION:  SOC_SC_ADDR_CTRL_UNION */
#define SOC_SC_ADDR_CTRL_ADDR(base)         ((base) + 0x2000 + 0x014)

/* Register description: TPIPE全局控制
   Bit domain definition UNION:  SOC_GLB_PIPE_CTRL_UNION */
#define SOC_GLB_PIPE_CTRL_ADDR(base)        ((base) + 0x2000 + 0x018)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_EXCL_ADDR_BCOMP_SEL_UNION */
#define SOC_SC_EXCL_ADDR_BCOMP_SEL_ADDR(base) ((base) + 0x2000 + 0x01C)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_EXCL_EVENT_DIS_UNION */
#define SOC_SC_EXCL_EVENT_DIS_ADDR(base)    ((base) + 0x2000 + 0x020)

/* Register description: SMQ控制寄存器
   Bit domain definition UNION:  SOC_SC_SMQ_CTRL_UNION */
#define SOC_SC_SMQ_CTRL_ADDR(base)          ((base) + 0x2000 + 0x024)

/* Register description: DMT特性使能控制
   Bit domain definition UNION:  SOC_SC_DMT_DWT_EN_CTRL_UNION */
#define SOC_SC_DMT_DWT_EN_CTRL_ADDR(base)   ((base) + 0x2000 + 0x028)

/* Register description: TAG每个way是否可查询控制
   Bit domain definition UNION:  SOC_SC_HAZARD_OPT_CTRL_UNION */
#define SOC_SC_HAZARD_OPT_CTRL_ADDR(base)   ((base) + 0x2000 + 0x02C)

/* Register description: 控制每个way的cache line分配
   Bit domain definition UNION:  SOC_GLB_WAY_EN_UNION */
#define SOC_SC_GLB_WAY_EN_ADDR(base)           ((base) + 0x2000 + 0x030)

/* Register description: 是否作为syncbuf使用控制
   Bit domain definition UNION:  SOC_SC_SYNCBUF_USED_WAY_UNION */
#define SOC_SC_SYNCBUF_USED_WAY_ADDR(base)  ((base) + 0x2000 + 0x034)

/* Register description: TAG每个way是否可查询控制
   Bit domain definition UNION:  SOC_TAG_GLB_WAY_SEARCH_UNION */
#define SOC_SC_TAG_GLB_WAY_SEARCH_ADDR(base)   ((base) + 0x2000 + 0x038)

/* Register description: SF每个way是否可查询控制
   Bit domain definition UNION:  SOC_SC_SF_GLB_WAY_SEARCH_UNION */
#define SOC_SC_SF_GLB_WAY_SEARCH_ADDR(base)    ((base) + 0x2000 + 0x03C)

/* Register description: 各MPAM的way_enable_bitmap
   Bit domain definition UNION:  SOC_SC_MPAM_WAY_ALLC_UNION */
#define SOC_SC_MPAM_WAY_ALLC_ADDR(base, mpam_idx) ((base) + 0x2000 + 0x040 + (mpam_idx) * 0x4)

/* Register description: 全局SC BYPASS
   Bit domain definition UNION:  SOC_GLB_SC_BYPASS_UNION */
#define SOC_GLB_SC_BYPASS_ADDR(base)        ((base) + 0x2000 + 0x080)

/* Register description: 全局奇偶校验功能使能
   Bit domain definition UNION:  SOC_GLB_PARITY_EN_UNION */
#define SOC_GLB_PARITY_EN_ADDR(base)        ((base) + 0x2000 + 0x084)

/* Register description: CPU接口工作模式配置
   Bit domain definition UNION:  SOC_SC_CHI_WORK_MODE_UNION */
#define SOC_SC_CHI_WORK_MODE_ADDR(base)     ((base) + 0x2000 + 0x088)

/* Register description: CPU接口工作模式配置
   Bit domain definition UNION:  SOC_POC_EXCL_EVENT_CTRL_UNION */
#define SOC_POC_EXCL_EVENT_CTRL_ADDR(base)  ((base) + 0x2000 + 0x08C)

/* Register description: 全局allocate policy配置寄存器
   Bit domain definition UNION:  SOC_SC_TPIPE_ALLC_PLC_UNION */
#define SOC_SC_TPIPE_ALLC_PLC_ADDR(base)    ((base) + 0x2000 + 0x090)

/* Register description: BIQ循环次数配置寄存器
   Bit domain definition UNION:  SOC_SC_TPIPE_BIQ_MAX_UNION */
#define SOC_SC_TPIPE_BIQ_MAX_ADDR(base)     ((base) + 0x2000 + 0x094)

/* Register description: TPIPE投机访问DMEM使能
   Bit domain definition UNION:  SOC_SC_TPIPE_DMEM_SPEC_EN_UNION */
#define SOC_SC_TPIPE_DMEM_SPEC_EN_ADDR(base) ((base) + 0x2000 + 0x098)

/* Register description: TPIPE投机读配置
   Bit domain definition UNION:  SOC_SC_TPIPE_SPEC_CTRL_UNION */
#define SOC_SC_TPIPE_SPEC_CTRL_ADDR(base)   ((base) + 0x2000 + 0x09C)

/* Register description: TPIPE投机访问DMEM使能
   Bit domain definition UNION:  SOC_SC_TPIPE_DDR_SPEC_EN_UNION */
#define SOC_SC_TPIPE_DDR_SPEC_EN_ADDR(base) ((base) + 0x2000 + 0x0A0)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_TPIPE_ECC_FLUSH_CTRL_UNION */
#define SOC_SC_TPIPE_ECC_FLUSH_CTRL_ADDR(base) ((base) + 0x2000 + 0x0A4)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_BECQ_CTRL0_UNION */
#define SOC_SC_BECQ_CTRL0_ADDR(base)        ((base) + 0x2000 + 0x100)

/* Register description: dmemif数据去往FECQ disable
   Bit domain definition UNION:  SOC_SC_DMEM2FECQ_DIS_UNION */
#define SOC_SC_DMEM2FECQ_DIS_ADDR(base)     ((base) + 0x2000 + 0x104)

/* Register description: mstif数据去往FECQ disable
   Bit domain definition UNION:  SOC_SC_MST2FECQ_DIS_UNION */
#define SOC_SC_MST2FECQ_DIS_ADDR(base)      ((base) + 0x2000 + 0x108)

/* Register description: STASH特性使能控制
   Bit domain definition UNION:  SOC_SC_STASH_ABANDON_EN_UNION */
#define SOC_SC_STASH_ABANDON_EN_ADDR(base)  ((base) + 0x2000 + 0x200)

/* Register description: BUPBUF通路，gid bypass的VACMO拦截
   Bit domain definition UNION:  SOC_SC_BYPIPE_CMO_FECQ_SEL_UNION */
#define SOC_SC_BYPIPE_CMO_FECQ_SEL_ADDR(base) ((base) + 0x2000 + 0x204)

/* Register description: 投机读功能bypass
   Bit domain definition UNION:  SOC_SC_SEPCRD_BYPASS_UNION */
#define SOC_SC_SEPCRD_BYPASS_ADDR(base)     ((base) + 0x2000 + 0x208)

/* Register description: FEDB旁路配置
   Bit domain definition UNION:  SOC_SC_FEDB_BYP_CFG_UNION */
#define SOC_SC_FEDB_BYP_CFG_ADDR(base)      ((base) + 0x2000 + 0x300)

/* Register description: BEDB旁路配置
   Bit domain definition UNION:  SOC_SC_BEDB_FUNC_BYP_UNION */
#define SOC_SC_BEDB_FUNC_BYP_ADDR(base)     ((base) + 0x2000 + 0x304)

/* Register description: DMEM配置寄存器0
   Bit domain definition UNION:  SOC_SC_DMEM_CFG0_UNION */
#define SOC_SC_DMEM_CFG0_ADDR(base)         ((base) + 0x2000 + 0x308)

/* Register description: mstif数据满时候去往FECQ disable
   Bit domain definition UNION:  SOC_SC_MST_FULL_TURNOVER_DIS_UNION */
#define SOC_SC_MST_FULL_TURNOVER_DIS_ADDR(base) ((base) + 0x2000 + 0x400)

/* Register description: SC SDM PCMT范围控制
   Bit domain definition UNION:  SOC_SC_SDM_PCNT_MODE_UNION */
#define SOC_SC_SDM_PCNT_MODE_ADDR(base)     ((base) + 0x2000 + 0x500)

/* Register description: 全局age配置寄存器
   Bit domain definition UNION:  SOC_SC_GLB_AGE_CFG_UNION */
#define SOC_SC_GLB_AGE_CFG_ADDR(base)       ((base) + 0x2000 + 0x504)

/* Register description: 各模式下NO VICTIM FLUSH配置寄存器
   Bit domain definition UNION:  SOC_SC_NO_VICTIM_FLUSH_CFG_UNION */
#define SOC_SC_NO_VICTIM_FLUSH_CFG_ADDR(base) ((base) + 0x2000 + 0x508)

/* Register description: 时钟CKG控制
   Bit domain definition UNION:  SOC_SC_CKG_CTRL0_UNION */
#define SOC_SC_CKG_CTRL0_ADDR(base)         ((base) + 0x2000 + 0x520)

/* Register description: 时钟CKG控制
   Bit domain definition UNION:  SOC_SC_CKG_CTRL1_UNION */
#define SOC_SC_CKG_CTRL1_ADDR(base)         ((base) + 0x2000 + 0x524)

/* Register description: GLB配置空间pgid寄存器的安全访问控制
   Bit domain definition UNION:  SOC_SC_CFG_GID_SEC_CTRL_UNION */
#define SOC_SC_CFG_GID_SEC_CTRL_ADDR(base)     ((base) + 0x2000 + 0x600)

/* Register description: GLB配置空间pgid寄存器的安全访问控制
   Bit domain definition UNION:  SOC_SC_CFG_GID_SEC_CTRL1_UNION */
#define SOC_SC_CFG_GID_SEC_CTRL1_ADDR(base)    ((base) + 0x2000 + 0x604)

/* Register description: GLB配置空间cgid寄存器的安全访问控制
   Bit domain definition UNION:  SOC_SC_CFG_CGID_SEC_CTRL_UNION */
#define SOC_SC_CFG_CGID_SEC_CTRL_ADDR(base)    ((base) + 0x2000 + 0x608)

/* Register description: SC secure boot lock控制
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_CTRL0_UNION */
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_ADDR(base) ((base) + 0x2000 + 0x700)

/* Register description: SC secure boot lock控制
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_CTRL1_UNION */
#define SOC_SC_SEC_BOOT_LOCK_CTRL1_ADDR(base) ((base) + 0x2000 + 0x704)

/* Register description: SC secure boot lock状态
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_STATUS0_UNION */
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_ADDR(base) ((base) + 0x2000 + 0x708)

/* Register description: SC secure boot lock状态
   Bit domain definition UNION:  SOC_SC_SEC_BOOT_LOCK_STATUS1_UNION */
#define SOC_SC_SEC_BOOT_LOCK_STATUS1_ADDR(base) ((base) + 0x2000 + 0x70C)

/* Register description: 安全鉴权时是否overwrite Ebit位
   Bit domain definition UNION:  SOC_SC_EBIT_OVERWRITE_UNION */
#define SOC_SC_EBIT_OVERWRITE_ADDR(base)    ((base) + 0x2000 + 0x710)

/* Register description: GLB配置空间pgid寄存器的drop处理方式控制
   Bit domain definition UNION:  SOC_CFG_PGID_DROP_EN0_UNION */
#define SOC_CFG_PGID_DROP_EN0_ADDR(base)    ((base) + 0x2000 + 0x714)

/* Register description: GLB配置空间pgid寄存器的drop处理方式控制
   Bit domain definition UNION:  SOC_CFG_PGID_DROP_EN1_UNION */
#define SOC_CFG_PGID_DROP_EN1_ADDR(base)    ((base) + 0x2000 + 0x718)

/* Register description: 特殊鉴权类安全控制
   Bit domain definition UNION:  SOC_SC_SCC_SEC_CTRL_UNION */
#define SOC_SC_SCC_SEC_CTRL_ADDR(base)      ((base) + 0x2000 + 0x71C)

/* Register description: 安全鉴权失败控制RESPERR返回
   Bit domain definition UNION:  SOC_SC_SECFAIL_RESPERR_DIS_UNION */
#define SOC_SC_SECFAIL_RESPERR_DIS_ADDR(base) ((base) + 0x2000 + 0x720)

/* Register description: DMEM ECC BYPASS控制
   Bit domain definition UNION:  SOC_SC_DMEM_ECC_BYP_UNION */
#define SOC_SC_DMEM_ECC_BYP_ADDR(base)      ((base) + 0x2000 + 0x724)

/* Register description: DMEMIF的RESPERR控制
   Bit domain definition UNION:  SOC_SC_DMEMIF_RESPERR_CTRL_UNION */
#define SOC_SC_DMEMIF_RESPERR_CTRL_ADDR(base) ((base) + 0x2000 + 0x728)

/* Register description: SC配置通路MID权限控制寄存器
   Bit domain definition UNION:  SOC_SC_CFG_MID_CTRL_UNION */
#define SOC_SC_CFG_MID_CTRL_ADDR(base, cfg_mid_idx) (base) + 0x2000 + 0x730 + 0x4 * (cfg_mid_idx)

/* Register description: 安全写非安全MID控制
   Bit domain definition UNION:  SOC_SC_MID_TRUST_WR_NSTRUST_UNION */
#define SOC_SC_MID_TRUST_WR_NSTRUST_ADDR(base, mid_group_idx) ((base) + 0x2000 + 0x800 + (mid_group_idx) * 0x4)

/* Register description: 特殊鉴权类安全控制
   Bit domain definition UNION:  SOC_SC_DRC_SEC_CTRL_UNION */
#define SOC_SC_DRC_SEC_CTRL_ADDR(base)      ((base) + 0x2000 + 0x820)

/* Register description: 冗余备份寄存器
   Bit domain definition UNION:  SOC_SC_DUMMY_REG2_UNION */
#define SOC_SC_DUMMY_REG2_ADDR(base)        ((base) + 0x2000 + 0x900)

/* Register description: SC secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_GLB_MASK_UNION */
#define SOC_SC_ABNML_INT_S_GLB_MASK_ADDR(base) ((base) + 0x2000 + 0xA00)

/* Register description: SC secure abnormal interrupt clear register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_CLR_UNION */
#define SOC_SC_ABNML_INT_S_CLR_ADDR(base)   ((base) + 0x2000 + 0xA04)

/* Register description: SC secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_MASK_UNION */
#define SOC_SC_ABNML_INT_S_MASK_ADDR(base)  ((base) + 0x2000 + 0xA08)

/* Register description: SC secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_DIS_UNION */
#define SOC_SC_ABNML_INT_S_DIS_ADDR(base)   ((base) + 0x2000 + 0xA0C)

/* Register description: SC secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_ORG_STATUS_UNION */
#define SOC_SC_ABNML_INT_S_ORG_STATUS_ADDR(base) ((base) + 0x2000 + 0xA10)

/* Register description: SC secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_MASK_STATUS_UNION */
#define SOC_SC_ABNML_INT_S_MASK_STATUS_ADDR(base) ((base) + 0x2000 + 0xA14)

/* Register description: SC secure abnormal interrupt type register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_TYPE_UNION */
#define SOC_SC_ABNML_INT_S_TYPE_ADDR(base)  ((base) + 0x2000 + 0xA18)

/* Register description: SC secure abnormal interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_ABNML_INT_S_INFO_UNION */
#define SOC_SC_ABNML_INT_S_INFO_ADDR(base, dfx_info_num) ((base) + 0x2000 + 0xA20 + (dfx_info_num) * 0x4)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_GLB_MASK_UNION */
#define SOC_SC_PARITY_INT_GLB_MASK_ADDR(base) ((base) + 0x2000 + 0xA40)

/* Register description: SC dlock interrupt clear register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_CLR_UNION */
#define SOC_SC_PARITY_INT_CLR_ADDR(base)    ((base) + 0x2000 + 0xA44)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_MASK_UNION */
#define SOC_SC_PARITY_INT_MASK_ADDR(base)   ((base) + 0x2000 + 0xA48)

/* Register description: SC dlock interrupt control register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_DIS_UNION */
#define SOC_SC_PARITY_INT_DIS_ADDR(base)    ((base) + 0x2000 + 0xA4C)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_ORG_STATUS_UNION */
#define SOC_SC_PARITY_INT_ORG_STATUS_ADDR(base) ((base) + 0x2000 + 0xA50)

/* Register description: SC dlock interrupt status register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_MASK_STATUS_UNION */
#define SOC_SC_PARITY_INT_MASK_STATUS_ADDR(base) ((base) + 0x2000 + 0xA54)

/* Register description: SC dlock interrupt type register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_TYPE_UNION */
#define SOC_SC_PARITY_INT_TYPE_ADDR(base)   ((base) + 0x2000 + 0xA58)

/* Register description: SC dlock interrupt info0 register.
   Bit domain definition UNION:  SOC_SC_PARITY_INT_INFO_UNION */
#define SOC_SC_PARITY_INT_INFO_ADDR(base, dfx_info_num) ((base) + 0x2000 + 0xA60 + (dfx_info_num) * 0x4)

/* Register description: SC DFX中断disable
   Bit domain definition UNION:  SOC_SC_DFX_INT_DISABLE_UNION */
#define SOC_SC_DFX_INT_DISABLE_ADDR(base)   ((base) + 0x2000 + 0xA80)

/* Register description: SC debug port register0.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_IN0_UNION */
#define SOC_SC_DBG_PORT_IN0_ADDR(base)      ((base) + 0x2000 + 0xB00)

/* Register description: SC debug port register1.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_IN1_UNION */
#define SOC_SC_DBG_PORT_IN1_ADDR(base)      ((base) + 0x2000 + 0xB04)

/* Register description: SC debug port register2.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_IN2_UNION */
#define SOC_SC_DBG_PORT_IN2_ADDR(base)      ((base) + 0x2000 + 0xB08)

/* Register description: SC debug port register.
   Bit domain definition UNION:  SOC_SC_DBG_PORT_OUT_UNION */
#define SOC_SC_DBG_PORT_OUT_ADDR(base, dbg_info_num) ((base) + 0x2000 + 0xB10 + (dbg_info_num) * 0x4)

/* Register description: PMU统计FEDB BUF选择
   Bit domain definition UNION:  SOC_SC_PMU_FEDB_BUF_SEL_UNION */
#define SOC_SC_PMU_FEDB_BUF_SEL_ADDR(base)  ((base) + 0x2000 + 0xC04)

/* Register description: PMU统计FEDB BUF阈值
   Bit domain definition UNION:  SOC_SC_PMU_FEDB_BUF_TH_UNION */
#define SOC_SC_PMU_FEDB_BUF_TH_ADDR(base)   ((base) + 0x2000 + 0xC08)

/* Register description: PMU统计FECQ BUF阈值
   Bit domain definition UNION:  SOC_SC_PMU_FECQ_BUF_TH_UNION */
#define SOC_SC_PMU_FECQ_BUF_TH_ADDR(base, sc_fecq_num) ((base) + 0x2000 + 0xC10 + (sc_fecq_num) * 0x04)

/* Register description: PMU统计TPIPE投机失败类型
   Bit domain definition UNION:  SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_UNION */
#define SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_ADDR(base) ((base) + 0x2000 + 0xC30)

/* Register description: PMU统计TPIPE投机失败类型
   Bit domain definition UNION:  SOC_SC_PMU_TPIPESPEC_REQ_TYPE_UNION */
#define SOC_SC_PMU_TPIPESPEC_REQ_TYPE_ADDR(base) ((base) + 0x2000 + 0xC34)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_TH_CTRL_UNION */
#define SOC_SC_PMU_BECQ_TH_CTRL_ADDR(base)  ((base) + 0x2000 + 0xC38)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_TAG_HIT_ST_UNION */
#define SOC_SC_PMU_TAG_HIT_ST_ADDR(base)    ((base) + 0x2000 + 0xC3C)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_FSM_EN0_UNION */
#define SOC_SC_PMU_BECQ_FSM_EN0_ADDR(base, becq_pmu_fsm) ((base) + 0x2000 + 0xC40 + (becq_pmu_fsm) * 0x4)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_FSM_EN1_UNION */
#define SOC_SC_PMU_BECQ_FSM_EN1_ADDR(base, becq_pmu_fsm) ((base) + 0x2000 + 0xC50 + (becq_pmu_fsm) * 0x4)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_BYPBUF_TH_UNION */
#define SOC_SC_PMU_BYPBUF_TH_ADDR(base)     ((base) + 0x2000 + 0xC68)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_MSTIF_TH_UNION */
#define SOC_SC_PMU_MSTIF_TH_ADDR(base)      ((base) + 0x2000 + 0xC6C)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_DMEMIF_TH_UNION */
#define SOC_SC_PMU_DMEMIF_TH_ADDR(base)     ((base) + 0x2000 + 0xC70)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_GID_UNION */
#define SOC_SC_PMU_FLT_GID_ADDR(base)       ((base) + 0x2000 + 0xC74)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_MID_UNION */
#define SOC_SC_PMU_FLT_MID_ADDR(base)       ((base) + 0x2000 + 0xC78)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_MPAM_UNION */
#define SOC_SC_PMU_FLT_MPAM_ADDR(base)      ((base) + 0x2000 + 0xC7C)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_PRI_UNION */
#define SOC_SC_PMU_FLT_PRI_ADDR(base)       ((base) + 0x2000 + 0xC80)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_TPIPE_HAZ_TYPE_UNION */
#define SOC_SC_PMU_TPIPE_HAZ_TYPE_ADDR(base) ((base) + 0x2000 + 0xC88)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_MST2SN_FLT_UNION */
#define SOC_SC_PMU_MST2SN_FLT_ADDR(base)    ((base) + 0x2000 + 0xC8C)

/* Register description: PMU统计BECQ占用数阈值设置寄存器
   Bit domain definition UNION:  SOC_SC_PMU_BECQ_SLOT_TH_UNION */
#define SOC_SC_PMU_BECQ_SLOT_TH_ADDR(base)  ((base) + 0x2000 + 0xC94)

/* Register description: PMU统计来自SC的QOS_ALLOW
   Bit domain definition UNION:  SOC_SC_PMU_QOSALLOW_SC_UNION */
#define SOC_SC_PMU_QOSALLOW_SC_ADDR(base)   ((base) + 0x2000 + 0xC98)

/* Register description: PMU统计FECQ反压时间过滤条件
   Bit domain definition UNION:  SOC_SC_PMU_FECQ_FLT_UNION */
#define SOC_SC_PMU_FECQ_FLT_ADDR(base)      ((base) + 0x2000 + 0xC9C)

/* Register description: PMU统计按照LPID过滤条件
   Bit domain definition UNION:  SOC_SC_PMU_LPID_FLT_UNION */
#define SOC_SC_PMU_LPID_FLT_ADDR(base)      ((base) + 0x2000 + 0xCA0)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_REQ_OPC_UNION */
#define SOC_SC_PMU_FLT_REQ_OPC_ADDR(base)   ((base) + 0x2000 + 0xCA4)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_SNP_OPC_UNION */
#define SOC_SC_PMU_FLT_SNP_OPC_ADDR(base)   ((base) + 0x2000 + 0xCA8)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_SCHINT_UNION */
#define SOC_SC_PMU_FLT_SCHINT_ADDR(base)    ((base) + 0x2000 + 0xCAC)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_PAF_UNION */
#define SOC_SC_PMU_FLT_PAF_ADDR(base)       ((base) + 0x2000 + 0xCB0)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_FECQ_ID_UNION */
#define SOC_SC_PMU_FLT_FECQ_ID_ADDR(base)   ((base) + 0x2000 + 0xCB4)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_FLT_SNP_CTRL0_UNION */
#define SOC_SC_PMU_FLT_SNP_CTRL0_ADDR(base) ((base) + 0x2000 + 0xCB8)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_SRBUF_TH_UNION */
#define SOC_SC_PMU_SRBUF_TH_ADDR(base)      ((base) + 0x2000 + 0xCBC)

/* Register description: 
   Bit domain definition UNION:  SOC_SC_PMU_SNP_SMP_TH_UNION */
#define SOC_SC_PMU_SNP_SMP_TH_ADDR(base)    ((base) + 0x2000 + 0xCC0)

/* Register description: SC PMU event counter register.
   Bit domain definition UNION:  SOC_SC_PMU_EVCNT_UNION */
#define SOC_SC_PMU_EVCNT_ADDR(base, sc_pmu_idx) ((base) + 0x2000 + 0xD80 + (sc_pmu_idx) * 0x4)

/* Register description: SC PMU event counter shadow register.
   Bit domain definition UNION:  SOC_SC_PMU_EVSVR_UNION */
#define SOC_SC_PMU_EVSVR_ADDR(base, sc_pmu_idx) ((base) + 0x2000 + 0xDA0 + (sc_pmu_idx) * 0x4)

/* Register description: SC PMU event type set register.
   Bit domain definition UNION:  SOC_SC_PMU_EVTYPE_UNION */
#define SOC_SC_PMU_EVTYPE_ADDR(base, sc_pmu_idx) ((base) + 0x2000 + 0xDC0 + (sc_pmu_idx) * 0x4)

/* Register description: SC PMU event counter enable register.
   Bit domain definition UNION:  SOC_SC_PMU_CNTEN_UNION */
#define SOC_SC_PMU_CNTEN_ADDR(base)         ((base) + 0x2000 + 0xDE0)

/* Register description: SC PMU event counter overflow status register.
   Bit domain definition UNION:  SOC_SC_PMU_OV_UNION */
#define SOC_SC_PMU_OV_ADDR(base)            ((base) + 0x2000 + 0xDE4)

/* Register description: SC PMU config register.
   Bit domain definition UNION:  SOC_SC_PMU_CFG_UNION */
#define SOC_SC_PMU_CFG_ADDR(base)           ((base) + 0x2000 + 0xDE8)

/* Register description: SC PMU capture register.
   Bit domain definition UNION:  SOC_SC_PMU_CAPR_UNION */
#define SOC_SC_PMU_CAPR_ADDR(base)          ((base) + 0x2000 + 0xDEC)

/* Register description: SC pmu interrupt control register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_GLB_MASK_UNION */
#define SOC_SC_PMU_INT_GLB_MASK_ADDR(base)  ((base) + 0x2000 + 0xDF0)

/* Register description: SC pmu interrupt clear register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_CLR_UNION */
#define SOC_SC_PMU_INT_CLR_ADDR(base)       ((base) + 0x2000 + 0xDF4)

/* Register description: SC pmu interrupt control register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_MASK_UNION */
#define SOC_SC_PMU_INT_MASK_ADDR(base)      ((base) + 0x2000 + 0xDF8)

/* Register description: SC pmu interrupt control register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_DIS_UNION */
#define SOC_SC_PMU_INT_DIS_ADDR(base)       ((base) + 0x2000 + 0xDFC)

/* Register description: SC pmu interrupt status register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_ORG_STATUS_UNION */
#define SOC_SC_PMU_INT_ORG_STATUS_ADDR(base) ((base) + 0x2000 + 0xE00)

/* Register description: SC pmu interrupt status register.
   Bit domain definition UNION:  SOC_SC_PMU_INT_MASK_STATUS_UNION */
#define SOC_SC_PMU_INT_MASK_STATUS_ADDR(base) ((base) + 0x2000 + 0xE04)

/* Register description: TRAM低功耗参数
   Bit domain definition UNION:  SOC_SC_TMEM_SLP_PARAM_UNION */
#define SOC_SC_TMEM_SLP_PARAM_ADDR(base)    ((base) + 0x2000 + 0xF00)

/* Register description: DRAM低功耗参数
   Bit domain definition UNION:  SOC_SC_DMEM_SLP_PARAM_UNION */
#define SOC_SC_DMEM_SLP_PARAM_ADDR(base)    ((base) + 0x2000 + 0xF04)

/* Register description: SRAM低功耗参数
   Bit domain definition UNION:  SOC_SC_SMEM_SLP_PARAM_UNION */
#define SOC_SC_SMEM_SLP_PARAM_ADDR(base)    ((base) + 0x2000 + 0xF08)

/* Register description: TRAM低功耗静态控制0
   Bit domain definition UNION:  SOC_SC_TMEM_STA_CFG0_UNION */
#define SOC_SC_TMEM_STA_CFG0_ADDR(base)     ((base) + 0x2000 + 0xF20)

/* Register description: TRAM低功耗静态控制1
   Bit domain definition UNION:  SOC_SC_TMEM_STA_CFG1_UNION */
#define SOC_SC_TMEM_STA_CFG1_ADDR(base)     ((base) + 0x2000 + 0xF24)

/* Register description: DRAM低功耗静态控制0
   Bit domain definition UNION:  SOC_SC_DMEM_STA_CFG0_UNION */
#define SOC_SC_DMEM_STA_CFG0_ADDR(base)     ((base) + 0x2000 + 0xF28)

/* Register description: DRAM低功耗静态控制1
   Bit domain definition UNION:  SOC_SC_DMEM_STA_CFG1_UNION */
#define SOC_SC_DMEM_STA_CFG1_ADDR(base)     ((base) + 0x2000 + 0xF2C)

/* Register description: SRAM低功耗静态控制0
   Bit domain definition UNION:  SOC_SC_SMEM_STA_CFG0_UNION */
#define SOC_SC_SMEM_STA_CFG0_ADDR(base)     ((base) + 0x2000 + 0xF30)

/* Register description: SRAM低功耗静态控制1
   Bit domain definition UNION:  SOC_SC_SMEM_STA_CFG1_UNION */
#define SOC_SC_SMEM_STA_CFG1_ADDR(base)     ((base) + 0x2000 + 0xF34)

/* Register description: Memory低功耗动态控制0
   Bit domain definition UNION:  SOC_SC_MEM_LP_CTRL0_UNION */
#define SOC_SC_MEM_LP_CTRL0_ADDR(base)      ((base) + 0x2000 + 0xF40)

/* Register description: Memory低功耗动态控制1
   Bit domain definition UNION:  SOC_SC_MEM_LP_CTRL1_UNION */
#define SOC_SC_MEM_LP_CTRL1_ADDR(base)      ((base) + 0x2000 + 0xF44)

/* Register description: Memory低功耗动态控制2
   Bit domain definition UNION:  SOC_SC_MEM_LP_CTRL2_UNION */
#define SOC_SC_MEM_LP_CTRL2_ADDR(base)      ((base) + 0x2000 + 0xF48)

/* Register description: TMEM低功耗动态控制
   Bit domain definition UNION:  SOC_SC_TMEM_LP_SLP_CFG_UNION */
#define SOC_SC_TMEM_LP_SLP_CFG_ADDR(base)   ((base) + 0x2000 + 0xF60)

/* Register description: DMEM低功耗动态控制
   Bit domain definition UNION:  SOC_SC_DMEM_LP_SLP_CFG_UNION */
#define SOC_SC_DMEM_LP_SLP_CFG_ADDR(base)   ((base) + 0x2000 + 0xF64)

/* Register description: SMEM低功耗动态控制
   Bit domain definition UNION:  SOC_SC_SMEM_LP_SLP_CFG_UNION */
#define SOC_SC_SMEM_LP_SLP_CFG_ADDR(base)   ((base) + 0x2000 + 0xF68)

/* Register description: TMEM上下电控制寄存器
   Bit domain definition UNION:  SOC_SC_TMEM_WAY_PWRUP_UNION */
#define SOC_SC_TMEM_WAY_PWRUP_ADDR(base)    ((base) + 0x2000 + 0xF80)

/* Register description: DMEM上下电控制寄存器
   Bit domain definition UNION:  SOC_SC_DMEM_WAY_PWRUP_UNION */
#define SOC_SC_DMEM_WAY_PWRUP_ADDR(base)    ((base) + 0x2000 + 0xF84)

/* Register description: SMEM上下电控制寄存器
   Bit domain definition UNION:  SOC_SC_SMEM_WAY_PWRUP_UNION */
#define SOC_SC_SMEM_WAY_PWRUP_ADDR(base)    ((base) + 0x2000 + 0xF88)

/* Register description: TMEM初始化控制寄存器
   Bit domain definition UNION:  SOC_SC_TMEM_WAY_INIT_UNION */
#define SOC_SC_TMEM_WAY_INIT_ADDR(base)     ((base) + 0x2000 + 0xFA0)

/* Register description: DMEM初始化控制寄存器
   Bit domain definition UNION:  SOC_SC_DMEM_WAY_INIT_UNION */
#define SOC_SC_DMEM_WAY_INIT_ADDR(base)     ((base) + 0x2000 + 0xFA4)

/* Register description: SMEM初始化控制寄存器
   Bit domain definition UNION:  SOC_SC_SMEM_WAY_INIT_UNION */
#define SOC_SC_SMEM_WAY_INIT_ADDR(base)     ((base) + 0x2000 + 0xFA8)

/* Register description: DMEM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_DMEM_SPC_UNION */
#define SOC_SC_DMEM_SPC_ADDR(base)          ((base) + 0x2000 + 0xFC0)

/* Register description: BEDB的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_BEDB_SPC_UNION */
#define SOC_SC_BEDB_SPC_ADDR(base)          ((base) + 0x2000 + 0xFC4)

/* Register description: VICTIM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_VICTIM_SPC_UNION */
#define SOC_SC_VICTIM_SPC_ADDR(base)        ((base) + 0x2000 + 0xFC8)

/* Register description: SFRAM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_SFRAM_SPC_UNION */
#define SOC_SC_SFRAM_SPC_ADDR(base)         ((base) + 0x2000 + 0xFCC)

/* Register description: TAGRAM的memory控制寄存器
   Bit domain definition UNION:  SOC_SC_TAGRAM_SPC_UNION */
#define SOC_SC_TAGRAM_SPC_ADDR(base)        ((base) + 0x2000 + 0xFD0)

/* Register description: LPC Delay时间
   Bit domain definition UNION:  SOC_SC_LPC_DELAY_TIME_UNION */
#define SOC_SC_LPC_DELAY_TIME_ADDR(base)    ((base) + 0x2000 + 0xFD4)

/* Register description: CGID cache使用容量统计
   Bit domain definition UNION:  SOC_SC_CGID_CNT_UNION */
#define SOC_SC_CGID_CNT_ADDR(base, cgid_idx) ((base) + 0x4000 + (cgid_idx) * 0x8)

/* Register description: CGID Bypass通路切换状态
   Bit domain definition UNION:  SOC_SC_CGID_BYP_SWITCH_STATUS_UNION */
#define SOC_SC_CGID_BYP_SWITCH_STATUS_ADDR(base, cgid_idx) ((base) + 0x4000 + 0x004 + (cgid_idx) * 0x8)

/* Register description: PGID Bypass通路切换状态
   Bit domain definition UNION:  SOC_SC_GID_BYP_SWITCH_STATUS_UNION */
#define SOC_SC_GID_BYP_SWITCH_STATUS_ADDR(base, pgid_idx) ((base) + 0x4000 + 0x080 + (pgid_idx) * 0x4)

/* Register description: 业务统计count
   Bit domain definition UNION:  SOC_SC_STATIS_CNT_IN_UNION */
#define SOC_SC_STATIS_CNT_IN_ADDR(base, sc_statis_num) ((base) + 0x4000 + 0x180 + (sc_statis_num) * 0x8)

/* Register description: 业务统计count
   Bit domain definition UNION:  SOC_SC_STATIS_CNT_OUT_UNION */
#define SOC_SC_STATIS_CNT_OUT_ADDR(base, sc_statis_num) ((base) + 0x4000 + 0x184 + (sc_statis_num) * 0x8)

/* Register description: CMOQ quota cnt
   Bit domain definition UNION:  SOC_SC_CMOQ_QUOTA_CNT_UNION */
#define SOC_SC_CMOQ_QUOTA_CNT_ADDR(base)    ((base) + 0x4000 + 0x1A0)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_TAGRAM_LP_STATUS_UNION */
#define SOC_SC_TAGRAM_LP_STATUS_ADDR(base)  ((base) + 0x6000)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_SFRAM_LP_STATUS_UNION */
#define SOC_SC_SFRAM_LP_STATUS_ADDR(base)   ((base) + 0x6004)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_DRAM_LP_STATUS_UNION */
#define SOC_SC_DRAM_LP_STATUS_ADDR(base)    ((base) + 0x6008)

/* Register description: TAGRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_TAGRAM_LPC_DFX0_UNION */
#define SOC_SC_TAGRAM_LPC_DFX0_ADDR(base)   ((base) + 0x600C)

/* Register description: SFRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_SFRAM_LPC_DFX0_UNION */
#define SOC_SC_SFRAM_LPC_DFX0_ADDR(base)    ((base) + 0x6010)

/* Register description: DRAM低功耗状态寄存器0
   Bit domain definition UNION:  SOC_SC_DRAM_LPC_DFX0_UNION */
#define SOC_SC_DRAM_LPC_DFX0_ADDR(base)     ((base) + 0x6014)

/* Register description: SMQ状态寄存器
   Bit domain definition UNION:  SOC_SC_SMQ_STATUS_UNION */
#define SOC_SC_SMQ_STATUS_ADDR(base)        ((base) + 0x6018)

/* Register description: PGID配置寄存器,业务master也可访问
   Bit domain definition UNION:  SOC_SC_GID_CFG_UNION */
#define SOC_SC_GID_CFG_ADDR(base, pgid_idx) ((base) + 0xC000 + (pgid_idx) * 4)

/* Register description: 全局安全region鉴权控制
   Bit domain definition UNION:  SOC_SC_GLB_SEC_REG_CTRL_UNION */
#define SOC_SC_GLB_SEC_REG_CTRL_ADDR(base)     ((base) + 0x8000 + 0x2010)

/* Register description: 安全region LOCK加锁
   Bit domain definition UNION:  SOC_SEC_RGN_LOCK_SET_UNION */
#define SOC_SEC_RGN_LOCK_SET_ADDR(base)     ((base) + 0x8000 + 0x2014)

/* Register description: 安全region LOCK解锁
   Bit domain definition UNION:  SOC_SEC_RGN_LOCK_CLR_UNION */
#define SOC_SEC_RGN_LOCK_CLR_ADDR(base)     ((base) + 0x8000 + 0x2018)

/* Register description: 安全region LOCK状态
   Bit domain definition UNION:  SOC_SEC_RGN_LOCK_ST_UNION */
#define SOC_SEC_RGN_LOCK_ST_ADDR(base)      ((base) + 0x8000 + 0x201C)

/* Register description: 安全region相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_CTRL_UNION */
#define SOC_SC_SEC_RGN_CTRL_ADDR(base, S)      (base) + 0x8000 + 0x2100 + 16 * (S)

/* Register description: 安全region地址相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_ADDR_CTRL_UNION */
#define SOC_SC_SEC_RGN_ADDR_CTRL_ADDR(base, S) (base) + 0x8000 + 0x2104 + 16 * (S)

/* Register description: 安全region读MID相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_MID_CTRL_R_UNION */
#define SOC_SC_SEC_RGN_MID_CTRL_R_ADDR(base, S) (base) + 0x8000 + 0x2108 + 16 * (S)

/* Register description: 安全region写MID相关控制
   Bit domain definition UNION:  SOC_SC_SEC_RGN_MID_CTRL_W_UNION */
#define SOC_SC_SEC_RGN_MID_CTRL_W_ADDR(base, S) (base) + 0x8000 + 0x210C + 16 * (S)

/* Register description: SYNCBUF secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_ADDR(base) ((base) + 0x8000 + 0x2230)

/* Register description: SYNCBUF secure abnormal interrupt clear register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_CLR_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_CLR_ADDR(base) ((base) + 0x8000 + 0x2234)

/* Register description: SYNCBUF secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_MASK_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_MASK_ADDR(base) ((base) + 0x8000 + 0x2238)

/* Register description: SYNCBUF secure abnormal interrupt control register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_DIS_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_DIS_ADDR(base) ((base) + 0x8000 + 0x223C)

/* Register description: SYNCBUF secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_ADDR(base) ((base) + 0x8000 + 0x2240)

/* Register description: SYNCBUF secure abnormal interrupt status register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_ADDR(base) ((base) + 0x8000 + 0x2244)

/* Register description: SYNCBUF secure abnormal interrupt type register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_TYPE_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_TYPE_ADDR(base) ((base) + 0x8000 + 0x2248)

/* Register description: SYNCBUF secure abnormal interrupt info0 register.
   Bit domain definition UNION:  SOC_SYNCBUF_ABNML_INT_S_INFO_UNION */
#define SOC_SYNCBUF_ABNML_INT_S_INFO_ADDR(base, dfx_info_num) ((base) + 0x8000 + 0x2250 + (dfx_info_num) * 0x4)

/* Register description: 全局的Remap使能控制
   Bit domain definition UNION:  SOC_GLB_REMAP_CTRL_UNION */
#define SOC_GLB_REMAP_CTRL_ADDR(base)       ((base) + 0x8000 + 0x2400)

/* Register description: 基于高位地址的remap控制
   Bit domain definition UNION:  SOC_SC_BC_ADDR_REMAP0_UNION */
#define SOC_SC_BC_ADDR_REMAP0_ADDR(base, R)    (base) + 0x8000 + 0x2500 + 4 * (R)


#endif




/*****************************************************************************
  3 enums
*****************************************************************************/



/*****************************************************************************
  4 message head
*****************************************************************************/



/*****************************************************************************
  5 message
*****************************************************************************/



/*****************************************************************************
  6 struct
*****************************************************************************/



/*****************************************************************************
  7 union
*****************************************************************************/

/****************************************************************************
                     (1/3) CFGCMO_CMD
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_GLB_CFGCMO_CMD_L_UNION
 struct description   : GLB_CFGCMO_CMD_L Register structure definition
                        Address Offset:0x4000 Initial:0x00000000 Width:32
 register description : CFGCMO命令写入寄存器低32Bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  glb_cfgcmo_cmd_l : 32; /* bit[0-31]: CFGCMO命令写入寄存器低32Bit位 */
    } reg;
} SOC_GLB_CFGCMO_CMD_L_UNION;
#endif
#define SOC_GLB_CFGCMO_CMD_L_glb_cfgcmo_cmd_l_START  (0)
#define SOC_GLB_CFGCMO_CMD_L_glb_cfgcmo_cmd_l_END    (31)


/*****************************************************************************
 struct               : SOC_GLB_CFGCMO_CMD_H_UNION
 struct description   : GLB_CFGCMO_CMD_H Register structure definition
                        Address Offset:0x4004 Initial:0x00000000 Width:32
 register description : CFGCMO命令写入寄存器高32Bit
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  glb_cfgcmo_cmd_h : 32; /* bit[0-31]: CFGCMO命令写入寄存器高32Bit位 */
    } reg;
} SOC_GLB_CFGCMO_CMD_H_UNION;
#endif
#define SOC_GLB_CFGCMO_CMD_H_glb_cfgcmo_cmd_h_START  (0)
#define SOC_GLB_CFGCMO_CMD_H_glb_cfgcmo_cmd_h_END    (31)




/****************************************************************************
                     (2/3) CFGCMO_TOP
 ****************************************************************************/

/*****************************************************************************
 struct               : SOC_CFG_CMO_REGULAR_EVT_TIME_UNION
 struct description   : CFG_CMO_REGULAR_EVT_TIME Register structure definition
                        Address Offset:0x5020 Initial:0x1 Width:32
 register description : CMO状态寄存器的eventfinish为1时，定时上报的时间间隔设置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_regu_evt_time : 24; /* bit[0-23] : 设置定时上报的时间间隔。
                                                             CMO状态寄存器的event_finish_flag=1且rpt_type_event=1时有效。
                                                             8个状态寄存器共用此寄存器。
                                                             时间单位为每个主时钟cycle,即设置为1000,则每1000个cycle后上报事件.
                                                             默认每1ms定时上报。
                                                             此寄存器不可配置为0。如果配置为0，不会触发重新上报。 */
        unsigned int  reserved          : 7;  /* bit[24-30]: 保留 */
        unsigned int  cmo_regu_evt_en   : 1;  /* bit[31]   : 设置是否定时上报事件。
                                                             CMO状态寄存器的event_finish_flag=1且rpt_type_event=1时有效。
                                                             8个状态寄存器共用此寄存器：
                                                             0:不使能，
                                                             1:使能。 */
    } reg;
} SOC_CFG_CMO_REGULAR_EVT_TIME_UNION;
#endif
#define SOC_CFG_CMO_REGULAR_EVT_TIME_cmo_regu_evt_time_START  (0)
#define SOC_CFG_CMO_REGULAR_EVT_TIME_cmo_regu_evt_time_END    (23)
#define SOC_CFG_CMO_REGULAR_EVT_TIME_cmo_regu_evt_en_START    (31)
#define SOC_CFG_CMO_REGULAR_EVT_TIME_cmo_regu_evt_en_END      (31)


/*****************************************************************************
 struct               : SOC_CFG_CMO_STATUS_UNION
 struct description   : CFG_CMO_STATUS Register structure definition
                        Address Offset:0x5100+(cmo_st)*0x4 Initial:0x00000000 Width:32
 register description : CMO返回的状态寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfg_cmo_status : 32; /* bit[0-31]: [28:19]:sync_seq_num/Sequence号;
                                                         [18:3]:thread_id/发送CMO命令的线程号;
                                                         [2]:rpt_type_int/上报类型为interrupt，来自sync cmd interrupt field。
                                                         [1]:rpt_type_event/上报类型为event，来自sync cmd event field。
                                                         [0]:event_finish_flag/本批次CMO操作（以sync cmd为界）结束标记。
                                                         event_finish_flag=1时，会按照sync_cmd的event/interrupt指示（也是CMO_STATUS的rpt_type_event和rpt_type_interrupt状态）产生event或interrupt上报（两种上报方式只能选其一）。
                                                         如果使用event方式上报，支持定时重发event机制，避免event丢失挂死CPU。
                                                         定时上报时间可配置，最长可达ms级别(参见cmo_regu_evt_en/cmo_regu_evt_time寄存器)。 */
    } reg;
} SOC_CFG_CMO_STATUS_UNION;
#endif
#define SOC_CFG_CMO_STATUS_cfg_cmo_status_START  (0)
#define SOC_CFG_CMO_STATUS_cfg_cmo_status_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_CMO_CLEAR_UNION
 struct description   : CFG_CMO_CLEAR Register structure definition
                        Address Offset:0x5200+(cmo_st)*0x4 Initial:0x000000 Width:32
 register description : CMO状态寄存器清零
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  event_int_clr     : 1;  /* bit[0]    : 软件写此寄存器以清除中断或Event。 */
        unsigned int  event_int_clr_num : 10; /* bit[1-10] : 清除时，需写入相应的sync_seq_num值，若该值与CMO_STATUS状态寄存器中sync_seq_num值匹配时清event_finish_flag（同时清中断或Event）,否则保持event_finish_flag。 */
        unsigned int  reserved          : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_CLEAR_UNION;
#endif
#define SOC_CFG_CMO_CLEAR_event_int_clr_START      (0)
#define SOC_CFG_CMO_CLEAR_event_int_clr_END        (0)
#define SOC_CFG_CMO_CLEAR_event_int_clr_num_START  (1)
#define SOC_CFG_CMO_CLEAR_event_int_clr_num_END    (10)


/*****************************************************************************
 struct               : SOC_CFG_CMO_QUEUE_CNT_UNION
 struct description   : CFG_CMO_QUEUE_CNT Register structure definition
                        Address Offset:0x5300 Initial:0x000000 Width:32
 register description : CMO模块的命令队列深度状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_queue_cnt : 8;  /* bit[0-7] : CMO模块的命令队列深度状态 */
        unsigned int  reserved      : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_QUEUE_CNT_UNION;
#endif
#define SOC_CFG_CMO_QUEUE_CNT_cmo_queue_cnt_START  (0)
#define SOC_CFG_CMO_QUEUE_CNT_cmo_queue_cnt_END    (7)


/*****************************************************************************
 struct               : SOC_CFG_CMO_MERGE_BUSY_CTRL_UNION
 struct description   : CFG_CMO_MERGE_BUSY_CTRL Register structure definition
                        Address Offset:0x5400 Initial:0x00000000 Width:32
 register description : nopending merge busy控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  merge_slice_busy  : 1;  /* bit[0]   : sc slice的busy信号是否merge到最终汇聚的sc_nopending_comb上
                                                            1：merge
                                                            0：不merge */
        unsigned int  merge_cfgcmo_busy : 1;  /* bit[1]   : cfgcmo的busy信号是否merge到最终汇聚的sc_nopending_comb上
                                                            1：merge
                                                            0：不merge */
        unsigned int  reserved          : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_MERGE_BUSY_CTRL_UNION;
#endif
#define SOC_CFG_CMO_MERGE_BUSY_CTRL_merge_slice_busy_START   (0)
#define SOC_CFG_CMO_MERGE_BUSY_CTRL_merge_slice_busy_END     (0)
#define SOC_CFG_CMO_MERGE_BUSY_CTRL_merge_cfgcmo_busy_START  (1)
#define SOC_CFG_CMO_MERGE_BUSY_CTRL_merge_cfgcmo_busy_END    (1)


/*****************************************************************************
 struct               : SOC_CFG_CMO_DFX_INT_S_STATUS_UNION
 struct description   : CFG_CMO_DFX_INT_S_STATUS Register structure definition
                        Address Offset:0x5500 Initial:0x0000000 Width:32
 register description : cache相关安全中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_slice_dfx_intr_s : 4;  /* bit[0-3] : 4个sc slice的cache相关的安全中断 */
        unsigned int  reserved            : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_DFX_INT_S_STATUS_UNION;
#endif
#define SOC_CFG_CMO_DFX_INT_S_STATUS_sc_slice_dfx_intr_s_START  (0)
#define SOC_CFG_CMO_DFX_INT_S_STATUS_sc_slice_dfx_intr_s_END    (3)


/*****************************************************************************
 struct               : SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_UNION
 struct description   : CFG_CMO_SYNCBUF_INT_S_STATUS Register structure definition
                        Address Offset:0x5504 Initial:0x0000000 Width:32
 register description : syncbuf相关安全中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_slice_syncbuf_intr_s : 4;  /* bit[0-3] : 4个sc slice的syncbuf相关的安全中断 */
        unsigned int  reserved                : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_UNION;
#endif
#define SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_sc_slice_syncbuf_intr_s_START  (0)
#define SOC_CFG_CMO_SYNCBUF_INT_S_STATUS_sc_slice_syncbuf_intr_s_END    (3)


/*****************************************************************************
 struct               : SOC_CFG_CMO_DFX_INT_NS_STATUS_UNION
 struct description   : CFG_CMO_DFX_INT_NS_STATUS Register structure definition
                        Address Offset:0x5508 Initial:0x0000000 Width:32
 register description : 非安全中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_slice_dfx_intr_ns : 4;  /* bit[0-3] : 4个sc slice的非安全中断 */
        unsigned int  sc_cfgcmo_int_dfx_ns : 1;  /* bit[4]   : cfgcmo的异常中断 */
        unsigned int  sc_cfgcmo_int_fc_ns  : 1;  /* bit[5]   : cfgcmo的sync命令中断 */
        unsigned int  reserved             : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_DFX_INT_NS_STATUS_UNION;
#endif
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_sc_slice_dfx_intr_ns_START  (0)
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_sc_slice_dfx_intr_ns_END    (3)
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_sc_cfgcmo_int_dfx_ns_START  (4)
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_sc_cfgcmo_int_dfx_ns_END    (4)
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_sc_cfgcmo_int_fc_ns_START   (5)
#define SOC_CFG_CMO_DFX_INT_NS_STATUS_sc_cfgcmo_int_fc_ns_END     (5)


/*****************************************************************************
 struct               : SOC_CFG_CMO_NOPENDING_STATUS_UNION
 struct description   : CFG_CMO_NOPENDING_STATUS Register structure definition
                        Address Offset:0x5510 Initial:0x0000000 Width:32
 register description : 非安全中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_slice_nopending : 4;  /* bit[0-3] : 4个sc slice的nopending状态 */
        unsigned int  reserved           : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_NOPENDING_STATUS_UNION;
#endif
#define SOC_CFG_CMO_NOPENDING_STATUS_sc_slice_nopending_START  (0)
#define SOC_CFG_CMO_NOPENDING_STATUS_sc_slice_nopending_END    (3)


/*****************************************************************************
 struct               : SOC_CFG_CMO_BUSY_STATUS_UNION
 struct description   : CFG_CMO_BUSY_STATUS Register structure definition
                        Address Offset:0x5514 Initial:0x0000000 Width:32
 register description : 非安全中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_slice_busy : 4;  /* bit[0-3] : 4个sc slice的busy状态 */
        unsigned int  reserved      : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_BUSY_STATUS_UNION;
#endif
#define SOC_CFG_CMO_BUSY_STATUS_sc_slice_busy_START  (0)
#define SOC_CFG_CMO_BUSY_STATUS_sc_slice_busy_END    (3)


/*****************************************************************************
 struct               : SOC_CFG_CMO_PERF_IDLE_STATUS_UNION
 struct description   : CFG_CMO_PERF_IDLE_STATUS Register structure definition
                        Address Offset:0x5518 Initial:0x0000000 Width:32
 register description : 非安全中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_slice_perf_idle : 4;  /* bit[0-3] : 4个sc slice的perf idle */
        unsigned int  reserved           : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_PERF_IDLE_STATUS_UNION;
#endif
#define SOC_CFG_CMO_PERF_IDLE_STATUS_sc_slice_perf_idle_START  (0)
#define SOC_CFG_CMO_PERF_IDLE_STATUS_sc_slice_perf_idle_END    (3)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_CTRL0_UNION
 struct description   : CFG_ABNML_NS_INT_CTRL0 Register structure definition
                        Address Offset:0x5E00 Initial:0x00000000 Width:32
 register description : DFX中断配置0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_glb_mask : 1;  /* bit[0]   : 异常非安全中断信号线的输出开关：
                                                              0：使能；
                                                              1：禁止。
                                                              说明：
                                                              1.当ABNML_NS_INT_STATUS0.abnml_ns_int_mask_status不为0且此寄存器域段使能时，中断信号线拉高，上报非安全异常中断；
                                                              2.不影响异常非安全中断寄存器记录。 */
        unsigned int  reserved            : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_CFG_ABNML_NS_INT_CTRL0_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_CTRL0_dfx_ns_int_glb_mask_START  (0)
#define SOC_CFG_ABNML_NS_INT_CTRL0_dfx_ns_int_glb_mask_END    (0)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_CTRL1_UNION
 struct description   : CFG_ABNML_NS_INT_CTRL1 Register structure definition
                        Address Offset:0x5E04 Initial:0x00000000 Width:32
 register description : DFX中断配置1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_CFG_ABNML_NS_INT_CTRL1_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_CTRL1_dfx_ns_int_mask_START  (0)
#define SOC_CFG_ABNML_NS_INT_CTRL1_dfx_ns_int_mask_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_CTRL2_UNION
 struct description   : CFG_ABNML_NS_INT_CTRL2 Register structure definition
                        Address Offset:0x5E08 Initial:0x00000000 Width:32
 register description : DFX中断配置1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_dis : 32; /* bit[0-31]:  */
    } reg;
} SOC_CFG_ABNML_NS_INT_CTRL2_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_CTRL2_dfx_ns_int_dis_START  (0)
#define SOC_CFG_ABNML_NS_INT_CTRL2_dfx_ns_int_dis_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_STATUS0_UNION
 struct description   : CFG_ABNML_NS_INT_STATUS0 Register structure definition
                        Address Offset:0x5E10 Initial:0x00000000 Width:32
 register description : 异常中断状态0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_mask_status : 32; /* bit[0-31]: 异常非安全中断的Masked的状态指示：
                                                                 具体bit含义请参考IBQE_ABNML_NS_INT_CTRL1.abnml_ns_int_mask描述
                                                                 abnml_ns_int_mask_status[n]=0：中断未产生；
                                                                 abnml_ns_int_mask_status[n]=1：中断已产生。
                                                                 说明：
                                                                 1.ABNML_NS_INT_CTRL.abnml_ns_int_dis或者abnml_ns_int_mask对应类型中断被禁止时，对应异常中断不记录；
                                                                 2.此域段为0时，ABNML_NS_INT_STATUS.abnml_ns_int_type和ABNML_NS_INT_INFO0/1/2/3无效，无有效中断信息记录； */
    } reg;
} SOC_CFG_ABNML_NS_INT_STATUS0_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_STATUS0_dfx_ns_int_mask_status_START  (0)
#define SOC_CFG_ABNML_NS_INT_STATUS0_dfx_ns_int_mask_status_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_STATUS1_UNION
 struct description   : CFG_ABNML_NS_INT_STATUS1 Register structure definition
                        Address Offset:0x5E14 Initial:0x00000000 Width:32
 register description : 异常中断状态1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_org_status : 32; /* bit[0-31]: 异常非安全中断的原始状态指示：
                                                                具体bit含义请参考IBQE_ABNML_NS_INT_CTRL1.abnml_ns_int_mask描述
                                                                abnml_ns_int_org_status[n]=0：中断未产生；
                                                                abnml_ns_int_org_status[n]=1：中断已产生。
                                                                说明：
                                                                1.ABNML_NS_INT_CTRL.abnml_ns_int_dis对应类型中断被禁止时，对应异常中断不记录；
                                                                2.此域段为0时，ABNML_NS_INT_STATUS.abnml_ns_int_type和ABNML_NS_INT_INFO0/1/2/3无效，无有效中断信息记录； */
    } reg;
} SOC_CFG_ABNML_NS_INT_STATUS1_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_STATUS1_dfx_ns_int_org_status_START  (0)
#define SOC_CFG_ABNML_NS_INT_STATUS1_dfx_ns_int_org_status_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_STATUS2_UNION
 struct description   : CFG_ABNML_NS_INT_STATUS2 Register structure definition
                        Address Offset:0x5E18 Initial:0x00000000 Width:32
 register description : DFX中断状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_type : 3;  /* bit[0-2] : 首个Masked的异常非安全中断类型指示：
                                                          具体type类型含义请参考IBQE_ABNML_NS_INT_CTRL1.abnml_ns_int_mask描述
                                                          说明：
                                                          1.ABNML_NS_INT_CTRL.abnml_ns_int_dis或者abnml_ns_int_mask对应类型中断被禁止时，对应异常中断不记录；
                                                          2.ABNML_NS_INT_STATUS.abnml_ns_int_mask_status为0时，此域段无效；
                                                          3.配合ABNML_NS_INT_INFO0/1/2/3可以查询首个Masked的异常安全中断的具体信息。 */
        unsigned int  reserved        : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_CFG_ABNML_NS_INT_STATUS2_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_STATUS2_dfx_ns_int_type_START  (0)
#define SOC_CFG_ABNML_NS_INT_STATUS2_dfx_ns_int_type_END    (2)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_CLR_UNION
 struct description   : CFG_ABNML_NS_INT_CLR Register structure definition
                        Address Offset:0x5E1C Initial:0x00000000 Width:32
 register description : DFX中断状态清除
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_clr : 1;  /* bit[0]   : dfx中断Clear，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved       : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_CFG_ABNML_NS_INT_CLR_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_CLR_dfx_ns_int_clr_START  (0)
#define SOC_CFG_ABNML_NS_INT_CLR_dfx_ns_int_clr_END    (0)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_INFO0_UNION
 struct description   : CFG_ABNML_NS_INT_INFO0 Register structure definition
                        Address Offset:0x5E20 Initial:0x00000000 Width:32
 register description : 异常命令报错信息0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_info0 : 32; /* bit[0-31]: 首个异常命令的bit[31:0]信息：
                                                           注意：
                                                           1.当中断记录清除，并产生下一次新的中断时，此寄存器信息才会被更新；
                                                           2.ABNML_NS_INT_STATUS.abnml_ns_int_mask_status为0时，此域段无效；
                                                           3.配合ABNML_NS_INT_STATUS.abnml_ns_int_type可知当前异常命令中断类型；
                                                           4.下电过程中收到了访问命令类型中断此寄存器不记录。 */
    } reg;
} SOC_CFG_ABNML_NS_INT_INFO0_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_INFO0_dfx_ns_int_info0_START  (0)
#define SOC_CFG_ABNML_NS_INT_INFO0_dfx_ns_int_info0_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_ABNML_NS_INT_INFO1_UNION
 struct description   : CFG_ABNML_NS_INT_INFO1 Register structure definition
                        Address Offset:0x5E24 Initial:0x00000000 Width:32
 register description : 异常命令报错信息1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_ns_int_info1 : 32; /* bit[0-31]: 首个异常命令的bit[63:32]信息：
                                                           注意：
                                                           1.当中断记录清除，并产生下一次新的中断时，此寄存器信息才会被更新；
                                                           2.ABNML_NS_INT_STATUS.abnml_ns_int_mask_status为0时，此域段无效；
                                                           3.配合ABNML_NS_INT_STATUS.abnml_ns_int_type可知当前异常命令中断类型；
                                                           4.下电过程中收到了访问命令类型中断此寄存器不记录。 */
    } reg;
} SOC_CFG_ABNML_NS_INT_INFO1_UNION;
#endif
#define SOC_CFG_ABNML_NS_INT_INFO1_dfx_ns_int_info1_START  (0)
#define SOC_CFG_ABNML_NS_INT_INFO1_dfx_ns_int_info1_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_GLB_SEC_CTRL_UNION
 struct description   : CFG_GLB_SEC_CTRL Register structure definition
                        Address Offset:0x7000 Initial:0x0000 Width:32
 register description : GLB配置空间的安全访问控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  glb_tz_secure : 16; /* bit[0-15] : GLB 64K空间访问权限，每4K地址1bit控制
                                                         0：non-secure可访问
                                                         1：只有secure才能访问 */
        unsigned int  reserved      : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_CFG_GLB_SEC_CTRL_UNION;
#endif
#define SOC_CFG_GLB_SEC_CTRL_glb_tz_secure_START  (0)
#define SOC_CFG_GLB_SEC_CTRL_glb_tz_secure_END    (15)


/*****************************************************************************
 struct               : SOC_CFG_SLICE_SEC_CTRL_UNION
 struct description   : CFG_SLICE_SEC_CTRL Register structure definition
                        Address Offset:0x7004 Initial:0x0000 Width:32
 register description : SLICE配置空间的安全访问控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  slice_tz_secure : 16; /* bit[0-15] : 每个SLICE 64K空间访问权限，每4K地址1bit控制
                                                           0：non-secure可访问
                                                           1：只有secure才能访问 */
        unsigned int  reserved        : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_CFG_SLICE_SEC_CTRL_UNION;
#endif
#define SOC_CFG_SLICE_SEC_CTRL_slice_tz_secure_START  (0)
#define SOC_CFG_SLICE_SEC_CTRL_slice_tz_secure_END    (15)


/*****************************************************************************
 struct               : SOC_CFG_DEFSLV_RESP_CTRL_UNION
 struct description   : CFG_DEFSLV_RESP_CTRL Register structure definition
                        Address Offset:0x7100 Initial:0x0000 Width:32
 register description : DefaultSlave回复Resp控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  defslv_ok_en     : 1;  /* bit[0]    : 访问到defalut slave是否回复RESP OK
                                                            1：OK
                                                            0：DECERR  */
        unsigned int  secerr_ok_en     : 1;  /* bit[1]    : 安全权限访问出错是否回复OK 
                                                            1：OK
                                                            0：SLVERR  */
        unsigned int  secerr_rdata_sel : 1;  /* bit[2]    : 安全权限访问出错时候rdata选择
                                                            1：由secerr_rdata决定
                                                            0：全0 */
        unsigned int  reserved_0       : 5;  /* bit[3-7]  : 保留。 */
        unsigned int  secerr_rdata     : 8;  /* bit[8-15] : 安全权限访问出错时候rdata */
        unsigned int  reserved_1       : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_CFG_DEFSLV_RESP_CTRL_UNION;
#endif
#define SOC_CFG_DEFSLV_RESP_CTRL_defslv_ok_en_START      (0)
#define SOC_CFG_DEFSLV_RESP_CTRL_defslv_ok_en_END        (0)
#define SOC_CFG_DEFSLV_RESP_CTRL_secerr_ok_en_START      (1)
#define SOC_CFG_DEFSLV_RESP_CTRL_secerr_ok_en_END        (1)
#define SOC_CFG_DEFSLV_RESP_CTRL_secerr_rdata_sel_START  (2)
#define SOC_CFG_DEFSLV_RESP_CTRL_secerr_rdata_sel_END    (2)
#define SOC_CFG_DEFSLV_RESP_CTRL_secerr_rdata_START      (8)
#define SOC_CFG_DEFSLV_RESP_CTRL_secerr_rdata_END        (15)


/*****************************************************************************
 struct               : SOC_CHAIN_WACK_UNION
 struct description   : CHAIN_WACK Register structure definition
                        Address Offset:0x7200 Initial:0x0000000 Width:32
 register description : APC链的wack配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  apc_chain_wack_en : 5;  /* bit[0-4] : 是否等待APC_CHAIN的WACK 
                                                            0:不等待
                                                            1:等待 */
        unsigned int  reserved          : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_CHAIN_WACK_UNION;
#endif
#define SOC_CHAIN_WACK_apc_chain_wack_en_START  (0)
#define SOC_CHAIN_WACK_apc_chain_wack_en_END    (4)


/*****************************************************************************
 struct               : SOC_APCR_CTRL_UNION
 struct description   : APCR_CTRL Register structure definition
                        Address Offset:0x7204 Initial:0x0 Width:32
 register description : APC控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  apc_prdata_prot  : 8;  /* bit[0-7]  : 寄存器访问因安全权限拦截时，返回的默认读数据。
                                                            说明：
                                                            此处按字节配置，返回读书按字节重复。
                                                            若配置为0xaa，则返回的32位读数据为0xaaaaaaaa。 */
        unsigned int  apc_prdata_tout  : 8;  /* bit[8-15] : 寄存器访问timeout时，返回的默认读数据。
                                                            说明：
                                                            此处按字节配置，返回读书按字节重复。
                                                            若配置为0x55，则返回的32位读数据为0x55555555。 */
        unsigned int  apc_pslverr_prot : 1;  /* bit[16]   : 寄存器访问因安全权限拦截时，是否返回err响应。
                                                            0：返回err响应
                                                            1：返回正常响应。 */
        unsigned int  apc_pslverr_tout : 1;  /* bit[17]   : 寄存器访问timeout时，是否返回err响应。
                                                            0：返回err响应
                                                            1：返回正常响应。 */
        unsigned int  reserved_0       : 2;  /* bit[18-19]: 保留。 */
        unsigned int  apc_tout_prd     : 4;  /* bit[20-23]: 寄存器读访问timeout周期：
                                                            0：28671个时钟周期；
                                                            1：63536个时钟周期；
                                                            2：4096个时钟周期；
                                                            3：256个时钟周期；
                                                            说明：
                                                            若配置寄存器访问在设定的timeout周期内无响应，则强制返回读响应。 */
        unsigned int  wreq_nelyrsp_dly : 4;  /* bit[24-27]: 寄存器写访问在非early response模式下的写响应延迟返回周期：
                                                            0：1个时钟周期；
                                                            1：16个时钟周期；
                                                            2：64个时钟周期；
                                                            3：256个时钟周期； */
        unsigned int  wreq_nelyrsp     : 1;  /* bit[28]   : 0:write req ely response disable
                                                            1:write req ely response enable */
        unsigned int  reserved_1       : 3;  /* bit[29-31]: 保留。 */
    } reg;
} SOC_APCR_CTRL_UNION;
#endif
#define SOC_APCR_CTRL_apc_prdata_prot_START   (0)
#define SOC_APCR_CTRL_apc_prdata_prot_END     (7)
#define SOC_APCR_CTRL_apc_prdata_tout_START   (8)
#define SOC_APCR_CTRL_apc_prdata_tout_END     (15)
#define SOC_APCR_CTRL_apc_pslverr_prot_START  (16)
#define SOC_APCR_CTRL_apc_pslverr_prot_END    (16)
#define SOC_APCR_CTRL_apc_pslverr_tout_START  (17)
#define SOC_APCR_CTRL_apc_pslverr_tout_END    (17)
#define SOC_APCR_CTRL_apc_tout_prd_START      (20)
#define SOC_APCR_CTRL_apc_tout_prd_END        (23)
#define SOC_APCR_CTRL_wreq_nelyrsp_dly_START  (24)
#define SOC_APCR_CTRL_wreq_nelyrsp_dly_END    (27)
#define SOC_APCR_CTRL_wreq_nelyrsp_START      (28)
#define SOC_APCR_CTRL_wreq_nelyrsp_END        (28)


/*****************************************************************************
 struct               : SOC_CFG_ALLOW_MID_S_UNION
 struct description   : CFG_ALLOW_MID_S Register structure definition
                        Address Offset:0x7300 Initial:0x00 Width:32
 register description : 允许访问寄存器的MID
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  allow_mid1      : 8;  /* bit[0-7]  : 设置允许访问寄存器的MID1，非MID1/MID2访问时，可以进行读写，但总线会上报ERROR。 */
        unsigned int  allow_mid2      : 8;  /* bit[8-15] : 设置允许访问寄存器的MID2，非MID1/MID2访问时，可以进行读写，但总线会上报ERROR。 */
        unsigned int  allow_mid1_mask : 8;  /* bit[16-23]: 当axi_mid&allow_mid1_mask==allow_mid1&allow_mid1_mask或 
                                                           axi_mid&allow_mid2_mask==allow_mid2&allow_mid2_mask时视为MID鉴权通过,可以进行正常访问，否则总线上报ERROR。
                                                           默认值为0，即不使能ID过滤。 */
        unsigned int  allow_mid2_mask : 8;  /* bit[24-31]: 当axi_mid&allow_mid1_mask==allow_mid1&allow_mid1_mask或 
                                                           axi_mid&allow_mid2_mask==allow_mid2&allow_mid2_mask时视为MID鉴权通过,可以进行正常访问，否则总线上报ERROR。
                                                           默认值为0，即不使能ID过滤。 */
    } reg;
} SOC_CFG_ALLOW_MID_S_UNION;
#endif
#define SOC_CFG_ALLOW_MID_S_allow_mid1_START       (0)
#define SOC_CFG_ALLOW_MID_S_allow_mid1_END         (7)
#define SOC_CFG_ALLOW_MID_S_allow_mid2_START       (8)
#define SOC_CFG_ALLOW_MID_S_allow_mid2_END         (15)
#define SOC_CFG_ALLOW_MID_S_allow_mid1_mask_START  (16)
#define SOC_CFG_ALLOW_MID_S_allow_mid1_mask_END    (23)
#define SOC_CFG_ALLOW_MID_S_allow_mid2_mask_START  (24)
#define SOC_CFG_ALLOW_MID_S_allow_mid2_mask_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_CMO_EN_ADDR_HOLE_S_UNION
 struct description   : CFG_CMO_EN_ADDR_HOLE_S Register structure definition
                        Address Offset:0x7400 Initial:0x0000000 Width:32
 register description : 检测地址空洞使能
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_en_addr_hole_0 : 1;  /* bit[0]   : 表示空洞0检测窗口使能，1有效 */
        unsigned int  cmo_en_addr_hole_1 : 1;  /* bit[1]   : 表示空洞1检测窗口使能，1有效 */
        unsigned int  cmo_en_addr_hole_2 : 1;  /* bit[2]   : 表示空洞2检测窗口使能，1有效 */
        unsigned int  cmo_en_addr_hole_3 : 1;  /* bit[3]   : 表示空洞3检测窗口使能，1有效 */
        unsigned int  reserved           : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_EN_ADDR_HOLE_S_UNION;
#endif
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_0_START  (0)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_0_END    (0)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_1_START  (1)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_1_END    (1)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_2_START  (2)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_2_END    (2)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_3_START  (3)
#define SOC_CFG_CMO_EN_ADDR_HOLE_S_cmo_en_addr_hole_3_END    (3)


/*****************************************************************************
 struct               : SOC_CFG_CMO_STR_ADDR_HOLE_0_S_UNION
 struct description   : CFG_CMO_STR_ADDR_HOLE_0_S Register structure definition
                        Address Offset:0x7410 Initial:0x00 Width:32
 register description : 空洞地址段0的首地址。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_str_addr_hole_0 : 24; /* bit[0-23] : 表示空洞地址段0的首地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_STR_ADDR_HOLE_0_S_UNION;
#endif
#define SOC_CFG_CMO_STR_ADDR_HOLE_0_S_cmo_str_addr_hole_0_START  (0)
#define SOC_CFG_CMO_STR_ADDR_HOLE_0_S_cmo_str_addr_hole_0_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_END_ADDR_HOLE_0_S_UNION
 struct description   : CFG_CMO_END_ADDR_HOLE_0_S Register structure definition
                        Address Offset:0x7414 Initial:0x00 Width:32
 register description : 空洞地址段0的末地址
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_end_addr_hole_0 : 24; /* bit[0-23] : 表示空洞地址段0的末地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_END_ADDR_HOLE_0_S_UNION;
#endif
#define SOC_CFG_CMO_END_ADDR_HOLE_0_S_cmo_end_addr_hole_0_START  (0)
#define SOC_CFG_CMO_END_ADDR_HOLE_0_S_cmo_end_addr_hole_0_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_STR_ADDR_HOLE_1_S_UNION
 struct description   : CFG_CMO_STR_ADDR_HOLE_1_S Register structure definition
                        Address Offset:0x7418 Initial:0x00 Width:32
 register description : 空洞地址段1的首地址。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_str_addr_hole_1 : 24; /* bit[0-23] : 表示空洞地址段1的首地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_STR_ADDR_HOLE_1_S_UNION;
#endif
#define SOC_CFG_CMO_STR_ADDR_HOLE_1_S_cmo_str_addr_hole_1_START  (0)
#define SOC_CFG_CMO_STR_ADDR_HOLE_1_S_cmo_str_addr_hole_1_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_END_ADDR_HOLE_1_S_UNION
 struct description   : CFG_CMO_END_ADDR_HOLE_1_S Register structure definition
                        Address Offset:0x741C Initial:0x00 Width:32
 register description : 空洞地址段1的末地址
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_end_addr_hole_1 : 24; /* bit[0-23] : 表示空洞地址段1的末地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_END_ADDR_HOLE_1_S_UNION;
#endif
#define SOC_CFG_CMO_END_ADDR_HOLE_1_S_cmo_end_addr_hole_1_START  (0)
#define SOC_CFG_CMO_END_ADDR_HOLE_1_S_cmo_end_addr_hole_1_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_STR_ADDR_HOLE_2_S_UNION
 struct description   : CFG_CMO_STR_ADDR_HOLE_2_S Register structure definition
                        Address Offset:0x7420 Initial:0x00 Width:32
 register description : 空洞地址段2的首地址。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_str_addr_hole_2 : 24; /* bit[0-23] : 表示空洞地址段2的首地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_STR_ADDR_HOLE_2_S_UNION;
#endif
#define SOC_CFG_CMO_STR_ADDR_HOLE_2_S_cmo_str_addr_hole_2_START  (0)
#define SOC_CFG_CMO_STR_ADDR_HOLE_2_S_cmo_str_addr_hole_2_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_END_ADDR_HOLE_2_S_UNION
 struct description   : CFG_CMO_END_ADDR_HOLE_2_S Register structure definition
                        Address Offset:0x7424 Initial:0x00 Width:32
 register description : 空洞地址段2的末地址
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_end_addr_hole_2 : 24; /* bit[0-23] : 表示空洞地址段2的末地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_END_ADDR_HOLE_2_S_UNION;
#endif
#define SOC_CFG_CMO_END_ADDR_HOLE_2_S_cmo_end_addr_hole_2_START  (0)
#define SOC_CFG_CMO_END_ADDR_HOLE_2_S_cmo_end_addr_hole_2_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_STR_ADDR_HOLE_3_S_UNION
 struct description   : CFG_CMO_STR_ADDR_HOLE_3_S Register structure definition
                        Address Offset:0x7428 Initial:0x00 Width:32
 register description : 空洞地址段3的首地址。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_str_addr_hole_3 : 24; /* bit[0-23] : 表示空洞地址段2的首地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_STR_ADDR_HOLE_3_S_UNION;
#endif
#define SOC_CFG_CMO_STR_ADDR_HOLE_3_S_cmo_str_addr_hole_3_START  (0)
#define SOC_CFG_CMO_STR_ADDR_HOLE_3_S_cmo_str_addr_hole_3_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_END_ADDR_HOLE_3_S_UNION
 struct description   : CFG_CMO_END_ADDR_HOLE_3_S Register structure definition
                        Address Offset:0x742C Initial:0x00 Width:32
 register description : 空洞地址段3的末地址
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_end_addr_hole_3 : 24; /* bit[0-23] : 表示空洞地址段2的末地址，以4KB为粒度，只即PA[35:12]。空洞地址的配置值请参考<DDR通道交织示意图.vsd> */
        unsigned int  reserved            : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_END_ADDR_HOLE_3_S_UNION;
#endif
#define SOC_CFG_CMO_END_ADDR_HOLE_3_S_cmo_end_addr_hole_3_START  (0)
#define SOC_CFG_CMO_END_ADDR_HOLE_3_S_cmo_end_addr_hole_3_END    (23)


/*****************************************************************************
 struct               : SOC_CFG_CMO_TPMEM_CTRL_S_UNION
 struct description   : CFG_CMO_TPMEM_CTRL_S Register structure definition
                        Address Offset:0x7430 Initial:0x0000 Width:32
 register description : CMO双口SRAM工作模式设置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_tpmem_ctrl : 16; /* bit[0-15] :  */
        unsigned int  reserved       : 16; /* bit[16-31]:  */
    } reg;
} SOC_CFG_CMO_TPMEM_CTRL_S_UNION;
#endif
#define SOC_CFG_CMO_TPMEM_CTRL_S_cmo_tpmem_ctrl_START  (0)
#define SOC_CFG_CMO_TPMEM_CTRL_S_cmo_tpmem_ctrl_END    (15)


/*****************************************************************************
 struct               : SOC_CFG_CMO_SET_S_UNION
 struct description   : CFG_CMO_SET_S Register structure definition
                        Address Offset:0x7440 Initial:0x00000000 Width:32
 register description : 发送至CMO的命令相关设置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmo_overflow_mode : 1;  /* bit[0]   : CMO内部的descreptor queue溢出时，反压或报中断的模式选择。
                                                            同时会影响CFG在写CMO CMD寄存器时，是否等待CMO回复的握手信号。
                                                            1'b1:溢出模式，不反压（不等待握手信号,溢出则报中断）默认值
                                                            1'b0:反压模式 */
        unsigned int  reserved          : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_CFG_CMO_SET_S_UNION;
#endif
#define SOC_CFG_CMO_SET_S_cmo_overflow_mode_START  (0)
#define SOC_CFG_CMO_SET_S_cmo_overflow_mode_END    (0)


/*****************************************************************************
 struct               : SOC_CFG_BRC_RDATA_SEL_UNION
 struct description   : CFG_BRC_RDATA_SEL Register structure definition
                        Address Offset:0x7500 Initial:0x00000000 Width:32
 register description : 读广播配置寄存器选择控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  brc_rdata_sel : 3;  /* bit[0-2] : 0~3:分别默认读Slice0~3里面数据；
                                                        其他默认读glb_top里面寄存器 */
        unsigned int  reserved      : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_CFG_BRC_RDATA_SEL_UNION;
#endif
#define SOC_CFG_BRC_RDATA_SEL_brc_rdata_sel_START  (0)
#define SOC_CFG_BRC_RDATA_SEL_brc_rdata_sel_END    (2)


/*****************************************************************************
 struct               : SOC_CFG_CMOCKG_CTRL_UNION
 struct description   : CFG_CMOCKG_CTRL Register structure definition
                        Address Offset:0x7600 Initial:0x0 Width:32
 register description : 时钟CKG控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfg_dist_ram_ckg_byp : 1;  /* bit[0]   : CMO_DIST MEM 模块 CKG bypass */
        unsigned int  cmo_buf0_ckg_byp     : 1;  /* bit[1]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  cmo_buf1_ckg_byp     : 1;  /* bit[2]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  cmo_matrix_ckg_byp   : 1;  /* bit[3]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  cmo_qsp2apc_ckg_byp  : 1;  /* bit[4]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  cmo_dist_ckg_byp     : 1;  /* bit[5]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  cfg_ckg_byp          : 1;  /* bit[6]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  cmo_top_cfg_ckg_byp  : 1;  /* bit[7]   : 门控bypass使能
                                                               1：bypass门控
                                                               0：使能门控 */
        unsigned int  reserved             : 23; /* bit[8-30]: 保留。 */
        unsigned int  cfg_cmo_ext_en       : 1;  /* bit[31]  : SC模块CKG extension使能 */
    } reg;
} SOC_CFG_CMOCKG_CTRL_UNION;
#endif
#define SOC_CFG_CMOCKG_CTRL_cfg_dist_ram_ckg_byp_START  (0)
#define SOC_CFG_CMOCKG_CTRL_cfg_dist_ram_ckg_byp_END    (0)
#define SOC_CFG_CMOCKG_CTRL_cmo_buf0_ckg_byp_START      (1)
#define SOC_CFG_CMOCKG_CTRL_cmo_buf0_ckg_byp_END        (1)
#define SOC_CFG_CMOCKG_CTRL_cmo_buf1_ckg_byp_START      (2)
#define SOC_CFG_CMOCKG_CTRL_cmo_buf1_ckg_byp_END        (2)
#define SOC_CFG_CMOCKG_CTRL_cmo_matrix_ckg_byp_START    (3)
#define SOC_CFG_CMOCKG_CTRL_cmo_matrix_ckg_byp_END      (3)
#define SOC_CFG_CMOCKG_CTRL_cmo_qsp2apc_ckg_byp_START   (4)
#define SOC_CFG_CMOCKG_CTRL_cmo_qsp2apc_ckg_byp_END     (4)
#define SOC_CFG_CMOCKG_CTRL_cmo_dist_ckg_byp_START      (5)
#define SOC_CFG_CMOCKG_CTRL_cmo_dist_ckg_byp_END        (5)
#define SOC_CFG_CMOCKG_CTRL_cfg_ckg_byp_START           (6)
#define SOC_CFG_CMOCKG_CTRL_cfg_ckg_byp_END             (6)
#define SOC_CFG_CMOCKG_CTRL_cmo_top_cfg_ckg_byp_START   (7)
#define SOC_CFG_CMOCKG_CTRL_cmo_top_cfg_ckg_byp_END     (7)
#define SOC_CFG_CMOCKG_CTRL_cfg_cmo_ext_en_START        (31)
#define SOC_CFG_CMOCKG_CTRL_cfg_cmo_ext_en_END          (31)




/****************************************************************************
                     (3/3) SC_SLICE
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_SC_STATIS_SLICE_CTRL0_UNION
 struct description   : SC_STATIS_SLICE_CTRL0 Register structure definition
                        Address Offset:0x200+(sc_statis_num)*0x8 Initial:0x0000 Width:32
 register description : 业务统计分SLICE控制寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_mid        : 8;  /* bit[0-7]  : 进行统计的mid */
        unsigned int  statis_mid_mask_n : 8;  /* bit[8-15] : 进行统计的mid mask
                                                             1：不mask，对应bit作为mid比较项
                                                             0：mask，对应bit不作为mid比较项 */
        unsigned int  gid_statis_en     : 16; /* bit[16-31]: 按照GID分别统计，每bit对应一个GID 0~15 */
    } reg;
} SOC_SC_STATIS_SLICE_CTRL0_UNION;
#endif
#define SOC_SC_STATIS_SLICE_CTRL0_statis_mid_START         (0)
#define SOC_SC_STATIS_SLICE_CTRL0_statis_mid_END           (7)
#define SOC_SC_STATIS_SLICE_CTRL0_statis_mid_mask_n_START  (8)
#define SOC_SC_STATIS_SLICE_CTRL0_statis_mid_mask_n_END    (15)
#define SOC_SC_STATIS_SLICE_CTRL0_gid_statis_en_START      (16)
#define SOC_SC_STATIS_SLICE_CTRL0_gid_statis_en_END        (31)


/*****************************************************************************
 struct               : SOC_SC_STATIS_SLICE_CTRL1_UNION
 struct description   : SC_STATIS_SLICE_CTRL1 Register structure definition
                        Address Offset:0x200+0x004+(sc_statis_num)*0x8 Initial:0x0000 Width:32
 register description : 业务统计分SLICE控制寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  type_statis_en   : 11; /* bit[0-10] : 分别统计不同CMD Type
                                                            [0] Coherence read
                                                            [1] NonCoherence read
                                                            [2] Coherence write
                                                            [3] NonCoherence write
                                                            [4] VACMO
                                                            [5] Stash
                                                            [6] WriteEvict/Evict/WriteEvictOrEvict
                                                            [7] WriteCombCMO
                                                            [8] LinkCmd
                                                            [9] Dataless
                                                            [10] DVM  */
        unsigned int  statis_mode      : 1;  /* bit[11]   : 0：统计CMD个数
                                                            1：统计Data数量，粒度32Byte */
        unsigned int  bypass_statis_en : 3;  /* bit[12-14]: [0]：统计Bypass通路
                                                            [1]：统计非Bypass通路
                                                            [2]：统计syncbuf通路 */
        unsigned int  slice_statis_en  : 1;  /* bit[15]   : 每个Slice统计使能 */
        unsigned int  reserved         : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_STATIS_SLICE_CTRL1_UNION;
#endif
#define SOC_SC_STATIS_SLICE_CTRL1_type_statis_en_START    (0)
#define SOC_SC_STATIS_SLICE_CTRL1_type_statis_en_END      (10)
#define SOC_SC_STATIS_SLICE_CTRL1_statis_mode_START       (11)
#define SOC_SC_STATIS_SLICE_CTRL1_statis_mode_END         (11)
#define SOC_SC_STATIS_SLICE_CTRL1_bypass_statis_en_START  (12)
#define SOC_SC_STATIS_SLICE_CTRL1_bypass_statis_en_END    (14)
#define SOC_SC_STATIS_SLICE_CTRL1_slice_statis_en_START   (15)
#define SOC_SC_STATIS_SLICE_CTRL1_slice_statis_en_END     (15)


/*****************************************************************************
 struct               : SOC_SC_STATIS_GLB_EN_UNION
 struct description   : SC_STATIS_GLB_EN Register structure definition
                        Address Offset:0x0220 Initial:0x00000000 Width:32
 register description : 业务统计全局使能
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  glb_statis_en : 1;  /* bit[0]   : 统计通能全局使能（请从广播配置） */
        unsigned int  reserved      : 31; /* bit[1-31]: 保留 */
    } reg;
} SOC_SC_STATIS_GLB_EN_UNION;
#endif
#define SOC_SC_STATIS_GLB_EN_glb_statis_en_START  (0)
#define SOC_SC_STATIS_GLB_EN_glb_statis_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DUMMY_REG0_UNION
 struct description   : SC_DUMMY_REG0 Register structure definition
                        Address Offset:0x0300 Initial:0x00000000 Width:32
 register description : 冗余备份寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dummy_reg_0 : 32; /* bit[0-31]: dummy reg */
    } reg;
} SOC_SC_DUMMY_REG0_UNION;
#endif
#define SOC_SC_DUMMY_REG0_dummy_reg_0_START  (0)
#define SOC_SC_DUMMY_REG0_dummy_reg_0_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_GLB_MASK_UNION
 struct description   : SC_ABNML_INT_NS_GLB_MASK Register structure definition
                        Address Offset:0x0400 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_glb_mask_abnml_ns : 1;  /* bit[0]   : Interrupt Signal Global Mask
                                                                0：使能；
                                                                1：禁止。
                                                                
                                                                说明：
                                                                1.当有异常访问时，可上报中断并记录异常命令的相关信息；
                                                                2.只能禁止中断输出，但相关寄存器还是会正常记录中断状态及异常命令信息。 */
        unsigned int  reserved              : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_SC_ABNML_INT_NS_GLB_MASK_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_GLB_MASK_int_glb_mask_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_GLB_MASK_int_glb_mask_abnml_ns_END    (0)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_CLR_UNION
 struct description   : SC_ABNML_INT_NS_CLR Register structure definition
                        Address Offset:0x0404 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt clear register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_clr_abnml_ns : 1;  /* bit[0]   : Interrupt Signal Global Mask，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved         : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_ABNML_INT_NS_CLR_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_CLR_int_clr_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_CLR_int_clr_abnml_ns_END    (0)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_MASK_UNION
 struct description   : SC_ABNML_INT_NS_MASK Register structure definition
                        Address Offset:0x0408+(abnml_int_ns_idx)*0x10 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_abnml_ns : 32; /* bit[0-31]: Interrupt Signal Mask
                                                            0：使能；
                                                            1：禁止。 */
    } reg;
} SOC_SC_ABNML_INT_NS_MASK_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_MASK_int_mask_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_MASK_int_mask_abnml_ns_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_DIS_UNION
 struct description   : SC_ABNML_INT_NS_DIS Register structure definition
                        Address Offset:0x040C+(abnml_int_ns_idx)*0x10 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_dis_abnml_ns : 32; /* bit[0-31]: Interrupt Signal Disable
                                                           0：使能；
                                                           1：禁止。 */
    } reg;
} SOC_SC_ABNML_INT_NS_DIS_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_DIS_int_dis_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_DIS_int_dis_abnml_ns_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_ORG_STATUS_UNION
 struct description   : SC_ABNML_INT_NS_ORG_STATUS Register structure definition
                        Address Offset:0x0410+(abnml_int_ns_idx)*0x10 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_org_status_abnml_ns : 32; /* bit[0-31]: ABNML_INT_NS_ORG_STATUS */
    } reg;
} SOC_SC_ABNML_INT_NS_ORG_STATUS_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_ORG_STATUS_int_org_status_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_ORG_STATUS_int_org_status_abnml_ns_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_MASK_STATUS_UNION
 struct description   : SC_ABNML_INT_NS_MASK_STATUS Register structure definition
                        Address Offset:0x0414+(abnml_int_ns_idx)*0x10 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_status_abnml_ns : 32; /* bit[0-31]: ABNML_INT_NS_MASK_STATUS */
    } reg;
} SOC_SC_ABNML_INT_NS_MASK_STATUS_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_MASK_STATUS_int_mask_status_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_MASK_STATUS_int_mask_status_abnml_ns_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_TYPE_UNION
 struct description   : SC_ABNML_INT_NS_TYPE Register structure definition
                        Address Offset:0x0448 Initial:0x0000000 Width:32
 register description : SC non-secure abnormal interrupt type register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_type_abnml_ns : 7;  /* bit[0-6] : ABNML_INT_NS Type */
        unsigned int  reserved          : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_ABNML_INT_NS_TYPE_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_TYPE_int_type_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_TYPE_int_type_abnml_ns_END    (6)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_NS_INFO_UNION
 struct description   : SC_ABNML_INT_NS_INFO Register structure definition
                        Address Offset:0x0450+(dfx_info_num)*0x4 Initial:0x00000000 Width:32
 register description : SC non-secure abnormal interrupt info0 register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_info_abnml_ns : 32; /* bit[0-31]: ABNML_INT_NS info */
    } reg;
} SOC_SC_ABNML_INT_NS_INFO_UNION;
#endif
#define SOC_SC_ABNML_INT_NS_INFO_int_info_abnml_ns_START  (0)
#define SOC_SC_ABNML_INT_NS_INFO_int_info_abnml_ns_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_GLB_MASK_UNION
 struct description   : SC_DLOCK_INT_GLB_MASK Register structure definition
                        Address Offset:0x0480 Initial:0x00000000 Width:32
 register description : SC dlock interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_glb_mask_dlock : 1;  /* bit[0]   : Interrupt Signal Global Mask
                                                             0：使能；
                                                             1：禁止。
                                                             
                                                             说明：
                                                             1.当有异常访问时，可上报中断并记录异常命令的相关信息；
                                                             2.只能禁止中断输出，但相关寄存器还是会正常记录中断状态及异常命令信息。 */
        unsigned int  reserved           : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_SC_DLOCK_INT_GLB_MASK_UNION;
#endif
#define SOC_SC_DLOCK_INT_GLB_MASK_int_glb_mask_dlock_START  (0)
#define SOC_SC_DLOCK_INT_GLB_MASK_int_glb_mask_dlock_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_CLR_UNION
 struct description   : SC_DLOCK_INT_CLR Register structure definition
                        Address Offset:0x0484 Initial:0x00000000 Width:32
 register description : SC dlock interrupt clear register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_clr_dlock : 1;  /* bit[0]   : Interrupt Signal Global Mask，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved      : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_DLOCK_INT_CLR_UNION;
#endif
#define SOC_SC_DLOCK_INT_CLR_int_clr_dlock_START  (0)
#define SOC_SC_DLOCK_INT_CLR_int_clr_dlock_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_MASK_UNION
 struct description   : SC_DLOCK_INT_MASK Register structure definition
                        Address Offset:0x0488 Initial:0x00000000 Width:32
 register description : SC dlock interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_dlock : 32; /* bit[0-31]: Interrupt Signal Mask
                                                         0：使能；
                                                         1：禁止。 */
    } reg;
} SOC_SC_DLOCK_INT_MASK_UNION;
#endif
#define SOC_SC_DLOCK_INT_MASK_int_mask_dlock_START  (0)
#define SOC_SC_DLOCK_INT_MASK_int_mask_dlock_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_DIS_UNION
 struct description   : SC_DLOCK_INT_DIS Register structure definition
                        Address Offset:0x048C Initial:0x00000000 Width:32
 register description : SC dlock interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_dis_dlock : 32; /* bit[0-31]: Interrupt Signal Disable
                                                        0：使能；
                                                        1：禁止。 */
    } reg;
} SOC_SC_DLOCK_INT_DIS_UNION;
#endif
#define SOC_SC_DLOCK_INT_DIS_int_dis_dlock_START  (0)
#define SOC_SC_DLOCK_INT_DIS_int_dis_dlock_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_ORG_STATUS_UNION
 struct description   : SC_DLOCK_INT_ORG_STATUS Register structure definition
                        Address Offset:0x0490 Initial:0x00000000 Width:32
 register description : SC dlock interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_org_status_dlock : 32; /* bit[0-31]: PARITY_INT_ORG_STATUS */
    } reg;
} SOC_SC_DLOCK_INT_ORG_STATUS_UNION;
#endif
#define SOC_SC_DLOCK_INT_ORG_STATUS_int_org_status_dlock_START  (0)
#define SOC_SC_DLOCK_INT_ORG_STATUS_int_org_status_dlock_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_MASK_STATUS_UNION
 struct description   : SC_DLOCK_INT_MASK_STATUS Register structure definition
                        Address Offset:0x0494 Initial:0x00000000 Width:32
 register description : SC dlock interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_status_dlock : 32; /* bit[0-31]: PARITY_INT_MASK_STATUS */
    } reg;
} SOC_SC_DLOCK_INT_MASK_STATUS_UNION;
#endif
#define SOC_SC_DLOCK_INT_MASK_STATUS_int_mask_status_dlock_START  (0)
#define SOC_SC_DLOCK_INT_MASK_STATUS_int_mask_status_dlock_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_TYPE_UNION
 struct description   : SC_DLOCK_INT_TYPE Register structure definition
                        Address Offset:0x0498 Initial:0x0000000 Width:32
 register description : SC dlock interrupt type register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_type_dlock : 6;  /* bit[0-5] : PARITY_INT Type */
        unsigned int  reserved       : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_DLOCK_INT_TYPE_UNION;
#endif
#define SOC_SC_DLOCK_INT_TYPE_int_type_dlock_START  (0)
#define SOC_SC_DLOCK_INT_TYPE_int_type_dlock_END    (5)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_INT_INFO_UNION
 struct description   : SC_DLOCK_INT_INFO Register structure definition
                        Address Offset:0x04A0+(dfx_info_num)*0x4 Initial:0x00000000 Width:32
 register description : SC dlock interrupt info0 register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_info_dlock : 32; /* bit[0-31]: PARITY_INT info */
    } reg;
} SOC_SC_DLOCK_INT_INFO_UNION;
#endif
#define SOC_SC_DLOCK_INT_INFO_int_info_dlock_START  (0)
#define SOC_SC_DLOCK_INT_INFO_int_info_dlock_END    (31)


/*****************************************************************************
 struct               : SOC_SC_TAG_ECC_ERR_CNT_CLR_UNION
 struct description   : SC_TAG_ECC_ERR_CNT_CLR Register structure definition
                        Address Offset:0x0500 Initial:0x00000000 Width:32
 register description : SC TAG ECC Error Count Clear
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tag_ecc_err_cnt_clr : 1;  /* bit[0]   : SC TAG ECC Error Count Clear */
        unsigned int  reserved            : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_TAG_ECC_ERR_CNT_CLR_UNION;
#endif
#define SOC_SC_TAG_ECC_ERR_CNT_CLR_tag_ecc_err_cnt_clr_START  (0)
#define SOC_SC_TAG_ECC_ERR_CNT_CLR_tag_ecc_err_cnt_clr_END    (0)


/*****************************************************************************
 struct               : SOC_SC_SF_ECC_ERR_CNT_CLR_UNION
 struct description   : SC_SF_ECC_ERR_CNT_CLR Register structure definition
                        Address Offset:0x0504 Initial:0x00000000 Width:32
 register description : SC SF ECC Error Count Clear
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sf_ecc_err_cnt_clr : 1;  /* bit[0]   : SC SF ECC Error Count Clear */
        unsigned int  reserved           : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_SF_ECC_ERR_CNT_CLR_UNION;
#endif
#define SOC_SC_SF_ECC_ERR_CNT_CLR_sf_ecc_err_cnt_clr_START  (0)
#define SOC_SC_SF_ECC_ERR_CNT_CLR_sf_ecc_err_cnt_clr_END    (0)


/*****************************************************************************
 struct               : SOC_SC_TAG_ECC_ERR_CNT_UNION
 struct description   : SC_TAG_ECC_ERR_CNT Register structure definition
                        Address Offset:0x0508 Initial:0x000000 Width:32
 register description : SC TAG ECC Error Count
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tag_ecc_err_1bit_cnt : 3;  /* bit[0-2]  :  */
        unsigned int  reserved_0           : 5;  /* bit[3-7]  : 保留。 */
        unsigned int  tag_ecc_err_2bit_cnt : 3;  /* bit[8-10] :  */
        unsigned int  reserved_1           : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_TAG_ECC_ERR_CNT_UNION;
#endif
#define SOC_SC_TAG_ECC_ERR_CNT_tag_ecc_err_1bit_cnt_START  (0)
#define SOC_SC_TAG_ECC_ERR_CNT_tag_ecc_err_1bit_cnt_END    (2)
#define SOC_SC_TAG_ECC_ERR_CNT_tag_ecc_err_2bit_cnt_START  (8)
#define SOC_SC_TAG_ECC_ERR_CNT_tag_ecc_err_2bit_cnt_END    (10)


/*****************************************************************************
 struct               : SOC_SC_SF_ECC_ERR_CNT_UNION
 struct description   : SC_SF_ECC_ERR_CNT Register structure definition
                        Address Offset:0x050C Initial:0x000000 Width:32
 register description : SC SF ECC Error Count
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sf_ecc_err_1bit_cnt : 3;  /* bit[0-2]  :  */
        unsigned int  reserved_0          : 5;  /* bit[3-7]  : 保留。 */
        unsigned int  sf_ecc_err_2bit_cnt : 3;  /* bit[8-10] :  */
        unsigned int  reserved_1          : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_SF_ECC_ERR_CNT_UNION;
#endif
#define SOC_SC_SF_ECC_ERR_CNT_sf_ecc_err_1bit_cnt_START  (0)
#define SOC_SC_SF_ECC_ERR_CNT_sf_ecc_err_1bit_cnt_END    (2)
#define SOC_SC_SF_ECC_ERR_CNT_sf_ecc_err_2bit_cnt_START  (8)
#define SOC_SC_SF_ECC_ERR_CNT_sf_ecc_err_2bit_cnt_END    (10)


/*****************************************************************************
 struct               : SOC_SC_DMEM_ECC_RECORD_EN_UNION
 struct description   : SC_DMEM_ECC_RECORD_EN Register structure definition
                        Address Offset:0x0510 Initial:0x00000000 Width:32
 register description : SC DMEM ECC RECORD Enable
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_ecc_record_en : 1;  /* bit[0]   : 1:开始记录ecc出错
                                                             0:ecc记录count clear */
        unsigned int  reserved           : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_ECC_RECORD_EN_UNION;
#endif
#define SOC_SC_DMEM_ECC_RECORD_EN_dmem_ecc_record_en_START  (0)
#define SOC_SC_DMEM_ECC_RECORD_EN_dmem_ecc_record_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DMEM_ECC_ERR_CNT_UNION
 struct description   : SC_DMEM_ECC_ERR_CNT Register structure definition
                        Address Offset:0x0514 Initial:0x0 Width:32
 register description : SC DMEM ECC Error Count
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_ecc_err_1bit_cnt : 12; /* bit[0-11] : 记录第一次发生1bit ECC错误个数 */
        unsigned int  reserved_0            : 4;  /* bit[12-15]: 保留。 */
        unsigned int  dmem_ecc_err_2bit_cnt : 12; /* bit[16-27]: 记录第一次发生2bit ECC错误个数 */
        unsigned int  reserved_1            : 4;  /* bit[28-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_ECC_ERR_CNT_UNION;
#endif
#define SOC_SC_DMEM_ECC_ERR_CNT_dmem_ecc_err_1bit_cnt_START  (0)
#define SOC_SC_DMEM_ECC_ERR_CNT_dmem_ecc_err_1bit_cnt_END    (11)
#define SOC_SC_DMEM_ECC_ERR_CNT_dmem_ecc_err_2bit_cnt_START  (16)
#define SOC_SC_DMEM_ECC_ERR_CNT_dmem_ecc_err_2bit_cnt_END    (27)


/*****************************************************************************
 struct               : SOC_SC_DMEM_ECC_ERR_ADDR_UNION
 struct description   : SC_DMEM_ECC_ERR_ADDR Register structure definition
                        Address Offset:0x0518 Initial:0x0 Width:32
 register description : SC DMEM ECC Error Addr
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_ecc_err_1bit_addr : 14; /* bit[0-13] : 记录第一次发生1bit ECC错误的地址 */
        unsigned int  reserved_0             : 2;  /* bit[14-15]: 保留。 */
        unsigned int  dmem_ecc_err_2bit_addr : 14; /* bit[16-29]: 记录第一次发生2bit ECC错误的地址 */
        unsigned int  reserved_1             : 2;  /* bit[30-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_ECC_ERR_ADDR_UNION;
#endif
#define SOC_SC_DMEM_ECC_ERR_ADDR_dmem_ecc_err_1bit_addr_START  (0)
#define SOC_SC_DMEM_ECC_ERR_ADDR_dmem_ecc_err_1bit_addr_END    (13)
#define SOC_SC_DMEM_ECC_ERR_ADDR_dmem_ecc_err_2bit_addr_START  (16)
#define SOC_SC_DMEM_ECC_ERR_ADDR_dmem_ecc_err_2bit_addr_END    (29)


/*****************************************************************************
 struct               : SOC_SC_BURST_CTRL_UNION
 struct description   : SC_BURST_CTRL Register structure definition
                        Address Offset:0x0520 Initial:0x00000000 Width:32
 register description : 小burst控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  small_burst : 1;  /* bit[0]   : 定义小burst size
                                                      0：小于64B
                                                      1：小于等于64B */
        unsigned int  reserved    : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_BURST_CTRL_UNION;
#endif
#define SOC_SC_BURST_CTRL_small_burst_START  (0)
#define SOC_SC_BURST_CTRL_small_burst_END    (0)


/*****************************************************************************
 struct               : SOC_SC_CGID_WAY_ALLC_UNION
 struct description   : SC_CGID_WAY_ALLC Register structure definition
                        Address Offset:0x0600+(cgid_idx)*0x8 Initial:0xFFFF Width:32
 register description : 各CGID的way_enable_bitmap
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cgid_way_enable : 16; /* bit[0-15] : 用于对应CGID允许分配哪些way的cache line，每个bit对应一个way：
                                                           0：不允许；
                                                           1：允许。
                                                           与glb_way_enable_bitmap寄存器一起决定way的cache line是否允许分配。
                                                           注意：
                                                           动态修改该域段需要满足对应软件流程。 */
        unsigned int  cgid_way_search : 16; /* bit[16-31]: 用于对应CGID的命令需要查询哪些way的tag，每个bit对应一个way：
                                                           0：不需要；
                                                           1：需要。
                                                           与每个slice的ch_way_pwrup_bitmap寄存器一起决定需要查询哪些way的tag
                                                           注意：
                                                           动态修改该域段需要满足对应软件流程。 */
    } reg;
} SOC_SC_CGID_WAY_ALLC_UNION;
#endif
#define SOC_SC_CGID_WAY_ALLC_cgid_way_enable_START  (0)
#define SOC_SC_CGID_WAY_ALLC_cgid_way_enable_END    (15)
#define SOC_SC_CGID_WAY_ALLC_cgid_way_search_START  (16)
#define SOC_SC_CGID_WAY_ALLC_cgid_way_search_END    (31)


/*****************************************************************************
 struct               : SOC_SC_CGID_CFG_UNION
 struct description   : SC_CGID_CFG Register structure definition
                        Address Offset:0x0604+(cgid_idx)*0x8 Initial:0x0000 Width:32
 register description : 各PGID的quota水线
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cgid_quota            : 16; /* bit[0-15] : quota水线，用于限制该CGIDallocate的cache line，并影响cache line的替换优先级。
                                                                 单位为cache line (128B)，按照Slice配置,
                                                                 注意：
                                                                 1. 支持动态修改，动态修改粒度等于页表粒度（4KB）。上调quota大小时，提升该cgid下的SC驻留容量；下调quota大小时，将识别为主动释放场景，优先被替换出SC。
                                                                 2. 不基于页表粒度向下调整quota（小于4KB），不会识别为主动释放场景
                                                                 3. cacheline的pgid_pri == 1xx 处于buffer模式下，不支持下调quota */
        unsigned int  cgid_self_replaceable : 1;  /* bit[16]   : 当达到quota时，是否允许替换相同CGID的cache line：
                                                                 0：不允许
                                                                 1：允许 */
        unsigned int  cgid_bypass_en        : 1;  /* bit[17]   : SC按照CGID控制走BYPASS通路使能
                                                                 0x0:sc按照CGID控制是否走bypass通路disable
                                                                 0x1:sc按照CGID控制是否走bypass通路enable */
        unsigned int  cgid_tag_pgid_chg_en  : 1;  /* bit[18]   : 基于cgid提供是否用命令pgid替换TAG pgid的寄存器开关，默认值为替换，可动态配置。
                                                                 1：替换
                                                                 0：不替换
                                                                 
                                                                 注：跨cgid的异常互访不受该开关控制，固定为不替换 */
        unsigned int  reserved              : 13; /* bit[19-31]: 保留。 */
    } reg;
} SOC_SC_CGID_CFG_UNION;
#endif
#define SOC_SC_CGID_CFG_cgid_quota_START             (0)
#define SOC_SC_CGID_CFG_cgid_quota_END               (15)
#define SOC_SC_CGID_CFG_cgid_self_replaceable_START  (16)
#define SOC_SC_CGID_CFG_cgid_self_replaceable_END    (16)
#define SOC_SC_CGID_CFG_cgid_bypass_en_START         (17)
#define SOC_SC_CGID_CFG_cgid_bypass_en_END           (17)
#define SOC_SC_CGID_CFG_cgid_tag_pgid_chg_en_START   (18)
#define SOC_SC_CGID_CFG_cgid_tag_pgid_chg_en_END     (18)


/*****************************************************************************
 struct               : SOC_SC_GID_SEC_ATTR_S_UNION
 struct description   : SC_GID_SEC_ATTR_S Register structure definition
                        Address Offset:0x0800+(pgid_idx)*0x20 Initial:0x000 Width:32
 register description : PGID配置寄存器，仅SC驱动可访问
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pgid_small_burst_na : 1;  /* bit[0]    : 对于不足64B且PaF有效的写访问，是否按照不驻留处理
                                                               1：不驻留
                                                               0：驻留 */
        unsigned int  pgid_paf_en         : 1;  /* bit[1]    : 是否响应随路的Partial-as-full信号
                                                               1：响应
                                                               0：不响应 */
        unsigned int  pgid_prefetch_en    : 1;  /* bit[2]    : 当64B内的读访问miss且需要allocate时，是否要从DDR中读取128B进行驻留
                                                               1：需要读
                                                               0：不需要读 */
        unsigned int  pgid_autoclean_en   : 1;  /* bit[3]    : 按照GID自动clean cache line功能
                                                               1：正常使用；
                                                               0：关闭此功能。 */
        unsigned int  pgid_schint_en      : 1;  /* bit[4]    : 在确定分配cacheline时，是否需要参考命令的schint信号：
                                                               1：参考schit信号；
                                                               0：忽略schint信号。
                                                               注：只针对gid非0有效 */
        unsigned int  pgid_keep_cleansh   : 1;  /* bit[5]    : 2 keep_CleanSh：当P-GID使能vacmo时，如果设置keep_CleanShared为1，则CleanShared保持原意处理，否则按照CleanInvalid处理；默认值为0 */
        unsigned int  pgid_vacmo_en       : 1;  /* bit[6]    : 是否处理针对该P-GID的vacmo命令。vacmo的MemAttr不能表示是否是一致性访问命令，所有的vacmo都需要进行一致性处理，vacmo_en表示是否要对SC中该P-GID的cache进行flush操作
                                                               1:flush
                                                               0:不flush */
        unsigned int  pgid_stash_en       : 1;  /* bit[7]    : 是否处理来自ACPU的针对该P-GID的stash命令 */
        unsigned int  pgid_triger_en      : 1;  /* bit[8]    : 当P-GID处于disable配置状态时，如果有流量到达，则自动进入并修改为enable配置状态
                                                               1：使能，有流量到达自动进入enable状态
                                                               0：不使能 */
        unsigned int  pgid_mode           : 1;  /* bit[9]    : buffer模式还是cache模式
                                                               1:buffer模式 */
        unsigned int  pgid_sot_ignore     : 1;  /* bit[10]   : CHI接口存在streaming write（CEC模式随路信号schint[3]和SCC模式WriteUnique*），QTPE接口无streaming write（RN-I SCC模式WriteUnique*不代表streaming write）；streaming write是否在SC中驻留，由对应PGID的sot_ign配置决定。
                                                               0：streaming write不主动驻留SC（但SC hit时，仍需要update）
                                                               1：streaming 主动尝试驻留SC */
        unsigned int  pgid_passdirty_en   : 1;  /* bit[11]   : 针对CPU可接收dirty状态的读请求，是否使能cacheline dirty状态上送
                                                               1:当读请求可接收dirty态，且命中SC drity cacheline，则上送dirty并将SC的cacheline invalid掉不回写DDR
                                                               0:即使读请求可接收dirty态，且命中SC dirty cacheline，也只上送clean态，SC保持dirty cacheline不释放 */
        unsigned int  pgid_cgid_idx       : 4;  /* bit[12-15]: pgid对应的cgid编号 */
        unsigned int  pgid_sgid_idx       : 4;  /* bit[16-19]: pgid对应的sgid编号 */
        unsigned int  pgid_writeevict_en  : 1;  /* bit[20]   : WE/WEOE/Evict需要做一致性处理；一致性处理后，针对WE/WEOE，是否进行clean cacheline写驻留，由对应PGID的writeevict_en配置决定，当writeevict_en配置为0时，不做cacheline驻留，WEOE按照Evict应答；当writeevict_en配置为1时，尝试进行clean cacheline驻留，并根据cacheline分配结果，回WEOE应答；
                                                               1:进行clean cacheline驻留
                                                               0:不做cacheline驻留 */
        unsigned int  reserved            : 11; /* bit[21-31]: 保留。 */
    } reg;
} SOC_SC_GID_SEC_ATTR_S_UNION;
#endif
#define SOC_SC_GID_SEC_ATTR_S_pgid_small_burst_na_START  (0)
#define SOC_SC_GID_SEC_ATTR_S_pgid_small_burst_na_END    (0)
#define SOC_SC_GID_SEC_ATTR_S_pgid_paf_en_START          (1)
#define SOC_SC_GID_SEC_ATTR_S_pgid_paf_en_END            (1)
#define SOC_SC_GID_SEC_ATTR_S_pgid_prefetch_en_START     (2)
#define SOC_SC_GID_SEC_ATTR_S_pgid_prefetch_en_END       (2)
#define SOC_SC_GID_SEC_ATTR_S_pgid_autoclean_en_START    (3)
#define SOC_SC_GID_SEC_ATTR_S_pgid_autoclean_en_END      (3)
#define SOC_SC_GID_SEC_ATTR_S_pgid_schint_en_START       (4)
#define SOC_SC_GID_SEC_ATTR_S_pgid_schint_en_END         (4)
#define SOC_SC_GID_SEC_ATTR_S_pgid_keep_cleansh_START    (5)
#define SOC_SC_GID_SEC_ATTR_S_pgid_keep_cleansh_END      (5)
#define SOC_SC_GID_SEC_ATTR_S_pgid_vacmo_en_START        (6)
#define SOC_SC_GID_SEC_ATTR_S_pgid_vacmo_en_END          (6)
#define SOC_SC_GID_SEC_ATTR_S_pgid_stash_en_START        (7)
#define SOC_SC_GID_SEC_ATTR_S_pgid_stash_en_END          (7)
#define SOC_SC_GID_SEC_ATTR_S_pgid_triger_en_START       (8)
#define SOC_SC_GID_SEC_ATTR_S_pgid_triger_en_END         (8)
#define SOC_SC_GID_SEC_ATTR_S_pgid_mode_START            (9)
#define SOC_SC_GID_SEC_ATTR_S_pgid_mode_END              (9)
#define SOC_SC_GID_SEC_ATTR_S_pgid_sot_ignore_START      (10)
#define SOC_SC_GID_SEC_ATTR_S_pgid_sot_ignore_END        (10)
#define SOC_SC_GID_SEC_ATTR_S_pgid_passdirty_en_START    (11)
#define SOC_SC_GID_SEC_ATTR_S_pgid_passdirty_en_END      (11)
#define SOC_SC_GID_SEC_ATTR_S_pgid_cgid_idx_START        (12)
#define SOC_SC_GID_SEC_ATTR_S_pgid_cgid_idx_END          (15)
#define SOC_SC_GID_SEC_ATTR_S_pgid_sgid_idx_START        (16)
#define SOC_SC_GID_SEC_ATTR_S_pgid_sgid_idx_END          (19)
#define SOC_SC_GID_SEC_ATTR_S_pgid_writeevict_en_START   (20)
#define SOC_SC_GID_SEC_ATTR_S_pgid_writeevict_en_END     (20)


/*****************************************************************************
 struct               : SOC_SC_HIT_AGE_CFG_UNION
 struct description   : SC_HIT_AGE_CFG Register structure definition
                        Address Offset:0x0804+(pgid_idx)*0x20 Initial:0x00000000 Width:32
 register description : 各GID HIT Age更新使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hit_age_byp : 1;  /* bit[0]   : 各GID对于cache hit的访问，是否需要更新age
                                                      1：不更新
                                                      0：更新 */
        unsigned int  reserved    : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_HIT_AGE_CFG_UNION;
#endif
#define SOC_SC_HIT_AGE_CFG_hit_age_byp_START  (0)
#define SOC_SC_HIT_AGE_CFG_hit_age_byp_END    (0)


/*****************************************************************************
 struct               : SOC_SC_GID_BYP_SWITCH_EN_UNION
 struct description   : SC_GID_BYP_SWITCH_EN Register structure definition
                        Address Offset:0x0808+(pgid_idx)*0x20 Initial:0x00000000 Width:32
 register description : GID Bypass通路切换使能
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  gid_byp_switch_en : 1;  /* bit[0]   : gid bypass 通路切换使能
                                                            当gid_byp_switch_en[i]==1时候才允许gid bypass动态切换 */
        unsigned int  reserved          : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_GID_BYP_SWITCH_EN_UNION;
#endif
#define SOC_SC_GID_BYP_SWITCH_EN_gid_byp_switch_en_START  (0)
#define SOC_SC_GID_BYP_SWITCH_EN_gid_byp_switch_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_QOS_MAP_UNION
 struct description   : SC_QOS_MAP Register structure definition
                        Address Offset:0x1000+0x120+(qos_num)*0x4 Initial:0x00000000 Width:32
 register description : qos映射配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_intf_qos_pri_map : 2;  /* bit[0-1] : CHI Master接口：qos映射到sc_pri的配置 */
        unsigned int  reserved             : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_QOS_MAP_UNION;
#endif
#define SOC_SC_QOS_MAP_chi_intf_qos_pri_map_START  (0)
#define SOC_SC_QOS_MAP_chi_intf_qos_pri_map_END    (1)


/*****************************************************************************
 struct               : SOC_SC_BYP_FECQ_SC_PRI_UNION
 struct description   : SC_BYP_FECQ_SC_PRI Register structure definition
                        Address Offset:0x1000+0x140 Initial:0x00000000 Width:32
 register description : BYPASS FECQ上TPIPE仲裁PRI
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypass_fecq_sc_pri : 2;  /* bit[0-1] : bypass FECQ时，FECQ参与TPIPE仲裁的优先级 */
        unsigned int  reserved           : 30; /* bit[2-31]:  */
    } reg;
} SOC_SC_BYP_FECQ_SC_PRI_UNION;
#endif
#define SOC_SC_BYP_FECQ_SC_PRI_bypass_fecq_sc_pri_START  (0)
#define SOC_SC_BYP_FECQ_SC_PRI_bypass_fecq_sc_pri_END    (1)


/*****************************************************************************
 struct               : SOC_SC_FECQ_RDATA_QOS_UNION
 struct description   : SC_FECQ_RDATA_QOS Register structure definition
                        Address Offset:0x1000+0x144 Initial:0x0000000 Width:32
 register description : FECQ对RDATA仲裁优先级的QOS
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mst2fecq_rdata_qos  : 2;  /* bit[0-1] : mst口返回的读数据在FECQ仲裁的QOS，dmem 返回rdata优先级固定是3 */
        unsigned int  bedb2fecq_rdata_qos : 2;  /* bit[2-3] : BEDB返回的读数据在FECQ仲裁的QOS，dmem 返回rdata优先级固定是3 */
        unsigned int  reserved            : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_SC_FECQ_RDATA_QOS_UNION;
#endif
#define SOC_SC_FECQ_RDATA_QOS_mst2fecq_rdata_qos_START   (0)
#define SOC_SC_FECQ_RDATA_QOS_mst2fecq_rdata_qos_END     (1)
#define SOC_SC_FECQ_RDATA_QOS_bedb2fecq_rdata_qos_START  (2)
#define SOC_SC_FECQ_RDATA_QOS_bedb2fecq_rdata_qos_END    (3)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_ARB_PRI_UNION
 struct description   : SC_TPIPE_ARB_PRI Register structure definition
                        Address Offset:0x1000+0x148 Initial:0x0000000 Width:32
 register description : TPIPE仲裁优先级寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biq2tpipe_arb_pri  : 2;  /* bit[0-1] : BIQ发起的tagpipe请求访问优先级配置 */
        unsigned int  reserved_0         : 2;  /* bit[2-3] : 保留 */
        unsigned int  becq2tpipe_arb_pri : 2;  /* bit[4-5] : BECQ发起的tagpipe请求访问优先级配置 */
        unsigned int  reserved_1         : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_ARB_PRI_UNION;
#endif
#define SOC_SC_TPIPE_ARB_PRI_biq2tpipe_arb_pri_START   (0)
#define SOC_SC_TPIPE_ARB_PRI_biq2tpipe_arb_pri_END     (1)
#define SOC_SC_TPIPE_ARB_PRI_becq2tpipe_arb_pri_START  (4)
#define SOC_SC_TPIPE_ARB_PRI_becq2tpipe_arb_pri_END    (5)


/*****************************************************************************
 struct               : SOC_SC_VICTIM_REQ_CFG_UNION
 struct description   : SC_VICTIM_REQ_CFG Register structure definition
                        Address Offset:0x1000+0x14C Initial:0x000000 Width:32
 register description : VICTIM请求配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  victim_mpam     : 4;  /* bit[0-3]  : victim请求的mpam配置 */
        unsigned int  victim_qtpe_pri : 2;  /* bit[4-5]  : victim请求的qtpe_pri配置 */
        unsigned int  reserved_0      : 2;  /* bit[6-7]  : 保留。 */
        unsigned int  victim_qos      : 3;  /* bit[8-10] : victim请求的qos配置 */
        unsigned int  reserved_1      : 21; /* bit[11-31]:  */
    } reg;
} SOC_SC_VICTIM_REQ_CFG_UNION;
#endif
#define SOC_SC_VICTIM_REQ_CFG_victim_mpam_START      (0)
#define SOC_SC_VICTIM_REQ_CFG_victim_mpam_END        (3)
#define SOC_SC_VICTIM_REQ_CFG_victim_qtpe_pri_START  (4)
#define SOC_SC_VICTIM_REQ_CFG_victim_qtpe_pri_END    (5)
#define SOC_SC_VICTIM_REQ_CFG_victim_qos_START       (8)
#define SOC_SC_VICTIM_REQ_CFG_victim_qos_END         (10)


/*****************************************************************************
 struct               : SOC_SC_MSTIF_REQ_QOS_UNION
 struct description   : SC_MSTIF_REQ_QOS Register structure definition
                        Address Offset:0x1000+0x150 Initial:0x00000 Width:32
 register description : MSTIF请求来源的QoS
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mstif_req_qos : 14; /* bit[0-13] : 0:BYP通路 （3）
                                                         1:BECQ （3）
                                                         2:TPIPE_T4 （0）
                                                         3:投机通路 （0）
                                                         4:TPIPE_SPEC （0）
                                                         5:TPIPE_ELY （0）
                                                         6:TokenReturn（0） 
                                                         becq = bypass通路 > PIPE_T4 = (PIPE_ELY(T3)=投机通路 = PIPE_SPEC(T1/T2) = TOKEN_Return */
        unsigned int  reserved      : 18; /* bit[14-31]: 保留。 */
    } reg;
} SOC_SC_MSTIF_REQ_QOS_UNION;
#endif
#define SOC_SC_MSTIF_REQ_QOS_mstif_req_qos_START  (0)
#define SOC_SC_MSTIF_REQ_QOS_mstif_req_qos_END    (13)


/*****************************************************************************
 struct               : SOC_SC_CMOQ_PRI_CTRL_UNION
 struct description   : SC_CMOQ_PRI_CTRL Register structure definition
                        Address Offset:0x1000+0x154 Initial:0x000000 Width:32
 register description : CMOQ_PRI配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfgcmo_pri    : 2;  /* bit[0-1]  : CFGCMO的priority */
        unsigned int  smq_sc_pri    : 2;  /* bit[2-3]  : SMQ priority */
        unsigned int  autoclen_pri  : 2;  /* bit[4-5]  : auto clean priority */
        unsigned int  reserved_0    : 2;  /* bit[6-7]  : 保留。 */
        unsigned int  cmo_inval_pri : 2;  /* bit[8-9]  : TAG/SF invalid priority */
        unsigned int  reserved_1    : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_CMOQ_PRI_CTRL_UNION;
#endif
#define SOC_SC_CMOQ_PRI_CTRL_cfgcmo_pri_START     (0)
#define SOC_SC_CMOQ_PRI_CTRL_cfgcmo_pri_END       (1)
#define SOC_SC_CMOQ_PRI_CTRL_smq_sc_pri_START     (2)
#define SOC_SC_CMOQ_PRI_CTRL_smq_sc_pri_END       (3)
#define SOC_SC_CMOQ_PRI_CTRL_autoclen_pri_START   (4)
#define SOC_SC_CMOQ_PRI_CTRL_autoclen_pri_END     (5)
#define SOC_SC_CMOQ_PRI_CTRL_cmo_inval_pri_START  (8)
#define SOC_SC_CMOQ_PRI_CTRL_cmo_inval_pri_END    (9)


/*****************************************************************************
 struct               : SOC_SC_SYNCBUF_PRI_CTRL_UNION
 struct description   : SC_SYNCBUF_PRI_CTRL Register structure definition
                        Address Offset:0x1000+0x158 Initial:0x00000000 Width:32
 register description : syncbuf pri控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  syncbuf_sc_pri : 2;  /* bit[0-1] : FECQ内syncbuf的pri */
        unsigned int  reserved       : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_SYNCBUF_PRI_CTRL_UNION;
#endif
#define SOC_SC_SYNCBUF_PRI_CTRL_syncbuf_sc_pri_START  (0)
#define SOC_SC_SYNCBUF_PRI_CTRL_syncbuf_sc_pri_END    (1)


/*****************************************************************************
 struct               : SOC_SC_LOW_RDATA_WEIGHT_UNION
 struct description   : SC_LOW_RDATA_WEIGHT Register structure definition
                        Address Offset:0x1000+0x160 Initial:0x000000 Width:32
 register description : FECQ对RDATA WRR仲裁权重
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  low_rdata_weight : 10; /* bit[0-9]  : 低水线情况下主通路与BYPBUF的权重
                                                            [9:5]:BYP_BUF
                                                            [4:0]:主通路 */
        unsigned int  reserved         : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_LOW_RDATA_WEIGHT_UNION;
#endif
#define SOC_SC_LOW_RDATA_WEIGHT_low_rdata_weight_START  (0)
#define SOC_SC_LOW_RDATA_WEIGHT_low_rdata_weight_END    (9)


/*****************************************************************************
 struct               : SOC_SC_HIGH_RDATA_WEIGHT_UNION
 struct description   : SC_HIGH_RDATA_WEIGHT Register structure definition
                        Address Offset:0x1000+0x164 Initial:0x000000 Width:32
 register description : FECQ对RDATA WRR仲裁权重
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  high_rdata_weight : 10; /* bit[0-9]  : 低水线情况下主通路与BYPBUF的权重
                                                             [9:5]:BYP_BUF
                                                             [4:0]:主通路 */
        unsigned int  reserved          : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_HIGH_RDATA_WEIGHT_UNION;
#endif
#define SOC_SC_HIGH_RDATA_WEIGHT_high_rdata_weight_START  (0)
#define SOC_SC_HIGH_RDATA_WEIGHT_high_rdata_weight_END    (9)


/*****************************************************************************
 struct               : SOC_SC_MSTIF_WRR_WEIGHT_UNION
 struct description   : SC_MSTIF_WRR_WEIGHT Register structure definition
                        Address Offset:0x1000+0x168 Initial:0x000000 Width:32
 register description : MSTIF对WDATA WRR仲裁权重
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mstif_wdwrr_weight : 10; /* bit[0-9]  : mst出口主通路与BYPBUF的wdata仲裁权重
                                                              [9:5]:BYP_BUF
                                                              [4:0]:主通路 */
        unsigned int  reserved           : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_MSTIF_WRR_WEIGHT_UNION;
#endif
#define SOC_SC_MSTIF_WRR_WEIGHT_mstif_wdwrr_weight_START  (0)
#define SOC_SC_MSTIF_WRR_WEIGHT_mstif_wdwrr_weight_END    (9)


/*****************************************************************************
 struct               : SOC_SC_CHI_FECQ_RSV_UNION
 struct description   : SC_CHI_FECQ_RSV Register structure definition
                        Address Offset:0x1000+0x16C Initial:0x000000 Width:32
 register description : CHI FECQ预留配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_fecq_rsv_pri : 2;  /* bit[0-1] : CHI FECQ预留优先级 */
        unsigned int  reserved_0       : 2;  /* bit[2-3] : 保留 */
        unsigned int  chi_fecq_rsv_num : 5;  /* bit[4-8] : CHI FECQ预留个数 */
        unsigned int  reserved_1       : 23; /* bit[9-31]: 保留。 */
    } reg;
} SOC_SC_CHI_FECQ_RSV_UNION;
#endif
#define SOC_SC_CHI_FECQ_RSV_chi_fecq_rsv_pri_START  (0)
#define SOC_SC_CHI_FECQ_RSV_chi_fecq_rsv_pri_END    (1)
#define SOC_SC_CHI_FECQ_RSV_chi_fecq_rsv_num_START  (4)
#define SOC_SC_CHI_FECQ_RSV_chi_fecq_rsv_num_END    (8)


/*****************************************************************************
 struct               : SOC_SC_QICE_FECQ_RSV_UNION
 struct description   : SC_QICE_FECQ_RSV Register structure definition
                        Address Offset:0x1000+0x170 Initial:0x000000 Width:32
 register description : QICE FECQ预留配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  qice_fecq_rsv_pri : 2;  /* bit[0-1] : QICE FECQ预留优先级 */
        unsigned int  reserved_0        : 2;  /* bit[2-3] : 保留 */
        unsigned int  qice_fecq_rsv_num : 5;  /* bit[4-8] : QICE FECQ预留个数 */
        unsigned int  reserved_1        : 23; /* bit[9-31]: 保留。 */
    } reg;
} SOC_SC_QICE_FECQ_RSV_UNION;
#endif
#define SOC_SC_QICE_FECQ_RSV_qice_fecq_rsv_pri_START  (0)
#define SOC_SC_QICE_FECQ_RSV_qice_fecq_rsv_pri_END    (1)
#define SOC_SC_QICE_FECQ_RSV_qice_fecq_rsv_num_START  (4)
#define SOC_SC_QICE_FECQ_RSV_qice_fecq_rsv_num_END    (8)


/*****************************************************************************
 struct               : SOC_LOWEST_RT_PRI_UNION
 struct description   : LOWEST_RT_PRI Register structure definition
                        Address Offset:0x1000+0x174 Initial:0x00000000 Width:32
 register description : 实时流量最低的优先级
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lowest_realtime_pri : 2;  /* bit[0-1] : 实时流量最低的优先级 */
        unsigned int  reserved            : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_LOWEST_RT_PRI_UNION;
#endif
#define SOC_LOWEST_RT_PRI_lowest_realtime_pri_START  (0)
#define SOC_LOWEST_RT_PRI_lowest_realtime_pri_END    (1)


/*****************************************************************************
 struct               : SOC_BYPBUF_RSV_CNT_UNION
 struct description   : BYPBUF_RSV_CNT Register structure definition
                        Address Offset:0x1000+0x178 Initial:0x0000000 Width:32
 register description : BYPBUF预留slot个数
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypbuf_rsv_cnt : 7;  /* bit[0-6] : BYPBUF预留slot的个数 */
        unsigned int  reserved       : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_BYPBUF_RSV_CNT_UNION;
#endif
#define SOC_BYPBUF_RSV_CNT_bypbuf_rsv_cnt_START  (0)
#define SOC_BYPBUF_RSV_CNT_bypbuf_rsv_cnt_END    (6)


/*****************************************************************************
 struct               : SOC_BYPBUF_RSV_PRI_UNION
 struct description   : BYPBUF_RSV_PRI Register structure definition
                        Address Offset:0x1000+0x17C Initial:0x00000000 Width:32
 register description : BYPBUF使用预留slot的PRI
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypbuf_rsv_pri : 2;  /* bit[0-1] : BYPBUF预留slot的个数给大于等于bypbuf_rsv_pri的请求 */
        unsigned int  reserved       : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_BYPBUF_RSV_PRI_UNION;
#endif
#define SOC_BYPBUF_RSV_PRI_bypbuf_rsv_pri_START  (0)
#define SOC_BYPBUF_RSV_PRI_bypbuf_rsv_pri_END    (1)


/*****************************************************************************
 struct               : SOC_BYPBUF_CHIKEN_BIT_CTRL_UNION
 struct description   : BYPBUF_CHIKEN_BIT_CTRL Register structure definition
                        Address Offset:0x1000+0x180 Initial:0x00000000 Width:32
 register description : BYPBUF CHIKEN BIT控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypbuf_cpu_pri        : 2;  /* bit[0-1] : 控制BypBUF对CPU通路的命令的priority */
        unsigned int  bypbuf_cpu_pri_fix_en : 1;  /* bit[2]   : 控制BypBUF CPU通路是否使用固定的priority(bypbuf_cpu_pri)
                                                                1：使能
                                                                0：不使能 */
        unsigned int  reserved              : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_BYPBUF_CHIKEN_BIT_CTRL_UNION;
#endif
#define SOC_BYPBUF_CHIKEN_BIT_CTRL_bypbuf_cpu_pri_START         (0)
#define SOC_BYPBUF_CHIKEN_BIT_CTRL_bypbuf_cpu_pri_END           (1)
#define SOC_BYPBUF_CHIKEN_BIT_CTRL_bypbuf_cpu_pri_fix_en_START  (2)
#define SOC_BYPBUF_CHIKEN_BIT_CTRL_bypbuf_cpu_pri_fix_en_END    (2)


/*****************************************************************************
 struct               : SOC_BECQ_RT_RSV_NUM_UNION
 struct description   : BECQ_RT_RSV_NUM Register structure definition
                        Address Offset:0x1000+0x184 Initial:0x0000000 Width:32
 register description : BECQ给实时预留的个数
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_rt_rsv_num : 7;  /* bit[0-6] : BECQ给实时预留的slot个数 */
        unsigned int  reserved        : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_BECQ_RT_RSV_NUM_UNION;
#endif
#define SOC_BECQ_RT_RSV_NUM_becq_rt_rsv_num_START  (0)
#define SOC_BECQ_RT_RSV_NUM_becq_rt_rsv_num_END    (6)


/*****************************************************************************
 struct               : SOC_SC_TKN_PRI_CFG0_UNION
 struct description   : SC_TKN_PRI_CFG0 Register structure definition
                        Address Offset:0x1000+0x204 Initial:0x00000000 Width:32
 register description : TKN的优先级配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_pri_0 : 32; /* bit[0-31]: 对应编号为15~0的token信号的优先级。
                                                    Bit[1:0]为编号0的token信号对应的优先级
                                                    Bit[3:2]为编号1的token信号对应的优先级
                                                    Bit[5:4]为编号2的token信号对应的优先级
                                                    Bit[7:6]为编号3的token信号对应的优先级
                                                    Bit[9:8]为编号4的token信号对应的优先级
                                                    …. */
    } reg;
} SOC_SC_TKN_PRI_CFG0_UNION;
#endif
#define SOC_SC_TKN_PRI_CFG0_tkn_pri_0_START  (0)
#define SOC_SC_TKN_PRI_CFG0_tkn_pri_0_END    (31)


/*****************************************************************************
 struct               : SOC_SC_TKN_PRI_CFG1_UNION
 struct description   : SC_TKN_PRI_CFG1 Register structure definition
                        Address Offset:0x1000+0x208 Initial:0x00000000 Width:32
 register description : TKN的优先级配置寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_pri_1 : 32; /* bit[0-31]: 对应编号为31~16的token信号的优先级。
                                                    Bit[1:0]为编号16的token信号对应的优先级
                                                    Bit[3:2]为编号17的token信号对应的优先级
                                                    Bit[5:4]为编号18的token信号对应的优先级
                                                    Bit[7:6]为编号19的token信号对应的优先级
                                                    Bit[9:8]为编号20的token信号对应的优先级
                                                    …. */
    } reg;
} SOC_SC_TKN_PRI_CFG1_UNION;
#endif
#define SOC_SC_TKN_PRI_CFG1_tkn_pri_1_START  (0)
#define SOC_SC_TKN_PRI_CFG1_tkn_pri_1_END    (31)


/*****************************************************************************
 struct               : SOC_SC_TKN_PRI_CFG2_UNION
 struct description   : SC_TKN_PRI_CFG2 Register structure definition
                        Address Offset:0x1000+0x20C Initial:0x00 Width:32
 register description : TKN的优先级配置寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_pri_2 : 24; /* bit[0-23] : 对应编号为43~32的token信号的优先级。
                                                     Bit[1:0]为编号32的token信号对应的优先级
                                                     Bit[3:2]为编号33的token信号对应的优先级
                                                     Bit[5:4]为编号34的token信号对应的优先级
                                                     Bit[7:6]为编号35的token信号对应的优先级
                                                     Bit[9:8]为编号36的token信号对应的优先级
                                                     …. */
        unsigned int  reserved  : 8;  /* bit[24-31]: 保留 */
    } reg;
} SOC_SC_TKN_PRI_CFG2_UNION;
#endif
#define SOC_SC_TKN_PRI_CFG2_tkn_pri_2_START  (0)
#define SOC_SC_TKN_PRI_CFG2_tkn_pri_2_END    (23)


/*****************************************************************************
 struct               : SOC_SC_TKN_WEIGHT_CFG0_UNION
 struct description   : SC_TKN_WEIGHT_CFG0 Register structure definition
                        Address Offset:0x1000+0x210 Initial:0x0 Width:32
 register description : TKN的同优先级仲裁权重配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_weight_0 : 30; /* bit[0-29] : 对应编号为9~0的token信号的同优先级仲裁权重。
                                                        Bit[2:0]为编号0的token信号对应的同优先级仲裁权重
                                                        Bit[5:3]为编号1的token信号对应的同优先级仲裁权重
                                                        Bit[8:6]为编号2的token信号对应的同优先级仲裁权重
                                                        Bit[11:9]为编号3的token信号对应的同优先级仲裁权重
                                                        Bit[14:12]为编号4的token信号对应的同优先级仲裁权重
                                                        ….
                                                        注：当weight配置为0时，不会分配任何token ack给对应的IB */
        unsigned int  reserved     : 2;  /* bit[30-31]: 保留 */
    } reg;
} SOC_SC_TKN_WEIGHT_CFG0_UNION;
#endif
#define SOC_SC_TKN_WEIGHT_CFG0_tkn_weight_0_START  (0)
#define SOC_SC_TKN_WEIGHT_CFG0_tkn_weight_0_END    (29)


/*****************************************************************************
 struct               : SOC_SC_TKN_WEIGHT_CFG1_UNION
 struct description   : SC_TKN_WEIGHT_CFG1 Register structure definition
                        Address Offset:0x1000+0x214 Initial:0x0 Width:32
 register description : TKN的同优先级仲裁权重配置寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_weight_1 : 30; /* bit[0-29] : 对应编号为19~10的token信号的同优先级仲裁权重。
                                                        Bit[2:0]为编号10的token信号对应的同优先级仲裁权重
                                                        Bit[5:3]为编号11的token信号对应的同优先级仲裁权重
                                                        Bit[8:6]为编号12的token信号对应的同优先级仲裁权重
                                                        Bit[11:9]为编号13的token信号对应的同优先级仲裁权重
                                                        Bit[14:12]为编号14的token信号对应的同优先级仲裁权重
                                                        ….
                                                        注：当weight配置为0时，不会分配任何token ack给对应的IB */
        unsigned int  reserved     : 2;  /* bit[30-31]: 保留 */
    } reg;
} SOC_SC_TKN_WEIGHT_CFG1_UNION;
#endif
#define SOC_SC_TKN_WEIGHT_CFG1_tkn_weight_1_START  (0)
#define SOC_SC_TKN_WEIGHT_CFG1_tkn_weight_1_END    (29)


/*****************************************************************************
 struct               : SOC_SC_TKN_WEIGHT_CFG2_UNION
 struct description   : SC_TKN_WEIGHT_CFG2 Register structure definition
                        Address Offset:0x1000+0x218 Initial:0x0 Width:32
 register description : TKN的同优先级仲裁权重配置寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_weight_2 : 30; /* bit[0-29] : 对应编号为29~20的token信号的同优先级仲裁权重。
                                                        Bit[2:0]为编号20的token信号对应的同优先级仲裁权重
                                                        Bit[5:3]为编号21的token信号对应的同优先级仲裁权重
                                                        Bit[8:6]为编号22的token信号对应的同优先级仲裁权重
                                                        Bit[11:9]为编号23的token信号对应的同优先级仲裁权重
                                                        Bit[14:12]为编号24的token信号对应的同优先级仲裁权重
                                                        ….
                                                        注：当weight配置为0时，不会分配任何token ack给对应的IB */
        unsigned int  reserved     : 2;  /* bit[30-31]: 保留 */
    } reg;
} SOC_SC_TKN_WEIGHT_CFG2_UNION;
#endif
#define SOC_SC_TKN_WEIGHT_CFG2_tkn_weight_2_START  (0)
#define SOC_SC_TKN_WEIGHT_CFG2_tkn_weight_2_END    (29)


/*****************************************************************************
 struct               : SOC_SC_TKN_WEIGHT_CFG3_UNION
 struct description   : SC_TKN_WEIGHT_CFG3 Register structure definition
                        Address Offset:0x1000+0x21C Initial:0x0 Width:32
 register description : TKN的同优先级仲裁权重配置寄存器3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_weight_3 : 30; /* bit[0-29] : 对应编号为39~30的token信号的同优先级仲裁权重。
                                                        Bit[2:0]为编号30的token信号对应的同优先级仲裁权重
                                                        Bit[5:3]为编号31的token信号对应的同优先级仲裁权重
                                                        ….
                                                        注：当weight配置为0时，不会分配任何token ack给对应的IB */
        unsigned int  reserved     : 2;  /* bit[30-31]: 保留 */
    } reg;
} SOC_SC_TKN_WEIGHT_CFG3_UNION;
#endif
#define SOC_SC_TKN_WEIGHT_CFG3_tkn_weight_3_START  (0)
#define SOC_SC_TKN_WEIGHT_CFG3_tkn_weight_3_END    (29)


/*****************************************************************************
 struct               : SOC_SC_TKN_WEIGHT_CFG4_UNION
 struct description   : SC_TKN_WEIGHT_CFG4 Register structure definition
                        Address Offset:0x1000+0x220 Initial:0x00000 Width:32
 register description : TKN的同优先级仲裁权重配置寄存器4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tkn_weight_4 : 12; /* bit[0-11] : 对应编号为43~40的token信号的同优先级仲裁权重。
                                                        Bit[2:0]为编号40的token信号对应的同优先级仲裁权重
                                                        Bit[5:3]为编号41的token信号对应的同优先级仲裁权重
                                                        ….
                                                        注：当weight配置为0时，不会分配任何token ack给对应的IB */
        unsigned int  reserved     : 20; /* bit[12-31]: 保留 */
    } reg;
} SOC_SC_TKN_WEIGHT_CFG4_UNION;
#endif
#define SOC_SC_TKN_WEIGHT_CFG4_tkn_weight_4_START  (0)
#define SOC_SC_TKN_WEIGHT_CFG4_tkn_weight_4_END    (11)


/*****************************************************************************
 struct               : SOC_SC_MST_TOKEN_CFG0_UNION
 struct description   : SC_MST_TOKEN_CFG0 Register structure definition
                        Address Offset:0x1000+0x224 Initial:0x0 Width:32
 register description : mst端token配置0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mst_token_rsv_num      : 9;  /* bit[0-8]  : TB给SC预留的token个数
                                                                  Action:need to update sc_token_ack_rsv_cnt and total_otsd_cnt in sc_mstintf. */
        unsigned int  reserved_0             : 3;  /* bit[9-11] : 保留。 */
        unsigned int  mst_token_rsv_num_updt : 1;  /* bit[12]   : mst端的实时流量预留更新开关 */
        unsigned int  reserved_1             : 3;  /* bit[13-15]: 保留。 */
        unsigned int  mst_token_rsv_th       : 9;  /* bit[16-24]: 当sc_token_rsv_cnt > mst_token_rsv_th时，所有读命令均可使用token预留，写命令是否可用寄存器可配（mst_token_rsv_wr_en），默认写命令可以使用预留token
                                                                  当token_rsv_cnt ≤ mst_token_rsv_th时，仅CPU读命令和QICE口PRI大于等于mst_token_rsv_pri_qtpe的命令可使用token预留，QICE口高pri写命令是否可用预留token受mst_token_rsv_wr_en控制。mst_token_rsv_pri_qtpe位宽3 bit，即可配置关闭，默认值为3 */
        unsigned int  mst_token_rsv_pri_qtpe : 3;  /* bit[25-27]: 当token_rsv_cnt ≤ mst_token_rsv_th时，仅CPU读命令和QICE口PRI大于等于mst_token_rsv_pri_qtpe的命令可使用token预留，QICE口高pri写命令是否可用预留token受mst_token_rsv_wr_en控制。mst_token_rsv_pri_qtpe位宽3 bit，即可配置关闭，默认值为3 */
        unsigned int  mst_token_rsv_wr_en    : 1;  /* bit[28]   : 当sc_token_rsv_cnt > mst_token_rsv_th时，所有读命令均可使用token预留，写命令是否可用寄存器可配（mst_token_rsv_wr_en），默认写命令可以使用预留token
                                                                  当token_rsv_cnt ≤ mst_token_rsv_th时，仅CPU读命令和QICE口PRI大于等于mst_token_rsv_pri_qtpe的命令可使用token预留，QICE口高pri写命令是否可用预留token受mst_token_rsv_wr_en控制。mst_token_rsv_pri_qtpe位宽3 bit，即可配置关闭，默认值为3 */
        unsigned int  reserved_2             : 3;  /* bit[29-31]: 保留。 */
    } reg;
} SOC_SC_MST_TOKEN_CFG0_UNION;
#endif
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_num_START       (0)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_num_END         (8)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_num_updt_START  (12)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_num_updt_END    (12)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_th_START        (16)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_th_END          (24)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_pri_qtpe_START  (25)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_pri_qtpe_END    (27)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_wr_en_START     (28)
#define SOC_SC_MST_TOKEN_CFG0_mst_token_rsv_wr_en_END       (28)


/*****************************************************************************
 struct               : SOC_SC_FECQ_TOKEN_CFG0_UNION
 struct description   : SC_FECQ_TOKEN_CFG0 Register structure definition
                        Address Offset:0x1000+0x228 Initial:0x000000 Width:32
 register description : fecq token配置0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  qice_slv_tkn_rsv_num : 5;  /* bit[0-4] : 当sc_token_ack_rsv_cnt<=mst_token_rsv_th_noncpu时，仅CPU读命令和QICE口高PRI命令可使用token预留（是否高PRI看mst_pri_rsv_th_noncpu） */
        unsigned int  reserved_0           : 3;  /* bit[5-7] : 保留。 */
        unsigned int  qice_slv_tkn_upd     : 1;  /* bit[8]   : qice slv口的token预留更新开关 */
        unsigned int  reserved_1           : 23; /* bit[9-31]: 保留。 */
    } reg;
} SOC_SC_FECQ_TOKEN_CFG0_UNION;
#endif
#define SOC_SC_FECQ_TOKEN_CFG0_qice_slv_tkn_rsv_num_START  (0)
#define SOC_SC_FECQ_TOKEN_CFG0_qice_slv_tkn_rsv_num_END    (4)
#define SOC_SC_FECQ_TOKEN_CFG0_qice_slv_tkn_upd_START      (8)
#define SOC_SC_FECQ_TOKEN_CFG0_qice_slv_tkn_upd_END        (8)


/*****************************************************************************
 struct               : SOC_SC_QOS_RGLR_UNION
 struct description   : SC_QOS_RGLR Register structure definition
                        Address Offset:0x1000+0x300 Initial:0x0 Width:32
 register description : 命令regulator控制器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_intf_rglr_bw  : 8;  /* bit[0-7]  : 带宽控制功能的允许平均带宽配置：
                                                             当总线位宽为32bit时，配置值=允许平均带宽(B/Hz)*64=允许带宽(MB/s)/工作频率（MHz）*64
                                                             当总线位宽为64bit时，配置值=允许平均带宽(B/Hz)*32=允许带宽(MB/s)/工作频率（MHz）*32
                                                             当总线位宽为128bit时，配置值=允许平均带宽(B/Hz)*16=允许带宽(MB/s)/工作频率（MHz）*16
                                                             当总线位宽为256bit时，配置值=允许平均带宽(B/Hz)*8=允许带宽(MB/s)/工作频率（MHz）*8。
                                                             以总线位宽为128bit为例：工作频率为400MHz，当前端口的允许带宽为1400MB/s，则带宽配置值为1400/400*16=56=0x38
                                                             说明：
                                                             1.乘16的目的是保留允许平均带宽的高4位小数；
                                                             2.控制后的瞬时带宽可能会超过允许带宽，超过的范围取决于带宽容限的配置；
                                                             3.控制后的长时间平均带宽小于等于允许平均带宽。
                                                             注意：带宽限流使能时，不可以配置为0。 */
        unsigned int  chi_intf_rglr_sat : 8;  /* bit[8-15] : 带宽控制功能的带宽容限配置：
                                                             当总线位宽为32bit时，配置值=带宽容限(B)/64
                                                             当总线位宽为64bit时，配置值=带宽容限(B)/32
                                                             当总线位宽为128bit时，配置值=带宽容限(B)/16
                                                             当总线位宽为256bit时，配置值=带宽容限(B)/8。
                                                             说明：
                                                             可以将本带宽控制方式等效成基于滑动窗口的流量控制，带宽容限决定了滑窗宽度以及滑窗内的允许流量：带宽容限(B)/允许平均带宽(B/Hz)=滑窗宽度（cycle）。即在配置的允许平均带宽固定的情况下，带宽容限越大，滑窗越宽，对控制前的瞬时带宽变化越不敏感，长时间控制后的平均带宽也越接近配置的允许平均带宽，但控制后的瞬时带宽的变化也可能会越剧烈。
                                                             例如，当允许带宽为理论带宽的1/3时（为便于说明，假设一个命令对应一拍数据，数据总线位宽16B。带宽控制实际是控制命令而非数据）：若带宽容限配置值为1，则任意连续的3拍内最多允许1拍数据通过；若带宽容限配置值为2，则任意连续的6拍内最多允许2拍数据通过，而这2拍数据就可能连续通过；以此类推。（由于硬件延迟等因素，建议带宽容限的有效配置值至少为2）
                                                             注意：带宽限流使能时，不可以配置为0。 */
        unsigned int  chi_intf_rglr_pri : 2;  /* bit[16-17]: 当带宽达到配置带宽时，命令的优先级配置值：
                                                             0x0：最低优先级；
                                                             ……
                                                             0x7：最高优先级。 */
        unsigned int  reserved_0        : 2;  /* bit[18-19]: 保留 */
        unsigned int  chi_intf_rglr_lp  : 2;  /* bit[20-21]: 低功耗优化模式（带宽控制器内部计数器的翻转频次）：
                                                             0：每个时钟周期翻转一次；
                                                             1：每4个时钟周期翻转一次；
                                                             2：每16个时钟周期翻转一次；
                                                             3：每64个时钟周期翻转一次。
                                                             说明：低功耗优化模式可能影响带宽控制的瞬时精度，但可大幅优化CFC的总功耗。
                                                             注意：
                                                             若带宽容限(B)/允许平均带宽(B/Hz)<翻转周期，则当前lp配置不可用，否则会导致实际限流低于配置值。（例如256bits总线下，配置sat=3,bw=24,即允许平均带宽/带宽容限=24/3=8<16或64，则lp不可配置为2或3） */
        unsigned int  reserved_1        : 9;  /* bit[22-30]: 保留 */
        unsigned int  chi_intf_rglr_en  : 1;  /* bit[31]   : regulator使能：
                                                             0：关闭；
                                                             1：使能。 */
    } reg;
} SOC_SC_QOS_RGLR_UNION;
#endif
#define SOC_SC_QOS_RGLR_chi_intf_rglr_bw_START   (0)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_bw_END     (7)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_sat_START  (8)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_sat_END    (15)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_pri_START  (16)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_pri_END    (17)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_lp_START   (20)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_lp_END     (21)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_en_START   (31)
#define SOC_SC_QOS_RGLR_chi_intf_rglr_en_END     (31)


/*****************************************************************************
 struct               : SOC_SC_MST_DYN_CFC_LIMIT_UNION
 struct description   : SC_MST_DYN_CFC_LIMIT Register structure definition
                        Address Offset:0x1000+0x310+(sc_pri_num)*0x4 Initial:0x0 Width:32
 register description : 动态流量控制器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dyn_cfc_bw  : 8;  /* bit[0-7]  : 带宽控制功能的允许平均带宽配置：
                                                       当总线位宽为32bit时，配置值=允许平均带宽(B/Hz)*64=允许带宽(MB/s)/工作频率（MHz）*64
                                                       当总线位宽为64bit时，配置值=允许平均带宽(B/Hz)*32=允许带宽(MB/s)/工作频率（MHz）*32
                                                       当总线位宽为128bit时，配置值=允许平均带宽(B/Hz)*16=允许带宽(MB/s)/工作频率（MHz）*16
                                                       当总线位宽为256bit时，配置值=允许平均带宽(B/Hz)*8=允许带宽(MB/s)/工作频率（MHz）*8。
                                                       以总线位宽为128bit为例：工作频率为400MHz，当前端口的允许带宽为1400MB/s，则带宽配置值为1400/400*16=56=0x38
                                                       说明：
                                                       1.乘16的目的是保留允许平均带宽的高4位小数；
                                                       2.控制后的瞬时带宽可能会超过允许带宽，超过的范围取决于带宽容限的配置；
                                                       3.控制后的长时间平均带宽小于等于允许平均带宽。
                                                       注意：带宽限流使能时，不可以配置为0。 */
        unsigned int  dyn_cfc_sat : 8;  /* bit[8-15] : 带宽控制功能的带宽容限配置：
                                                       当总线位宽为32bit时，配置值=带宽容限(B)/64
                                                       当总线位宽为64bit时，配置值=带宽容限(B)/32
                                                       当总线位宽为128bit时，配置值=带宽容限(B)/16
                                                       当总线位宽为256bit时，配置值=带宽容限(B)/8。
                                                       说明：
                                                       可以将本带宽控制方式等效成基于滑动窗口的流量控制，带宽容限决定了滑窗宽度以及滑窗内的允许流量：带宽容限(B)/允许平均带宽(B/Hz)=滑窗宽度（cycle）。即在配置的允许平均带宽固定的情况下，带宽容限越大，滑窗越宽，对控制前的瞬时带宽变化越不敏感，长时间控制后的平均带宽也越接近配置的允许平均带宽，但控制后的瞬时带宽的变化也可能会越剧烈。
                                                       例如，当允许带宽为理论带宽的1/3时（为便于说明，假设一个命令对应一拍数据，数据总线位宽16B。带宽控制实际是控制命令而非数据）：若带宽容限配置值为1，则任意连续的3拍内最多允许1拍数据通过；若带宽容限配置值为2，则任意连续的6拍内最多允许2拍数据通过，而这2拍数据就可能连续通过；以此类推。（由于硬件延迟等因素，建议带宽容限的有效配置值至少为2）
                                                       注意：带宽限流使能时，不可以配置为0。 */
        unsigned int  reserved_0  : 8;  /* bit[16-23]: 保留。 */
        unsigned int  dyn_cfc_lp  : 2;  /* bit[24-25]: 低功耗优化模式（带宽控制器内部计数器的翻转频次）：
                                                       0：每个时钟周期翻转一次；
                                                       1：每4个时钟周期翻转一次；
                                                       2：每16个时钟周期翻转一次；
                                                       3：每64个时钟周期翻转一次。
                                                       说明：低功耗优化模式可能影响带宽控制的瞬时精度，但可大幅优化CFC的总功耗。
                                                       注意：
                                                       若带宽容限(B)/允许平均带宽(B/Hz)<翻转周期，则当前lp配置不可用，否则会导致实际限流低于配置值。（例如256bits总线下，配置sat=3,bw=24,即允许平均带宽/带宽容限=24/3=8<16或64，则lp不可配置为2或3） */
        unsigned int  reserved_1  : 5;  /* bit[26-30]: 保留。 */
        unsigned int  dyn_cfc_en  : 1;  /* bit[31]   : CFC使能：
                                                       0：关闭；
                                                       1：使能。 */
    } reg;
} SOC_SC_MST_DYN_CFC_LIMIT_UNION;
#endif
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_bw_START   (0)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_bw_END     (7)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_sat_START  (8)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_sat_END    (15)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_lp_START   (24)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_lp_END     (25)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_en_START   (31)
#define SOC_SC_MST_DYN_CFC_LIMIT_dyn_cfc_en_END     (31)


/*****************************************************************************
 struct               : SOC_SC_MST_STA_CFC_LIMIT_UNION
 struct description   : SC_MST_STA_CFC_LIMIT Register structure definition
                        Address Offset:0x1000+0x324 Initial:0x0 Width:32
 register description : 静态流量控制器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sta_cfc_bw  : 8;  /* bit[0-7]  : 带宽控制功能的允许平均带宽配置：
                                                       当总线位宽为32bit时，配置值=允许平均带宽(B/Hz)*64=允许带宽(MB/s)/工作频率（MHz）*64
                                                       当总线位宽为64bit时，配置值=允许平均带宽(B/Hz)*32=允许带宽(MB/s)/工作频率（MHz）*32
                                                       当总线位宽为128bit时，配置值=允许平均带宽(B/Hz)*16=允许带宽(MB/s)/工作频率（MHz）*16
                                                       当总线位宽为256bit时，配置值=允许平均带宽(B/Hz)*8=允许带宽(MB/s)/工作频率（MHz）*8。
                                                       以总线位宽为128bit为例：工作频率为400MHz，当前端口的允许带宽为1400MB/s，则带宽配置值为1400/400*16=56=0x38
                                                       说明：
                                                       1.乘16的目的是保留允许平均带宽的高4位小数；
                                                       2.控制后的瞬时带宽可能会超过允许带宽，超过的范围取决于带宽容限的配置；
                                                       3.控制后的长时间平均带宽小于等于允许平均带宽。
                                                       注意：带宽限流使能时，不可以配置为0。 */
        unsigned int  sta_cfc_sat : 8;  /* bit[8-15] : 带宽控制功能的带宽容限配置：
                                                       当总线位宽为32bit时，配置值=带宽容限(B)/64
                                                       当总线位宽为64bit时，配置值=带宽容限(B)/32
                                                       当总线位宽为128bit时，配置值=带宽容限(B)/16
                                                       当总线位宽为256bit时，配置值=带宽容限(B)/8。
                                                       说明：
                                                       可以将本带宽控制方式等效成基于滑动窗口的流量控制，带宽容限决定了滑窗宽度以及滑窗内的允许流量：带宽容限(B)/允许平均带宽(B/Hz)=滑窗宽度（cycle）。即在配置的允许平均带宽固定的情况下，带宽容限越大，滑窗越宽，对控制前的瞬时带宽变化越不敏感，长时间控制后的平均带宽也越接近配置的允许平均带宽，但控制后的瞬时带宽的变化也可能会越剧烈。
                                                       例如，当允许带宽为理论带宽的1/3时（为便于说明，假设一个命令对应一拍数据，数据总线位宽16B。带宽控制实际是控制命令而非数据）：若带宽容限配置值为1，则任意连续的3拍内最多允许1拍数据通过；若带宽容限配置值为2，则任意连续的6拍内最多允许2拍数据通过，而这2拍数据就可能连续通过；以此类推。（由于硬件延迟等因素，建议带宽容限的有效配置值至少为2）
                                                       注意：带宽限流使能时，不可以配置为0。 */
        unsigned int  reserved_0  : 8;  /* bit[16-23]: 保留。 */
        unsigned int  sta_cfc_lp  : 2;  /* bit[24-25]: 低功耗优化模式（带宽控制器内部计数器的翻转频次）：
                                                       0：每个时钟周期翻转一次；
                                                       1：每4个时钟周期翻转一次；
                                                       2：每16个时钟周期翻转一次；
                                                       3：每64个时钟周期翻转一次。
                                                       说明：低功耗优化模式可能影响带宽控制的瞬时精度，但可大幅优化CFC的总功耗。
                                                       注意：
                                                       若带宽容限(B)/允许平均带宽(B/Hz)<翻转周期，则当前lp配置不可用，否则会导致实际限流低于配置值。（例如256bits总线下，配置sat=3,bw=24,即允许平均带宽/带宽容限=24/3=8<16或64，则lp不可配置为2或3） */
        unsigned int  reserved_1  : 5;  /* bit[26-30]: 保留。 */
        unsigned int  sta_cfc_en  : 1;  /* bit[31]   : CFC使能：
                                                       0：关闭；
                                                       1：使能。 */
    } reg;
} SOC_SC_MST_STA_CFC_LIMIT_UNION;
#endif
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_bw_START   (0)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_bw_END     (7)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_sat_START  (8)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_sat_END    (15)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_lp_START   (24)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_lp_END     (25)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_en_START   (31)
#define SOC_SC_MST_STA_CFC_LIMIT_sta_cfc_en_END     (31)


/*****************************************************************************
 struct               : SOC_SC_MST_QOSALLOW_MAP_UNION
 struct description   : SC_MST_QOSALLOW_MAP Register structure definition
                        Address Offset:0x1000+0x328 Initial:0x00 Width:32
 register description : qos_allow的映射表
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  qos_allow_map : 27; /* bit[0-26] : 分别对应9档qos_allow映射出来的pri_allow；每档QoS_Allow 3bit映射表； */
        unsigned int  reserved      : 5;  /* bit[27-31]: 保留。 */
    } reg;
} SOC_SC_MST_QOSALLOW_MAP_UNION;
#endif
#define SOC_SC_MST_QOSALLOW_MAP_qos_allow_map_START  (0)
#define SOC_SC_MST_QOSALLOW_MAP_qos_allow_map_END    (26)


/*****************************************************************************
 struct               : SOC_SC_BECQ2TPIPE_TH_UNION
 struct description   : SC_BECQ2TPIPE_TH Register structure definition
                        Address Offset:0x1000+0x400 Initial:0x0 Width:32
 register description : BECQ各类水线配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_spec_threshold  : 6;  /* bit[0-5]  : BECQ投机读水线配置 */
        unsigned int  reserved_0           : 2;  /* bit[6-7]  : 保留。 */
        unsigned int  becq_ncoh_threshold  : 6;  /* bit[8-13] : BECQ非一致性请求水线配置 */
        unsigned int  reserved_1           : 2;  /* bit[14-15]: 保留。 */
        unsigned int  becq_unser_threshold : 6;  /* bit[16-21]: BECQ内pre_serialise请求水线配置 */
        unsigned int  reserved_2           : 2;  /* bit[22-23]: 保留。 */
        unsigned int  becq_dev_threshold   : 6;  /* bit[24-29]: BECQ内device请求水线配置 */
        unsigned int  reserved_3           : 2;  /* bit[30-31]: 保留。 */
    } reg;
} SOC_SC_BECQ2TPIPE_TH_UNION;
#endif
#define SOC_SC_BECQ2TPIPE_TH_becq_spec_threshold_START   (0)
#define SOC_SC_BECQ2TPIPE_TH_becq_spec_threshold_END     (5)
#define SOC_SC_BECQ2TPIPE_TH_becq_ncoh_threshold_START   (8)
#define SOC_SC_BECQ2TPIPE_TH_becq_ncoh_threshold_END     (13)
#define SOC_SC_BECQ2TPIPE_TH_becq_unser_threshold_START  (16)
#define SOC_SC_BECQ2TPIPE_TH_becq_unser_threshold_END    (21)
#define SOC_SC_BECQ2TPIPE_TH_becq_dev_threshold_START    (24)
#define SOC_SC_BECQ2TPIPE_TH_becq_dev_threshold_END      (29)


/*****************************************************************************
 struct               : SOC_SC_BECQ2TPIPE_TH1_UNION
 struct description   : SC_BECQ2TPIPE_TH1 Register structure definition
                        Address Offset:0x1000+0x404 Initial:0x0000000 Width:32
 register description : BECQ各类水线配置1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_dvm_threshold : 6;  /* bit[0-5] : BECQ内dvm请求水线配置 */
        unsigned int  reserved           : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_BECQ2TPIPE_TH1_UNION;
#endif
#define SOC_SC_BECQ2TPIPE_TH1_becq_dvm_threshold_START  (0)
#define SOC_SC_BECQ2TPIPE_TH1_becq_dvm_threshold_END    (5)


/*****************************************************************************
 struct               : SOC_SC_TPBUF_TH_UNION
 struct description   : SC_TPBUF_TH Register structure definition
                        Address Offset:0x1000+0x408 Initial:0x0 Width:32
 register description : TPBUF资源配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpbuf_rt_min     : 4;  /* bit[0-3]  : PIPEBUF内至少可以预留实时请求的个数 */
        unsigned int  tpbuf_dev_min    : 4;  /* bit[4-7]  : PIPEBUF内至少可以预留device请求的个数 */
        unsigned int  tpbuf_dev_max    : 4;  /* bit[8-11] : PIPEBUF内最多可以有device请求的个数 */
        unsigned int  tpbuf_dvmsnp_os  : 6;  /* bit[12-17]: TPBUF中限制发往RNF的DVM snoop outstanding个数 */
        unsigned int  tpbuf_snoop_os   : 6;  /* bit[18-23]: TPBUF中限制发往RNF的snoop outstanding个数(包含DVM snoop) */
        unsigned int  tpbuf_dvmsnp_os1 : 6;  /* bit[24-29]: TPBUF中限制发往RNF的DVM snoop outstanding个数 */
        unsigned int  reserved         : 2;  /* bit[30-31]: 保留。 */
    } reg;
} SOC_SC_TPBUF_TH_UNION;
#endif
#define SOC_SC_TPBUF_TH_tpbuf_rt_min_START      (0)
#define SOC_SC_TPBUF_TH_tpbuf_rt_min_END        (3)
#define SOC_SC_TPBUF_TH_tpbuf_dev_min_START     (4)
#define SOC_SC_TPBUF_TH_tpbuf_dev_min_END       (7)
#define SOC_SC_TPBUF_TH_tpbuf_dev_max_START     (8)
#define SOC_SC_TPBUF_TH_tpbuf_dev_max_END       (11)
#define SOC_SC_TPBUF_TH_tpbuf_dvmsnp_os_START   (12)
#define SOC_SC_TPBUF_TH_tpbuf_dvmsnp_os_END     (17)
#define SOC_SC_TPBUF_TH_tpbuf_snoop_os_START    (18)
#define SOC_SC_TPBUF_TH_tpbuf_snoop_os_END      (23)
#define SOC_SC_TPBUF_TH_tpbuf_dvmsnp_os1_START  (24)
#define SOC_SC_TPBUF_TH_tpbuf_dvmsnp_os1_END    (29)


/*****************************************************************************
 struct               : SOC_SC_TPBUF_TH1_UNION
 struct description   : SC_TPBUF_TH1 Register structure definition
                        Address Offset:0x1000+0x40C Initial:0x00000 Width:32
 register description : TPBUF资源配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpbuf_snoop_os1 : 6;  /* bit[0-5]  : TPBUF中限制发往RNF的snoop outstanding个数(包含DVM snoop) */
        unsigned int  reserved_0      : 2;  /* bit[6-7]  : 保留。 */
        unsigned int  tpbuf_cpu_min   : 4;  /* bit[8-11] : PIPEBUF内至少可以预留CPU请求的个数 */
        unsigned int  reserved_1      : 20; /* bit[12-31]: 保留。 */
    } reg;
} SOC_SC_TPBUF_TH1_UNION;
#endif
#define SOC_SC_TPBUF_TH1_tpbuf_snoop_os1_START  (0)
#define SOC_SC_TPBUF_TH1_tpbuf_snoop_os1_END    (5)
#define SOC_SC_TPBUF_TH1_tpbuf_cpu_min_START    (8)
#define SOC_SC_TPBUF_TH1_tpbuf_cpu_min_END      (11)


/*****************************************************************************
 struct               : SOC_SC_DMEMIF2FECQ_TH_UNION
 struct description   : SC_DMEMIF2FECQ_TH Register structure definition
                        Address Offset:0x1000+0x410 Initial:0x0000000 Width:32
 register description : DMEMINTF对FECQ的水线
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmemif2fecq_threshold : 6;  /* bit[0-5] : 当dmemintf中slot被某个slave口占用的数据量超过水线，则限制对该slave口直通的读请求；
                                                                [2:0]:DMEMINTF可以给CHI口缓存的slot水线
                                                                [5:3]:DMEMINTF可以给QTPE口缓存的slot水线 */
        unsigned int  reserved              : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_DMEMIF2FECQ_TH_UNION;
#endif
#define SOC_SC_DMEMIF2FECQ_TH_dmemif2fecq_threshold_START  (0)
#define SOC_SC_DMEMIF2FECQ_TH_dmemif2fecq_threshold_END    (5)


/*****************************************************************************
 struct               : SOC_SC_READ_SUM_TH_UNION
 struct description   : SC_READ_SUM_TH Register structure definition
                        Address Offset:0x1000+0x414 Initial:0x0000000 Width:32
 register description : 支持投机读的总命令阈值
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  read_sum_th : 7;  /* bit[0-6] : 支持投机读的总命令阈值 */
        unsigned int  reserved    : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_READ_SUM_TH_UNION;
#endif
#define SOC_SC_READ_SUM_TH_read_sum_th_START  (0)
#define SOC_SC_READ_SUM_TH_read_sum_th_END    (6)


/*****************************************************************************
 struct               : SOC_SC_READ_MISS_TH_UNION
 struct description   : SC_READ_MISS_TH Register structure definition
                        Address Offset:0x1000+0x418 Initial:0x0000000 Width:32
 register description : 支持投机读的读Miss命令阈值
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  read_miss_th : 7;  /* bit[0-6] : 支持投机读的读Miss命令阈值 */
        unsigned int  reserved     : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_READ_MISS_TH_UNION;
#endif
#define SOC_SC_READ_MISS_TH_read_miss_th_START  (0)
#define SOC_SC_READ_MISS_TH_read_miss_th_END    (6)


/*****************************************************************************
 struct               : SOC_SC_SPEC_RD_SUM_TH_UNION
 struct description   : SC_SPEC_RD_SUM_TH Register structure definition
                        Address Offset:0x1000+0x41C Initial:0x0000000 Width:32
 register description : 支持投机读的总投机读命令阈值
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  spec_rd_sum_th : 7;  /* bit[0-6] : 支持投机读的总投机读命令阈值 */
        unsigned int  reserved       : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_SPEC_RD_SUM_TH_UNION;
#endif
#define SOC_SC_SPEC_RD_SUM_TH_spec_rd_sum_th_START  (0)
#define SOC_SC_SPEC_RD_SUM_TH_spec_rd_sum_th_END    (6)


/*****************************************************************************
 struct               : SOC_SC_SPEC_RD_SUC_TH_UNION
 struct description   : SC_SPEC_RD_SUC_TH Register structure definition
                        Address Offset:0x1000+0x420 Initial:0x0000000 Width:32
 register description : 支持投机读的成功投机读命令阈值
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  spec_rd_suc_th : 7;  /* bit[0-6] : 支持投机读的成功投机读命令阈值 */
        unsigned int  reserved       : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_SPEC_RD_SUC_TH_UNION;
#endif
#define SOC_SC_SPEC_RD_SUC_TH_spec_rd_suc_th_START  (0)
#define SOC_SC_SPEC_RD_SUC_TH_spec_rd_suc_th_END    (6)


/*****************************************************************************
 struct               : SOC_SC_LOW_BYP_BUF_TH_UNION
 struct description   : SC_LOW_BYP_BUF_TH Register structure definition
                        Address Offset:0x1000+0x424 Initial:0x0000000 Width:32
 register description : FECQ对BYPBUF Rdata水线阈值H
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  low_byp_buf_th : 4;  /* bit[0-3] : FECQ对BYPBUF Rdata根据水线阈值选择不同WRR权重 */
        unsigned int  reserved       : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_SC_LOW_BYP_BUF_TH_UNION;
#endif
#define SOC_SC_LOW_BYP_BUF_TH_low_byp_buf_th_START  (0)
#define SOC_SC_LOW_BYP_BUF_TH_low_byp_buf_th_END    (3)


/*****************************************************************************
 struct               : SOC_SC_HIGH_BYP_BUF_TH_UNION
 struct description   : SC_HIGH_BYP_BUF_TH Register structure definition
                        Address Offset:0x1000+0x428 Initial:0x0000000 Width:32
 register description : FECQ对BYPBUF Rdata水线阈值L
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  high_byp_buf_th : 4;  /* bit[0-3] : FECQ对BYPBUF Rdata根据水线阈值选择不同WRR权重 */
        unsigned int  reserved        : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_SC_HIGH_BYP_BUF_TH_UNION;
#endif
#define SOC_SC_HIGH_BYP_BUF_TH_high_byp_buf_th_START  (0)
#define SOC_SC_HIGH_BYP_BUF_TH_high_byp_buf_th_END    (3)


/*****************************************************************************
 struct               : SOC_SC_CMOQ_TH_UNION
 struct description   : SC_CMOQ_TH Register structure definition
                        Address Offset:0x1000+0x42C Initial:0x00 Width:32
 register description : CMOQ阈值控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmoq_thrd_l        : 7;  /* bit[0-6]  : CMOQ阈值控制寄存器,becq_cmq_cnt大于cmoq_thrd_l时候限流 */
        unsigned int  pri_allow_limit_en : 1;  /* bit[7]    : 1:当TB2SC PRI_ALLOW大于等于1时候,使能cmoq限流按照固定cycle上tpipe
                                                              0:disable */
        unsigned int  reserved_0         : 8;  /* bit[8-15] : 保留。 */
        unsigned int  cmoq_thrd_h        : 7;  /* bit[16-22]: CMOQ阈值控制寄存器,becq_cmq_cnt大于cmoq_thrd_h时候直接block cmoq */
        unsigned int  pri_allow_block_en : 1;  /* bit[23]   : 1:当TB2SC PRI_ALLOW大于等于2时候使能block cmoq上tpipe
                                                              0:diasble */
        unsigned int  reserved_1         : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_SC_CMOQ_TH_UNION;
#endif
#define SOC_SC_CMOQ_TH_cmoq_thrd_l_START         (0)
#define SOC_SC_CMOQ_TH_cmoq_thrd_l_END           (6)
#define SOC_SC_CMOQ_TH_pri_allow_limit_en_START  (7)
#define SOC_SC_CMOQ_TH_pri_allow_limit_en_END    (7)
#define SOC_SC_CMOQ_TH_cmoq_thrd_h_START         (16)
#define SOC_SC_CMOQ_TH_cmoq_thrd_h_END           (22)
#define SOC_SC_CMOQ_TH_pri_allow_block_en_START  (23)
#define SOC_SC_CMOQ_TH_pri_allow_block_en_END    (23)


/*****************************************************************************
 struct               : SOC_SC_QICE_OST_TH_UNION
 struct description   : SC_QICE_OST_TH Register structure definition
                        Address Offset:0x1000+0x430 Initial:0x0000000 Width:32
 register description : QICE接口OST控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  qice_ost_threshold : 7;  /* bit[0-6] : QICE接口outstanding水线配置 */
        unsigned int  reserved           : 25; /* bit[7-31]:  */
    } reg;
} SOC_SC_QICE_OST_TH_UNION;
#endif
#define SOC_SC_QICE_OST_TH_qice_ost_threshold_START  (0)
#define SOC_SC_QICE_OST_TH_qice_ost_threshold_END    (6)


/*****************************************************************************
 struct               : SOC_SC_CHI_OST_TH_UNION
 struct description   : SC_CHI_OST_TH Register structure definition
                        Address Offset:0x1000+0x434 Initial:0x0000000 Width:32
 register description : CPU接口OST控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_ost_threshold : 7;  /* bit[0-6] : CPU接口outstanding水线配置 */
        unsigned int  reserved          : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_CHI_OST_TH_UNION;
#endif
#define SOC_SC_CHI_OST_TH_chi_ost_threshold_START  (0)
#define SOC_SC_CHI_OST_TH_chi_ost_threshold_END    (6)


/*****************************************************************************
 struct               : SOC_TOKEN_RETURN_TH_UNION
 struct description   : TOKEN_RETURN_TH Register structure definition
                        Address Offset:0x1000+0x438 Initial:0x00000000 Width:32
 register description : token return的水线
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  token_rtn_threshold : 3;  /* bit[0-2] : 当需要返还给下游的token个数大于等于token_rtn_threshold时候以最大QoS仲裁 */
        unsigned int  reserved            : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_TOKEN_RETURN_TH_UNION;
#endif
#define SOC_TOKEN_RETURN_TH_token_rtn_threshold_START  (0)
#define SOC_TOKEN_RETURN_TH_token_rtn_threshold_END    (2)


/*****************************************************************************
 struct               : SOC_SC_BECQ2FECQ_TH_UNION
 struct description   : SC_BECQ2FECQ_TH Register structure definition
                        Address Offset:0x1000+0x480+(sc_pri_num)*0x20 Initial:0x0000000 Width:32
 register description : BECQ水线控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_threshold : 6;  /* bit[0-5] : BECQ水线配置 */
        unsigned int  reserved       : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_BECQ2FECQ_TH_UNION;
#endif
#define SOC_SC_BECQ2FECQ_TH_becq_threshold_START  (0)
#define SOC_SC_BECQ2FECQ_TH_becq_threshold_END    (5)


/*****************************************************************************
 struct               : SOC_SC_CHI_FECQ_TH_UNION
 struct description   : SC_CHI_FECQ_TH Register structure definition
                        Address Offset:0x1000+0x484+(sc_pri_num)*0x20 Initial:0x0000000 Width:32
 register description : CHI FECQ水线控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_fecq_threshold : 5;  /* bit[0-4] : CHI FECQ水线配置 */
        unsigned int  reserved           : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_CHI_FECQ_TH_UNION;
#endif
#define SOC_SC_CHI_FECQ_TH_chi_fecq_threshold_START  (0)
#define SOC_SC_CHI_FECQ_TH_chi_fecq_threshold_END    (4)


/*****************************************************************************
 struct               : SOC_SC_QICE_FECQ_TH_UNION
 struct description   : SC_QICE_FECQ_TH Register structure definition
                        Address Offset:0x1000+0x488+(sc_pri_num)*0x20 Initial:0x0000000 Width:32
 register description : QICE FECQ水线控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  qice_fecq_threshold : 5;  /* bit[0-4] : QICE FECQ水线配置 */
        unsigned int  reserved            : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_QICE_FECQ_TH_UNION;
#endif
#define SOC_SC_QICE_FECQ_TH_qice_fecq_threshold_START  (0)
#define SOC_SC_QICE_FECQ_TH_qice_fecq_threshold_END    (4)


/*****************************************************************************
 struct               : SOC_SC_CHI_PRI_OST_TH_UNION
 struct description   : SC_CHI_PRI_OST_TH Register structure definition
                        Address Offset:0x1000+0x48C+(sc_pri_num)*0x20 Initial:0x0000000 Width:32
 register description : CPU接口各PRI的OST控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_pri_ost_threshold : 7;  /* bit[0-6] :  */
        unsigned int  reserved              : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_CHI_PRI_OST_TH_UNION;
#endif
#define SOC_SC_CHI_PRI_OST_TH_chi_pri_ost_threshold_START  (0)
#define SOC_SC_CHI_PRI_OST_TH_chi_pri_ost_threshold_END    (6)


/*****************************************************************************
 struct               : SOC_SC_QICE_PRI_OST_TH_UNION
 struct description   : SC_QICE_PRI_OST_TH Register structure definition
                        Address Offset:0x1000+0x490+(sc_pri_num)*0x20 Initial:0x0000000 Width:32
 register description : QICE接口各PRI的OST控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  qice_pri_ost_threshold : 7;  /* bit[0-6] : QICE接口各pri的outstanding水线配置 */
        unsigned int  reserved               : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_QICE_PRI_OST_TH_UNION;
#endif
#define SOC_SC_QICE_PRI_OST_TH_qice_pri_ost_threshold_START  (0)
#define SOC_SC_QICE_PRI_OST_TH_qice_pri_ost_threshold_END    (6)


/*****************************************************************************
 struct               : SOC_SC_FECQ_QOS_ALLOW_TH_UNION
 struct description   : SC_FECQ_QOS_ALLOW_TH Register structure definition
                        Address Offset:0x1000+0x500+(qos_allow_num)*0x10 Initial:0x0000000 Width:32
 register description : FECQ的qos allow水线配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fecq_qos_allow_threshold : 5;  /* bit[0-4] : FECQ的qos_allow水线 */
        unsigned int  reserved                 : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_FECQ_QOS_ALLOW_TH_UNION;
#endif
#define SOC_SC_FECQ_QOS_ALLOW_TH_fecq_qos_allow_threshold_START  (0)
#define SOC_SC_FECQ_QOS_ALLOW_TH_fecq_qos_allow_threshold_END    (4)


/*****************************************************************************
 struct               : SOC_SC_BECQ_QOS_ALLOW_TH_UNION
 struct description   : SC_BECQ_QOS_ALLOW_TH Register structure definition
                        Address Offset:0x1000+0x504+(qos_allow_num)*0x10 Initial:0x0000000 Width:32
 register description : BECQ的qos allow水线配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_qos_allow_threshold : 6;  /* bit[0-5] : BECQ的qos_allow水线 */
        unsigned int  reserved                 : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_BECQ_QOS_ALLOW_TH_UNION;
#endif
#define SOC_SC_BECQ_QOS_ALLOW_TH_becq_qos_allow_threshold_START  (0)
#define SOC_SC_BECQ_QOS_ALLOW_TH_becq_qos_allow_threshold_END    (5)


/*****************************************************************************
 struct               : SOC_SC_BYPQ_QOS_ALLOW_TH_UNION
 struct description   : SC_BYPQ_QOS_ALLOW_TH Register structure definition
                        Address Offset:0x1000+0x508+(qos_allow_num)*0x10 Initial:0x0000000 Width:32
 register description : BYPQ CMD的qos allow水线配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypq_qos_allow_threshold : 6;  /* bit[0-5] : bypq的CMDBUF产生的qos_allow水线 */
        unsigned int  reserved                 : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_BYPQ_QOS_ALLOW_TH_UNION;
#endif
#define SOC_SC_BYPQ_QOS_ALLOW_TH_bypq_qos_allow_threshold_START  (0)
#define SOC_SC_BYPQ_QOS_ALLOW_TH_bypq_qos_allow_threshold_END    (5)


/*****************************************************************************
 struct               : SOC_SC_BYPQCT_QOS_ALLOW_TH_UNION
 struct description   : SC_BYPQCT_QOS_ALLOW_TH Register structure definition
                        Address Offset:0x1000+0x50C+(qos_allow_num)*0x10 Initial:0x0000000 Width:32
 register description : BYPQ CT的qos allow水线配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypqct_qos_allow_threshold : 6;  /* bit[0-5] : bypq的CMDBUF产生的qos_allow水线 */
        unsigned int  reserved                   : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_BYPQCT_QOS_ALLOW_TH_UNION;
#endif
#define SOC_SC_BYPQCT_QOS_ALLOW_TH_bypqct_qos_allow_threshold_START  (0)
#define SOC_SC_BYPQCT_QOS_ALLOW_TH_bypqct_qos_allow_threshold_END    (5)


/*****************************************************************************
 struct               : SOC_SC_STASH_CTRL_TH_UNION
 struct description   : SC_STASH_CTRL_TH Register structure definition
                        Address Offset:0x1000+0x590 Initial:0x0000000 Width:32
 register description : STASH命令处理控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  stash_th : 7;  /* bit[0-6] : 当becq slot被占用个数超过stash_th，则fecq直接丢弃stash命令 */
        unsigned int  reserved : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_STASH_CTRL_TH_UNION;
#endif
#define SOC_SC_STASH_CTRL_TH_stash_th_START  (0)
#define SOC_SC_STASH_CTRL_TH_stash_th_END    (6)


/*****************************************************************************
 struct               : SOC_SC_BECQ_ALLOC_MASK_UNION
 struct description   : SC_BECQ_ALLOC_MASK Register structure definition
                        Address Offset:0x1000+0x5A0+(sc_becq_num_div32)*0x4 Initial:0x00000000 Width:32
 register description : BECQ SLOT分配MASK配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_alloc_mask : 32; /* bit[0-31]: 对应BECQ Slot是否可以allocate：
                                                          1：不会被alloc；
                                                          0：会被alloc。 */
    } reg;
} SOC_SC_BECQ_ALLOC_MASK_UNION;
#endif
#define SOC_SC_BECQ_ALLOC_MASK_becq_alloc_mask_START  (0)
#define SOC_SC_BECQ_ALLOC_MASK_becq_alloc_mask_END    (31)


/*****************************************************************************
 struct               : SOC_SC_CMOQ_INTEVAL_UNION
 struct description   : SC_CMOQ_INTEVAL Register structure definition
                        Address Offset:0x1000+0x5B0 Initial:0x0000000 Width:32
 register description : CMOQ命令上TPIPE的间隔
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmoq_inteval : 6;  /* bit[0-5] : CMOQ命令上TPIPE的间隔 */
        unsigned int  reserved     : 26; /* bit[6-31]:  */
    } reg;
} SOC_SC_CMOQ_INTEVAL_UNION;
#endif
#define SOC_SC_CMOQ_INTEVAL_cmoq_inteval_START  (0)
#define SOC_SC_CMOQ_INTEVAL_cmoq_inteval_END    (5)


/*****************************************************************************
 struct               : SOC_SC_BEDB_SLOT_SEL_UNION
 struct description   : SC_BEDB_SLOT_SEL Register structure definition
                        Address Offset:0x1000+0x5B4 Initial:0x0000000 Width:32
 register description : BEDB SLOT选择
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bedb_slot_sel : 6;  /* bit[0-5] : BEDB SLOT选择 */
        unsigned int  reserved      : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_BEDB_SLOT_SEL_UNION;
#endif
#define SOC_SC_BEDB_SLOT_SEL_bedb_slot_sel_START  (0)
#define SOC_SC_BEDB_SLOT_SEL_bedb_slot_sel_END    (5)


/*****************************************************************************
 struct               : SOC_SC_ADDR_FLUSH_CTRL_UNION
 struct description   : SC_ADDR_FLUSH_CTRL Register structure definition
                        Address Offset:0x1000+0x5B8 Initial:0x0000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  addr_flush_cnt_th   : 4;  /* bit[0-3] : 地址flush计数器阈值 */
        unsigned int  addr_flush_push_en  : 1;  /* bit[4]   : FECQ flush push使能 */
        unsigned int  pa_flush_static_en  : 1;  /* bit[5]   : 同地址flush计数使能 */
        unsigned int  set_flush_static_en : 1;  /* bit[6]   : 同set flush计数使能 */
        unsigned int  reserved            : 25; /* bit[7-31]: 保留。 */
    } reg;
} SOC_SC_ADDR_FLUSH_CTRL_UNION;
#endif
#define SOC_SC_ADDR_FLUSH_CTRL_addr_flush_cnt_th_START    (0)
#define SOC_SC_ADDR_FLUSH_CTRL_addr_flush_cnt_th_END      (3)
#define SOC_SC_ADDR_FLUSH_CTRL_addr_flush_push_en_START   (4)
#define SOC_SC_ADDR_FLUSH_CTRL_addr_flush_push_en_END     (4)
#define SOC_SC_ADDR_FLUSH_CTRL_pa_flush_static_en_START   (5)
#define SOC_SC_ADDR_FLUSH_CTRL_pa_flush_static_en_END     (5)
#define SOC_SC_ADDR_FLUSH_CTRL_set_flush_static_en_START  (6)
#define SOC_SC_ADDR_FLUSH_CTRL_set_flush_static_en_END    (6)


/*****************************************************************************
 struct               : SOC_SC_FECQ_HAZ_TIMEOUT_CFG_UNION
 struct description   : SC_FECQ_HAZ_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x700 Initial:0x1 Width:32
 register description : FECQ的hazard超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  haz_timeout_limit : 24; /* bit[0-23] : hazard超时阈值配置,按照pri分配，每个pri 6bit位宽 */
        unsigned int  reserved          : 7;  /* bit[24-30]: 保留 */
        unsigned int  haz_timeout_en    : 1;  /* bit[31]   : hazard超时使能：
                                                             0：关闭；
                                                             1：使能。 */
    } reg;
} SOC_SC_FECQ_HAZ_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_FECQ_HAZ_TIMEOUT_CFG_haz_timeout_limit_START  (0)
#define SOC_SC_FECQ_HAZ_TIMEOUT_CFG_haz_timeout_limit_END    (23)
#define SOC_SC_FECQ_HAZ_TIMEOUT_CFG_haz_timeout_en_START     (31)
#define SOC_SC_FECQ_HAZ_TIMEOUT_CFG_haz_timeout_en_END       (31)


/*****************************************************************************
 struct               : SOC_SC_SLV_RDATA_ARB_CTRL_UNION
 struct description   : SC_SLV_RDATA_ARB_CTRL Register structure definition
                        Address Offset:0x1000+0x704 Initial:0x00000 Width:32
 register description : SC SLV口rdata仲裁控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rdata_arb_timeout_limit : 10; /* bit[0-9]  :  */
        unsigned int  reserved_0              : 2;  /* bit[10-11]: 保留。 */
        unsigned int  rdata_arb_timeout_en    : 1;  /* bit[12]   :  */
        unsigned int  reserved_1              : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_SLV_RDATA_ARB_CTRL_UNION;
#endif
#define SOC_SC_SLV_RDATA_ARB_CTRL_rdata_arb_timeout_limit_START  (0)
#define SOC_SC_SLV_RDATA_ARB_CTRL_rdata_arb_timeout_limit_END    (9)
#define SOC_SC_SLV_RDATA_ARB_CTRL_rdata_arb_timeout_en_START     (12)
#define SOC_SC_SLV_RDATA_ARB_CTRL_rdata_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_BIQ_ARB_CTRL_UNION
 struct description   : SC_TPIPE_BIQ_ARB_CTRL Register structure definition
                        Address Offset:0x1000+0x708 Initial:0x00000 Width:32
 register description : TPIPE上BIQ仲裁控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe2biq_arb_timeout_limit : 10; /* bit[0-9]  :  */
        unsigned int  reserved_0                  : 2;  /* bit[10-11]: 保留。 */
        unsigned int  tpipe2biq_arb_timeout_en    : 1;  /* bit[12]   :  */
        unsigned int  reserved_1                  : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_BIQ_ARB_CTRL_UNION;
#endif
#define SOC_SC_TPIPE_BIQ_ARB_CTRL_tpipe2biq_arb_timeout_limit_START  (0)
#define SOC_SC_TPIPE_BIQ_ARB_CTRL_tpipe2biq_arb_timeout_limit_END    (9)
#define SOC_SC_TPIPE_BIQ_ARB_CTRL_tpipe2biq_arb_timeout_en_START     (12)
#define SOC_SC_TPIPE_BIQ_ARB_CTRL_tpipe2biq_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_BECQ_ARB_CTRL_UNION
 struct description   : SC_TPIPE_BECQ_ARB_CTRL Register structure definition
                        Address Offset:0x1000+0x70C Initial:0x00000 Width:32
 register description : TPIPE上BECQ仲裁控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe2becq_arb_timeout_limit : 10; /* bit[0-9]  :  */
        unsigned int  reserved_0                   : 2;  /* bit[10-11]: 保留。 */
        unsigned int  tpipe2becq_arb_timeout_en    : 1;  /* bit[12]   :  */
        unsigned int  reserved_1                   : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_BECQ_ARB_CTRL_UNION;
#endif
#define SOC_SC_TPIPE_BECQ_ARB_CTRL_tpipe2becq_arb_timeout_limit_START  (0)
#define SOC_SC_TPIPE_BECQ_ARB_CTRL_tpipe2becq_arb_timeout_limit_END    (9)
#define SOC_SC_TPIPE_BECQ_ARB_CTRL_tpipe2becq_arb_timeout_en_START     (12)
#define SOC_SC_TPIPE_BECQ_ARB_CTRL_tpipe2becq_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_CMOQ_ARB_CTRL_UNION
 struct description   : SC_TPIPE_CMOQ_ARB_CTRL Register structure definition
                        Address Offset:0x1000+0x710 Initial:0x00000 Width:32
 register description : TPIPE上CMOQ仲裁控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe2cmoq_arb_timeout_limit : 10; /* bit[0-9]  :  */
        unsigned int  reserved_0                   : 2;  /* bit[10-11]: 保留。 */
        unsigned int  tpipe2cmoq_arb_timeout_en    : 1;  /* bit[12]   :  */
        unsigned int  reserved_1                   : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_CMOQ_ARB_CTRL_UNION;
#endif
#define SOC_SC_TPIPE_CMOQ_ARB_CTRL_tpipe2cmoq_arb_timeout_limit_START  (0)
#define SOC_SC_TPIPE_CMOQ_ARB_CTRL_tpipe2cmoq_arb_timeout_limit_END    (9)
#define SOC_SC_TPIPE_CMOQ_ARB_CTRL_tpipe2cmoq_arb_timeout_en_START     (12)
#define SOC_SC_TPIPE_CMOQ_ARB_CTRL_tpipe2cmoq_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_FECQ_ARB_CTRL_UNION
 struct description   : SC_TPIPE_FECQ_ARB_CTRL Register structure definition
                        Address Offset:0x1000+0x720+(sc_fecq_num)*0x4 Initial:0x00000 Width:32
 register description : TPIPE上FECQ仲裁控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe2fecq_arb_timeout_limit : 10; /* bit[0-9]  :  */
        unsigned int  reserved_0                   : 2;  /* bit[10-11]: 保留。 */
        unsigned int  tpipe2fecq_arb_timeout_en    : 1;  /* bit[12]   :  */
        unsigned int  reserved_1                   : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_FECQ_ARB_CTRL_UNION;
#endif
#define SOC_SC_TPIPE_FECQ_ARB_CTRL_tpipe2fecq_arb_timeout_limit_START  (0)
#define SOC_SC_TPIPE_FECQ_ARB_CTRL_tpipe2fecq_arb_timeout_limit_END    (9)
#define SOC_SC_TPIPE_FECQ_ARB_CTRL_tpipe2fecq_arb_timeout_en_START     (12)
#define SOC_SC_TPIPE_FECQ_ARB_CTRL_tpipe2fecq_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_DLOCK_TIMEOUT_CTRL_UNION
 struct description   : SC_DLOCK_TIMEOUT_CTRL Register structure definition
                        Address Offset:0x1000+0x740 Initial:0x00000 Width:32
 register description : DLOCK超时计数控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dlock_timeout_th  : 10; /* bit[0-9]  : SC内部Queue死锁超时计数阈值 */
        unsigned int  reserved_0        : 2;  /* bit[10-11]: 保留。 */
        unsigned int  dlock_timeout_dis : 1;  /* bit[12]   : SC内部Queue死锁超时计数使能disable */
        unsigned int  reserved_1        : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_DLOCK_TIMEOUT_CTRL_UNION;
#endif
#define SOC_SC_DLOCK_TIMEOUT_CTRL_dlock_timeout_th_START   (0)
#define SOC_SC_DLOCK_TIMEOUT_CTRL_dlock_timeout_th_END     (9)
#define SOC_SC_DLOCK_TIMEOUT_CTRL_dlock_timeout_dis_START  (12)
#define SOC_SC_DLOCK_TIMEOUT_CTRL_dlock_timeout_dis_END    (12)


/*****************************************************************************
 struct               : SOC_SC_BIQ_SLOT_TIMEOUT_CFG_UNION
 struct description   : SC_BIQ_SLOT_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x750 Initial:0x1 Width:32
 register description : FECQ的hazard超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biq_tmo_limit : 6;  /* bit[0-5] : biq hazard超时阈值配置 */
        unsigned int  reserved      : 25; /* bit[6-30]: 保留 */
        unsigned int  biq_tmo_en    : 1;  /* bit[31]  : biq hazard超时使能：
                                                        0：关闭；
                                                        1：使能。 */
    } reg;
} SOC_SC_BIQ_SLOT_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_BIQ_SLOT_TIMEOUT_CFG_biq_tmo_limit_START  (0)
#define SOC_SC_BIQ_SLOT_TIMEOUT_CFG_biq_tmo_limit_END    (5)
#define SOC_SC_BIQ_SLOT_TIMEOUT_CFG_biq_tmo_en_START     (31)
#define SOC_SC_BIQ_SLOT_TIMEOUT_CFG_biq_tmo_en_END       (31)


/*****************************************************************************
 struct               : SOC_SC_FECQ_TIMEOUT_CFG_UNION
 struct description   : SC_FECQ_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x780+(sc_pri_num)*0x20 Initial:0x00000 Width:32
 register description : FECQ仲裁超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fecq_arb_timeout_limit : 10; /* bit[0-9]  : FECQ超时阈值配置 */
        unsigned int  reserved_0             : 2;  /* bit[10-11]: 保留。 */
        unsigned int  fecq_arb_timeout_en    : 1;  /* bit[12]   : FECQ超时使能配置 */
        unsigned int  reserved_1             : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_FECQ_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_FECQ_TIMEOUT_CFG_fecq_arb_timeout_limit_START  (0)
#define SOC_SC_FECQ_TIMEOUT_CFG_fecq_arb_timeout_limit_END    (9)
#define SOC_SC_FECQ_TIMEOUT_CFG_fecq_arb_timeout_en_START     (12)
#define SOC_SC_FECQ_TIMEOUT_CFG_fecq_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_RETRY_TIMEOUT_CFG_UNION
 struct description   : SC_RETRY_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x784+(sc_pri_num)*0x20 Initial:0x00000 Width:32
 register description : retry超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  retry_arb_timeout_limit : 10; /* bit[0-9]  : retry超时阈值配置 */
        unsigned int  reserved_0              : 2;  /* bit[10-11]: 保留。 */
        unsigned int  retry_timeout_en        : 1;  /* bit[12]   : retry超时使能配置 */
        unsigned int  reserved_1              : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_RETRY_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_RETRY_TIMEOUT_CFG_retry_arb_timeout_limit_START  (0)
#define SOC_SC_RETRY_TIMEOUT_CFG_retry_arb_timeout_limit_END    (9)
#define SOC_SC_RETRY_TIMEOUT_CFG_retry_timeout_en_START         (12)
#define SOC_SC_RETRY_TIMEOUT_CFG_retry_timeout_en_END           (12)


/*****************************************************************************
 struct               : SOC_SC_BYPBUF_TIMEOUT_CFG_UNION
 struct description   : SC_BYPBUF_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x788+(sc_pri_num)*0x20 Initial:0x000 Width:32
 register description : BYPBUF ARB超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypbuf_arb_timeout_limit  : 10; /* bit[0-9]  : retry超时阈值配置 */
        unsigned int  bypbuf_arb_timeout_en     : 1;  /* bit[10]   : retry超时使能配置 */
        unsigned int  reserved_0                : 1;  /* bit[11]   : 保留。 */
        unsigned int  bypbuf_fecq_timeout_limit : 10; /* bit[12-21]: bypbuf入口fecq仲裁超时阈值 */
        unsigned int  bypbuf_fecq_timeout_en    : 1;  /* bit[22]   : bypbuf入口fecq仲裁超时使能 */
        unsigned int  reserved_1                : 9;  /* bit[23-31]: 保留。 */
    } reg;
} SOC_SC_BYPBUF_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_arb_timeout_limit_START   (0)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_arb_timeout_limit_END     (9)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_arb_timeout_en_START      (10)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_arb_timeout_en_END        (10)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_fecq_timeout_limit_START  (12)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_fecq_timeout_limit_END    (21)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_fecq_timeout_en_START     (22)
#define SOC_SC_BYPBUF_TIMEOUT_CFG_bypbuf_fecq_timeout_en_END       (22)


/*****************************************************************************
 struct               : SOC_SC_BECQ_TIMEOUT_CFG_UNION
 struct description   : SC_BECQ_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x78C+(sc_pri_num)*0x20 Initial:0x00000 Width:32
 register description : BECQ仲裁超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  becq_arb_timeout_limit : 10; /* bit[0-9]  : BECQ超时阈值配置 */
        unsigned int  reserved_0             : 2;  /* bit[10-11]: 保留。 */
        unsigned int  becq_arb_timeout_en    : 1;  /* bit[12]   : BECQ超时使能配置 */
        unsigned int  reserved_1             : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_BECQ_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_BECQ_TIMEOUT_CFG_becq_arb_timeout_limit_START  (0)
#define SOC_SC_BECQ_TIMEOUT_CFG_becq_arb_timeout_limit_END    (9)
#define SOC_SC_BECQ_TIMEOUT_CFG_becq_arb_timeout_en_START     (12)
#define SOC_SC_BECQ_TIMEOUT_CFG_becq_arb_timeout_en_END       (12)


/*****************************************************************************
 struct               : SOC_SC_MSTINTF_TIMEOUT_CFG_UNION
 struct description   : SC_MSTINTF_TIMEOUT_CFG Register structure definition
                        Address Offset:0x1000+0x790+(sc_pri_num)*0x20 Initial:0x000000 Width:32
 register description : BYPBUF ARB超时配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  src2mstif_timeout_limit : 10; /* bit[0-9]  : mstintf入口仲裁超时阈值 */
        unsigned int  src2mstif_timeout_en    : 1;  /* bit[10]   : mstintf入口仲裁超时使能 */
        unsigned int  reserved                : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_MSTINTF_TIMEOUT_CFG_UNION;
#endif
#define SOC_SC_MSTINTF_TIMEOUT_CFG_src2mstif_timeout_limit_START  (0)
#define SOC_SC_MSTINTF_TIMEOUT_CFG_src2mstif_timeout_limit_END    (9)
#define SOC_SC_MSTINTF_TIMEOUT_CFG_src2mstif_timeout_en_START     (10)
#define SOC_SC_MSTINTF_TIMEOUT_CFG_src2mstif_timeout_en_END       (10)


/*****************************************************************************
 struct               : SOC_SC_DUMMY_REG1_UNION
 struct description   : SC_DUMMY_REG1 Register structure definition
                        Address Offset:0x1000+0x800 Initial:0x00000000 Width:32
 register description : 冗余备份寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dummy_reg_1 : 32; /* bit[0-31]: dummy reg */
    } reg;
} SOC_SC_DUMMY_REG1_UNION;
#endif
#define SOC_SC_DUMMY_REG1_dummy_reg_1_START  (0)
#define SOC_SC_DUMMY_REG1_dummy_reg_1_END    (31)


/*****************************************************************************
 struct               : SOC_SC_GLB_ADDR_CTRL_UNION
 struct description   : GLB_ADDR_CTRL Register structure definition
                        Address Offset:0x2000+0x00C Initial:0x0 Width:32
 register description : 全局地址控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  intlv_gran      : 2;  /* bit[0-1]  : 地址交织粒度：
                                                           0x0：128Byte；
                                                           0x1：256Byte；
                                                           0x2：512Byte；
                                                           0x3：1024Byte。
                                                           注意：
                                                           1.访问以此粒度为边界，从IB/SC被交替分发到交织的多个TB等；
                                                           2.此寄存器只能在系统初始化时静态配置。 */
        unsigned int  reserved_0      : 6;  /* bit[2-7]  : 保留。 */
        unsigned int  addr_shift_mode : 2;  /* bit[8-9]  : DDR地址空间转换：
                                                           0x0:将16.25~17GB地址空间转换为3.25~4GB
                                                           0x1:将32.25~33GB地址空间转换为3.25~4GB
                                                           0x2:将64.25~65GB地址空间转换为3.25~4GB
                                                           0x3:地址不转换。
                                                           注意：
                                                           1.此寄存器只能在系统初始化时静态配置。 */
        unsigned int  reserved_1      : 6;  /* bit[10-15]: 保留。 */
        unsigned int  addr_bound0     : 6;  /* bit[16-21]: SC访问DDR 2/4交织3段区间的地址边界0
                                                           空间粒度为512MB，所以该边界用于与addr[34:29]进行比较 */
        unsigned int  reserved_2      : 2;  /* bit[22-23]: 保留。 */
        unsigned int  addr_bound1     : 6;  /* bit[24-29]: SC访问DDR 2/4交织3段区间的地址边界1
                                                           空间粒度为512MB，所以该边界用于与addr[34:29]进行比较 */
        unsigned int  reserved_3      : 2;  /* bit[30-31]: 保留。寄存器排布同QICE总线 */
    } reg;
} SOC_SC_GLB_ADDR_CTRL_UNION;
#endif
#define SOC_SC_GLB_ADDR_CTRL_intlv_gran_START       (0)
#define SOC_SC_GLB_ADDR_CTRL_intlv_gran_END         (1)
#define SOC_SC_GLB_ADDR_CTRL_addr_shift_mode_START  (8)
#define SOC_SC_GLB_ADDR_CTRL_addr_shift_mode_END    (9)
#define SOC_SC_GLB_ADDR_CTRL_addr_bound0_START      (16)
#define SOC_SC_GLB_ADDR_CTRL_addr_bound0_END        (21)
#define SOC_SC_GLB_ADDR_CTRL_addr_bound1_START      (24)
#define SOC_SC_GLB_ADDR_CTRL_addr_bound1_END        (29)


/*****************************************************************************
 struct               : SOC_SC_GLB_ADDR_CTRL1_UNION
 struct description   : GLB_ADDR_CTRL1 Register structure definition
                        Address Offset:0x2000+0x010 Initial:0x00000000 Width:32
 register description : 全局地址控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  scramble_en : 1;  /* bit[0]   : 地址scramble交织是否使能，包括cfgcmo的scramble和去snoop前的descramble的使能：
                                                      0：不使能
                                                      1：使能
                                                      注意：
                                                      1.此寄存器只能在系统初始化时静态配置。 */
        unsigned int  reserved    : 31; /* bit[1-31]: 保留。寄存器排布同QICE总线 */
    } reg;
} SOC_SC_GLB_ADDR_CTRL1_UNION;
#endif
#define SOC_SC_GLB_ADDR_CTRL1_scramble_en_START  (0)
#define SOC_SC_GLB_ADDR_CTRL1_scramble_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_ADDR_CTRL_UNION
 struct description   : SC_ADDR_CTRL Register structure definition
                        Address Offset:0x2000+0x014 Initial:0x0000000 Width:32
 register description : 全局地址控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rgn_sel0 : 2;  /* bit[0-1] : 控制SC访问DDR 2/4交织3段区间的第0段空间(0~addr_bound0)应该选用哪段路由配置
                                                   路由配置由ipara_sc_mst_rt_rgn_did/rop确认
                                                   该寄存器是onehot编码，即'b01表示选择ipara_sc_mst_rt_rgn_did/rop的第0段路由，'b10表示选择第1段 */
        unsigned int  rgn_sel1 : 2;  /* bit[2-3] : 控制SC访问DDR 2/4交织3段区间的第1段空间(addr_bound0~addr_bound1)应该选用哪段路由配置
                                                   路由配置由ipara_sc_mst_rt_rgn_did/rop确认
                                                   该寄存器是onehot编码，即'b01表示选择ipara_sc_mst_rt_rgn_did/rop的第0段路由，'b10表示选择第1段 */
        unsigned int  rgn_sel2 : 2;  /* bit[4-5] : 控制SC访问DDR 2/4交织3段区间的第2段空间(addr_bound1~)应该选用哪段路由配置
                                                   路由配置由ipara_sc_mst_rt_rgn_did/rop确认
                                                   该寄存器是onehot编码，即'b01表示选择ipara_sc_mst_rt_rgn_did/rop的第0段路由，'b10表示选择第1段 */
        unsigned int  reserved : 26; /* bit[6-31]: 保留。寄存器排布同QICE总线 */
    } reg;
} SOC_SC_ADDR_CTRL_UNION;
#endif
#define SOC_SC_ADDR_CTRL_rgn_sel0_START  (0)
#define SOC_SC_ADDR_CTRL_rgn_sel0_END    (1)
#define SOC_SC_ADDR_CTRL_rgn_sel1_START  (2)
#define SOC_SC_ADDR_CTRL_rgn_sel1_END    (3)
#define SOC_SC_ADDR_CTRL_rgn_sel2_START  (4)
#define SOC_SC_ADDR_CTRL_rgn_sel2_END    (5)


/*****************************************************************************
 struct               : SOC_GLB_PIPE_CTRL_UNION
 struct description   : GLB_PIPE_CTRL Register structure definition
                        Address Offset:0x2000+0x018 Initial:0x0000000 Width:32
 register description : TPIPE全局控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sf_en          : 1;  /* bit[0]   : snoop fliter的开关 */
        unsigned int  gid_use_pa_en  : 1;  /* bit[1]   : 1：从地址高位选取gid；
                                                         0：从PBHA域段选取gid； */
        unsigned int  set_scramble   : 1;  /* bit[2]   : tag set加扰使能开关，默认使能。 */
        unsigned int  sf_scramble_en : 1;  /* bit[3]   : sf set加扰使能开关，默认使能。 */
        unsigned int  reserved       : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_GLB_PIPE_CTRL_UNION;
#endif
#define SOC_GLB_PIPE_CTRL_sf_en_START           (0)
#define SOC_GLB_PIPE_CTRL_sf_en_END             (0)
#define SOC_GLB_PIPE_CTRL_gid_use_pa_en_START   (1)
#define SOC_GLB_PIPE_CTRL_gid_use_pa_en_END     (1)
#define SOC_GLB_PIPE_CTRL_set_scramble_START    (2)
#define SOC_GLB_PIPE_CTRL_set_scramble_END      (2)
#define SOC_GLB_PIPE_CTRL_sf_scramble_en_START  (3)
#define SOC_GLB_PIPE_CTRL_sf_scramble_en_END    (3)


/*****************************************************************************
 struct               : SOC_SC_EXCL_ADDR_BCOMP_SEL_UNION
 struct description   : SC_EXCL_ADDR_BCOMP_SEL Register structure definition
                        Address Offset:0x2000+0x01C Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  addr_bcomp_sel : 1;  /* bit[0-0] : 地址比较粒度，64byte还是128byte
                                                         0:64byte
                                                         1:128byte */
        unsigned int  reserved       : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_EXCL_ADDR_BCOMP_SEL_UNION;
#endif
#define SOC_SC_EXCL_ADDR_BCOMP_SEL_addr_bcomp_sel_START  (0)
#define SOC_SC_EXCL_ADDR_BCOMP_SEL_addr_bcomp_sel_END    (0)


/*****************************************************************************
 struct               : SOC_SC_EXCL_EVENT_DIS_UNION
 struct description   : SC_EXCL_EVENT_DIS Register structure definition
                        Address Offset:0x2000+0x020 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  excl_event_dis : 1;  /* bit[0-0] : 控制是否上报event
                                                         1：不上报
                                                         0：上报 */
        unsigned int  reserved       : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_EXCL_EVENT_DIS_UNION;
#endif
#define SOC_SC_EXCL_EVENT_DIS_excl_event_dis_START  (0)
#define SOC_SC_EXCL_EVENT_DIS_excl_event_dis_END    (0)


/*****************************************************************************
 struct               : SOC_SC_SMQ_CTRL_UNION
 struct description   : SC_SMQ_CTRL Register structure definition
                        Address Offset:0x2000+0x024 Initial:0x000000 Width:32
 register description : SMQ控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sf_alloc_way_byp : 8;  /* bit[0-7]  : 使能smq前提下， 是否需要进行有scc流量的检查，维测用，正常情况请保持默认值0
                                                            1：不检查
                                                            0：检查 */
        unsigned int  scc_mode_bypass  : 1;  /* bit[8]    : 使能smq前提下， 是否需要进行有scc流量的检查，维测用，正常情况请保持默认值
                                                            1：bypass
                                                            0：不bypass */
        unsigned int  smq_mig_dis      : 1;  /* bit[9]    : smq进行sf way搬移功能disable
                                                            1：disable
                                                            0：enable */
        unsigned int  smq_flush_tmo_en : 1;  /* bit[10]   : smq命令多次flush超时机制使能
                                                            1:使能
                                                            0:不使能 */
        unsigned int  reserved         : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_SMQ_CTRL_UNION;
#endif
#define SOC_SC_SMQ_CTRL_sf_alloc_way_byp_START  (0)
#define SOC_SC_SMQ_CTRL_sf_alloc_way_byp_END    (7)
#define SOC_SC_SMQ_CTRL_scc_mode_bypass_START   (8)
#define SOC_SC_SMQ_CTRL_scc_mode_bypass_END     (8)
#define SOC_SC_SMQ_CTRL_smq_mig_dis_START       (9)
#define SOC_SC_SMQ_CTRL_smq_mig_dis_END         (9)
#define SOC_SC_SMQ_CTRL_smq_flush_tmo_en_START  (10)
#define SOC_SC_SMQ_CTRL_smq_flush_tmo_en_END    (10)


/*****************************************************************************
 struct               : SOC_SC_DMT_DWT_EN_CTRL_UNION
 struct description   : SC_DMT_DWT_EN_CTRL Register structure definition
                        Address Offset:0x2000+0x028 Initial:0x000000 Width:32
 register description : DMT特性使能控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmt_en            : 1;  /* bit[0]   : 控制BECQ读命令除CPU外，其他master访问的DMT使能(cpro不支持配置为1) */
        unsigned int  dmt_en_cpu        : 1;  /* bit[1]   : 控制BECQ读命令CPU读数据的DMT使能 */
        unsigned int  bypbuf_dmt_en     : 1;  /* bit[2]   : 寄存器不使用 */
        unsigned int  bypbuf_dmt_en_cpu : 1;  /* bit[3]   : 寄存器不使用 */
        unsigned int  dwt_en            : 1;  /* bit[4]   : 控制BECQ读命令除CPU外，其他master访问的DWT使能 */
        unsigned int  dwt_en_cpu        : 1;  /* bit[5]   : 控制BECQ读命令CPU读数据的DWT使能 */
        unsigned int  bypbuf_dwt_en     : 1;  /* bit[6]   : 寄存器不使用 */
        unsigned int  bypbuf_dwt_en_cpu : 1;  /* bit[7]   : 寄存器不使用 */
        unsigned int  reserved          : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_DMT_DWT_EN_CTRL_UNION;
#endif
#define SOC_SC_DMT_DWT_EN_CTRL_dmt_en_START             (0)
#define SOC_SC_DMT_DWT_EN_CTRL_dmt_en_END               (0)
#define SOC_SC_DMT_DWT_EN_CTRL_dmt_en_cpu_START         (1)
#define SOC_SC_DMT_DWT_EN_CTRL_dmt_en_cpu_END           (1)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dmt_en_START      (2)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dmt_en_END        (2)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dmt_en_cpu_START  (3)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dmt_en_cpu_END    (3)
#define SOC_SC_DMT_DWT_EN_CTRL_dwt_en_START             (4)
#define SOC_SC_DMT_DWT_EN_CTRL_dwt_en_END               (4)
#define SOC_SC_DMT_DWT_EN_CTRL_dwt_en_cpu_START         (5)
#define SOC_SC_DMT_DWT_EN_CTRL_dwt_en_cpu_END           (5)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dwt_en_START      (6)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dwt_en_END        (6)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dwt_en_cpu_START  (7)
#define SOC_SC_DMT_DWT_EN_CTRL_bypbuf_dwt_en_cpu_END    (7)


/*****************************************************************************
 struct               : SOC_SC_HAZARD_OPT_CTRL_UNION
 struct description   : SC_HAZARD_OPT_CTRL Register structure definition
                        Address Offset:0x2000+0x02C Initial:0x00000000 Width:32
 register description : TAG每个way是否可查询控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hazard_64b_opt_dis : 1;  /* bit[0]   : 是否关闭64B hazard优化
                                                             1：关闭
                                                             0：不关闭 */
        unsigned int  reserved           : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_HAZARD_OPT_CTRL_UNION;
#endif
#define SOC_SC_HAZARD_OPT_CTRL_hazard_64b_opt_dis_START  (0)
#define SOC_SC_HAZARD_OPT_CTRL_hazard_64b_opt_dis_END    (0)


/*****************************************************************************
 struct               : SOC_GLB_WAY_EN_UNION
 struct description   : GLB_WAY_EN Register structure definition
                        Address Offset:0x2000+0x030 Initial:0x0000 Width:32
 register description : 控制每个way的cache line分配
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  glb_way_en : 16; /* bit[0-15] : 用于控制每个way的cache line是否允许分配，bit0~bit15分 别对应way0~way15：
                                                      0：不允许分配cache line，默认状态；
                                                      1：允许分配cache line
                                                      
                                                      说明：syncbuf_used_way对应bit设1后，glb_way_en对应的way自动关闭，glb_way_en失效 */
        unsigned int  reserved   : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_GLB_WAY_EN_UNION;
#endif
#define SOC_GLB_WAY_EN_glb_way_en_START  (0)
#define SOC_GLB_WAY_EN_glb_way_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SYNCBUF_USED_WAY_UNION
 struct description   : SC_SYNCBUF_USED_WAY Register structure definition
                        Address Offset:0x2000+0x034 Initial:0x0000 Width:32
 register description : 是否作为syncbuf使用控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfg_syncbuf_used_way : 16; /* bit[0-15] : bit X表示Way X当前是否是SyncBuffer使用
                                                                1：SyncBuffer使用
                                                                0：SC使用 */
        unsigned int  reserved             : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_SYNCBUF_USED_WAY_UNION;
#endif
#define SOC_SC_SYNCBUF_USED_WAY_cfg_syncbuf_used_way_START  (0)
#define SOC_SC_SYNCBUF_USED_WAY_cfg_syncbuf_used_way_END    (15)


/*****************************************************************************
 struct               : SOC_TAG_GLB_WAY_SEARCH_UNION
 struct description   : TAG_GLB_WAY_SEARCH Register structure definition
                        Address Offset:0x2000+0x038 Initial:0x0000 Width:32
 register description : TAG每个way是否可查询控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tag_glb_way_search : 16; /* bit[0-15] : bit X表示Way X是否可查询
                                                              1：可查询
                                                              0：不可查询
                                                              
                                                              说明：syncbuf_used_way对应bit设1后，tag_glb_way_search对应的way自动关闭，tag_glb_way_search失效 */
        unsigned int  reserved           : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_TAG_GLB_WAY_SEARCH_UNION;
#endif
#define SOC_TAG_GLB_WAY_SEARCH_tag_glb_way_search_START  (0)
#define SOC_TAG_GLB_WAY_SEARCH_tag_glb_way_search_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SF_GLB_WAY_SEARCH_UNION
 struct description   : SF_GLB_WAY_SEARCH Register structure definition
                        Address Offset:0x2000+0x03C Initial:0x000000 Width:32
 register description : SF每个way是否可查询控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sf_glb_way_search : 8;  /* bit[0-7] : bit X表示Way X是否可查询
                                                            1：可查询
                                                            0：不可查询 */
        unsigned int  reserved          : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_SF_GLB_WAY_SEARCH_UNION;
#endif
#define SOC_SC_SF_GLB_WAY_SEARCH_sf_glb_way_search_START  (0)
#define SOC_SC_SF_GLB_WAY_SEARCH_sf_glb_way_search_END    (7)


/*****************************************************************************
 struct               : SOC_SC_MPAM_WAY_ALLC_UNION
 struct description   : SC_MPAM_WAY_ALLC Register structure definition
                        Address Offset:0x2000+0x040+(mpam_idx)*0x4 Initial:0x0000 Width:32
 register description : 各MPAM的way_enable_bitmap
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mpam_way_enable : 16; /* bit[0-15] : 用于对应MPAM允许分配哪些way的cache line，每个bit对应一个way：
                                                           0：不允许；
                                                           1：允许。
                                                           与glb_way_enable_bitmap寄存器一起决定way的cache line是否允许分配。
                                                           注意：
                                                           动态修改该域段需要满足对应软件流程。 */
        unsigned int  reserved        : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_MPAM_WAY_ALLC_UNION;
#endif
#define SOC_SC_MPAM_WAY_ALLC_mpam_way_enable_START  (0)
#define SOC_SC_MPAM_WAY_ALLC_mpam_way_enable_END    (15)


/*****************************************************************************
 struct               : SOC_GLB_SC_BYPASS_UNION
 struct description   : GLB_SC_BYPASS Register structure definition
                        Address Offset:0x2000+0x080 Initial:0x00000000 Width:32
 register description : 全局SC BYPASS
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_glb_bypass_en : 1;  /* bit[0-0] : SC整体走BYPASS通路使能
                                                           0x0:sc整体bypass disable
                                                           0x1:sc整体bypass enable */
        unsigned int  sc_bypass_sel    : 1;  /* bit[1-1] : 0x0:符合Bypass条件走Bypass通路
                                                           0x1:符合Bypass条件的命令走TPIPE */
        unsigned int  reserved         : 30; /* bit[2-31]: 保留 */
    } reg;
} SOC_GLB_SC_BYPASS_UNION;
#endif
#define SOC_GLB_SC_BYPASS_sc_glb_bypass_en_START  (0)
#define SOC_GLB_SC_BYPASS_sc_glb_bypass_en_END    (0)
#define SOC_GLB_SC_BYPASS_sc_bypass_sel_START     (1)
#define SOC_GLB_SC_BYPASS_sc_bypass_sel_END       (1)


/*****************************************************************************
 struct               : SOC_GLB_PARITY_EN_UNION
 struct description   : GLB_PARITY_EN Register structure definition
                        Address Offset:0x2000+0x084 Initial:0x00000000 Width:32
 register description : 全局奇偶校验功能使能
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  parity_en : 1;  /* bit[0]   : parity 使能
                                                    0：parity 不使能
                                                    1：parity 使能 */
        unsigned int  reserved  : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_GLB_PARITY_EN_UNION;
#endif
#define SOC_GLB_PARITY_EN_parity_en_START  (0)
#define SOC_GLB_PARITY_EN_parity_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_CHI_WORK_MODE_UNION
 struct description   : SC_CHI_WORK_MODE Register structure definition
                        Address Offset:0x2000+0x088 Initial:0x00000000 Width:32
 register description : CPU接口工作模式配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  chi_work_mode : 1;  /* bit[0]   : CPU接口工作模式：
                                                        0x0:L3模式
                                                        0x1:Klein模式
                                                        注意：该寄存器只能在系统初始化时静态配置。 */
        unsigned int  reserved      : 31; /* bit[1-31]: 保留 */
    } reg;
} SOC_SC_CHI_WORK_MODE_UNION;
#endif
#define SOC_SC_CHI_WORK_MODE_chi_work_mode_START  (0)
#define SOC_SC_CHI_WORK_MODE_chi_work_mode_END    (0)


/*****************************************************************************
 struct               : SOC_POC_EXCL_EVENT_CTRL_UNION
 struct description   : POC_EXCL_EVENT_CTRL Register structure definition
                        Address Offset:0x2000+0x08C Initial:0x00000000 Width:32
 register description : CPU接口工作模式配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  poc_excl_event_dis : 1;  /* bit[0]   : 控制是否输出clear event给CPU，唤醒WFE状态
                                                             0：输出
                                                             1：不输出，依赖snp唤醒WFE状态 */
        unsigned int  reserved           : 31; /* bit[1-31]: 保留 */
    } reg;
} SOC_POC_EXCL_EVENT_CTRL_UNION;
#endif
#define SOC_POC_EXCL_EVENT_CTRL_poc_excl_event_dis_START  (0)
#define SOC_POC_EXCL_EVENT_CTRL_poc_excl_event_dis_END    (0)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_ALLC_PLC_UNION
 struct description   : SC_TPIPE_ALLC_PLC Register structure definition
                        Address Offset:0x2000+0x090 Initial:0x00000000 Width:32
 register description : 全局allocate policy配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  invld_cmo_override : 2;  /* bit[0-1] : 用于控制非安全属性的CMO命令在在命中GID sec_attr配置为trusted安全属性的cache line时的处理方式：
                                                             0:invalid；
                                                             1:clean&invalid；
                                                             2:ignore；
                                                             3:reserved。 */
        unsigned int  reserved           : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_ALLC_PLC_UNION;
#endif
#define SOC_SC_TPIPE_ALLC_PLC_invld_cmo_override_START  (0)
#define SOC_SC_TPIPE_ALLC_PLC_invld_cmo_override_END    (1)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_BIQ_MAX_UNION
 struct description   : SC_TPIPE_BIQ_MAX Register structure definition
                        Address Offset:0x2000+0x094 Initial:0x0000000 Width:32
 register description : BIQ循环次数配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  biq_nesting_max : 5;  /* bit[0-4] : BIQ循环替换次数最大值配置 */
        unsigned int  reserved        : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_BIQ_MAX_UNION;
#endif
#define SOC_SC_TPIPE_BIQ_MAX_biq_nesting_max_START  (0)
#define SOC_SC_TPIPE_BIQ_MAX_biq_nesting_max_END    (4)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_DMEM_SPEC_EN_UNION
 struct description   : SC_TPIPE_DMEM_SPEC_EN Register structure definition
                        Address Offset:0x2000+0x098 Initial:0x00000000 Width:32
 register description : TPIPE投机访问DMEM使能
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe_dmem_spec_en : 1;  /* bit[0]   : TPIPE投机访问DMEM使能 */
        unsigned int  dmem_tpipe_rd_en   : 1;  /* bit[1]   : TPIPE正常读DMEM使能 */
        unsigned int  reserved           : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_DMEM_SPEC_EN_UNION;
#endif
#define SOC_SC_TPIPE_DMEM_SPEC_EN_tpipe_dmem_spec_en_START  (0)
#define SOC_SC_TPIPE_DMEM_SPEC_EN_tpipe_dmem_spec_en_END    (0)
#define SOC_SC_TPIPE_DMEM_SPEC_EN_dmem_tpipe_rd_en_START    (1)
#define SOC_SC_TPIPE_DMEM_SPEC_EN_dmem_tpipe_rd_en_END      (1)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_SPEC_CTRL_UNION
 struct description   : SC_TPIPE_SPEC_CTRL Register structure definition
                        Address Offset:0x2000+0x09C Initial:0x00000000 Width:32
 register description : TPIPE投机读配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  spec_rd_id_en : 32; /* bit[0-31]: 每个id(gid或lpid)投机读使能 */
    } reg;
} SOC_SC_TPIPE_SPEC_CTRL_UNION;
#endif
#define SOC_SC_TPIPE_SPEC_CTRL_spec_rd_id_en_START  (0)
#define SOC_SC_TPIPE_SPEC_CTRL_spec_rd_id_en_END    (31)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_DDR_SPEC_EN_UNION
 struct description   : SC_TPIPE_DDR_SPEC_EN Register structure definition
                        Address Offset:0x2000+0x0A0 Initial:0x00000000 Width:32
 register description : TPIPE投机访问DMEM使能
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sn_ely_rd_en   : 1;  /* bit[0]   : TPIPE early读DDR使能 */
        unsigned int  sn_tpipe_rd_en : 1;  /* bit[1]   : TPIPE正常读DDR使能 */
        unsigned int  reserved       : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_DDR_SPEC_EN_UNION;
#endif
#define SOC_SC_TPIPE_DDR_SPEC_EN_sn_ely_rd_en_START    (0)
#define SOC_SC_TPIPE_DDR_SPEC_EN_sn_ely_rd_en_END      (0)
#define SOC_SC_TPIPE_DDR_SPEC_EN_sn_tpipe_rd_en_START  (1)
#define SOC_SC_TPIPE_DDR_SPEC_EN_sn_tpipe_rd_en_END    (1)


/*****************************************************************************
 struct               : SOC_SC_TPIPE_ECC_FLUSH_CTRL_UNION
 struct description   : SC_TPIPE_ECC_FLUSH_CTRL Register structure definition
                        Address Offset:0x2000+0x0A4 Initial:0x0000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ecc_flush_cnt_max : 6;  /* bit[0-5] : 同set同way连续发生1bit ECC错误的计数阈值，超过则上报1bit硬失效中断 */
        unsigned int  reserved          : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_TPIPE_ECC_FLUSH_CTRL_UNION;
#endif
#define SOC_SC_TPIPE_ECC_FLUSH_CTRL_ecc_flush_cnt_max_START  (0)
#define SOC_SC_TPIPE_ECC_FLUSH_CTRL_ecc_flush_cnt_max_END    (5)


/*****************************************************************************
 struct               : SOC_SC_BECQ_CTRL0_UNION
 struct description   : SC_BECQ_CTRL0 Register structure definition
                        Address Offset:0x2000+0x100 Initial:0x000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  write_wait_wdata      : 1;  /* bit[0]    : SC向TB下发写命令是否等写数据 */
        unsigned int  vic_policy_sel        : 1;  /* bit[1]    : SC Cacheline替换策略选择 */
        unsigned int  cpbk_as_dfm           : 1;  /* bit[2]    : SC Allocate策略选择：CopyBack 命令AGE作为DFM（Data From Memory) */
        unsigned int  read_seprsp_en        : 1;  /* bit[3]    : 读命令的响应sep开关
                                                                 1：打开
                                                                 0：关闭 */
        unsigned int  alloc_cancel_en       : 1;  /* bit[4]    : 使能Push机制引发Allocate Way释放 */
        unsigned int  dmem_spec_wr_en       : 1;  /* bit[5]    : DMEM投机写开关（功耗优化，不作为交付特性，默认关） */
        unsigned int  spec_sf_hit_fail      : 1;  /* bit[6]    : 发送snoop后判定投机失败
                                                                 1：使能，判定为失败
                                                                 0：不使能 */
        unsigned int  snoop_latency_opt_dis : 1;  /* bit[7]    : 是否关闭Snoop Latency优化，关闭后发送读数据等待Snoop数据收齐
                                                                 1：关闭
                                                                 0：不关闭 */
        unsigned int  excl_uns_sel          : 3;  /* bit[8-10] : Shared Allocate策略，1： Exclusive 0：ExclusiveUntillShared
                                                                 bit0:读
                                                                 bit1:写
                                                                 bit2:其他 */
        unsigned int  reserved              : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_BECQ_CTRL0_UNION;
#endif
#define SOC_SC_BECQ_CTRL0_write_wait_wdata_START       (0)
#define SOC_SC_BECQ_CTRL0_write_wait_wdata_END         (0)
#define SOC_SC_BECQ_CTRL0_vic_policy_sel_START         (1)
#define SOC_SC_BECQ_CTRL0_vic_policy_sel_END           (1)
#define SOC_SC_BECQ_CTRL0_cpbk_as_dfm_START            (2)
#define SOC_SC_BECQ_CTRL0_cpbk_as_dfm_END              (2)
#define SOC_SC_BECQ_CTRL0_read_seprsp_en_START         (3)
#define SOC_SC_BECQ_CTRL0_read_seprsp_en_END           (3)
#define SOC_SC_BECQ_CTRL0_alloc_cancel_en_START        (4)
#define SOC_SC_BECQ_CTRL0_alloc_cancel_en_END          (4)
#define SOC_SC_BECQ_CTRL0_dmem_spec_wr_en_START        (5)
#define SOC_SC_BECQ_CTRL0_dmem_spec_wr_en_END          (5)
#define SOC_SC_BECQ_CTRL0_spec_sf_hit_fail_START       (6)
#define SOC_SC_BECQ_CTRL0_spec_sf_hit_fail_END         (6)
#define SOC_SC_BECQ_CTRL0_snoop_latency_opt_dis_START  (7)
#define SOC_SC_BECQ_CTRL0_snoop_latency_opt_dis_END    (7)
#define SOC_SC_BECQ_CTRL0_excl_uns_sel_START           (8)
#define SOC_SC_BECQ_CTRL0_excl_uns_sel_END             (10)


/*****************************************************************************
 struct               : SOC_SC_DMEM2FECQ_DIS_UNION
 struct description   : SC_DMEM2FECQ_DIS Register structure definition
                        Address Offset:0x2000+0x104 Initial:0x00000000 Width:32
 register description : dmemif数据去往FECQ disable
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_to_fecq_dis : 1;  /* bit[0-0] : 控制从DMEM读出来的数据流向
                                                           0:数据如果不需要merge直接从dmem去往fecq
                                                           1：所有的数据都去向BEDB统一处理 */
        unsigned int  reserved         : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_DMEM2FECQ_DIS_UNION;
#endif
#define SOC_SC_DMEM2FECQ_DIS_dmem_to_fecq_dis_START  (0)
#define SOC_SC_DMEM2FECQ_DIS_dmem_to_fecq_dis_END    (0)


/*****************************************************************************
 struct               : SOC_SC_MST2FECQ_DIS_UNION
 struct description   : SC_MST2FECQ_DIS Register structure definition
                        Address Offset:0x2000+0x108 Initial:0x00000000 Width:32
 register description : mstif数据去往FECQ disable
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mstif_to_fecq_dis : 1;  /* bit[0-0] : 控制从SN读出来的数据流向
                                                            0:数据如果不需要merge直接从dmem去往fecq
                                                            1：所有的数据都去向BEDB统一处理 */
        unsigned int  reserved          : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_MST2FECQ_DIS_UNION;
#endif
#define SOC_SC_MST2FECQ_DIS_mstif_to_fecq_dis_START  (0)
#define SOC_SC_MST2FECQ_DIS_mstif_to_fecq_dis_END    (0)


/*****************************************************************************
 struct               : SOC_SC_STASH_ABANDON_EN_UNION
 struct description   : SC_STASH_ABANDON_EN Register structure definition
                        Address Offset:0x2000+0x200 Initial:0x00000000 Width:32
 register description : STASH特性使能控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  stash_abandon_en : 1;  /* bit[0]   : 同地址hazard或becq队列满时控制FECQ是否丢弃stash命令 */
        unsigned int  reserved         : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_STASH_ABANDON_EN_UNION;
#endif
#define SOC_SC_STASH_ABANDON_EN_stash_abandon_en_START  (0)
#define SOC_SC_STASH_ABANDON_EN_stash_abandon_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_BYPIPE_CMO_FECQ_SEL_UNION
 struct description   : SC_BYPIPE_CMO_FECQ_SEL Register structure definition
                        Address Offset:0x2000+0x204 Initial:0x00000000 Width:32
 register description : BUPBUF通路，gid bypass的VACMO拦截
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bypipe_cmo_fecq_sel : 1;  /* bit[0]   : BUPBUF通路，gid bypass的VACMO拦截
                                                              0:send VACMO to tpipe
                                                              1:fecq abandon VACMO */
        unsigned int  reserved            : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_BYPIPE_CMO_FECQ_SEL_UNION;
#endif
#define SOC_SC_BYPIPE_CMO_FECQ_SEL_bypipe_cmo_fecq_sel_START  (0)
#define SOC_SC_BYPIPE_CMO_FECQ_SEL_bypipe_cmo_fecq_sel_END    (0)


/*****************************************************************************
 struct               : SOC_SC_SEPCRD_BYPASS_UNION
 struct description   : SC_SEPCRD_BYPASS Register structure definition
                        Address Offset:0x2000+0x208 Initial:0x0 Width:32
 register description : 投机读功能bypass
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  specrd_switch        : 31; /* bit[0-30]: 针对每个LPID软件强行切换至是否投机读
                                                               0：强行切换至非投机读
                                                               1：强行切换至支持投机读 */
        unsigned int  specrd_switch_bypass : 1;  /* bit[31]  : 动态投机读切换功能的bypass
                                                               1：不支持动态切换投机读功能
                                                               0：支持动态切换投机读功能 */
    } reg;
} SOC_SC_SEPCRD_BYPASS_UNION;
#endif
#define SOC_SC_SEPCRD_BYPASS_specrd_switch_START         (0)
#define SOC_SC_SEPCRD_BYPASS_specrd_switch_END           (30)
#define SOC_SC_SEPCRD_BYPASS_specrd_switch_bypass_START  (31)
#define SOC_SC_SEPCRD_BYPASS_specrd_switch_bypass_END    (31)


/*****************************************************************************
 struct               : SOC_SC_FEDB_BYP_CFG_UNION
 struct description   : SC_FEDB_BYP_CFG Register structure definition
                        Address Offset:0x2000+0x300 Initial:0x000000 Width:32
 register description : FEDB旁路配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fedb_byp_dis      : 1;  /* bit[0]    : FEDB模块bypass开关 */
        unsigned int  reserved_0        : 7;  /* bit[1-7]  : 保留。 */
        unsigned int  fedb_dat_err_dis  : 1;  /* bit[8]    : 收到dat_err数据be是否置成0
                                                             1：disable，be不置成0
                                                             0：enable，be置成0 */
        unsigned int  fedb_ndat_err_dis : 1;  /* bit[9]    : 收到ndat_err数据be是否置成0
                                                             1：disable，be不置成0
                                                             0：enable，be置成0 */
        unsigned int  reserved_1        : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_FEDB_BYP_CFG_UNION;
#endif
#define SOC_SC_FEDB_BYP_CFG_fedb_byp_dis_START       (0)
#define SOC_SC_FEDB_BYP_CFG_fedb_byp_dis_END         (0)
#define SOC_SC_FEDB_BYP_CFG_fedb_dat_err_dis_START   (8)
#define SOC_SC_FEDB_BYP_CFG_fedb_dat_err_dis_END     (8)
#define SOC_SC_FEDB_BYP_CFG_fedb_ndat_err_dis_START  (9)
#define SOC_SC_FEDB_BYP_CFG_fedb_ndat_err_dis_END    (9)


/*****************************************************************************
 struct               : SOC_SC_BEDB_FUNC_BYP_UNION
 struct description   : SC_BEDB_FUNC_BYP Register structure definition
                        Address Offset:0x2000+0x304 Initial:0x000000 Width:32
 register description : BEDB旁路配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bedb_fecq_byp_dis   : 1;  /* bit[0]    : BEDB反馈FECQ的数据是否bypass配置，默认bypass */
        unsigned int  bedb_dmem_byp_dis   : 1;  /* bit[1]    : BEDB反馈DMEM的数据是否bypass配置，默认bypass */
        unsigned int  bedb_mst_byp_dis    : 1;  /* bit[2]    : BEDB反馈MSTINTF的数据是否bypass配置，默认bypass */
        unsigned int  bedb_wr2mem_byp_dis : 1;  /* bit[3]    : BEDB写数据是否bypass配置，默认bypass */
        unsigned int  reserved_0          : 4;  /* bit[4-7]  : 保留。 */
        unsigned int  bedb_dat_err_dis    : 1;  /* bit[8]    : 未使用 */
        unsigned int  bedb_ndat_err_dis   : 1;  /* bit[9]    : 未使用 */
        unsigned int  reserved_1          : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_BEDB_FUNC_BYP_UNION;
#endif
#define SOC_SC_BEDB_FUNC_BYP_bedb_fecq_byp_dis_START    (0)
#define SOC_SC_BEDB_FUNC_BYP_bedb_fecq_byp_dis_END      (0)
#define SOC_SC_BEDB_FUNC_BYP_bedb_dmem_byp_dis_START    (1)
#define SOC_SC_BEDB_FUNC_BYP_bedb_dmem_byp_dis_END      (1)
#define SOC_SC_BEDB_FUNC_BYP_bedb_mst_byp_dis_START     (2)
#define SOC_SC_BEDB_FUNC_BYP_bedb_mst_byp_dis_END       (2)
#define SOC_SC_BEDB_FUNC_BYP_bedb_wr2mem_byp_dis_START  (3)
#define SOC_SC_BEDB_FUNC_BYP_bedb_wr2mem_byp_dis_END    (3)
#define SOC_SC_BEDB_FUNC_BYP_bedb_dat_err_dis_START     (8)
#define SOC_SC_BEDB_FUNC_BYP_bedb_dat_err_dis_END       (8)
#define SOC_SC_BEDB_FUNC_BYP_bedb_ndat_err_dis_START    (9)
#define SOC_SC_BEDB_FUNC_BYP_bedb_ndat_err_dis_END      (9)


/*****************************************************************************
 struct               : SOC_SC_DMEM_CFG0_UNION
 struct description   : SC_DMEM_CFG0 Register structure definition
                        Address Offset:0x2000+0x308 Initial:0x0 Width:32
 register description : DMEM配置寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_multicycle : 2;  /* bit[0-1]  : 0:multicycle为2
                                                           1:multicycle为3
                                                           2~3:rsvd */
        unsigned int  reserved_0      : 2;  /* bit[2-3]  : 保留。 */
        unsigned int  dmem_opt        : 1;  /* bit[4]    : 0：表示不进行读写乒乓的优化
                                                           1：表示进行读写乒乓的优化 */
        unsigned int  reserved_1      : 23; /* bit[5-27] : 保留。 */
        unsigned int  reserved_2      : 4;  /* bit[28-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_CFG0_UNION;
#endif
#define SOC_SC_DMEM_CFG0_dmem_multicycle_START  (0)
#define SOC_SC_DMEM_CFG0_dmem_multicycle_END    (1)
#define SOC_SC_DMEM_CFG0_dmem_opt_START         (4)
#define SOC_SC_DMEM_CFG0_dmem_opt_END           (4)


/*****************************************************************************
 struct               : SOC_SC_MST_FULL_TURNOVER_DIS_UNION
 struct description   : SC_MST_FULL_TURNOVER_DIS Register structure definition
                        Address Offset:0x2000+0x400 Initial:0x00000000 Width:32
 register description : mstif数据满时候去往FECQ disable
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mstif_full_turnover_dis    : 1;  /* bit[0]   : 控制从SN读出来的数据流向
                                                                     0:mstif中slot如果满了，数据转向BEDB
                                                                     1：数据不做fecq->BEDB的turnover处理 */
        unsigned int  mstif_full_turnover_opt_en : 1;  /* bit[1]   : turnover功能优化开关，使能后如果返回给fecq的读数据被反压了，则不看txnid，所有满足turnover条件的slot都标记为往bedb中传输数据，默认使能
                                                                     1：使能
                                                                     0：不使能 */
        unsigned int  reserved                   : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_MST_FULL_TURNOVER_DIS_UNION;
#endif
#define SOC_SC_MST_FULL_TURNOVER_DIS_mstif_full_turnover_dis_START     (0)
#define SOC_SC_MST_FULL_TURNOVER_DIS_mstif_full_turnover_dis_END       (0)
#define SOC_SC_MST_FULL_TURNOVER_DIS_mstif_full_turnover_opt_en_START  (1)
#define SOC_SC_MST_FULL_TURNOVER_DIS_mstif_full_turnover_opt_en_END    (1)


/*****************************************************************************
 struct               : SOC_SC_SDM_PCNT_MODE_UNION
 struct description   : SC_SDM_PCNT_MODE Register structure definition
                        Address Offset:0x2000+0x500 Initial:0x00000000 Width:32
 register description : SC SDM PCMT范围控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sdm_pcnt_mode : 1;  /* bit[0]   : pcnt范围控制，只支持静态配置：
                                                        0：计数范围0-2047，起始点1024
                                                        1：计数范围0-511，起始点256 */
        unsigned int  reserved      : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_SDM_PCNT_MODE_UNION;
#endif
#define SOC_SC_SDM_PCNT_MODE_sdm_pcnt_mode_START  (0)
#define SOC_SC_SDM_PCNT_MODE_sdm_pcnt_mode_END    (0)


/*****************************************************************************
 struct               : SOC_SC_GLB_AGE_CFG_UNION
 struct description   : SC_GLB_AGE_CFG Register structure definition
                        Address Offset:0x2000+0x504 Initial:0x0000000 Width:32
 register description : 全局age配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ncpbk_age    : 3;  /* bit[0-2] : 全局ncpbk age寄存器，对应age update类型为cpu ncpbk以及cpbk-DFM */
        unsigned int  prefetch_age : 3;  /* bit[3-5] : 全局prefetch age寄存器，对应age update类型为prefetch */
        unsigned int  reserved     : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_GLB_AGE_CFG_UNION;
#endif
#define SOC_SC_GLB_AGE_CFG_ncpbk_age_START     (0)
#define SOC_SC_GLB_AGE_CFG_ncpbk_age_END       (2)
#define SOC_SC_GLB_AGE_CFG_prefetch_age_START  (3)
#define SOC_SC_GLB_AGE_CFG_prefetch_age_END    (5)


/*****************************************************************************
 struct               : SOC_SC_NO_VICTIM_FLUSH_CFG_UNION
 struct description   : SC_NO_VICTIM_FLUSH_CFG Register structure definition
                        Address Offset:0x2000+0x508 Initial:0x00000000 Width:32
 register description : 各模式下NO VICTIM FLUSH配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfg_no_vtm_fl_buf_byp : 1;  /* bit[0]   : Buffer模式下的访问是否需要bypass no victim flush功能，详见同set访问中no victim flush的特殊场景 */
        unsigned int  reserved              : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_NO_VICTIM_FLUSH_CFG_UNION;
#endif
#define SOC_SC_NO_VICTIM_FLUSH_CFG_cfg_no_vtm_fl_buf_byp_START  (0)
#define SOC_SC_NO_VICTIM_FLUSH_CFG_cfg_no_vtm_fl_buf_byp_END    (0)


/*****************************************************************************
 struct               : SOC_SC_CKG_CTRL0_UNION
 struct description   : SC_CKG_CTRL0 Register structure definition
                        Address Offset:0x2000+0x520 Initial:0x0 Width:32
 register description : 时钟CKG控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fecq_ckg_byp        : 1;  /* bit[0] : FECQ模块CKG Bypass使能 */
        unsigned int  becq_ckg_byp        : 1;  /* bit[1] : BECQ模块CKG Bypass使能 */
        unsigned int  fedb_ckg_byp        : 1;  /* bit[2] : FEDB模块CKG Bypass使能 */
        unsigned int  fedb_ckg_rs_byp     : 1;  /* bit[3] : BEDB模块 RS CKG Bypass使能 */
        unsigned int  bedb_ckg_byp        : 1;  /* bit[4] : BEDB模块CKG Bypass使能 */
        unsigned int  bedb_slot_ckg_byp   : 1;  /* bit[5] : BEDB_SLOT模块CKG Bypass使能 */
        unsigned int  bedb_bank_ckg_byp   : 1;  /* bit[6] : BEDB_BANK模块CKG Bypass使能 */
        unsigned int  bedb_mrgbuf_ckg_byp : 1;  /* bit[7] : BEDB MRGBUF模块CKG Bypass使能 */
        unsigned int  bedb_rs_ckg_byp     : 1;  /* bit[8] : BEDB_RS模块CKG Bypass使能 */
        unsigned int  tpipe_ckg_byp       : 1;  /* bit[9] : TagPIPE模块CKG Bypass使能 */
        unsigned int  biq_ckg_byp         : 1;  /* bit[10]: BIQ模块CKG Bypass使能 */
        unsigned int  vicram_ckg_byp      : 1;  /* bit[11]: VICRAM模块CKG Bypass使能 */
        unsigned int  vpipe_ckg_byp       : 1;  /* bit[12]: VICRAM模块CKG Bypass使能 */
        unsigned int  tlpc_ckg_byp        : 1;  /* bit[13]: TMEM_LPC模块CKG Bypass使能 */
        unsigned int  slpc_ckg_byp        : 1;  /* bit[14]: SMEM_LPC模块CKG Bypass使能 */
        unsigned int  dlpc_ckg_byp        : 1;  /* bit[15]: DMEM_LPC模块CKG Bypass使能 */
        unsigned int  mstif_ckg_byp       : 1;  /* bit[16]: MSTINTF模块CKG Bypass使能 */
        unsigned int  dmemif_ckg_byp      : 1;  /* bit[17]: DMEMINTF模块CKG Bypass使能 */
        unsigned int  cmoq_ckg_byp        : 1;  /* bit[18]: CMOQ_WRAP模块CKG Bypass使能 */
        unsigned int  dmem_ckg_byp        : 1;  /* bit[19]: DMEM模块CKG Bypass使能 */
        unsigned int  bypbuf_ckg_byp      : 1;  /* bit[20]: BYPBUF模块CKG Bypass使能 */
        unsigned int  spipe_ckg_byp       : 1;  /* bit[21]: SPECPIPE模块CKG Bypass使能 */
        unsigned int  cfg_ckg_byp         : 1;  /* bit[22]: SC_CFG模块CKG Bypass使能 */
        unsigned int  sc_lpc_ckg_byp      : 1;  /* bit[23]: SC LPC模块CKG Bypass */
        unsigned int  bypbuf_fifo_ckg_en  : 1;  /* bit[24]: BYPBUF FIFO CKG EN */
        unsigned int  sdm_ckg_byp         : 1;  /* bit[25]: SDM模块CKG BYPASS */
        unsigned int  dfx_ckg_byp         : 1;  /* bit[26]: DFX_COMB模块CKG BYPASS */
        unsigned int  reserved            : 1;  /* bit[27]: 保留 */
        unsigned int  cfc_ckg_byp         : 1;  /* bit[28]: MSTIF CFC模块CKG BYPASS */
        unsigned int  sc_slice_ckg_byp    : 1;  /* bit[29]: SC SLICE顶层CKG Bypass */
        unsigned int  smq_ckg_byp         : 1;  /* bit[30]: SMQ模块CKG BYPASS */
        unsigned int  sc_ckg_ext_en       : 1;  /* bit[31]: SC模块CKG extension使能 */
    } reg;
} SOC_SC_CKG_CTRL0_UNION;
#endif
#define SOC_SC_CKG_CTRL0_fecq_ckg_byp_START         (0)
#define SOC_SC_CKG_CTRL0_fecq_ckg_byp_END           (0)
#define SOC_SC_CKG_CTRL0_becq_ckg_byp_START         (1)
#define SOC_SC_CKG_CTRL0_becq_ckg_byp_END           (1)
#define SOC_SC_CKG_CTRL0_fedb_ckg_byp_START         (2)
#define SOC_SC_CKG_CTRL0_fedb_ckg_byp_END           (2)
#define SOC_SC_CKG_CTRL0_fedb_ckg_rs_byp_START      (3)
#define SOC_SC_CKG_CTRL0_fedb_ckg_rs_byp_END        (3)
#define SOC_SC_CKG_CTRL0_bedb_ckg_byp_START         (4)
#define SOC_SC_CKG_CTRL0_bedb_ckg_byp_END           (4)
#define SOC_SC_CKG_CTRL0_bedb_slot_ckg_byp_START    (5)
#define SOC_SC_CKG_CTRL0_bedb_slot_ckg_byp_END      (5)
#define SOC_SC_CKG_CTRL0_bedb_bank_ckg_byp_START    (6)
#define SOC_SC_CKG_CTRL0_bedb_bank_ckg_byp_END      (6)
#define SOC_SC_CKG_CTRL0_bedb_mrgbuf_ckg_byp_START  (7)
#define SOC_SC_CKG_CTRL0_bedb_mrgbuf_ckg_byp_END    (7)
#define SOC_SC_CKG_CTRL0_bedb_rs_ckg_byp_START      (8)
#define SOC_SC_CKG_CTRL0_bedb_rs_ckg_byp_END        (8)
#define SOC_SC_CKG_CTRL0_tpipe_ckg_byp_START        (9)
#define SOC_SC_CKG_CTRL0_tpipe_ckg_byp_END          (9)
#define SOC_SC_CKG_CTRL0_biq_ckg_byp_START          (10)
#define SOC_SC_CKG_CTRL0_biq_ckg_byp_END            (10)
#define SOC_SC_CKG_CTRL0_vicram_ckg_byp_START       (11)
#define SOC_SC_CKG_CTRL0_vicram_ckg_byp_END         (11)
#define SOC_SC_CKG_CTRL0_vpipe_ckg_byp_START        (12)
#define SOC_SC_CKG_CTRL0_vpipe_ckg_byp_END          (12)
#define SOC_SC_CKG_CTRL0_tlpc_ckg_byp_START         (13)
#define SOC_SC_CKG_CTRL0_tlpc_ckg_byp_END           (13)
#define SOC_SC_CKG_CTRL0_slpc_ckg_byp_START         (14)
#define SOC_SC_CKG_CTRL0_slpc_ckg_byp_END           (14)
#define SOC_SC_CKG_CTRL0_dlpc_ckg_byp_START         (15)
#define SOC_SC_CKG_CTRL0_dlpc_ckg_byp_END           (15)
#define SOC_SC_CKG_CTRL0_mstif_ckg_byp_START        (16)
#define SOC_SC_CKG_CTRL0_mstif_ckg_byp_END          (16)
#define SOC_SC_CKG_CTRL0_dmemif_ckg_byp_START       (17)
#define SOC_SC_CKG_CTRL0_dmemif_ckg_byp_END         (17)
#define SOC_SC_CKG_CTRL0_cmoq_ckg_byp_START         (18)
#define SOC_SC_CKG_CTRL0_cmoq_ckg_byp_END           (18)
#define SOC_SC_CKG_CTRL0_dmem_ckg_byp_START         (19)
#define SOC_SC_CKG_CTRL0_dmem_ckg_byp_END           (19)
#define SOC_SC_CKG_CTRL0_bypbuf_ckg_byp_START       (20)
#define SOC_SC_CKG_CTRL0_bypbuf_ckg_byp_END         (20)
#define SOC_SC_CKG_CTRL0_spipe_ckg_byp_START        (21)
#define SOC_SC_CKG_CTRL0_spipe_ckg_byp_END          (21)
#define SOC_SC_CKG_CTRL0_cfg_ckg_byp_START          (22)
#define SOC_SC_CKG_CTRL0_cfg_ckg_byp_END            (22)
#define SOC_SC_CKG_CTRL0_sc_lpc_ckg_byp_START       (23)
#define SOC_SC_CKG_CTRL0_sc_lpc_ckg_byp_END         (23)
#define SOC_SC_CKG_CTRL0_bypbuf_fifo_ckg_en_START   (24)
#define SOC_SC_CKG_CTRL0_bypbuf_fifo_ckg_en_END     (24)
#define SOC_SC_CKG_CTRL0_sdm_ckg_byp_START          (25)
#define SOC_SC_CKG_CTRL0_sdm_ckg_byp_END            (25)
#define SOC_SC_CKG_CTRL0_dfx_ckg_byp_START          (26)
#define SOC_SC_CKG_CTRL0_dfx_ckg_byp_END            (26)
#define SOC_SC_CKG_CTRL0_cfc_ckg_byp_START          (28)
#define SOC_SC_CKG_CTRL0_cfc_ckg_byp_END            (28)
#define SOC_SC_CKG_CTRL0_sc_slice_ckg_byp_START     (29)
#define SOC_SC_CKG_CTRL0_sc_slice_ckg_byp_END       (29)
#define SOC_SC_CKG_CTRL0_smq_ckg_byp_START          (30)
#define SOC_SC_CKG_CTRL0_smq_ckg_byp_END            (30)
#define SOC_SC_CKG_CTRL0_sc_ckg_ext_en_START        (31)
#define SOC_SC_CKG_CTRL0_sc_ckg_ext_en_END          (31)


/*****************************************************************************
 struct               : SOC_SC_CKG_CTRL1_UNION
 struct description   : SC_CKG_CTRL1 Register structure definition
                        Address Offset:0x2000+0x524 Initial:0x0 Width:32
 register description : 时钟CKG控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_ckg_byp       : 3;  /* bit[0-2] : SLV & MST口业务统计CKG Bypass使能 */
        unsigned int  reserved             : 27; /* bit[3-29]: 保留。 */
        unsigned int  sc_becq_slot_ckg_ext : 1;  /* bit[30]  : BECQ模块slot内CKG EXT */
        unsigned int  sc_becq_wrap_ckg_ext : 1;  /* bit[31]  : BECQ模块wrap层CKG EXT */
    } reg;
} SOC_SC_CKG_CTRL1_UNION;
#endif
#define SOC_SC_CKG_CTRL1_statis_ckg_byp_START        (0)
#define SOC_SC_CKG_CTRL1_statis_ckg_byp_END          (2)
#define SOC_SC_CKG_CTRL1_sc_becq_slot_ckg_ext_START  (30)
#define SOC_SC_CKG_CTRL1_sc_becq_slot_ckg_ext_END    (30)
#define SOC_SC_CKG_CTRL1_sc_becq_wrap_ckg_ext_START  (31)
#define SOC_SC_CKG_CTRL1_sc_becq_wrap_ckg_ext_END    (31)


/*****************************************************************************
 struct               : SOC_SC_CFG_GID_SEC_CTRL_UNION
 struct description   : CFG_GID_SEC_CTRL Register structure definition
                        Address Offset:0x2000+0x600 Initial:0xFFFFFFFF Width:32
 register description : GLB配置空间pgid寄存器的安全访问控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  gid_tz_secure : 32; /* bit[0-31]: 每个gid 1bit
                                                        0:gid可以非安全访问
                                                        1:gid只允许安全访问 */
    } reg;
} SOC_SC_CFG_GID_SEC_CTRL_UNION;
#endif
#define SOC_SC_CFG_GID_SEC_CTRL_gid_tz_secure_START  (0)
#define SOC_SC_CFG_GID_SEC_CTRL_gid_tz_secure_END    (31)


/*****************************************************************************
 struct               : SOC_SC_CFG_GID_SEC_CTRL1_UNION
 struct description   : CFG_GID_SEC_CTRL1 Register structure definition
                        Address Offset:0x2000+0x604 Initial:0xFFFFFFFF Width:32
 register description : GLB配置空间pgid寄存器的安全访问控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  gid_tz_secure1 : 32; /* bit[0-31]: 每个gid 1bit
                                                         0:gid可以非安全访问
                                                         1:gid只允许安全访问 */
    } reg;
} SOC_SC_CFG_GID_SEC_CTRL1_UNION;
#endif
#define SOC_SC_CFG_GID_SEC_CTRL1_gid_tz_secure1_START  (0)
#define SOC_SC_CFG_GID_SEC_CTRL1_gid_tz_secure1_END    (31)


/*****************************************************************************
 struct               : SOC_SC_CFG_CGID_SEC_CTRL_UNION
 struct description   : CFG_CGID_SEC_CTRL Register structure definition
                        Address Offset:0x2000+0x608 Initial:0x0000 Width:32
 register description : GLB配置空间cgid寄存器的安全访问控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cgid_tz_secure : 16; /* bit[0-15] : 每个cgid 1bit
                                                          0:cgid可以非安全访问
                                                          1:cgid只允许安全访问 */
        unsigned int  reserved       : 16; /* bit[16-31]: 保留。寄存器排布同QICE总线 */
    } reg;
} SOC_SC_CFG_CGID_SEC_CTRL_UNION;
#endif
#define SOC_SC_CFG_CGID_SEC_CTRL_cgid_tz_secure_START  (0)
#define SOC_SC_CFG_CGID_SEC_CTRL_cgid_tz_secure_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SEC_BOOT_LOCK_CTRL0_UNION
 struct description   : SC_SEC_BOOT_LOCK_CTRL0 Register structure definition
                        Address Offset:0x2000+0x700 Initial:0x00000000 Width:32
 register description : SC secure boot lock控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_lock_sec_rgn_common : 1;  /* bit[0]   : sc cache region鉴权common lock
                                                                 1：lock
                                                                 0：不lock */
        unsigned int  sc_lock_mpu            : 1;  /* bit[1]   : sc cache mpu保护相关寄存器lock
                                                                 1：lock
                                                                 0：不lock */
        unsigned int  sc_lock_intlv          : 1;  /* bit[2]   : sc cache 地址交织相关寄存器lock
                                                                 1：lock
                                                                 0：不lock */
        unsigned int  reserved               : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_SC_SEC_BOOT_LOCK_CTRL0_UNION;
#endif
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_sc_lock_sec_rgn_common_START  (0)
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_sc_lock_sec_rgn_common_END    (0)
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_sc_lock_mpu_START             (1)
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_sc_lock_mpu_END               (1)
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_sc_lock_intlv_START           (2)
#define SOC_SC_SEC_BOOT_LOCK_CTRL0_sc_lock_intlv_END             (2)


/*****************************************************************************
 struct               : SOC_SC_SEC_BOOT_LOCK_CTRL1_UNION
 struct description   : SC_SEC_BOOT_LOCK_CTRL1 Register structure definition
                        Address Offset:0x2000+0x704 Initial:0x00 Width:32
 register description : SC secure boot lock控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_lock_sec_rgn_split : 24; /* bit[0-23] : sc cache region鉴权各region是否单独lock，1bit代表一个region
                                                                 1：lock
                                                                 0：不lock */
        unsigned int  reserved              : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_SC_SEC_BOOT_LOCK_CTRL1_UNION;
#endif
#define SOC_SC_SEC_BOOT_LOCK_CTRL1_sc_lock_sec_rgn_split_START  (0)
#define SOC_SC_SEC_BOOT_LOCK_CTRL1_sc_lock_sec_rgn_split_END    (23)


/*****************************************************************************
 struct               : SOC_SC_SEC_BOOT_LOCK_STATUS0_UNION
 struct description   : SC_SEC_BOOT_LOCK_STATUS0 Register structure definition
                        Address Offset:0x2000+0x708 Initial:0x00000000 Width:32
 register description : SC secure boot lock状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  status_sc_lock_sec_rgn_common : 1;  /* bit[0]   : sc cache region鉴权common lock状态
                                                                        1：lock
                                                                        0：不lock */
        unsigned int  status_sc_lock_mpu            : 1;  /* bit[1]   : sc cache mpu保护相关寄存器lock状态
                                                                        1：lock
                                                                        0：不lock */
        unsigned int  status_sc_lock_intlv          : 1;  /* bit[2]   : sc cache 地址交织相关寄存器lock状态
                                                                        1：lock
                                                                        0：不lock */
        unsigned int  reserved                      : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_SC_SEC_BOOT_LOCK_STATUS0_UNION;
#endif
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_status_sc_lock_sec_rgn_common_START  (0)
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_status_sc_lock_sec_rgn_common_END    (0)
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_status_sc_lock_mpu_START             (1)
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_status_sc_lock_mpu_END               (1)
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_status_sc_lock_intlv_START           (2)
#define SOC_SC_SEC_BOOT_LOCK_STATUS0_status_sc_lock_intlv_END             (2)


/*****************************************************************************
 struct               : SOC_SC_SEC_BOOT_LOCK_STATUS1_UNION
 struct description   : SC_SEC_BOOT_LOCK_STATUS1 Register structure definition
                        Address Offset:0x2000+0x70C Initial:0x00 Width:32
 register description : SC secure boot lock状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  status_sc_lock_sec_rgn_split : 24; /* bit[0-23] : sc cache region鉴权各region是否单独lock的状态，1bit代表一个region
                                                                        1：lock
                                                                        0：不lock */
        unsigned int  reserved                     : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_SC_SEC_BOOT_LOCK_STATUS1_UNION;
#endif
#define SOC_SC_SEC_BOOT_LOCK_STATUS1_status_sc_lock_sec_rgn_split_START  (0)
#define SOC_SC_SEC_BOOT_LOCK_STATUS1_status_sc_lock_sec_rgn_split_END    (23)


/*****************************************************************************
 struct               : SOC_SC_EBIT_OVERWRITE_UNION
 struct description   : SC_EBIT_OVERWRITE Register structure definition
                        Address Offset:0x2000+0x710 Initial:0x00000000 Width:32
 register description : 安全鉴权时是否overwrite Ebit位
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ebit_overwrite_en : 1;  /* bit[0-0] : 0:Ebit不做overwrite
                                                            1：Ebit做overwrite */
        unsigned int  reserved          : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_EBIT_OVERWRITE_UNION;
#endif
#define SOC_SC_EBIT_OVERWRITE_ebit_overwrite_en_START  (0)
#define SOC_SC_EBIT_OVERWRITE_ebit_overwrite_en_END    (0)


/*****************************************************************************
 struct               : SOC_CFG_PGID_DROP_EN0_UNION
 struct description   : CFG_PGID_DROP_EN0 Register structure definition
                        Address Offset:0x2000+0x714 Initial:0x00000000 Width:32
 register description : GLB配置空间pgid寄存器的drop处理方式控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pgid_drop_en0 : 32; /* bit[0-31]: 当配置P-GID.drop=1或者P-GID.rd_policy=2’b11（invalid and drop）时，是否允许按照drop处理；如果drop_en配置为0，则转成invalid and clean的处理 */
    } reg;
} SOC_CFG_PGID_DROP_EN0_UNION;
#endif
#define SOC_CFG_PGID_DROP_EN0_pgid_drop_en0_START  (0)
#define SOC_CFG_PGID_DROP_EN0_pgid_drop_en0_END    (31)


/*****************************************************************************
 struct               : SOC_CFG_PGID_DROP_EN1_UNION
 struct description   : CFG_PGID_DROP_EN1 Register structure definition
                        Address Offset:0x2000+0x718 Initial:0x00000000 Width:32
 register description : GLB配置空间pgid寄存器的drop处理方式控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pgid_drop_en1 : 32; /* bit[0-31]: 当配置P-GID.drop=1或者P-GID.rd_policy=2’b11（invalid and drop）时，是否允许按照drop处理；如果drop_en配置为0，则转成invalid and clean的处理 */
    } reg;
} SOC_CFG_PGID_DROP_EN1_UNION;
#endif
#define SOC_CFG_PGID_DROP_EN1_pgid_drop_en1_START  (0)
#define SOC_CFG_PGID_DROP_EN1_pgid_drop_en1_END    (31)


/*****************************************************************************
 struct               : SOC_SC_SCC_SEC_CTRL_UNION
 struct description   : SC_SCC_SEC_CTRL Register structure definition
                        Address Offset:0x2000+0x71C Initial:0x00000000 Width:32
 register description : 特殊鉴权类安全控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  trust_degrade : 1;  /* bit[0]   : 表示是否允许io master安全降级，在SCC模式下与CPU的cache数据互访
                                                        1：允许
                                                        0：不允许 */
        unsigned int  reserved      : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_SCC_SEC_CTRL_UNION;
#endif
#define SOC_SC_SCC_SEC_CTRL_trust_degrade_START  (0)
#define SOC_SC_SCC_SEC_CTRL_trust_degrade_END    (0)


/*****************************************************************************
 struct               : SOC_SC_SECFAIL_RESPERR_DIS_UNION
 struct description   : SC_SECFAIL_RESPERR_DIS Register structure definition
                        Address Offset:0x2000+0x720 Initial:0x00000000 Width:32
 register description : 安全鉴权失败控制RESPERR返回
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  secc_fail_resperr_dis : 1;  /* bit[0]   : 安全鉴权失败时候控制RESPERR
                                                                0:安全鉴权失败resperr enable
                                                                1:安全鉴权失败resperr disable */
        unsigned int  reserved              : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_SECFAIL_RESPERR_DIS_UNION;
#endif
#define SOC_SC_SECFAIL_RESPERR_DIS_secc_fail_resperr_dis_START  (0)
#define SOC_SC_SECFAIL_RESPERR_DIS_secc_fail_resperr_dis_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DMEM_ECC_BYP_UNION
 struct description   : SC_DMEM_ECC_BYP Register structure definition
                        Address Offset:0x2000+0x724 Initial:0x00000000 Width:32
 register description : DMEM ECC BYPASS控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_ecc_byp : 1;  /* bit[0]   : nashiville不使用，软件不能将该寄存器配置为1
                                                       
                                                       dmem ecc bypass使能
                                                       0：开启dmem ecc校验
                                                       1：关闭dmem ecc校验 */
        unsigned int  reserved     : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_ECC_BYP_UNION;
#endif
#define SOC_SC_DMEM_ECC_BYP_dmem_ecc_byp_START  (0)
#define SOC_SC_DMEM_ECC_BYP_dmem_ecc_byp_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DMEMIF_RESPERR_CTRL_UNION
 struct description   : SC_DMEMIF_RESPERR_CTRL Register structure definition
                        Address Offset:0x2000+0x728 Initial:0x00000000 Width:32
 register description : DMEMIF的RESPERR控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmemif_resperr_ok_en : 1;  /* bit[0]   : 当出现2bit ECC错误时候是否返回DERR还是OK；
                                                               1'b0:DERR
                                                               1'b1:OK  */
        unsigned int  reserved             : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_DMEMIF_RESPERR_CTRL_UNION;
#endif
#define SOC_SC_DMEMIF_RESPERR_CTRL_dmemif_resperr_ok_en_START  (0)
#define SOC_SC_DMEMIF_RESPERR_CTRL_dmemif_resperr_ok_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_CFG_MID_CTRL_UNION
 struct description   : SC_CFG_MID_CTRL Register structure definition
                        Address Offset:0x2000+0x730+0x4*(cfg_mid_idx) Initial:0x0 Width:32
 register description : SC配置通路MID权限控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cfg_mid          : 8;  /* bit[0-7]  : 要进行mid卡控的业务master的mid */
        unsigned int  cfg_mid_mask     : 8;  /* bit[8-15] : mid mask，对应bit为1表示cfg_mid对应bit是否作为比较项
                                                            1：作为比较项
                                                            0：不作为比较项 */
        unsigned int  pgid_allow_start : 6;  /* bit[16-21]: 与cfg_mid/cfg_mid_mask匹配的mid的访问允许访问的pgid的范围的起始pgid */
        unsigned int  reserved_0       : 2;  /* bit[22-23]: 保留。 */
        unsigned int  pgid_allow_end   : 6;  /* bit[24-29]: 与cfg_mid/cfg_mid_mask匹配的mid的访问允许访问的pgid的范围的结束pgid */
        unsigned int  reserved_1       : 2;  /* bit[30-31]: 保留。 */
    } reg;
} SOC_SC_CFG_MID_CTRL_UNION;
#endif
#define SOC_SC_CFG_MID_CTRL_cfg_mid_START           (0)
#define SOC_SC_CFG_MID_CTRL_cfg_mid_END             (7)
#define SOC_SC_CFG_MID_CTRL_cfg_mid_mask_START      (8)
#define SOC_SC_CFG_MID_CTRL_cfg_mid_mask_END        (15)
#define SOC_SC_CFG_MID_CTRL_pgid_allow_start_START  (16)
#define SOC_SC_CFG_MID_CTRL_pgid_allow_start_END    (21)
#define SOC_SC_CFG_MID_CTRL_pgid_allow_end_START    (24)
#define SOC_SC_CFG_MID_CTRL_pgid_allow_end_END      (29)


/*****************************************************************************
 struct               : SOC_SC_MID_TRUST_WR_NSTRUST_UNION
 struct description   : SC_MID_TRUST_WR_NSTRUST Register structure definition
                        Address Offset:0x2000+0x800+(mid_group_idx)*0x4 Initial:0x00000000 Width:32
 register description : 安全写非安全MID控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mid_trust_wr_ntrust_en : 32; /* bit[0-31]: 安全写非安全使能，每1bit对应1个mid，总共对应256个mid
                                                                 1：允许该bit位对应的mid写
                                                                 0：不允许该bit位对应的mid写 */
    } reg;
} SOC_SC_MID_TRUST_WR_NSTRUST_UNION;
#endif
#define SOC_SC_MID_TRUST_WR_NSTRUST_mid_trust_wr_ntrust_en_START  (0)
#define SOC_SC_MID_TRUST_WR_NSTRUST_mid_trust_wr_ntrust_en_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DRC_SEC_CTRL_UNION
 struct description   : SC_DRC_SEC_CTRL Register structure definition
                        Address Offset:0x2000+0x820 Initial:0x00000000 Width:32
 register description : 特殊鉴权类安全控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  trusted_wen   : 1;  /* bit[0]   : 允许ACPU以DRC模式针对sec region0安全写非安全和安全写保护
                                                        1：允许
                                                        0：不允许 */
        unsigned int  protected_wen : 1;  /* bit[1]   : 允许qtpe口已DRC模式针对sec region0保护写非安全
                                                        1：允许
                                                        0：不允许 */
        unsigned int  reserved      : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_DRC_SEC_CTRL_UNION;
#endif
#define SOC_SC_DRC_SEC_CTRL_trusted_wen_START    (0)
#define SOC_SC_DRC_SEC_CTRL_trusted_wen_END      (0)
#define SOC_SC_DRC_SEC_CTRL_protected_wen_START  (1)
#define SOC_SC_DRC_SEC_CTRL_protected_wen_END    (1)


/*****************************************************************************
 struct               : SOC_SC_DUMMY_REG2_UNION
 struct description   : SC_DUMMY_REG2 Register structure definition
                        Address Offset:0x2000+0x900 Initial:0x00000000 Width:32
 register description : 冗余备份寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dummy_reg_2 : 32; /* bit[0-31]: dummy reg */
    } reg;
} SOC_SC_DUMMY_REG2_UNION;
#endif
#define SOC_SC_DUMMY_REG2_dummy_reg_2_START  (0)
#define SOC_SC_DUMMY_REG2_dummy_reg_2_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_GLB_MASK_UNION
 struct description   : SC_ABNML_INT_S_GLB_MASK Register structure definition
                        Address Offset:0x2000+0xA00 Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_glb_mask_abnml_s : 1;  /* bit[0]   : Interrupt Signal Global Mask
                                                               0：使能；
                                                               1：禁止。
                                                               
                                                               说明：
                                                               1.当有异常访问时，可上报中断并记录异常命令的相关信息；
                                                               2.只能禁止中断输出，但相关寄存器还是会正常记录中断状态及异常命令信息。 */
        unsigned int  reserved             : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_SC_ABNML_INT_S_GLB_MASK_UNION;
#endif
#define SOC_SC_ABNML_INT_S_GLB_MASK_int_glb_mask_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_GLB_MASK_int_glb_mask_abnml_s_END    (0)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_CLR_UNION
 struct description   : SC_ABNML_INT_S_CLR Register structure definition
                        Address Offset:0x2000+0xA04 Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt clear register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_clr_abnml_s : 1;  /* bit[0]   : Interrupt Signal Global Mask，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved        : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_ABNML_INT_S_CLR_UNION;
#endif
#define SOC_SC_ABNML_INT_S_CLR_int_clr_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_CLR_int_clr_abnml_s_END    (0)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_MASK_UNION
 struct description   : SC_ABNML_INT_S_MASK Register structure definition
                        Address Offset:0x2000+0xA08 Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_abnml_s : 32; /* bit[0-31]: Interrupt Signal Mask
                                                           0：使能；
                                                           1：禁止。 */
    } reg;
} SOC_SC_ABNML_INT_S_MASK_UNION;
#endif
#define SOC_SC_ABNML_INT_S_MASK_int_mask_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_MASK_int_mask_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_DIS_UNION
 struct description   : SC_ABNML_INT_S_DIS Register structure definition
                        Address Offset:0x2000+0xA0C Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_dis_abnml_s : 32; /* bit[0-31]: Interrupt Signal Disable
                                                          0：使能；
                                                          1：禁止。 */
    } reg;
} SOC_SC_ABNML_INT_S_DIS_UNION;
#endif
#define SOC_SC_ABNML_INT_S_DIS_int_dis_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_DIS_int_dis_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_ORG_STATUS_UNION
 struct description   : SC_ABNML_INT_S_ORG_STATUS Register structure definition
                        Address Offset:0x2000+0xA10 Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_org_status_abnml_s : 32; /* bit[0-31]: ABNML_INT_S_ORG_STATUS */
    } reg;
} SOC_SC_ABNML_INT_S_ORG_STATUS_UNION;
#endif
#define SOC_SC_ABNML_INT_S_ORG_STATUS_int_org_status_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_ORG_STATUS_int_org_status_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_MASK_STATUS_UNION
 struct description   : SC_ABNML_INT_S_MASK_STATUS Register structure definition
                        Address Offset:0x2000+0xA14 Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_status_abnml_s : 32; /* bit[0-31]: ABNML_INT_S_MASK_STATUS */
    } reg;
} SOC_SC_ABNML_INT_S_MASK_STATUS_UNION;
#endif
#define SOC_SC_ABNML_INT_S_MASK_STATUS_int_mask_status_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_MASK_STATUS_int_mask_status_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_TYPE_UNION
 struct description   : SC_ABNML_INT_S_TYPE Register structure definition
                        Address Offset:0x2000+0xA18 Initial:0x0000000 Width:32
 register description : SC secure abnormal interrupt type register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_type_abnml_s : 6;  /* bit[0-5] : ABNML_INT_NS Type */
        unsigned int  reserved         : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_ABNML_INT_S_TYPE_UNION;
#endif
#define SOC_SC_ABNML_INT_S_TYPE_int_type_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_TYPE_int_type_abnml_s_END    (5)


/*****************************************************************************
 struct               : SOC_SC_ABNML_INT_S_INFO_UNION
 struct description   : SC_ABNML_INT_S_INFO Register structure definition
                        Address Offset:0x2000+0xA20+(dfx_info_num)*0x4 Initial:0x00000000 Width:32
 register description : SC secure abnormal interrupt info0 register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_info_abnml_s : 32; /* bit[0-31]: ABNML_INT_S info */
    } reg;
} SOC_SC_ABNML_INT_S_INFO_UNION;
#endif
#define SOC_SC_ABNML_INT_S_INFO_int_info_abnml_s_START  (0)
#define SOC_SC_ABNML_INT_S_INFO_int_info_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_GLB_MASK_UNION
 struct description   : SC_PARITY_INT_GLB_MASK Register structure definition
                        Address Offset:0x2000+0xA40 Initial:0x00000000 Width:32
 register description : SC dlock interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_glb_mask_parity : 1;  /* bit[0]   : Interrupt Signal Global Mask
                                                              0：使能；
                                                              1：禁止。
                                                              
                                                              说明：
                                                              1.当有异常访问时，可上报中断并记录异常命令的相关信息；
                                                              2.只能禁止中断输出，但相关寄存器还是会正常记录中断状态及异常命令信息。 */
        unsigned int  reserved            : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_SC_PARITY_INT_GLB_MASK_UNION;
#endif
#define SOC_SC_PARITY_INT_GLB_MASK_int_glb_mask_parity_START  (0)
#define SOC_SC_PARITY_INT_GLB_MASK_int_glb_mask_parity_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_CLR_UNION
 struct description   : SC_PARITY_INT_CLR Register structure definition
                        Address Offset:0x2000+0xA44 Initial:0x00000000 Width:32
 register description : SC dlock interrupt clear register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_clr_parity : 1;  /* bit[0]   : Interrupt Signal Global Mask，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved       : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_PARITY_INT_CLR_UNION;
#endif
#define SOC_SC_PARITY_INT_CLR_int_clr_parity_START  (0)
#define SOC_SC_PARITY_INT_CLR_int_clr_parity_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_MASK_UNION
 struct description   : SC_PARITY_INT_MASK Register structure definition
                        Address Offset:0x2000+0xA48 Initial:0x00000000 Width:32
 register description : SC dlock interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_parity : 32; /* bit[0-31]: Interrupt Signal Mask
                                                          0：使能；
                                                          1：禁止。 */
    } reg;
} SOC_SC_PARITY_INT_MASK_UNION;
#endif
#define SOC_SC_PARITY_INT_MASK_int_mask_parity_START  (0)
#define SOC_SC_PARITY_INT_MASK_int_mask_parity_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_DIS_UNION
 struct description   : SC_PARITY_INT_DIS Register structure definition
                        Address Offset:0x2000+0xA4C Initial:0x00000000 Width:32
 register description : SC dlock interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_dis_parity : 32; /* bit[0-31]: Interrupt Signal Disable
                                                         0：使能；
                                                         1：禁止。 */
    } reg;
} SOC_SC_PARITY_INT_DIS_UNION;
#endif
#define SOC_SC_PARITY_INT_DIS_int_dis_parity_START  (0)
#define SOC_SC_PARITY_INT_DIS_int_dis_parity_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_ORG_STATUS_UNION
 struct description   : SC_PARITY_INT_ORG_STATUS Register structure definition
                        Address Offset:0x2000+0xA50 Initial:0x00000000 Width:32
 register description : SC dlock interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_org_status_parity : 32; /* bit[0-31]: DLOCK_INT_ORG_STATUS */
    } reg;
} SOC_SC_PARITY_INT_ORG_STATUS_UNION;
#endif
#define SOC_SC_PARITY_INT_ORG_STATUS_int_org_status_parity_START  (0)
#define SOC_SC_PARITY_INT_ORG_STATUS_int_org_status_parity_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_MASK_STATUS_UNION
 struct description   : SC_PARITY_INT_MASK_STATUS Register structure definition
                        Address Offset:0x2000+0xA54 Initial:0x00000000 Width:32
 register description : SC dlock interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_status_parity : 32; /* bit[0-31]: DLOCK_INT_MASK_STATUS */
    } reg;
} SOC_SC_PARITY_INT_MASK_STATUS_UNION;
#endif
#define SOC_SC_PARITY_INT_MASK_STATUS_int_mask_status_parity_START  (0)
#define SOC_SC_PARITY_INT_MASK_STATUS_int_mask_status_parity_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_TYPE_UNION
 struct description   : SC_PARITY_INT_TYPE Register structure definition
                        Address Offset:0x2000+0xA58 Initial:0x0000000 Width:32
 register description : SC dlock interrupt type register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_type_parity : 6;  /* bit[0-5] : DLOCK_INT Type */
        unsigned int  reserved        : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SC_PARITY_INT_TYPE_UNION;
#endif
#define SOC_SC_PARITY_INT_TYPE_int_type_parity_START  (0)
#define SOC_SC_PARITY_INT_TYPE_int_type_parity_END    (5)


/*****************************************************************************
 struct               : SOC_SC_PARITY_INT_INFO_UNION
 struct description   : SC_PARITY_INT_INFO Register structure definition
                        Address Offset:0x2000+0xA60+(dfx_info_num)*0x4 Initial:0x00000000 Width:32
 register description : SC dlock interrupt info0 register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_info_parity : 32; /* bit[0-31]: DLOCK_INT info */
    } reg;
} SOC_SC_PARITY_INT_INFO_UNION;
#endif
#define SOC_SC_PARITY_INT_INFO_int_info_parity_START  (0)
#define SOC_SC_PARITY_INT_INFO_int_info_parity_END    (31)


/*****************************************************************************
 struct               : SOC_SC_DFX_INT_DISABLE_UNION
 struct description   : SC_DFX_INT_DISABLE Register structure definition
                        Address Offset:0x2000+0xA80 Initial:0x00000000 Width:32
 register description : SC DFX中断disable
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  stash_int_disable : 1;  /* bit[0]   : 对于Stash命令，如果发现异常，则放弃命令执行。同时提供禁止异常上报的软件开关：当开关打开时，不上报中断，返回OK响应，；当开关关闭时，上报中断，并根据异常类型返回NERR或NDERR响应；开关默认打开。
                                                            1：不上报中断
                                                            0：上报中断 */
        unsigned int  reserved          : 31; /* bit[1-31]:  */
    } reg;
} SOC_SC_DFX_INT_DISABLE_UNION;
#endif
#define SOC_SC_DFX_INT_DISABLE_stash_int_disable_START  (0)
#define SOC_SC_DFX_INT_DISABLE_stash_int_disable_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DBG_PORT_IN0_UNION
 struct description   : SC_DBG_PORT_IN0 Register structure definition
                        Address Offset:0x2000+0xB00 Initial:0x00 Width:32
 register description : SC debug port register0.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_cfg_addr : 25; /* bit[0-24] : Debug port address
                                                        配置步骤：
                                                        1、配置dbg_cfg_addr地址和dbg_cfg_rd使能寄存器；
                                                        2、回读dbg_cfg_rdata_vld，如果为1表示读取的dbg_cfg_rdata信息有效；
                                                        3、读取dbg_cfg_rdata0~4 */
        unsigned int  reserved     : 7;  /* bit[25-31]:  */
    } reg;
} SOC_SC_DBG_PORT_IN0_UNION;
#endif
#define SOC_SC_DBG_PORT_IN0_dbg_cfg_addr_START  (0)
#define SOC_SC_DBG_PORT_IN0_dbg_cfg_addr_END    (24)


/*****************************************************************************
 struct               : SOC_SC_DBG_PORT_IN1_UNION
 struct description   : SC_DBG_PORT_IN1 Register structure definition
                        Address Offset:0x2000+0xB04 Initial:0x00000000 Width:32
 register description : SC debug port register1.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_cfg_rd : 1;  /* bit[0]   : Debug port read enable
                                                     配置方式见dbg_cfg_addr */
        unsigned int  reserved   : 31; /* bit[1-31]:  */
    } reg;
} SOC_SC_DBG_PORT_IN1_UNION;
#endif
#define SOC_SC_DBG_PORT_IN1_dbg_cfg_rd_START  (0)
#define SOC_SC_DBG_PORT_IN1_dbg_cfg_rd_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DBG_PORT_IN2_UNION
 struct description   : SC_DBG_PORT_IN2 Register structure definition
                        Address Offset:0x2000+0xB08 Initial:0x00000000 Width:32
 register description : SC debug port register2.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_cfg_rdata_vld : 1;  /* bit[0]   : Debug port read data Valid指示信号。 
                                                            1：表示读取到的dbg_cfg_rdata有效
                                                            0：表示读取到的dbg_cfg_rdata无效
                                                            读取方式见dbg_cfg_addr */
        unsigned int  reserved          : 31; /* bit[1-31]:  */
    } reg;
} SOC_SC_DBG_PORT_IN2_UNION;
#endif
#define SOC_SC_DBG_PORT_IN2_dbg_cfg_rdata_vld_START  (0)
#define SOC_SC_DBG_PORT_IN2_dbg_cfg_rdata_vld_END    (0)


/*****************************************************************************
 struct               : SOC_SC_DBG_PORT_OUT_UNION
 struct description   : SC_DBG_PORT_OUT Register structure definition
                        Address Offset:0x2000+0xB10+(dbg_info_num)*0x4 Initial:0x00000000 Width:32
 register description : SC debug port register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dbg_cfg_rdata : 32; /* bit[0-31]: Debug port read data
                                                        读取方式见dbg_cfg_addr */
    } reg;
} SOC_SC_DBG_PORT_OUT_UNION;
#endif
#define SOC_SC_DBG_PORT_OUT_dbg_cfg_rdata_START  (0)
#define SOC_SC_DBG_PORT_OUT_dbg_cfg_rdata_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_FEDB_BUF_SEL_UNION
 struct description   : SC_PMU_FEDB_BUF_SEL Register structure definition
                        Address Offset:0x2000+0xC04 Initial:0x000000 Width:32
 register description : PMU统计FEDB BUF选择
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fedb_buf_sel : 8;  /* bit[0-7] : fedb buffer选择，用于产生event信号 */
        unsigned int  reserved     : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FEDB_BUF_SEL_UNION;
#endif
#define SOC_SC_PMU_FEDB_BUF_SEL_fedb_buf_sel_START  (0)
#define SOC_SC_PMU_FEDB_BUF_SEL_fedb_buf_sel_END    (7)


/*****************************************************************************
 struct               : SOC_SC_PMU_FEDB_BUF_TH_UNION
 struct description   : SC_PMU_FEDB_BUF_TH Register structure definition
                        Address Offset:0x2000+0xC08 Initial:0x0000000 Width:32
 register description : PMU统计FEDB BUF阈值
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fedb_buf_th : 4;  /* bit[0-3] : FEDB PMU统计：每cycle和threshold比较，超过阈值时候触发一个event */
        unsigned int  reserved    : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FEDB_BUF_TH_UNION;
#endif
#define SOC_SC_PMU_FEDB_BUF_TH_fedb_buf_th_START  (0)
#define SOC_SC_PMU_FEDB_BUF_TH_fedb_buf_th_END    (3)


/*****************************************************************************
 struct               : SOC_SC_PMU_FECQ_BUF_TH_UNION
 struct description   : SC_PMU_FECQ_BUF_TH Register structure definition
                        Address Offset:0x2000+0xC10+(sc_fecq_num)*0x04 Initial:0x00000 Width:32
 register description : PMU统计FECQ BUF阈值
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  fecq_buf_th0 : 5;  /* bit[0-4]  : FECQ PMU统计：每cycle和threshold比较，超过阈值时候触发一个event */
        unsigned int  reserved_0   : 3;  /* bit[5-7]  : 保留。 */
        unsigned int  fecq_buf_th1 : 5;  /* bit[8-12] : FECQ PMU统计：每cycle和threshold比较，超过阈值时候触发一个event */
        unsigned int  reserved_1   : 19; /* bit[13-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FECQ_BUF_TH_UNION;
#endif
#define SOC_SC_PMU_FECQ_BUF_TH_fecq_buf_th0_START  (0)
#define SOC_SC_PMU_FECQ_BUF_TH_fecq_buf_th0_END    (4)
#define SOC_SC_PMU_FECQ_BUF_TH_fecq_buf_th1_START  (8)
#define SOC_SC_PMU_FECQ_BUF_TH_fecq_buf_th1_END    (12)


/*****************************************************************************
 struct               : SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_UNION
 struct description   : SC_PMU_TPIPESPEC_FAIL_TYPE Register structure definition
                        Address Offset:0x2000+0xC30 Initial:0x000000 Width:32
 register description : PMU统计TPIPE投机失败类型
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe_spec_fail_type0 : 3;  /* bit[0-2]  : BECQ各种投机失败类型触发PMU_EVENT0使能：
                                                                 [0]tagpipe hit
                                                                 [1]tagpipe flush
                                                                 [2]other(snoop has data, cmd fault) */
        unsigned int  reserved_0            : 5;  /* bit[3-7]  : 保留。 */
        unsigned int  tpipe_spec_fail_type1 : 3;  /* bit[8-10] : BECQ各种投机失败类型触发PMU_EVENT1使能：
                                                                 [0]tagpipe hit
                                                                 [1]tagpipe flush
                                                                 [2]other(snoop has data, cmd fault) */
        unsigned int  reserved_1            : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_UNION;
#endif
#define SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_tpipe_spec_fail_type0_START  (0)
#define SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_tpipe_spec_fail_type0_END    (2)
#define SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_tpipe_spec_fail_type1_START  (8)
#define SOC_SC_PMU_TPIPESPEC_FAIL_TYPE_tpipe_spec_fail_type1_END    (10)


/*****************************************************************************
 struct               : SOC_SC_PMU_TPIPESPEC_REQ_TYPE_UNION
 struct description   : SC_PMU_TPIPESPEC_REQ_TYPE Register structure definition
                        Address Offset:0x2000+0xC34 Initial:0x00000 Width:32
 register description : PMU统计TPIPE投机失败类型
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tpipe_pipe_req_type0 : 4;  /* bit[0-3]  : BEC访问TAG触发PMU_EVENT0使能：
                                                                [0]miss alloc
                                                                [1]hit dealloc cleaninv
                                                                [2]hit dealloc makeinv
                                                                [3]other (hit update) */
        unsigned int  reserved_0           : 4;  /* bit[4-7]  : 保留。 */
        unsigned int  tpipe_pipe_req_type1 : 4;  /* bit[8-11] : BECQ访问TAG触发PMU Event1使能：
                                                                [0]miss alloc
                                                                [1]hit dealloc cleaninv
                                                                [2]hit dealloc makeinv
                                                                [3]other (hit update) */
        unsigned int  reserved_1           : 20; /* bit[12-31]: 保留。 */
    } reg;
} SOC_SC_PMU_TPIPESPEC_REQ_TYPE_UNION;
#endif
#define SOC_SC_PMU_TPIPESPEC_REQ_TYPE_tpipe_pipe_req_type0_START  (0)
#define SOC_SC_PMU_TPIPESPEC_REQ_TYPE_tpipe_pipe_req_type0_END    (3)
#define SOC_SC_PMU_TPIPESPEC_REQ_TYPE_tpipe_pipe_req_type1_START  (8)
#define SOC_SC_PMU_TPIPESPEC_REQ_TYPE_tpipe_pipe_req_type1_END    (11)


/*****************************************************************************
 struct               : SOC_SC_PMU_BECQ_TH_CTRL_UNION
 struct description   : SC_PMU_BECQ_TH_CTRL Register structure definition
                        Address Offset:0x2000+0xC38 Initial:0x000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_th_fecq_en : 4;  /* bit[0-3]  : BECQ占用统计过滤（只能在SC IDLE时静态配置）：
                                                          [0]:使能统计ACPU的命令
                                                          [1]:使能统计除APU外，其他Master的访问命令
                                                          [2]:使能统计CFGCMO命令
                                                          [3]:使能统计BIQ命令 */
        unsigned int  reserved_0     : 4;  /* bit[4-7]  : 保留。 */
        unsigned int  pmu_th_slot_en : 2;  /* bit[8-9]  : BECQ占用统计过滤（只能在SC IDLE时静态配置）：
                                                          [0]:使能统计BANK0的占用个数
                                                          [1]:使能统计BANK1的占用个数 */
        unsigned int  reserved_1     : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_PMU_BECQ_TH_CTRL_UNION;
#endif
#define SOC_SC_PMU_BECQ_TH_CTRL_pmu_th_fecq_en_START  (0)
#define SOC_SC_PMU_BECQ_TH_CTRL_pmu_th_fecq_en_END    (3)
#define SOC_SC_PMU_BECQ_TH_CTRL_pmu_th_slot_en_START  (8)
#define SOC_SC_PMU_BECQ_TH_CTRL_pmu_th_slot_en_END    (9)


/*****************************************************************************
 struct               : SOC_SC_PMU_TAG_HIT_ST_UNION
 struct description   : SC_PMU_TAG_HIT_ST Register structure definition
                        Address Offset:0x2000+0xC3C Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_tag_hit_st : 3;  /* bit[0-2] : PMU BECQ Event统计的Hit类型：
                                                         [0]：Partial Cacheline hit, 一笔访问只一部分命中Cacheline。
                                                         [1]：Full Cacheline hit，一笔访问数据全部命中Cacheline。
                                                         [2]：miss */
        unsigned int  reserved       : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_SC_PMU_TAG_HIT_ST_UNION;
#endif
#define SOC_SC_PMU_TAG_HIT_ST_pmu_tag_hit_st_START  (0)
#define SOC_SC_PMU_TAG_HIT_ST_pmu_tag_hit_st_END    (2)


/*****************************************************************************
 struct               : SOC_SC_PMU_BECQ_FSM_EN0_UNION
 struct description   : SC_PMU_BECQ_FSM_EN0 Register structure definition
                        Address Offset:0x2000+0xC40+(becq_pmu_fsm)*0x4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_becq_fsm_en0 : 32; /* bit[0-31]: BECQ内部状态机触发Event Mask位 */
    } reg;
} SOC_SC_PMU_BECQ_FSM_EN0_UNION;
#endif
#define SOC_SC_PMU_BECQ_FSM_EN0_pmu_becq_fsm_en0_START  (0)
#define SOC_SC_PMU_BECQ_FSM_EN0_pmu_becq_fsm_en0_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_BECQ_FSM_EN1_UNION
 struct description   : SC_PMU_BECQ_FSM_EN1 Register structure definition
                        Address Offset:0x2000+0xC50+(becq_pmu_fsm)*0x4 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_becq_fsm_en1 : 32; /* bit[0-31]: BECQ内部状态机触发Event Mask位 */
    } reg;
} SOC_SC_PMU_BECQ_FSM_EN1_UNION;
#endif
#define SOC_SC_PMU_BECQ_FSM_EN1_pmu_becq_fsm_en1_START  (0)
#define SOC_SC_PMU_BECQ_FSM_EN1_pmu_becq_fsm_en1_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_BYPBUF_TH_UNION
 struct description   : SC_PMU_BYPBUF_TH Register structure definition
                        Address Offset:0x2000+0xC68 Initial:0x00000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_bypbuf_th0 : 7;  /* bit[0-6]  : BYPBUF命令slot的水线0 */
        unsigned int  reserved_0     : 1;  /* bit[7]    : 保留。 */
        unsigned int  pmu_bypbuf_th1 : 7;  /* bit[8-14] : BYPBUF命令slot的水线1 */
        unsigned int  reserved_1     : 17; /* bit[15-31]: 保留。 */
    } reg;
} SOC_SC_PMU_BYPBUF_TH_UNION;
#endif
#define SOC_SC_PMU_BYPBUF_TH_pmu_bypbuf_th0_START  (0)
#define SOC_SC_PMU_BYPBUF_TH_pmu_bypbuf_th0_END    (6)
#define SOC_SC_PMU_BYPBUF_TH_pmu_bypbuf_th1_START  (8)
#define SOC_SC_PMU_BYPBUF_TH_pmu_bypbuf_th1_END    (14)


/*****************************************************************************
 struct               : SOC_SC_PMU_MSTIF_TH_UNION
 struct description   : SC_PMU_MSTIF_TH Register structure definition
                        Address Offset:0x2000+0xC6C Initial:0x00000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_mstif_pri_bp  : 2;  /* bit[0-1]  : mstif看到的pri_bp */
        unsigned int  reserved_0        : 6;  /* bit[2-7]  : 保留。 */
        unsigned int  pmu_mstif_rbuf_th : 4;  /* bit[8-11] : mstif中的rbuf水线 */
        unsigned int  reserved_1        : 20; /* bit[12-31]: 保留。 */
    } reg;
} SOC_SC_PMU_MSTIF_TH_UNION;
#endif
#define SOC_SC_PMU_MSTIF_TH_pmu_mstif_pri_bp_START   (0)
#define SOC_SC_PMU_MSTIF_TH_pmu_mstif_pri_bp_END     (1)
#define SOC_SC_PMU_MSTIF_TH_pmu_mstif_rbuf_th_START  (8)
#define SOC_SC_PMU_MSTIF_TH_pmu_mstif_rbuf_th_END    (11)


/*****************************************************************************
 struct               : SOC_SC_PMU_DMEMIF_TH_UNION
 struct description   : SC_PMU_DMEMIF_TH Register structure definition
                        Address Offset:0x2000+0xC70 Initial:0x00000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_dmemif_rbuf_th : 3;  /* bit[0-2] : dmemif中的rbuf水线 */
        unsigned int  reserved           : 29; /* bit[3-31]: 保留。 */
    } reg;
} SOC_SC_PMU_DMEMIF_TH_UNION;
#endif
#define SOC_SC_PMU_DMEMIF_TH_pmu_dmemif_rbuf_th_START  (0)
#define SOC_SC_PMU_DMEMIF_TH_pmu_dmemif_rbuf_th_END    (2)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_GID_UNION
 struct description   : SC_PMU_FLT_GID Register structure definition
                        Address Offset:0x2000+0xC74 Initial:0x0 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_gid      : 12; /* bit[0-11] : [11:6]:PMU tagpipe filter1的gid配置值
                                                            [5:0]:PMU tagpipe filter0的gid配置值 */
        unsigned int  reserved_0       : 4;  /* bit[12-15]: 保留。 */
        unsigned int  pmu_flt_gid_mask : 12; /* bit[16-27]: [27:22]:PMU tagpipe filter1的gid mask配置寄存器，当(cmd_gid & pmu_flt1_gid_mask)==(pmu_flt1_gid & pmu_flt1_gid_mask)时，表示该cmd_gid通过pmu_flt1的过滤
                                                            [21:16]:PMU tagpipe filter0的gid mask配置寄存器，当(cmd_gid & pmu_flt0_gid_mask)==(pmu_flt0_gid & pmu_flt0_gid_mask)时，表示该cmd_gid通过pmu_flt0的过滤 */
        unsigned int  reserved_1       : 4;  /* bit[28-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_GID_UNION;
#endif
#define SOC_SC_PMU_FLT_GID_pmu_flt_gid_START       (0)
#define SOC_SC_PMU_FLT_GID_pmu_flt_gid_END         (11)
#define SOC_SC_PMU_FLT_GID_pmu_flt_gid_mask_START  (16)
#define SOC_SC_PMU_FLT_GID_pmu_flt_gid_mask_END    (27)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_MID_UNION
 struct description   : SC_PMU_FLT_MID Register structure definition
                        Address Offset:0x2000+0xC78 Initial:0x0000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_mid      : 16; /* bit[0-15] : [15:8]:PMU tagpipe filter1的mid配置值
                                                            [7:0]:PMU tagpipe filter0的mid配置值 */
        unsigned int  pmu_flt_mid_mask : 16; /* bit[16-31]: [31:24]:PMU tagpipe filter1的mid mask配置寄存器，当(cmd_mid & pmu_flt1_mid_mask)==(pmu_flt1_mid & pmu_flt1_mid_mask)时，表示该cmd_mid通过pmu_flt1的过滤
                                                            [23:16]:PMU tagpipe filter0的mid mask配置寄存器，当(cmd_mid & pmu_flt0_mid_mask)==(pmu_flt0_mid & pmu_flt0_mid_mask)时，表示该cmd_mid通过pmu_flt0的过滤 */
    } reg;
} SOC_SC_PMU_FLT_MID_UNION;
#endif
#define SOC_SC_PMU_FLT_MID_pmu_flt_mid_START       (0)
#define SOC_SC_PMU_FLT_MID_pmu_flt_mid_END         (15)
#define SOC_SC_PMU_FLT_MID_pmu_flt_mid_mask_START  (16)
#define SOC_SC_PMU_FLT_MID_pmu_flt_mid_mask_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_MPAM_UNION
 struct description   : SC_PMU_FLT_MPAM Register structure definition
                        Address Offset:0x2000+0xC7C Initial:0x0000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_mapm      : 8;  /* bit[0-7]  : [3:0]:PMU tagpipe filter0的mpam配置值
                                                             [7:4]:PMU tagpipe filter1的mpam配置值 */
        unsigned int  pmu_flt_mpam_mask : 8;  /* bit[8-15] : [7:4]:PMU tagpipe filter1的mpam mask配置寄存器，当(cmd_mpam & pmu_flt1_mpam_mask)==(pmu_flt1_mpam & pmu_flt1_mpam_mask)时，表示该cmd_mpam通过pmu_flt1的过滤
                                                             [3:0]:PMU tagpipe filter0的mpam mask配置寄存器，当(cmd_mpam & pmu_flt0_mpam_mask)==(pmu_flt0_mpam & pmu_flt0_mpam_mask)时，表示该cmd_mpam通过pmu_flt0的过滤 */
        unsigned int  reserved          : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_MPAM_UNION;
#endif
#define SOC_SC_PMU_FLT_MPAM_pmu_flt_mapm_START       (0)
#define SOC_SC_PMU_FLT_MPAM_pmu_flt_mapm_END         (7)
#define SOC_SC_PMU_FLT_MPAM_pmu_flt_mpam_mask_START  (8)
#define SOC_SC_PMU_FLT_MPAM_pmu_flt_mpam_mask_END    (15)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_PRI_UNION
 struct description   : SC_PMU_FLT_PRI Register structure definition
                        Address Offset:0x2000+0xC80 Initial:0x00000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_pri      : 4;  /* bit[0-3]  : [3:2]:PMU tagpipe filter1的pri配置值
                                                            [1:0]:PMU tagpipe filter0的pri配置值 */
        unsigned int  reserved_0       : 4;  /* bit[4-7]  : 保留。 */
        unsigned int  pmu_flt_pri_mask : 4;  /* bit[8-11] : [3:2]:PMU tagpipe filter1的pri mask配置寄存器，当(cmd_pri & pmu_flt1_pri_mask)==(pmu_flt1_pri & pmu_flt1_pri_mask)时，表示该cmd_pri通过pmu_flt1的过滤
                                                            [1:0]:PMU tagpipe filter0的pri mask配置寄存器，当(cmd_pri & pmu_flt0_pri_mask)==(pmu_flt0_pri & pmu_flt0_pri_mask)时，表示该cmd_pri通过pmu_flt0的过滤 */
        unsigned int  reserved_1       : 20; /* bit[12-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_PRI_UNION;
#endif
#define SOC_SC_PMU_FLT_PRI_pmu_flt_pri_START       (0)
#define SOC_SC_PMU_FLT_PRI_pmu_flt_pri_END         (3)
#define SOC_SC_PMU_FLT_PRI_pmu_flt_pri_mask_START  (8)
#define SOC_SC_PMU_FLT_PRI_pmu_flt_pri_mask_END    (11)


/*****************************************************************************
 struct               : SOC_SC_PMU_TPIPE_HAZ_TYPE_UNION
 struct description   : SC_PMU_TPIPE_HAZ_TYPE Register structure definition
                        Address Offset:0x2000+0xC88 Initial:0x000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_tpipe_haz_type : 20; /* bit[0-19] : PMU tagpipe过滤的hazard type类型，每个bit代表一种hazard类型。
                                                              Bit0：PA hazard；
                                                              Bit1：tag lock导致的flush；
                                                              Bit2：sf lock导致的flush；
                                                              Bit3：tag multihit导致的flush；
                                                              Bit4：ecc error导致的flush；
                                                              Bit5：vpipe触发的flush；
                                                              Bit4：BIQ资源不够导致的flush；
                                                              Bit6：SF allocate limit触发的flush；
                                                              Bit7：SF migrate触发的flush；
                                                              Bit8：dvm snp outstanding限制导致的flush；
                                                              Bit6：dvm buffer限制导致的flush；
                                                              Bit9：收到多笔dvm sync导致的flush；
                                                              Bit10：tagpipe上背靠背hit到同set导致的flush；
                                                              Bit11：tagpipe上背靠背end point order命令导致的flush；
                                                              Bit12：tagpipe上背靠背exclusive命令导致的flush；
                                                              Bit13：becq内部非一致性命令个数限制导致的flush；
                                                              Bit14：becq内部命令unserialise限制导致的flush；
                                                              Bit13：tag forbiden导致的flush；
                                                              Bit14：Snoop Filter forbide导致的flush；
                                                              Bit15：victim swap命令所对应的前一个命令被flush而引发的flush；
                                                              Bit16：becq资源限制导致的flush；
                                                              Bit17：pipe buf资源限制导致的flush；
                                                              Bit18：DVM cnt限制导致的flush；
                                                              Bit19：DVM buf限制导致的flush； */
        unsigned int  reserved           : 12; /* bit[20-31]: 保留。 */
    } reg;
} SOC_SC_PMU_TPIPE_HAZ_TYPE_UNION;
#endif
#define SOC_SC_PMU_TPIPE_HAZ_TYPE_pmu_tpipe_haz_type_START  (0)
#define SOC_SC_PMU_TPIPE_HAZ_TYPE_pmu_tpipe_haz_type_END    (19)


/*****************************************************************************
 struct               : SOC_SC_PMU_MST2SN_FLT_UNION
 struct description   : SC_PMU_MST2SN_FLT Register structure definition
                        Address Offset:0x2000+0xC8C Initial:0x00000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_mst2sn_flt        : 4;  /* bit[0-3]  : mst访问SN的过滤条件 */
        unsigned int  pmu_mst2sn_mode_sel   : 1;  /* bit[4]    : mst访问SN的模式选择
                                                                 1：记录访问SN的命令次数
                                                                 0：记录访问SN的命令的数据量，128byte为单位，每收集满128byte event+1，否则不加 */
        unsigned int  reserved_0            : 3;  /* bit[5-7]  :  */
        unsigned int  pmu_mst2sn_stream_sel : 4;  /* bit[8-11] : 表征统计什么流量，对应bit设1表示统计该bit表征流量，设0表征不统计
                                                                 [0]统计所有流量，如设1，其他bit设置无效
                                                                 [1]统计bypbuf通路sam流量
                                                                 [2]统计非bypbuf通路dmt流量
                                                                 [3]统计非bypbuf通路dwt流量 */
        unsigned int  reserved_1            : 20; /* bit[12-31]: 保留。 */
    } reg;
} SOC_SC_PMU_MST2SN_FLT_UNION;
#endif
#define SOC_SC_PMU_MST2SN_FLT_pmu_mst2sn_flt_START         (0)
#define SOC_SC_PMU_MST2SN_FLT_pmu_mst2sn_flt_END           (3)
#define SOC_SC_PMU_MST2SN_FLT_pmu_mst2sn_mode_sel_START    (4)
#define SOC_SC_PMU_MST2SN_FLT_pmu_mst2sn_mode_sel_END      (4)
#define SOC_SC_PMU_MST2SN_FLT_pmu_mst2sn_stream_sel_START  (8)
#define SOC_SC_PMU_MST2SN_FLT_pmu_mst2sn_stream_sel_END    (11)


/*****************************************************************************
 struct               : SOC_SC_PMU_BECQ_SLOT_TH_UNION
 struct description   : SC_PMU_BECQ_SLOT_TH Register structure definition
                        Address Offset:0x2000+0xC94 Initial:0x00 Width:32
 register description : PMU统计BECQ占用数阈值设置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_th_slot_num : 24; /* bit[0-23] : BECQ占用阈值统计，包含4个阈值，当占用大于阈值i-1,小于阈值i时，触发PMU event i。
                                                           约束：阈值i需要大于等于阈值i-1
                                                           [5:0] :BECQ占用阈值0
                                                           [11:6] :BECQ占用阈值1
                                                           [17:12]:BECQ占用阈值2
                                                           [23:18]:BECQ占用阈值3 */
        unsigned int  reserved        : 8;  /* bit[24-31]: 保留。 */
    } reg;
} SOC_SC_PMU_BECQ_SLOT_TH_UNION;
#endif
#define SOC_SC_PMU_BECQ_SLOT_TH_pmu_th_slot_num_START  (0)
#define SOC_SC_PMU_BECQ_SLOT_TH_pmu_th_slot_num_END    (23)


/*****************************************************************************
 struct               : SOC_SC_PMU_QOSALLOW_SC_UNION
 struct description   : SC_PMU_QOSALLOW_SC Register structure definition
                        Address Offset:0x2000+0xC98 Initial:0x000000 Width:32
 register description : PMU统计来自SC的QOS_ALLOW
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_qos_allow_from_sc : 8;  /* bit[0-7] : PMU相关，对SC输出的qos_allow与寄存器配置值比较做cycle计数。
                                                                配置对应bit为1，表示统计该bit对应的SC输出qos_allow为1时的cycle数。
                                                                举例：若配置为8'b11110000，表示SC输出的qos_allow高4比特任意比特为1时的cycle数。 */
        unsigned int  reserved              : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_PMU_QOSALLOW_SC_UNION;
#endif
#define SOC_SC_PMU_QOSALLOW_SC_pmu_qos_allow_from_sc_START  (0)
#define SOC_SC_PMU_QOSALLOW_SC_pmu_qos_allow_from_sc_END    (7)


/*****************************************************************************
 struct               : SOC_SC_PMU_FECQ_FLT_UNION
 struct description   : SC_PMU_FECQ_FLT Register structure definition
                        Address Offset:0x2000+0xC9C Initial:0x000000 Width:32
 register description : PMU统计FECQ反压时间过滤条件
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_fecq_bp_qid_en : 2;  /* bit[0-1]  : FECQ反压时间统计PMU过滤条件
                                                              [0]:CHI FECQ
                                                              [1]:QTPE FECQ */
        unsigned int  reserved_0         : 6;  /* bit[2-7]  : 保留。 */
        unsigned int  pmu_fecq_bp_en     : 3;  /* bit[8-10] : FECQ反压时间统计PMU过滤条件
                                                              [0]:流控
                                                              [1]:下游资源
                                                              [2]:其他资源 */
        unsigned int  reserved_1         : 21; /* bit[11-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FECQ_FLT_UNION;
#endif
#define SOC_SC_PMU_FECQ_FLT_pmu_fecq_bp_qid_en_START  (0)
#define SOC_SC_PMU_FECQ_FLT_pmu_fecq_bp_qid_en_END    (1)
#define SOC_SC_PMU_FECQ_FLT_pmu_fecq_bp_en_START      (8)
#define SOC_SC_PMU_FECQ_FLT_pmu_fecq_bp_en_END        (10)


/*****************************************************************************
 struct               : SOC_SC_PMU_LPID_FLT_UNION
 struct description   : SC_PMU_LPID_FLT Register structure definition
                        Address Offset:0x2000+0xCA0 Initial:0x0000000 Width:32
 register description : PMU统计按照LPID过滤条件
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_lpid_msk : 5;  /* bit[0-4] : PMU统计按照LPID过滤条件
                                                       1：相应bit要比较
                                                       0：相应bit不比较 */
        unsigned int  reserved     : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_PMU_LPID_FLT_UNION;
#endif
#define SOC_SC_PMU_LPID_FLT_pmu_lpid_msk_START  (0)
#define SOC_SC_PMU_LPID_FLT_pmu_lpid_msk_END    (4)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_REQ_OPC_UNION
 struct description   : SC_PMU_FLT_REQ_OPC Register structure definition
                        Address Offset:0x2000+0xCA4 Initial:0x0 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_req_opc      : 14; /* bit[0-13] : [6:0]:PMU tagpipe filter0的req_opc配置值
                                                                [13:7]:PMU tagpipe filter1的req_opc配置值 */
        unsigned int  reserved_0           : 2;  /* bit[14-15]: 保留。 */
        unsigned int  pmu_flt_req_opc_mask : 14; /* bit[16-29]: [13:7]:PMU tagpipe filter1的req_opc mask配置寄存器，当(cmd_req_opc & pmu_flt1_req_opc_mask)==(pmu_flt1_req_opc & pmu_flt1_req_opc_mask)时，表示该cmd_req_opc通过pmu_flt1的过滤
                                                                [6:0]:PMU tagpipe filter0的req_opc mask配置寄存器，当(cmd_req_opc & pmu_flt0_req_opc_mask)==(pmu_flt0_req_opc & pmu_flt0_req_opc_mask)时，表示该cmd_req_opc通过pmu_flt0的过滤 */
        unsigned int  reserved_1           : 2;  /* bit[30-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_REQ_OPC_UNION;
#endif
#define SOC_SC_PMU_FLT_REQ_OPC_pmu_flt_req_opc_START       (0)
#define SOC_SC_PMU_FLT_REQ_OPC_pmu_flt_req_opc_END         (13)
#define SOC_SC_PMU_FLT_REQ_OPC_pmu_flt_req_opc_mask_START  (16)
#define SOC_SC_PMU_FLT_REQ_OPC_pmu_flt_req_opc_mask_END    (29)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_SNP_OPC_UNION
 struct description   : SC_PMU_FLT_SNP_OPC Register structure definition
                        Address Offset:0x2000+0xCA8 Initial:0x00 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_snp_opc      : 10; /* bit[0-9]  : [4:0]:PMU tagpipe filter0的snp_opc配置值
                                                                [9:5]:PMU tagpipe filter1的snp_opc配置值 */
        unsigned int  reserved_0           : 6;  /* bit[10-15]: 保留。 */
        unsigned int  pmu_flt_snp_opc_mask : 10; /* bit[16-25]: [9:5]:PMU tagpipe filter1的snp_opc mask配置寄存器，当(cmd_snp_opc & pmu_flt1_snp_opc_mask)==(pmu_flt1_snp_opc & pmu_flt1_snp_opc_mask)时，表示该cmd_snp_opc通过pmu_flt1的过滤
                                                                [4:0]:PMU tagpipe filter0的snp_opc mask配置寄存器，当(cmd_snp_opc & pmu_flt0_snp_opc_mask)==(pmu_flt0_snp_opc & pmu_flt0_snp_opc_mask)时，表示该cmd_snp_opc通过pmu_flt0的过滤 */
        unsigned int  reserved_1           : 6;  /* bit[26-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_SNP_OPC_UNION;
#endif
#define SOC_SC_PMU_FLT_SNP_OPC_pmu_flt_snp_opc_START       (0)
#define SOC_SC_PMU_FLT_SNP_OPC_pmu_flt_snp_opc_END         (9)
#define SOC_SC_PMU_FLT_SNP_OPC_pmu_flt_snp_opc_mask_START  (16)
#define SOC_SC_PMU_FLT_SNP_OPC_pmu_flt_snp_opc_mask_END    (25)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_SCHINT_UNION
 struct description   : SC_PMU_FLT_SCHINT Register structure definition
                        Address Offset:0x2000+0xCAC Initial:0x0000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_schint      : 8;  /* bit[0-7]  : [3:0]:PMU tagpipe filter0的schint配置值
                                                               [7:4]:PMU tagpipe filter1的schint配置值 */
        unsigned int  pmu_flt_schint_mask : 8;  /* bit[8-15] : [7:4]:PMU tagpipe filter1的schint mask配置寄存器，当(cmd_schint & pmu_flt1_schint_mask)==(pmu_flt1_schint & pmu_flt1_schint_mask)时，表示该cmd_schint通过pmu_flt1的过滤
                                                               [3:0]:PMU tagpipe filter0的schint mask配置寄存器，当(cmd_schint & pmu_flt0_schint_mask)==(pmu_flt0_schint & pmu_flt0_schint_mask)时，表示该cmd_schint通过pmu_flt0的过滤 */
        unsigned int  reserved            : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_SCHINT_UNION;
#endif
#define SOC_SC_PMU_FLT_SCHINT_pmu_flt_schint_START       (0)
#define SOC_SC_PMU_FLT_SCHINT_pmu_flt_schint_END         (7)
#define SOC_SC_PMU_FLT_SCHINT_pmu_flt_schint_mask_START  (8)
#define SOC_SC_PMU_FLT_SCHINT_pmu_flt_schint_mask_END    (15)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_PAF_UNION
 struct description   : SC_PMU_FLT_PAF Register structure definition
                        Address Offset:0x2000+0xCB0 Initial:0x0000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_paf      : 2;  /* bit[0-1] : [0]:PMU tagpipe filter0的paf配置值
                                                           [1]:PMU tagpipe filter1的paf配置值 */
        unsigned int  pmu_flt_paf_mask : 2;  /* bit[2-3] : [1]:PMU tagpipe filter1的paf mask配置寄存器，当(cmd_paf & pmu_flt1_paf_mask)==(pmu_flt1_paf & pmu_flt1_paf_mask)时，表示该cmd_paf通过pmu_flt1的过滤
                                                           [0]:PMU tagpipe filter0的paf mask配置寄存器，当(cmd_paf & pmu_flt0_paf_mask)==(pmu_flt0_paf & pmu_flt0_paf_mask)时，表示该cmd_paf通过pmu_flt0的过滤 */
        unsigned int  reserved         : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_PAF_UNION;
#endif
#define SOC_SC_PMU_FLT_PAF_pmu_flt_paf_START       (0)
#define SOC_SC_PMU_FLT_PAF_pmu_flt_paf_END         (1)
#define SOC_SC_PMU_FLT_PAF_pmu_flt_paf_mask_START  (2)
#define SOC_SC_PMU_FLT_PAF_pmu_flt_paf_mask_END    (3)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_FECQ_ID_UNION
 struct description   : SC_PMU_FLT_FECQ_ID Register structure definition
                        Address Offset:0x2000+0xCB4 Initial:0x0000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_fecq_id : 4;  /* bit[0-3] : [1:0]:PMU tagpipe filter0的fecq_id配置值
                                                          [3:2]:PMU tagpipe filter1的fecq_id配置值 */
        unsigned int  reserved        : 28; /* bit[4-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_FECQ_ID_UNION;
#endif
#define SOC_SC_PMU_FLT_FECQ_ID_pmu_flt_fecq_id_START  (0)
#define SOC_SC_PMU_FLT_FECQ_ID_pmu_flt_fecq_id_END    (3)


/*****************************************************************************
 struct               : SOC_SC_PMU_FLT_SNP_CTRL0_UNION
 struct description   : SC_PMU_FLT_SNP_CTRL0 Register structure definition
                        Address Offset:0x2000+0xCB8 Initial:0x000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_flt_snp_src     : 6;  /* bit[0-5]  : [2:0]:PMU tagpipe filter0的snp_src配置值
                                                               [5:3]:PMU tagpipe filter1的snp_src配置值 */
        unsigned int  reserved_0          : 2;  /* bit[6-7]  : 保留。 */
        unsigned int  pmu_flt_snp_tgt     : 4;  /* bit[8-11] : [1:0]:PMU tagpipe filter0的snp_tgt配置值
                                                               [3:2]:PMU tagpipe filter1的snp_tgt配置值 */
        unsigned int  pmu_flt_srsp_src    : 4;  /* bit[12-15]: [1:0]:PMU tagpipe filter0的srsp_src配置值
                                                               [3:2]:PMU tagpipe filter1的srsp_src配置值 */
        unsigned int  pmu_flt_snpdata_src : 4;  /* bit[16-19]: [1:0]:PMU tagpipe filter0的snpdata_src配置值
                                                               [3:2]:PMU tagpipe filter1的snpdata_src配置值 */
        unsigned int  pmu_snp_smp_en      : 1;  /* bit[20]   : snp laterncy相关统计使能，如要统计snp_lat_smp/st/th PMU事件需使能该寄存器
                                                               1：使能
                                                               0：不使能 */
        unsigned int  reserved_1          : 11; /* bit[21-31]: 保留。 */
    } reg;
} SOC_SC_PMU_FLT_SNP_CTRL0_UNION;
#endif
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_snp_src_START      (0)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_snp_src_END        (5)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_snp_tgt_START      (8)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_snp_tgt_END        (11)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_srsp_src_START     (12)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_srsp_src_END       (15)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_snpdata_src_START  (16)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_flt_snpdata_src_END    (19)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_snp_smp_en_START       (20)
#define SOC_SC_PMU_FLT_SNP_CTRL0_pmu_snp_smp_en_END         (20)


/*****************************************************************************
 struct               : SOC_SC_PMU_SRBUF_TH_UNION
 struct description   : SC_PMU_SRBUF_TH Register structure definition
                        Address Offset:0x2000+0xCBC Initial:0x000000 Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_srbuf_th : 10; /* bit[0-9]  : [4:0]:PMU srbuf0的水线配置值
                                                        [9:5]:PMU srbuf1的水线配置值 */
        unsigned int  reserved     : 22; /* bit[10-31]: 保留。 */
    } reg;
} SOC_SC_PMU_SRBUF_TH_UNION;
#endif
#define SOC_SC_PMU_SRBUF_TH_pmu_srbuf_th_START  (0)
#define SOC_SC_PMU_SRBUF_TH_pmu_srbuf_th_END    (9)


/*****************************************************************************
 struct               : SOC_SC_PMU_SNP_SMP_TH_UNION
 struct description   : SC_PMU_SNP_SMP_TH Register structure definition
                        Address Offset:0x2000+0xCC0 Initial:0xFFFFFFFF Width:32
 register description : 
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_snp_lat_th : 32; /* bit[0-31]: 每8bit表示snoop laterncy的一个阈值，阈值的粒度是4cycle，>=相应阈值进行PMU统计，从低到高分别表示th0/1/2/3的阈值 */
    } reg;
} SOC_SC_PMU_SNP_SMP_TH_UNION;
#endif
#define SOC_SC_PMU_SNP_SMP_TH_pmu_snp_lat_th_START  (0)
#define SOC_SC_PMU_SNP_SMP_TH_pmu_snp_lat_th_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_EVCNT_UNION
 struct description   : SC_PMU_EVCNT Register structure definition
                        Address Offset:0x2000+0xD80+(sc_pmu_idx)*0x4 Initial:0x00000000 Width:32
 register description : SC PMU event counter register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_evcnt : 32; /* bit[0-31]: PMU event counter instant value. */
    } reg;
} SOC_SC_PMU_EVCNT_UNION;
#endif
#define SOC_SC_PMU_EVCNT_pmu_evcnt_START  (0)
#define SOC_SC_PMU_EVCNT_pmu_evcnt_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_EVSVR_UNION
 struct description   : SC_PMU_EVSVR Register structure definition
                        Address Offset:0x2000+0xDA0+(sc_pmu_idx)*0x4 Initial:0x00000000 Width:32
 register description : SC PMU event counter shadow register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_evsvr : 32; /* bit[0-31]: PMU event counter capture value. */
    } reg;
} SOC_SC_PMU_EVSVR_UNION;
#endif
#define SOC_SC_PMU_EVSVR_pmu_evsvr_START  (0)
#define SOC_SC_PMU_EVSVR_pmu_evsvr_END    (31)


/*****************************************************************************
 struct               : SOC_SC_PMU_EVTYPE_UNION
 struct description   : SC_PMU_EVTYPE Register structure definition
                        Address Offset:0x2000+0xDC0+(sc_pmu_idx)*0x4 Initial:0x0000000 Width:32
 register description : SC PMU event type set register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_evtype : 7;  /* bit[0-6] : PMU event type.
                                                     注：
                                                     pmu配置流程和具体的pmu event类型见《HiArmorV200 SC debug寄存器手册.xlsm》 */
        unsigned int  reserved   : 25; /* bit[7-31]:  */
    } reg;
} SOC_SC_PMU_EVTYPE_UNION;
#endif
#define SOC_SC_PMU_EVTYPE_pmu_evtype_START  (0)
#define SOC_SC_PMU_EVTYPE_pmu_evtype_END    (6)


/*****************************************************************************
 struct               : SOC_SC_PMU_CNTEN_UNION
 struct description   : SC_PMU_CNTEN Register structure definition
                        Address Offset:0x2000+0xDE0 Initial:0x000000 Width:32
 register description : SC PMU event counter enable register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_cnten : 8;  /* bit[0-7] : PMU counter enable. Switching from enable to disable will clear corresponding pmuevnt/pmu_overflow status.
                                                    0x0 disable
                                                    0x1 enable */
        unsigned int  reserved  : 24; /* bit[8-31]:  */
    } reg;
} SOC_SC_PMU_CNTEN_UNION;
#endif
#define SOC_SC_PMU_CNTEN_pmu_cnten_START  (0)
#define SOC_SC_PMU_CNTEN_pmu_cnten_END    (7)


/*****************************************************************************
 struct               : SOC_SC_PMU_OV_UNION
 struct description   : SC_PMU_OV Register structure definition
                        Address Offset:0x2000+0xDE4 Initial:0x000000 Width:32
 register description : SC PMU event counter overflow status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_overflow : 8;  /* bit[0-7] : PMU counter overflow status. Whenever a counter overflows, it's pmu counter value is captured. */
        unsigned int  reserved     : 24; /* bit[8-31]:  */
    } reg;
} SOC_SC_PMU_OV_UNION;
#endif
#define SOC_SC_PMU_OV_pmu_overflow_START  (0)
#define SOC_SC_PMU_OV_pmu_overflow_END    (7)


/*****************************************************************************
 struct               : SOC_SC_PMU_CFG_UNION
 struct description   : SC_PMU_CFG Register structure definition
                        Address Offset:0x2000+0xDE8 Initial:0x00000000 Width:32
 register description : SC PMU config register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_en       : 1;  /* bit[0]   : PMU enable. Switching from enable to disable will clear all pmuevnt/pmu_overflow status.
                                                       0x0 disable
                                                       0x1 enable */
        unsigned int  pmu_ovcap_en : 1;  /* bit[1]   : PMU overflow capture enable.
                                                       0x0 disable
                                                       0x1 enable */
        unsigned int  pmu_ckg_byp  : 1;  /* bit[2]   : PMU门控bypass，不使用时可软件禁止bypass，关闭时钟
                                                       1：bypass时钟门控
                                                       0：不bypass时钟门控 */
        unsigned int  reserved     : 29; /* bit[3-31]:  */
    } reg;
} SOC_SC_PMU_CFG_UNION;
#endif
#define SOC_SC_PMU_CFG_pmu_en_START        (0)
#define SOC_SC_PMU_CFG_pmu_en_END          (0)
#define SOC_SC_PMU_CFG_pmu_ovcap_en_START  (1)
#define SOC_SC_PMU_CFG_pmu_ovcap_en_END    (1)
#define SOC_SC_PMU_CFG_pmu_ckg_byp_START   (2)
#define SOC_SC_PMU_CFG_pmu_ckg_byp_END     (2)


/*****************************************************************************
 struct               : SOC_SC_PMU_CAPR_UNION
 struct description   : SC_PMU_CAPR Register structure definition
                        Address Offset:0x2000+0xDEC Initial:0x00000000 Width:32
 register description : SC PMU capture register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_cap  : 1;  /* bit[0]   : Whenever write to this bit, all counters value are captured. */
        unsigned int  reserved : 31; /* bit[1-31]: Reserved */
    } reg;
} SOC_SC_PMU_CAPR_UNION;
#endif
#define SOC_SC_PMU_CAPR_pmu_cap_START   (0)
#define SOC_SC_PMU_CAPR_pmu_cap_END     (0)


/*****************************************************************************
 struct               : SOC_SC_PMU_INT_GLB_MASK_UNION
 struct description   : SC_PMU_INT_GLB_MASK Register structure definition
                        Address Offset:0x2000+0xDF0 Initial:0x00000000 Width:32
 register description : SC pmu interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_glb_mask_pmu : 1;  /* bit[0]   : Interrupt Signal Global Mask
                                                           0：使能；
                                                           1：禁止。
                                                           
                                                           说明：
                                                           1.当有异常访问时，可上报中断并记录异常命令的相关信息；
                                                           2.只能禁止中断输出，但相关寄存器还是会正常记录中断状态及异常命令信息。 */
        unsigned int  reserved         : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_SC_PMU_INT_GLB_MASK_UNION;
#endif
#define SOC_SC_PMU_INT_GLB_MASK_int_glb_mask_pmu_START  (0)
#define SOC_SC_PMU_INT_GLB_MASK_int_glb_mask_pmu_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PMU_INT_CLR_UNION
 struct description   : SC_PMU_INT_CLR Register structure definition
                        Address Offset:0x2000+0xDF4 Initial:0x00000000 Width:32
 register description : SC pmu interrupt clear register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_clr_pmu : 1;  /* bit[0]   : Interrupt Signal Global Mask，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved    : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_PMU_INT_CLR_UNION;
#endif
#define SOC_SC_PMU_INT_CLR_int_clr_pmu_START  (0)
#define SOC_SC_PMU_INT_CLR_int_clr_pmu_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PMU_INT_MASK_UNION
 struct description   : SC_PMU_INT_MASK Register structure definition
                        Address Offset:0x2000+0xDF8 Initial:0x00000000 Width:32
 register description : SC pmu interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_pmu : 1;  /* bit[0]   : Interrupt Signal Mask
                                                       0：使能；
                                                       1：禁止。 */
        unsigned int  reserved     : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_PMU_INT_MASK_UNION;
#endif
#define SOC_SC_PMU_INT_MASK_int_mask_pmu_START  (0)
#define SOC_SC_PMU_INT_MASK_int_mask_pmu_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PMU_INT_DIS_UNION
 struct description   : SC_PMU_INT_DIS Register structure definition
                        Address Offset:0x2000+0xDFC Initial:0x00000000 Width:32
 register description : SC pmu interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_dis_pmu : 1;  /* bit[0]   : Interrupt Signal Disable
                                                      0：使能；
                                                      1：禁止。 */
        unsigned int  reserved    : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_PMU_INT_DIS_UNION;
#endif
#define SOC_SC_PMU_INT_DIS_int_dis_pmu_START  (0)
#define SOC_SC_PMU_INT_DIS_int_dis_pmu_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PMU_INT_ORG_STATUS_UNION
 struct description   : SC_PMU_INT_ORG_STATUS Register structure definition
                        Address Offset:0x2000+0xE00 Initial:0x00000000 Width:32
 register description : SC pmu interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_org_status_pmu : 1;  /* bit[0]   : pmu_INT_MASK_STATUS */
        unsigned int  reserved           : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_PMU_INT_ORG_STATUS_UNION;
#endif
#define SOC_SC_PMU_INT_ORG_STATUS_int_org_status_pmu_START  (0)
#define SOC_SC_PMU_INT_ORG_STATUS_int_org_status_pmu_END    (0)


/*****************************************************************************
 struct               : SOC_SC_PMU_INT_MASK_STATUS_UNION
 struct description   : SC_PMU_INT_MASK_STATUS Register structure definition
                        Address Offset:0x2000+0xE04 Initial:0x00000000 Width:32
 register description : SC pmu interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_mask_status_pmu : 1;  /* bit[0]   : pmu_INT_MASK_STATUS */
        unsigned int  reserved            : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_PMU_INT_MASK_STATUS_UNION;
#endif
#define SOC_SC_PMU_INT_MASK_STATUS_int_mask_status_pmu_START  (0)
#define SOC_SC_PMU_INT_MASK_STATUS_int_mask_status_pmu_END    (0)


/*****************************************************************************
 struct               : SOC_SC_TMEM_SLP_PARAM_UNION
 struct description   : SC_TMEM_SLP_PARAM Register structure definition
                        Address Offset:0x2000+0xF00 Initial:0x0000 Width:32
 register description : TRAM低功耗参数
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tmem_tdslpwk2clk : 16; /* bit[0-15] : TRAM的时序参数：从退出deep Sleep到可被访问的时钟周期。
                                                            注意：为避免峰值电流，多片memory会依次退出低功耗状态，此处配置为从第一片memory退出deep sleep到所有memory都可用的时钟周期间隔。 */
        unsigned int  reserved         : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_TMEM_SLP_PARAM_UNION;
#endif
#define SOC_SC_TMEM_SLP_PARAM_tmem_tdslpwk2clk_START  (0)
#define SOC_SC_TMEM_SLP_PARAM_tmem_tdslpwk2clk_END    (15)


/*****************************************************************************
 struct               : SOC_SC_DMEM_SLP_PARAM_UNION
 struct description   : SC_DMEM_SLP_PARAM Register structure definition
                        Address Offset:0x2000+0xF04 Initial:0x0000 Width:32
 register description : DRAM低功耗参数
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_tdslpwk2clk : 16; /* bit[0-15] : DRAM的时序参数：从退出deep Sleep到可被访问的时钟周期。
                                                            注意：为避免峰值电流，多片memory会依次退出低功耗状态，此处配置为从第一片memory退出deep sleep到所有memory都可用的时钟周期间隔。 */
        unsigned int  reserved         : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_DMEM_SLP_PARAM_UNION;
#endif
#define SOC_SC_DMEM_SLP_PARAM_dmem_tdslpwk2clk_START  (0)
#define SOC_SC_DMEM_SLP_PARAM_dmem_tdslpwk2clk_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SMEM_SLP_PARAM_UNION
 struct description   : SC_SMEM_SLP_PARAM Register structure definition
                        Address Offset:0x2000+0xF08 Initial:0x0000 Width:32
 register description : SRAM低功耗参数
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smem_tdslpwk2clk : 16; /* bit[0-15] : SRAM的时序参数：从退出deep Sleep到可被访问的时钟周期。
                                                            注意：为避免峰值电流，多片memory会依次退出低功耗状态，此处配置为从第一片memory退出deep sleep到所有memory都可用的时钟周期间隔。 */
        unsigned int  reserved         : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_SMEM_SLP_PARAM_UNION;
#endif
#define SOC_SC_SMEM_SLP_PARAM_smem_tdslpwk2clk_START  (0)
#define SOC_SC_SMEM_SLP_PARAM_smem_tdslpwk2clk_END    (15)


/*****************************************************************************
 struct               : SOC_SC_TMEM_STA_CFG0_UNION
 struct description   : SC_TMEM_STA_CFG0 Register structure definition
                        Address Offset:0x2000+0xF20 Initial:0x000000 Width:32
 register description : TRAM低功耗静态控制0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tmem_sta_ls_en : 8;  /* bit[0-7] : TagRAM的静态低功耗控制使能（LightSleep）。
                                                         mem_sta_ls_en[n]=0：第n个way对应的memory退出LightSleep；
                                                         mem_sta_ls_en[n]=1：第n个way对应的memory进入LightSleep。
                                                         注意：
                                                         1.若GLB_MEM_LP_SLP.mem_slp_byp=0，则当前寄存器配置无效；
                                                         2.当前寄存器需为静态配置，使能时需保证在应用场景上对应memory无访问。 */
        unsigned int  reserved       : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_TMEM_STA_CFG0_UNION;
#endif
#define SOC_SC_TMEM_STA_CFG0_tmem_sta_ls_en_START  (0)
#define SOC_SC_TMEM_STA_CFG0_tmem_sta_ls_en_END    (7)


/*****************************************************************************
 struct               : SOC_SC_TMEM_STA_CFG1_UNION
 struct description   : SC_TMEM_STA_CFG1 Register structure definition
                        Address Offset:0x2000+0xF24 Initial:0x000000 Width:32
 register description : TRAM低功耗静态控制1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tmem_sta_ds_en : 8;  /* bit[0-7] : TagRAM的静态低功耗控制使能（DeepSleep）。
                                                         
                                                         注意：
                                                         1.若GLB_MEM_LP_SLP.mem_slp_byp=0，则当前寄存器配置无效；
                                                         2.当前寄存器需为静态配置，使能时需保证在应用场景上对应memory无访问。
                                                         3.mem_sta_ds_en,每个bit实际控制一个way-group的一个bank及tag ram一个way，偶数位控制每个way-group的bank0及tag ram偶数位的way,奇数位控制每个way-group的bank1及tag ram奇数位的way，每两bit控制一个way-group及tag ram两个way. */
        unsigned int  reserved       : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_TMEM_STA_CFG1_UNION;
#endif
#define SOC_SC_TMEM_STA_CFG1_tmem_sta_ds_en_START  (0)
#define SOC_SC_TMEM_STA_CFG1_tmem_sta_ds_en_END    (7)


/*****************************************************************************
 struct               : SOC_SC_DMEM_STA_CFG0_UNION
 struct description   : SC_DMEM_STA_CFG0 Register structure definition
                        Address Offset:0x2000+0xF28 Initial:0x0000 Width:32
 register description : DRAM低功耗静态控制0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_sta_ls_en : 16; /* bit[0-15] : DRAM的静态低功耗控制使能（LightSleep）。
                                                          mem_sta_ls_en[n]=0：第n个way对应的memory退出LightSleep；
                                                          mem_sta_ls_en[n]=1：第n个way对应的memory进入LightSleep。
                                                          注意：
                                                          1.若GLB_MEM_LP_SLP.mem_slp_byp=0，则当前寄存器配置无效；
                                                          2.当前寄存器需为静态配置，使能时需保证在应用场景上对应memory无访问。 */
        unsigned int  reserved       : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_STA_CFG0_UNION;
#endif
#define SOC_SC_DMEM_STA_CFG0_dmem_sta_ls_en_START  (0)
#define SOC_SC_DMEM_STA_CFG0_dmem_sta_ls_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_DMEM_STA_CFG1_UNION
 struct description   : SC_DMEM_STA_CFG1 Register structure definition
                        Address Offset:0x2000+0xF2C Initial:0x0000 Width:32
 register description : DRAM低功耗静态控制1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_sta_ds_en : 16; /* bit[0-15] : DRAM的静态低功耗控制使能（DeepSleep）。
                                                          
                                                          注意：
                                                          1.若GLB_MEM_LP_SLP.mem_slp_byp=0，则当前寄存器配置无效；
                                                          2.当前寄存器需为静态配置，使能时需保证在应用场景上对应memory无访问。
                                                          3.mem_sta_ds_en,每个bit实际控制一个way-group的一个bank及tag ram一个way，偶数位控制每个way-group的bank0及tag ram偶数位的way,奇数位控制每个way-group的bank1及tag ram奇数位的way，每两bit控制一个way-group及tag ram两个way. */
        unsigned int  reserved       : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_STA_CFG1_UNION;
#endif
#define SOC_SC_DMEM_STA_CFG1_dmem_sta_ds_en_START  (0)
#define SOC_SC_DMEM_STA_CFG1_dmem_sta_ds_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SMEM_STA_CFG0_UNION
 struct description   : SC_SMEM_STA_CFG0 Register structure definition
                        Address Offset:0x2000+0xF30 Initial:0x000000 Width:32
 register description : SRAM低功耗静态控制0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smem_sta_ls_en : 8;  /* bit[0-7] : SRAM的静态低功耗控制使能（LightSleep）。
                                                         mem_sta_ls_en[n]=0：第n个way对应的memory退出LightSleep；
                                                         mem_sta_ls_en[n]=1：第n个way对应的memory进入LightSleep。
                                                         注意：
                                                         1.若GLB_MEM_LP_SLP.mem_slp_byp=0，则当前寄存器配置无效；
                                                         2.当前寄存器需为静态配置，使能时需保证在应用场景上对应memory无访问。 */
        unsigned int  reserved       : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_SMEM_STA_CFG0_UNION;
#endif
#define SOC_SC_SMEM_STA_CFG0_smem_sta_ls_en_START  (0)
#define SOC_SC_SMEM_STA_CFG0_smem_sta_ls_en_END    (7)


/*****************************************************************************
 struct               : SOC_SC_SMEM_STA_CFG1_UNION
 struct description   : SC_SMEM_STA_CFG1 Register structure definition
                        Address Offset:0x2000+0xF34 Initial:0x000000 Width:32
 register description : SRAM低功耗静态控制1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smem_sta_ds_en : 8;  /* bit[0-7] : SRAM的静态低功耗控制使能（DeepSleep）。
                                                         
                                                         注意：
                                                         1.若GLB_MEM_LP_SLP.mem_slp_byp=0，则当前寄存器配置无效；
                                                         2.当前寄存器需为静态配置，使能时需保证在应用场景上对应memory无访问。
                                                         3.mem_sta_ds_en,每个bit实际控制一个way-group的一个bank及tag ram一个way，偶数位控制每个way-group的bank0及tag ram偶数位的way,奇数位控制每个way-group的bank1及tag ram奇数位的way，每两bit控制一个way-group及tag ram两个way. */
        unsigned int  reserved       : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_SMEM_STA_CFG1_UNION;
#endif
#define SOC_SC_SMEM_STA_CFG1_smem_sta_ds_en_START  (0)
#define SOC_SC_SMEM_STA_CFG1_smem_sta_ds_en_END    (7)


/*****************************************************************************
 struct               : SOC_SC_MEM_LP_CTRL0_UNION
 struct description   : SC_MEM_LP_CTRL0 Register structure definition
                        Address Offset:0x2000+0xF40 Initial:0x00000000 Width:32
 register description : Memory低功耗动态控制0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mem_slp_zcnt : 2;  /* bit[0-1] : TagRAM/DataRAM自动进入Sleep的超时设置（ZoomCnt）：
                                                       0：每经过16个时钟周期，触发一次TimeoutCnt的计数；
                                                       1：每经过256个时钟周期，触发一次TimeoutCnt的计数；
                                                       2：每经过4096个时钟周期，触发一次TimeoutCnt的计数；
                                                       3：每经过65536个时钟周期，触发一次TimeoutCnt的计数。 */
        unsigned int  reserved     : 30; /* bit[2-31]: 保留 */
    } reg;
} SOC_SC_MEM_LP_CTRL0_UNION;
#endif
#define SOC_SC_MEM_LP_CTRL0_mem_slp_zcnt_START  (0)
#define SOC_SC_MEM_LP_CTRL0_mem_slp_zcnt_END    (1)


/*****************************************************************************
 struct               : SOC_SC_MEM_LP_CTRL1_UNION
 struct description   : SC_MEM_LP_CTRL1 Register structure definition
                        Address Offset:0x2000+0xF44 Initial:0x0000000 Width:32
 register description : Memory低功耗动态控制1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  func_byp_tmem_dynlp : 1;  /* bit[0]   : TMEM的动态低功耗功能
                                                              0：正常使用；
                                                              1：关闭动态低功耗功能。 */
        unsigned int  func_byp_dmem_dynlp : 4;  /* bit[1-4] : DMEM的动态低功耗功能
                                                              0：正常使用；
                                                              1：关闭动态低功耗功能。 */
        unsigned int  func_byp_smem_dynlp : 1;  /* bit[5]   : SMEM的动态低功耗功能
                                                              0：正常使用；
                                                              1：关闭动态低功耗功能。 */
        unsigned int  reserved            : 26; /* bit[6-31]: 保留 */
    } reg;
} SOC_SC_MEM_LP_CTRL1_UNION;
#endif
#define SOC_SC_MEM_LP_CTRL1_func_byp_tmem_dynlp_START  (0)
#define SOC_SC_MEM_LP_CTRL1_func_byp_tmem_dynlp_END    (0)
#define SOC_SC_MEM_LP_CTRL1_func_byp_dmem_dynlp_START  (1)
#define SOC_SC_MEM_LP_CTRL1_func_byp_dmem_dynlp_END    (4)
#define SOC_SC_MEM_LP_CTRL1_func_byp_smem_dynlp_START  (5)
#define SOC_SC_MEM_LP_CTRL1_func_byp_smem_dynlp_END    (5)


/*****************************************************************************
 struct               : SOC_SC_MEM_LP_CTRL2_UNION
 struct description   : SC_MEM_LP_CTRL2 Register structure definition
                        Address Offset:0x2000+0xF48 Initial:0x000000 Width:32
 register description : Memory低功耗动态控制2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mem_tintvl : 8;  /* bit[0-7] : TagRAM/DataRAM的时序参数：多片依次Memory退出低功耗的间隔时钟周期。单位为1cycle，表示mem_tintvl个cycle的间隔 */
        unsigned int  reserved   : 24; /* bit[8-31]: 保留 */
    } reg;
} SOC_SC_MEM_LP_CTRL2_UNION;
#endif
#define SOC_SC_MEM_LP_CTRL2_mem_tintvl_START  (0)
#define SOC_SC_MEM_LP_CTRL2_mem_tintvl_END    (7)


/*****************************************************************************
 struct               : SOC_SC_TMEM_LP_SLP_CFG_UNION
 struct description   : SC_TMEM_LP_SLP_CFG Register structure definition
                        Address Offset:0x2000+0xF60 Initial:0x000000 Width:32
 register description : TMEM低功耗动态控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tmem_ds_tcnt : 8;  /* bit[0-7] : TagRAM自动进入Deep Sleep的超时设置（TimeoutCnt）：
                                                       0：禁止自动进入Sleep；
                                                       1/2/3：保留，非法配置值；
                                                       n：TimeoutCnt计数达到n时，memory自动进入Sleep。
                                                       注意：
                                                       tcnt非0时的最小配置值为4，即tcnt不允许配置为1/2/3。
                                                       说明：
                                                       1.zcnt记满后才会触发一次tcnt的计数，二者相配合可实现不同范围和精度的超时配置；
                                                       2.memory在idle状态时，才会触发tcnt的计数；
                                                       3.TagRAM和DataRAM的具体控制粒度和RTL配置有关。 */
        unsigned int  reserved     : 24; /* bit[8-31]: 保留 */
    } reg;
} SOC_SC_TMEM_LP_SLP_CFG_UNION;
#endif
#define SOC_SC_TMEM_LP_SLP_CFG_tmem_ds_tcnt_START  (0)
#define SOC_SC_TMEM_LP_SLP_CFG_tmem_ds_tcnt_END    (7)


/*****************************************************************************
 struct               : SOC_SC_DMEM_LP_SLP_CFG_UNION
 struct description   : SC_DMEM_LP_SLP_CFG Register structure definition
                        Address Offset:0x2000+0xF64 Initial:0x000000 Width:32
 register description : DMEM低功耗动态控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_ds_tcnt : 8;  /* bit[0-7] : DRAM自动进入Deep Sleep的超时设置（TimeoutCnt）：
                                                       0：禁止自动进入Sleep；
                                                       1/2/3：保留，非法配置值；
                                                       n：TimeoutCnt计数达到n时，memory自动进入Sleep。
                                                       注意：
                                                       tcnt非0时的最小配置值为4，即tcnt不允许配置为1/2/3。
                                                       说明：
                                                       1.zcnt记满后才会触发一次tcnt的计数，二者相配合可实现不同范围和精度的超时配置；
                                                       2.memory在idle状态时，才会触发tcnt的计数；
                                                       3.TagRAM和DataRAM的具体控制粒度和RTL配置有关。 */
        unsigned int  reserved     : 24; /* bit[8-31]: 保留 */
    } reg;
} SOC_SC_DMEM_LP_SLP_CFG_UNION;
#endif
#define SOC_SC_DMEM_LP_SLP_CFG_dmem_ds_tcnt_START  (0)
#define SOC_SC_DMEM_LP_SLP_CFG_dmem_ds_tcnt_END    (7)


/*****************************************************************************
 struct               : SOC_SC_SMEM_LP_SLP_CFG_UNION
 struct description   : SC_SMEM_LP_SLP_CFG Register structure definition
                        Address Offset:0x2000+0xF68 Initial:0x000000 Width:32
 register description : SMEM低功耗动态控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smem_ds_tcnt : 8;  /* bit[0-7] : SRAM自动进入Deep Sleep的超时设置（TimeoutCnt）：
                                                       0：禁止自动进入Sleep；
                                                       1/2/3：保留，非法配置值；
                                                       n：TimeoutCnt计数达到n时，memory自动进入Sleep。
                                                       注意：
                                                       tcnt非0时的最小配置值为4，即tcnt不允许配置为1/2/3。
                                                       说明：
                                                       1.zcnt记满后才会触发一次tcnt的计数，二者相配合可实现不同范围和精度的超时配置；
                                                       2.memory在idle状态时，才会触发tcnt的计数；
                                                       3.TagRAM和DataRAM的具体控制粒度和RTL配置有关。 */
        unsigned int  reserved     : 24; /* bit[8-31]: 保留 */
    } reg;
} SOC_SC_SMEM_LP_SLP_CFG_UNION;
#endif
#define SOC_SC_SMEM_LP_SLP_CFG_smem_ds_tcnt_START  (0)
#define SOC_SC_SMEM_LP_SLP_CFG_smem_ds_tcnt_END    (7)


/*****************************************************************************
 struct               : SOC_SC_TMEM_WAY_PWRUP_UNION
 struct description   : SC_TMEM_WAY_PWRUP Register structure definition
                        Address Offset:0x2000+0xF80 Initial:0x0000 Width:32
 register description : TMEM上下电控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tmem_pwrup_en : 16; /* bit[0-15] : 每个slice独立控制，每bit表示一个way的上下电状态：
                                                         0：power down（默认）；
                                                         1：power on。
                                                         说明：TagRAM可逐way控制，DataRAM可按waygrp控制(同一waygrp内所有way都配置下电时，当前waygrp方可下电)。
                                                         注意：
                                                         1.可选定任意个数的way同时上电或下电；
                                                         2.不允许上电和下电同时配置；
                                                         3.若配置上电，需先确保关闭mem_sleep功能，上电结束后可再次使能 */
        unsigned int  reserved      : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_TMEM_WAY_PWRUP_UNION;
#endif
#define SOC_SC_TMEM_WAY_PWRUP_tmem_pwrup_en_START  (0)
#define SOC_SC_TMEM_WAY_PWRUP_tmem_pwrup_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_DMEM_WAY_PWRUP_UNION
 struct description   : SC_DMEM_WAY_PWRUP Register structure definition
                        Address Offset:0x2000+0xF84 Initial:0x0000 Width:32
 register description : DMEM上下电控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_pwrup_en : 16; /* bit[0-15] : 每个slice独立控制，每bit表示一个way的上下电状态：
                                                         0：power down（默认）；
                                                         1：power on。
                                                         说明：TagRAM可逐way控制，DataRAM可按waygrp控制(同一waygrp内所有way都配置下电时，当前waygrp方可下电)。
                                                         注意：
                                                         1.可选定任意个数的way同时上电或下电；
                                                         2.不允许上电和下电同时配置；
                                                         3.若配置上电，需先确保关闭mem_sleep功能，上电结束后可再次使能 */
        unsigned int  reserved      : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_WAY_PWRUP_UNION;
#endif
#define SOC_SC_DMEM_WAY_PWRUP_dmem_pwrup_en_START  (0)
#define SOC_SC_DMEM_WAY_PWRUP_dmem_pwrup_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SMEM_WAY_PWRUP_UNION
 struct description   : SC_SMEM_WAY_PWRUP Register structure definition
                        Address Offset:0x2000+0xF88 Initial:0x000000 Width:32
 register description : SMEM上下电控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smem_pwrup_en : 8;  /* bit[0-7] : 每个slice独立控制，表示SF上下电状态：
                                                        0：power down（默认）；
                                                        1：power on。
                                                        说明：TagRAM可逐way控制，DataRAM可按waygrp控制(同一waygrp内所有way都配置下电时，当前waygrp方可下电)。
                                                        注意：
                                                        1.可选定任意个数的way同时上电或下电；
                                                        2.不允许上电和下电同时配置；
                                                        3.若配置上电，需先确保关闭mem_sleep功能，上电结束后可再次使能 */
        unsigned int  reserved      : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_SMEM_WAY_PWRUP_UNION;
#endif
#define SOC_SC_SMEM_WAY_PWRUP_smem_pwrup_en_START  (0)
#define SOC_SC_SMEM_WAY_PWRUP_smem_pwrup_en_END    (7)


/*****************************************************************************
 struct               : SOC_SC_TMEM_WAY_INIT_UNION
 struct description   : SC_TMEM_WAY_INIT Register structure definition
                        Address Offset:0x2000+0xFA0 Initial:0x0000 Width:32
 register description : TMEM初始化控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tmem_init_en : 16; /* bit[0-15] : 每个slice tagmem独立控制，每bit表示一个way的tagmem初始化 */
        unsigned int  reserved     : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_TMEM_WAY_INIT_UNION;
#endif
#define SOC_SC_TMEM_WAY_INIT_tmem_init_en_START  (0)
#define SOC_SC_TMEM_WAY_INIT_tmem_init_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_DMEM_WAY_INIT_UNION
 struct description   : SC_DMEM_WAY_INIT Register structure definition
                        Address Offset:0x2000+0xFA4 Initial:0x0000 Width:32
 register description : DMEM初始化控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_init_en : 16; /* bit[0-15] : 每个slice tagmem独立控制，每bit表示一个way的dmem初始化 */
        unsigned int  reserved     : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_WAY_INIT_UNION;
#endif
#define SOC_SC_DMEM_WAY_INIT_dmem_init_en_START  (0)
#define SOC_SC_DMEM_WAY_INIT_dmem_init_en_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SMEM_WAY_INIT_UNION
 struct description   : SC_SMEM_WAY_INIT Register structure definition
                        Address Offset:0x2000+0xFA8 Initial:0x000000 Width:32
 register description : SMEM初始化控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smem_init_en : 8;  /* bit[0-7] : 每个slice sfmem独立控制，每bit表示一个way的sfmem初始化 */
        unsigned int  reserved     : 24; /* bit[8-31]: 保留。 */
    } reg;
} SOC_SC_SMEM_WAY_INIT_UNION;
#endif
#define SOC_SC_SMEM_WAY_INIT_smem_init_en_START  (0)
#define SOC_SC_SMEM_WAY_INIT_smem_init_en_END    (7)


/*****************************************************************************
 struct               : SOC_SC_DMEM_SPC_UNION
 struct description   : SC_DMEM_SPC Register structure definition
                        Address Offset:0x2000+0xFC0 Initial:0x00 Width:32
 register description : DMEM的memory控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dmem_ram_tmod : 26; /* bit[0-25] : dmem的memory时序控制 */
        unsigned int  reserved      : 6;  /* bit[26-31]: 保留。 */
    } reg;
} SOC_SC_DMEM_SPC_UNION;
#endif
#define SOC_SC_DMEM_SPC_dmem_ram_tmod_START  (0)
#define SOC_SC_DMEM_SPC_dmem_ram_tmod_END    (25)


/*****************************************************************************
 struct               : SOC_SC_BEDB_SPC_UNION
 struct description   : SC_BEDB_SPC Register structure definition
                        Address Offset:0x2000+0xFC4 Initial:0x0000 Width:32
 register description : BEDB的memory控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bedb_ram_tmod : 16; /* bit[0-15] : BEDB的memory时序控制 */
        unsigned int  reserved      : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_BEDB_SPC_UNION;
#endif
#define SOC_SC_BEDB_SPC_bedb_ram_tmod_START  (0)
#define SOC_SC_BEDB_SPC_bedb_ram_tmod_END    (15)


/*****************************************************************************
 struct               : SOC_SC_VICTIM_SPC_UNION
 struct description   : SC_VICTIM_SPC Register structure definition
                        Address Offset:0x2000+0xFC8 Initial:0x0000 Width:32
 register description : VICTIM的memory控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  victim_ram_tmod : 16; /* bit[0-15] : VICTIM的memory时序控制 */
        unsigned int  reserved        : 16; /* bit[16-31]: 保留。 */
    } reg;
} SOC_SC_VICTIM_SPC_UNION;
#endif
#define SOC_SC_VICTIM_SPC_victim_ram_tmod_START  (0)
#define SOC_SC_VICTIM_SPC_victim_ram_tmod_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SFRAM_SPC_UNION
 struct description   : SC_SFRAM_SPC Register structure definition
                        Address Offset:0x2000+0xFCC Initial:0x00 Width:32
 register description : SFRAM的memory控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sfram_ram_tmod : 26; /* bit[0-25] : SFRAM的memory时序控制 */
        unsigned int  reserved       : 6;  /* bit[26-31]: 保留。 */
    } reg;
} SOC_SC_SFRAM_SPC_UNION;
#endif
#define SOC_SC_SFRAM_SPC_sfram_ram_tmod_START  (0)
#define SOC_SC_SFRAM_SPC_sfram_ram_tmod_END    (25)


/*****************************************************************************
 struct               : SOC_SC_TAGRAM_SPC_UNION
 struct description   : SC_TAGRAM_SPC Register structure definition
                        Address Offset:0x2000+0xFD0 Initial:0x00 Width:32
 register description : TAGRAM的memory控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tagram_ram_tmod : 26; /* bit[0-25] : tagram的memory时序控制 */
        unsigned int  reserved        : 6;  /* bit[26-31]: 保留。 */
    } reg;
} SOC_SC_TAGRAM_SPC_UNION;
#endif
#define SOC_SC_TAGRAM_SPC_tagram_ram_tmod_START  (0)
#define SOC_SC_TAGRAM_SPC_tagram_ram_tmod_END    (25)


/*****************************************************************************
 struct               : SOC_SC_LPC_DELAY_TIME_UNION
 struct description   : SC_LPC_DELAY_TIME Register structure definition
                        Address Offset:0x2000+0xFD4 Initial:0x0000000 Width:32
 register description : LPC Delay时间
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  lpc_delay_time : 5;  /* bit[0-4] : 表示内部que看到MEM进入动态低功耗状态，同MEM真正进入动态低功耗状态的延时差 */
        unsigned int  reserved       : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_LPC_DELAY_TIME_UNION;
#endif
#define SOC_SC_LPC_DELAY_TIME_lpc_delay_time_START  (0)
#define SOC_SC_LPC_DELAY_TIME_lpc_delay_time_END    (4)


/*****************************************************************************
 struct               : SOC_SC_CGID_CNT_UNION
 struct description   : SC_CGID_CNT Register structure definition
                        Address Offset:0x4000+(cgid_idx)*0x8 Initial:0x0000 Width:32
 register description : CGID cache使用容量统计
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sc_cgid_cnt : 16; /* bit[0-15] : 基于CGID的SC Cache实际使用容量计数。计数粒度128B；范围2MB/slice */
        unsigned int  reserved    : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_CGID_CNT_UNION;
#endif
#define SOC_SC_CGID_CNT_sc_cgid_cnt_START  (0)
#define SOC_SC_CGID_CNT_sc_cgid_cnt_END    (15)


/*****************************************************************************
 struct               : SOC_SC_CGID_BYP_SWITCH_STATUS_UNION
 struct description   : SC_CGID_BYP_SWITCH_STATUS Register structure definition
                        Address Offset:0x4000+0x004+(cgid_idx)*0x8 Initial:0x00000000 Width:32
 register description : CGID Bypass通路切换状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cgid_byp_switch_status : 1;  /* bit[0]   : cgid bypass 通路切换状态 */
        unsigned int  reserved               : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_CGID_BYP_SWITCH_STATUS_UNION;
#endif
#define SOC_SC_CGID_BYP_SWITCH_STATUS_cgid_byp_switch_status_START  (0)
#define SOC_SC_CGID_BYP_SWITCH_STATUS_cgid_byp_switch_status_END    (0)


/*****************************************************************************
 struct               : SOC_SC_GID_BYP_SWITCH_STATUS_UNION
 struct description   : SC_GID_BYP_SWITCH_STATUS Register structure definition
                        Address Offset:0x4000+0x080+(pgid_idx)*0x4 Initial:0x00000000 Width:32
 register description : PGID Bypass通路切换状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  gid_byp_switch_status : 1;  /* bit[0]   : gid bypass 通路切换状态 */
        unsigned int  reserved              : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SC_GID_BYP_SWITCH_STATUS_UNION;
#endif
#define SOC_SC_GID_BYP_SWITCH_STATUS_gid_byp_switch_status_START  (0)
#define SOC_SC_GID_BYP_SWITCH_STATUS_gid_byp_switch_status_END    (0)


/*****************************************************************************
 struct               : SOC_SC_STATIS_CNT_IN_UNION
 struct description   : SC_STATIS_CNT_IN Register structure definition
                        Address Offset:0x4000+0x180+(sc_statis_num)*0x8 Initial:0x00000000 Width:32
 register description : 业务统计count
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_cnt_in : 32; /* bit[0-31]: SC入口业务统计count */
    } reg;
} SOC_SC_STATIS_CNT_IN_UNION;
#endif
#define SOC_SC_STATIS_CNT_IN_statis_cnt_in_START  (0)
#define SOC_SC_STATIS_CNT_IN_statis_cnt_in_END    (31)


/*****************************************************************************
 struct               : SOC_SC_STATIS_CNT_OUT_UNION
 struct description   : SC_STATIS_CNT_OUT Register structure definition
                        Address Offset:0x4000+0x184+(sc_statis_num)*0x8 Initial:0x00000000 Width:32
 register description : 业务统计count
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_cnt_out : 32; /* bit[0-31]: SC出口业务统计count */
    } reg;
} SOC_SC_STATIS_CNT_OUT_UNION;
#endif
#define SOC_SC_STATIS_CNT_OUT_statis_cnt_out_START  (0)
#define SOC_SC_STATIS_CNT_OUT_statis_cnt_out_END    (31)


/*****************************************************************************
 struct               : SOC_SC_CMOQ_QUOTA_CNT_UNION
 struct description   : SC_CMOQ_QUOTA_CNT Register structure definition
                        Address Offset:0x4000+0x1A0 Initial:0x0000 Width:32
 register description : CMOQ quota cnt
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  cmoq_quota_cnt     : 16; /* bit[0-15] : cfg cmo命令统计quota的数量 */
        unsigned int  cmoq_quota_cnt_vld : 1;  /* bit[16]   : 表征cmoq_quota_cnt是否有效
                                                              0：无效
                                                              1：有效 */
        unsigned int  reserved           : 15; /* bit[17-31]: 保留 */
    } reg;
} SOC_SC_CMOQ_QUOTA_CNT_UNION;
#endif
#define SOC_SC_CMOQ_QUOTA_CNT_cmoq_quota_cnt_START      (0)
#define SOC_SC_CMOQ_QUOTA_CNT_cmoq_quota_cnt_END        (15)
#define SOC_SC_CMOQ_QUOTA_CNT_cmoq_quota_cnt_vld_START  (16)
#define SOC_SC_CMOQ_QUOTA_CNT_cmoq_quota_cnt_vld_END    (16)


/*****************************************************************************
 struct               : SOC_SC_TAGRAM_LP_STATUS_UNION
 struct description   : SC_TAGRAM_LP_STATUS Register structure definition
                        Address Offset:0x6000 Initial:0x0000 Width:32
 register description : TAGRAM低功耗状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_tmem_st_pwrup   : 16; /* bit[0-15] : TAGRAM使能状态
                                                               1：ram使能完成
                                                               0：ram不使能 */
        unsigned int  dfx_tmem_init_state : 16; /* bit[16-31]: TAGRAM初始化状态寄存器 */
    } reg;
} SOC_SC_TAGRAM_LP_STATUS_UNION;
#endif
#define SOC_SC_TAGRAM_LP_STATUS_dfx_tmem_st_pwrup_START    (0)
#define SOC_SC_TAGRAM_LP_STATUS_dfx_tmem_st_pwrup_END      (15)
#define SOC_SC_TAGRAM_LP_STATUS_dfx_tmem_init_state_START  (16)
#define SOC_SC_TAGRAM_LP_STATUS_dfx_tmem_init_state_END    (31)


/*****************************************************************************
 struct               : SOC_SC_SFRAM_LP_STATUS_UNION
 struct description   : SC_SFRAM_LP_STATUS Register structure definition
                        Address Offset:0x6004 Initial:0x0000 Width:32
 register description : TAGRAM低功耗状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_smem_st_pwrup   : 8;  /* bit[0-7]  : SFRAM使能状态
                                                               1：ram使能完成
                                                               0：ram不使能 */
        unsigned int  dfx_smem_init_state : 8;  /* bit[8-15] : SFRAM初始化状态寄存器 */
        unsigned int  reserved            : 16; /* bit[16-31]: 保留 */
    } reg;
} SOC_SC_SFRAM_LP_STATUS_UNION;
#endif
#define SOC_SC_SFRAM_LP_STATUS_dfx_smem_st_pwrup_START    (0)
#define SOC_SC_SFRAM_LP_STATUS_dfx_smem_st_pwrup_END      (7)
#define SOC_SC_SFRAM_LP_STATUS_dfx_smem_init_state_START  (8)
#define SOC_SC_SFRAM_LP_STATUS_dfx_smem_init_state_END    (15)


/*****************************************************************************
 struct               : SOC_SC_DRAM_LP_STATUS_UNION
 struct description   : SC_DRAM_LP_STATUS Register structure definition
                        Address Offset:0x6008 Initial:0x0000 Width:32
 register description : TAGRAM低功耗状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_dmem_st_pwrup   : 16; /* bit[0-15] : DRAM使能状态
                                                               1：ram使能完成
                                                               0：ram不使能 */
        unsigned int  dfx_dmem_init_state : 16; /* bit[16-31]: DRAM初始化状态寄存器 */
    } reg;
} SOC_SC_DRAM_LP_STATUS_UNION;
#endif
#define SOC_SC_DRAM_LP_STATUS_dfx_dmem_st_pwrup_START    (0)
#define SOC_SC_DRAM_LP_STATUS_dfx_dmem_st_pwrup_END      (15)
#define SOC_SC_DRAM_LP_STATUS_dfx_dmem_init_state_START  (16)
#define SOC_SC_DRAM_LP_STATUS_dfx_dmem_init_state_END    (31)


/*****************************************************************************
 struct               : SOC_SC_TAGRAM_LPC_DFX0_UNION
 struct description   : SC_TAGRAM_LPC_DFX0 Register structure definition
                        Address Offset:0x600C Initial:0x00000000 Width:32
 register description : TAGRAM低功耗状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_tmem_dyn_ds   : 1;  /* bit[0]   : 进入/退出动态低功耗状态 */
        unsigned int  dfx_tmem_lpc_busy : 1;  /* bit[1]   : TAGRAM_LPC模块的busy状态 */
        unsigned int  reserved          : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_TAGRAM_LPC_DFX0_UNION;
#endif
#define SOC_SC_TAGRAM_LPC_DFX0_dfx_tmem_dyn_ds_START    (0)
#define SOC_SC_TAGRAM_LPC_DFX0_dfx_tmem_dyn_ds_END      (0)
#define SOC_SC_TAGRAM_LPC_DFX0_dfx_tmem_lpc_busy_START  (1)
#define SOC_SC_TAGRAM_LPC_DFX0_dfx_tmem_lpc_busy_END    (1)


/*****************************************************************************
 struct               : SOC_SC_SFRAM_LPC_DFX0_UNION
 struct description   : SC_SFRAM_LPC_DFX0 Register structure definition
                        Address Offset:0x6010 Initial:0x00000000 Width:32
 register description : SFRAM低功耗状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_smem_dyn_ds   : 1;  /* bit[0]   : 进入/退出动态低功耗状态 */
        unsigned int  dfx_smem_lpc_busy : 1;  /* bit[1]   : SFRAM_LPC模块的busy状态 */
        unsigned int  reserved          : 30; /* bit[2-31]: 保留。 */
    } reg;
} SOC_SC_SFRAM_LPC_DFX0_UNION;
#endif
#define SOC_SC_SFRAM_LPC_DFX0_dfx_smem_dyn_ds_START    (0)
#define SOC_SC_SFRAM_LPC_DFX0_dfx_smem_dyn_ds_END      (0)
#define SOC_SC_SFRAM_LPC_DFX0_dfx_smem_lpc_busy_START  (1)
#define SOC_SC_SFRAM_LPC_DFX0_dfx_smem_lpc_busy_END    (1)


/*****************************************************************************
 struct               : SOC_SC_DRAM_LPC_DFX0_UNION
 struct description   : SC_DRAM_LPC_DFX0 Register structure definition
                        Address Offset:0x6014 Initial:0x0000000 Width:32
 register description : DRAM低功耗状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  dfx_dmem_dyn_ds   : 4;  /* bit[0-3] : 进入/退出动态低功耗状态 */
        unsigned int  dfx_dmem_lpc_busy : 1;  /* bit[4]   : DRAM_LPC模块的busy状态 */
        unsigned int  reserved          : 27; /* bit[5-31]: 保留。 */
    } reg;
} SOC_SC_DRAM_LPC_DFX0_UNION;
#endif
#define SOC_SC_DRAM_LPC_DFX0_dfx_dmem_dyn_ds_START    (0)
#define SOC_SC_DRAM_LPC_DFX0_dfx_dmem_dyn_ds_END      (3)
#define SOC_SC_DRAM_LPC_DFX0_dfx_dmem_lpc_busy_START  (4)
#define SOC_SC_DRAM_LPC_DFX0_dfx_dmem_lpc_busy_END    (4)


/*****************************************************************************
 struct               : SOC_SC_SMQ_STATUS_UNION
 struct description   : SC_SMQ_STATUS Register structure definition
                        Address Offset:0x6018 Initial:0x00000000 Width:32
 register description : SMQ状态寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  smq_mig_stat : 32; /* bit[0-31]: SF 部分way 搬移状态查询
                                                       bit[31] : 保留
                                                       bit[30:29] ： 大/中核一致性握手状态
                                                       bit[28:27] ： 小核L2一致性握手状态
                                                       bit[26:24] ： 状态机状态： 0x0： idle, 没有在搬移， 非0： 正在搬移
                                                       bit[23:16] ： 给LPC的上电指示，每bit表示1个way，0x1: 不可以进入DS，0x0: 可以进入DS
                                                       bit[15:8] ： SF可以分配驻留的way， 每个bit表示1个way， 0x1: 可以分配驻留，0x：不可以分配驻留
                                                       bit[7:0] : 各个SF way搬移完成状态，每个bit表示1个way， 0x1: 完成搬移，0x0：没有完成搬移 */
    } reg;
} SOC_SC_SMQ_STATUS_UNION;
#endif
#define SOC_SC_SMQ_STATUS_smq_mig_stat_START  (0)
#define SOC_SC_SMQ_STATUS_smq_mig_stat_END    (31)


/*****************************************************************************
 struct               : SOC_SC_GID_CFG_UNION
 struct description   : SC_GID_CFG Register structure definition
                        Address Offset:0xC000+(pgid_idx)*4 Initial:0x00 Width:32
 register description : PGID配置寄存器,业务master也可访问
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pgid_revisit_age      : 3;  /* bit[0-2]  : 备注：DRRIP AGE 驻留优先级从低到高为 7<6<5<4<3<2<1<0，age=7的cache line最容易被替换出cache
                                                                 
                                                                 SRRIP和BRRIP均有该配置，Revisit时，更新age到此优先级 */
        unsigned int  reserved_0            : 1;  /* bit[3]    : 保留 */
        unsigned int  pgid_initial_age0     : 3;  /* bit[4-6]  : BRRIP有该age配置：
                                                                 采用BRRIP，首次alloc驻留cache时，高概率更新age到此优先级，概率为63/64 */
        unsigned int  reserved_1            : 1;  /* bit[7]    : 保留 */
        unsigned int  pgid_initial_age1     : 3;  /* bit[8-10] : SRRIP和BRRIP均有该配置：
                                                                 采用SRRIP，alloc驻留cache时，更新age到此优先级
                                                                 采用BRRIP，alloc驻留cache时，低概率更新age到此优先级，概率为1/64 */
        unsigned int  reserved_2            : 1;  /* bit[11]   : 保留 */
        unsigned int  pgid_wr_policy        : 2;  /* bit[12-13]: 写操作驻留策略，仅对DRC模式有效：
                                                                 2’b00:write do not allocate
                                                                 2'b01:write allocate
                                                                 2'b10:write allocate with not refill
                                                                 2'b11:reserved */
        unsigned int  pgid_rd_policy        : 2;  /* bit[14-15]: 读操作驻留策略，仅对DRC模式有效：
                                                                 2’b00:read do not allocate
                                                                 2'b01:read allocate
                                                                 2'b10:read de-allocate with invalid
                                                                 2'b11:read de-allocate with clean&invalid */
        unsigned int  pgid_priority         : 2;  /* bit[16-17]: pgid_mode作为高位与该域段拼位，拼位后的priority用于最终的priority，cache line替换优先级优先级由低到高依次为3'b000->3'b001->3'b010->3'b011->3'b1xx； */
        unsigned int  pgid_self_replaceable : 1;  /* bit[18]   : 当达到quota_l/quota_h时，是否允许替换相同GID的cache line：
                                                                 0：不允许
                                                                 1：允许 */
        unsigned int  reserved_3            : 1;  /* bit[19]   : 保留 */
        unsigned int  pgid_drop             : 1;  /* bit[20]   : 当P-GID为设置为disable且drop=1时，属于该P-GID的dirty cacheline被替换时不回写DDR，数据直接丢弃 */
        unsigned int  pgid_drop_clr         : 1;  /* bit[21]   : pgid_drop clear信号 */
        unsigned int  pgid_drop_set         : 1;  /* bit[22]   : pgid_drop set信号 */
        unsigned int  reserved_4            : 1;  /* bit[23]   : 保留 */
        unsigned int  pgid_disable          : 1;  /* bit[24]   : 当P-GID被设置为disable时，属于该P-GID的cacheline将会被最优先替换
                                                                 1：disable
                                                                 0：enable */
        unsigned int  pgid_disable_clr      : 1;  /* bit[25]   : pgid_disable clear信号 */
        unsigned int  pgid_disable_set      : 1;  /* bit[26]   : pgid_disable set信号 */
        unsigned int  reserved_5            : 5;  /* bit[27-31]: 保留 */
    } reg;
} SOC_SC_GID_CFG_UNION;
#endif
#define SOC_SC_GID_CFG_pgid_revisit_age_START       (0)
#define SOC_SC_GID_CFG_pgid_revisit_age_END         (2)
#define SOC_SC_GID_CFG_pgid_initial_age0_START      (4)
#define SOC_SC_GID_CFG_pgid_initial_age0_END        (6)
#define SOC_SC_GID_CFG_pgid_initial_age1_START      (8)
#define SOC_SC_GID_CFG_pgid_initial_age1_END        (10)
#define SOC_SC_GID_CFG_pgid_wr_policy_START         (12)
#define SOC_SC_GID_CFG_pgid_wr_policy_END           (13)
#define SOC_SC_GID_CFG_pgid_rd_policy_START         (14)
#define SOC_SC_GID_CFG_pgid_rd_policy_END           (15)
#define SOC_SC_GID_CFG_pgid_priority_START          (16)
#define SOC_SC_GID_CFG_pgid_priority_END            (17)
#define SOC_SC_GID_CFG_pgid_self_replaceable_START  (18)
#define SOC_SC_GID_CFG_pgid_self_replaceable_END    (18)
#define SOC_SC_GID_CFG_pgid_drop_START              (20)
#define SOC_SC_GID_CFG_pgid_drop_END                (20)
#define SOC_SC_GID_CFG_pgid_drop_clr_START          (21)
#define SOC_SC_GID_CFG_pgid_drop_clr_END            (21)
#define SOC_SC_GID_CFG_pgid_drop_set_START          (22)
#define SOC_SC_GID_CFG_pgid_drop_set_END            (22)
#define SOC_SC_GID_CFG_pgid_disable_START           (24)
#define SOC_SC_GID_CFG_pgid_disable_END             (24)
#define SOC_SC_GID_CFG_pgid_disable_clr_START       (25)
#define SOC_SC_GID_CFG_pgid_disable_clr_END         (25)
#define SOC_SC_GID_CFG_pgid_disable_set_START       (26)
#define SOC_SC_GID_CFG_pgid_disable_set_END         (26)


/*****************************************************************************
 struct               : SOC_SC_GLB_SEC_REG_CTRL_UNION
 struct description   : GLB_SEC_REG_CTRL Register structure definition
                        Address Offset:0x8000+0x2010 Initial:0x00000000 Width:32
 register description : 全局安全region鉴权控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_glb_sec_rgn_byp : 1;  /* bit[0]   : 安全region的全局Bypass使能信号
                                                               1：Bypass安全region功能 
                                                               0：开启安全region功能 */
        unsigned int  reserved             : 31; /* bit[1-31]: reserved. */
    } reg;
} SOC_SC_GLB_SEC_REG_CTRL_UNION;
#endif
#define SOC_SC_GLB_SEC_REG_CTRL_ocfg_glb_sec_rgn_byp_START  (0)
#define SOC_SC_GLB_SEC_REG_CTRL_ocfg_glb_sec_rgn_byp_END    (0)


/*****************************************************************************
 struct               : SOC_SEC_RGN_LOCK_SET_UNION
 struct description   : SEC_RGN_LOCK_SET Register structure definition
                        Address Offset:0x8000+0x2014 Initial:0x0000 Width:32
 register description : 安全region LOCK加锁
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sec_rgn_lock_set : 16; /* bit[0-15] : SEC_RGN的LOCK加锁寄存器，写1使能LOCK加锁，每bit代表1个RGN */
        unsigned int  reserved         : 16; /* bit[16-31]: reserved. */
    } reg;
} SOC_SEC_RGN_LOCK_SET_UNION;
#endif
#define SOC_SEC_RGN_LOCK_SET_sec_rgn_lock_set_START  (0)
#define SOC_SEC_RGN_LOCK_SET_sec_rgn_lock_set_END    (15)


/*****************************************************************************
 struct               : SOC_SEC_RGN_LOCK_CLR_UNION
 struct description   : SEC_RGN_LOCK_CLR Register structure definition
                        Address Offset:0x8000+0x2018 Initial:0x0000 Width:32
 register description : 安全region LOCK解锁
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sec_rgn_lock_clr : 16; /* bit[0-15] : SEC_RGN的LOCK解锁寄存器，写1清除LOCK解锁，每bit代表1个RGN
                                                            
                                                            注意：只有MSPC可以解锁，且不支持写0xFFFF解锁，如需全解锁可拆分为2次操作，如0xFF和0xFF00 */
        unsigned int  reserved         : 16; /* bit[16-31]: reserved. */
    } reg;
} SOC_SEC_RGN_LOCK_CLR_UNION;
#endif
#define SOC_SEC_RGN_LOCK_CLR_sec_rgn_lock_clr_START  (0)
#define SOC_SEC_RGN_LOCK_CLR_sec_rgn_lock_clr_END    (15)


/*****************************************************************************
 struct               : SOC_SEC_RGN_LOCK_ST_UNION
 struct description   : SEC_RGN_LOCK_ST Register structure definition
                        Address Offset:0x8000+0x201C Initial:0x0000 Width:32
 register description : 安全region LOCK状态
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sec_rgn_lock : 16; /* bit[0-15] : 当前的SEC_RGN的LOCK状态，每bit代表1个RGN */
        unsigned int  reserved     : 16; /* bit[16-31]: reserved. */
    } reg;
} SOC_SEC_RGN_LOCK_ST_UNION;
#endif
#define SOC_SEC_RGN_LOCK_ST_sec_rgn_lock_START  (0)
#define SOC_SEC_RGN_LOCK_ST_sec_rgn_lock_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SEC_RGN_CTRL_UNION
 struct description   : SEC_RGN_CTRL Register structure definition
                        Address Offset:0x8000+0x2100+16*(S) Initial:0x0000 Width:32
 register description : 安全region相关控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_sec_rgn_en      : 1;  /* bit[0]    : 安全region使能信号
                                                                1：开启安全region功能 
                                                                0：不开启
                                                                软件约束：
                                                                golden region0是不允许访问的，通过配置region1~31采用白名单方式来做安全鉴权 */
        unsigned int  reserved_0           : 3;  /* bit[1-3]  : reserved */
        unsigned int  ocfg_sec_sp_rd       : 2;  /* bit[4-5]  : 可读访问的安全属性
                                                                bit0: 为1，表示非安全可读
                                                                bit1: 为1，表示安全可读 */
        unsigned int  ocfg_sec_sp_wr       : 2;  /* bit[6-7]  : 可写访问的安全属性
                                                                bit0: 为1，表示非安全可写
                                                                bit1: 为1，表示安全可写 */
        unsigned int  reserved_1           : 4;  /* bit[8-11] : reserved */
        unsigned int  ocfg_sec_mid_group   : 3;  /* bit[12-14]: 可读写访问的mid_group，即MID的高3bit等于mid_group时才允许读写访问 */
        unsigned int  ocfg_sec_mid_compare : 1;  /* bit[15-15]: SyncBuf通路的安全region中MID比较开关，除region 0外 */
        unsigned int  reserved_2           : 16; /* bit[16-31]: reserved. */
    } reg;
} SOC_SC_SEC_RGN_CTRL_UNION;
#endif
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_rgn_en_START       (0)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_rgn_en_END         (0)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_sp_rd_START        (4)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_sp_rd_END          (5)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_sp_wr_START        (6)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_sp_wr_END          (7)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_mid_group_START    (12)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_mid_group_END      (14)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_mid_compare_START  (15)
#define SOC_SC_SEC_RGN_CTRL_ocfg_sec_mid_compare_END    (15)


/*****************************************************************************
 struct               : SOC_SC_SEC_RGN_ADDR_CTRL_UNION
 struct description   : SEC_RGN_ADDR_CTRL Register structure definition
                        Address Offset:0x8000+0x2104+16*(S) Initial:0x00 Width:32
 register description : 安全region地址相关控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_sec_base_addr : 11; /* bit[0-10] : 安全Region的首地址，以4KB为粒度，即sec_region的起始地址为ocfg_sec_base_addr*4k
                                                              软件约束：
                                                              除golden region0外，mid_group相同的region地址范围不可重叠 */
        unsigned int  reserved_0         : 5;  /* bit[11-15]: reserved */
        unsigned int  ocfg_sec_top_addr  : 11; /* bit[16-26]: 安全Region的尾地址，以4KB为粒度，，即sec_region的结束地址为ocfg_sec_top_addr*4k+4k-1 */
        unsigned int  reserved_1         : 5;  /* bit[27-31]: reserved. */
    } reg;
} SOC_SC_SEC_RGN_ADDR_CTRL_UNION;
#endif
#define SOC_SC_SEC_RGN_ADDR_CTRL_ocfg_sec_base_addr_START  (0)
#define SOC_SC_SEC_RGN_ADDR_CTRL_ocfg_sec_base_addr_END    (10)
#define SOC_SC_SEC_RGN_ADDR_CTRL_ocfg_sec_top_addr_START   (16)
#define SOC_SC_SEC_RGN_ADDR_CTRL_ocfg_sec_top_addr_END     (26)


/*****************************************************************************
 struct               : SOC_SC_SEC_RGN_MID_CTRL_R_UNION
 struct description   : SEC_RGN_MID_CTRL_R Register structure definition
                        Address Offset:0x8000+0x2108+16*(S) Initial:0x00000000 Width:32
 register description : 安全region读MID相关控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_sec_mid_rd : 32; /* bit[0-31]: MID[7:5]为mid_group时，低5位共32个MID是否允许读访问的标识
                                                          bit0代表MID[4:0]=0，为1表示允许读访问，为0表示不允许读访问
                                                          ….
                                                          bit31代表MID[4:0]=31，为1表示允许读访问，为0表示不允许读访问 */
    } reg;
} SOC_SC_SEC_RGN_MID_CTRL_R_UNION;
#endif
#define SOC_SC_SEC_RGN_MID_CTRL_R_ocfg_sec_mid_rd_START  (0)
#define SOC_SC_SEC_RGN_MID_CTRL_R_ocfg_sec_mid_rd_END    (31)


/*****************************************************************************
 struct               : SOC_SC_SEC_RGN_MID_CTRL_W_UNION
 struct description   : SEC_RGN_MID_CTRL_W Register structure definition
                        Address Offset:0x8000+0x210C+16*(S) Initial:0x00000000 Width:32
 register description : 安全region写MID相关控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_sec_mid_wr : 32; /* bit[0-31]: MID[7:5]为mid_group时，低5位共32个MID是否允许写访问的标识
                                                          bit0代表MID[4:0]=0，为1表示允许写访问，为0表示不允许写访问
                                                          ….
                                                          bit31代表MID[4:0]=31，为1表示允许写访问，为0表示不允许写访问 */
    } reg;
} SOC_SC_SEC_RGN_MID_CTRL_W_UNION;
#endif
#define SOC_SC_SEC_RGN_MID_CTRL_W_ocfg_sec_mid_wr_START  (0)
#define SOC_SC_SEC_RGN_MID_CTRL_W_ocfg_sec_mid_wr_END    (31)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_UNION
 struct description   : SYNCBUF_ABNML_INT_S_GLB_MASK Register structure definition
                        Address Offset:0x8000+0x2230 Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_glb_mask_abnml_s : 1;  /* bit[0]   : Interrupt Signal Global Mask
                                                                       0：使能；
                                                                       1：禁止。
                                                                       
                                                                       说明：
                                                                       1.当有异常访问时，可上报中断并记录异常命令的相关信息；
                                                                       2.只能禁止中断输出，但相关寄存器还是会正常记录中断状态及异常命令信息。 */
        unsigned int  reserved                     : 31; /* bit[1-31]: reserved */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_int_syncbuf_glb_mask_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_GLB_MASK_int_syncbuf_glb_mask_abnml_s_END    (0)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_CLR_UNION
 struct description   : SYNCBUF_ABNML_INT_S_CLR Register structure definition
                        Address Offset:0x8000+0x2234 Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt clear register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_clr_abnml_s : 1;  /* bit[0]   : Interrupt Signal Global Mask，写1会引起中断状态寄存器清除。 */
        unsigned int  reserved                : 31; /* bit[1-31]: 保留。 */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_CLR_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_CLR_int_syncbuf_clr_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_CLR_int_syncbuf_clr_abnml_s_END    (0)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_MASK_UNION
 struct description   : SYNCBUF_ABNML_INT_S_MASK Register structure definition
                        Address Offset:0x8000+0x2238 Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_mask_abnml_s : 32; /* bit[0-31]: Interrupt Signal Mask
                                                                   0：使能；
                                                                   1：禁止。 */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_MASK_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_MASK_int_syncbuf_mask_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_MASK_int_syncbuf_mask_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_DIS_UNION
 struct description   : SYNCBUF_ABNML_INT_S_DIS Register structure definition
                        Address Offset:0x8000+0x223C Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt control register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_dis_abnml_s : 32; /* bit[0-31]: Interrupt Signal Disable
                                                                  0：使能；
                                                                  1：禁止。 */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_DIS_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_DIS_int_syncbuf_dis_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_DIS_int_syncbuf_dis_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_UNION
 struct description   : SYNCBUF_ABNML_INT_S_ORG_STATUS Register structure definition
                        Address Offset:0x8000+0x2240 Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_org_status_abnml_s : 32; /* bit[0-31]: ABNML_INT_S_ORG_STATUS */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_int_syncbuf_org_status_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_ORG_STATUS_int_syncbuf_org_status_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_UNION
 struct description   : SYNCBUF_ABNML_INT_S_MASK_STATUS Register structure definition
                        Address Offset:0x8000+0x2244 Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt status register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_mask_status_abnml_s : 32; /* bit[0-31]: ABNML_INT_S_MASK_STATUS */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_int_syncbuf_mask_status_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_MASK_STATUS_int_syncbuf_mask_status_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_TYPE_UNION
 struct description   : SYNCBUF_ABNML_INT_S_TYPE Register structure definition
                        Address Offset:0x8000+0x2248 Initial:0x0000000 Width:32
 register description : SYNCBUF secure abnormal interrupt type register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_type_abnml_s : 6;  /* bit[0-5] : ABNML_INT_NS Type */
        unsigned int  reserved                 : 26; /* bit[6-31]: 保留。 */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_TYPE_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_TYPE_int_syncbuf_type_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_TYPE_int_syncbuf_type_abnml_s_END    (5)


/*****************************************************************************
 struct               : SOC_SYNCBUF_ABNML_INT_S_INFO_UNION
 struct description   : SYNCBUF_ABNML_INT_S_INFO Register structure definition
                        Address Offset:0x8000+0x2250+(dfx_info_num)*0x4 Initial:0x00000000 Width:32
 register description : SYNCBUF secure abnormal interrupt info0 register.
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  int_syncbuf_info_abnml_s : 32; /* bit[0-31]: ABNML_INT_S info */
    } reg;
} SOC_SYNCBUF_ABNML_INT_S_INFO_UNION;
#endif
#define SOC_SYNCBUF_ABNML_INT_S_INFO_int_syncbuf_info_abnml_s_START  (0)
#define SOC_SYNCBUF_ABNML_INT_S_INFO_int_syncbuf_info_abnml_s_END    (31)


/*****************************************************************************
 struct               : SOC_GLB_REMAP_CTRL_UNION
 struct description   : GLB_REMAP_CTRL Register structure definition
                        Address Offset:0x8000+0x2400 Initial:0x00000000 Width:32
 register description : 全局的Remap使能控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_glb_remap_en : 1;  /* bit[0]   : Remap的全局使能信号
                                                            1：进行Remap，支持8M IPA到所有PA的地址映射，粒度512KB 
                                                            0：关闭Remap，8M地址的最高位不care，低位直接作为映射结果 */
        unsigned int  reserved          : 31; /* bit[1-31]: reserved. */
    } reg;
} SOC_GLB_REMAP_CTRL_UNION;
#endif
#define SOC_GLB_REMAP_CTRL_ocfg_glb_remap_en_START  (0)
#define SOC_GLB_REMAP_CTRL_ocfg_glb_remap_en_END    (0)


/*****************************************************************************
 struct               : SOC_SC_BC_ADDR_REMAP0_UNION
 struct description   : BC_ADDR_REMAP0 Register structure definition
                        Address Offset:0x8000+0x2500+4*(R) Initial:0x0 Width:32
 register description : 基于高位地址的remap控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ocfg_addr_remap_x0 : 5;  /* bit[0-4]  : 最高位是使能开关，IPA高位地址为4'bxx00时的remap值，以512KB为粒度 */
        unsigned int  reserved_0         : 3;  /* bit[5-7]  : reserved. */
        unsigned int  ocfg_addr_remap_x1 : 5;  /* bit[8-12] : 最高位是使能开关，IPA高位地址为4'bxx01时的remap值，以512KB为粒度 */
        unsigned int  reserved_1         : 3;  /* bit[13-15]: reserved. */
        unsigned int  ocfg_addr_remap_x2 : 5;  /* bit[16-20]: 最高位是使能开关，IPA高位地址为4'bxx10时的remap值，以512KB为粒度 */
        unsigned int  reserved_2         : 3;  /* bit[21-23]: reserved. */
        unsigned int  ocfg_addr_remap_x3 : 5;  /* bit[24-28]: 最高位是使能开关，IPA高位地址为4'bxx11时的remap值，以512KB为粒度
                                                              注：上面xx代表R(0~3), IPA高位地址指的是[22:19]的4比特，并将该区间替换为寄存器低4比特值。 */
        unsigned int  reserved_3         : 3;  /* bit[29-31]: reserved. */
    } reg;
} SOC_SC_BC_ADDR_REMAP0_UNION;
#endif
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x0_START  (0)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x0_END    (4)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x1_START  (8)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x1_END    (12)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x2_START  (16)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x2_END    (20)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x3_START  (24)
#define SOC_SC_BC_ADDR_REMAP0_ocfg_addr_remap_x3_END    (28)






/*****************************************************************************
  8 others
*****************************************************************************/



/*****************************************************************************
  9 global values
*****************************************************************************/



/*****************************************************************************
  10 global functions
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif

#endif /* end of SOC_interface.h */
