// Seed: 4087736212
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  defparam id_3.id_4 = 1;
  logic id_5;
  generate
    if (1)
      if (id_3) begin
        initial begin
          SystemTFIdentifier(1, 1);
        end
        assign id_5 = 1'b0;
      end else begin
        assign id_2[1] = id_5;
      end
  endgenerate
endmodule
