\begin{figure}[t!]
  \centering
%\includegraphics[width=.99\columnwidth]{F/sketches/cxl_read_write}
\includegraphics[width=\columnwidth]{F/sketches/cxl_read_write_hcl}
%\vspace{-4mm}
\vminten

\mycaption{fig-cxlreadwrite}{CXL Request Flow
    (\sec\ref{sec-bg})}{\newtxt{CPU cache misses and write-backs to
    addresses mapped to CXL devices are translated to requests on a CXL
    port by the HDM decoder. Intel measures the round-trip port latency
    to be 25ns.}}

\end{figure}


