{"path":"Revision/Que/PYQ/CD/media/Pasted image 20231207221447.png","text":"Load R1,b Load R2,Â¢c . ADD R1, R2 Div R1,3 r Load R2,d Add R1, R2 Load R2,a Sub R2,1 Mul R2, R1 hence minimum 2 registers required","libVersion":"0.2.3","langs":"eng"}