vhdtdtfi -lang verilog -prj CPU_19Bit_Draft1 -o C:/Verilog/CPU_19Bit_Draft1/Enco_16X4.tfi -lib work C:/Verilog/CPU_19Bit_Draft1//Enco_16X4.v -module Enco_16X4 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_19Bit_Draft1 -o C:/Verilog/CPU_19Bit_Draft1/Enco_16X4.tfi -lib work C:/Verilog/CPU_19Bit_Draft1//Enco_16X4.v -module Enco_16X4 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
