Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 23 00:47:19 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TFF_oneshot2_timing_summary_routed.rpt -pb TFF_oneshot2_timing_summary_routed.pb -rpx TFF_oneshot2_timing_summary_routed.rpx -warn_on_violation
| Design       : TFF_oneshot2
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            T_trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 5.421ns (58.221%)  route 3.890ns (41.779%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  t (IN)
                         net (fo=0)                   0.000     0.000    t
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  t_IBUF_inst/O
                         net (fo=3, routed)           2.216     3.740    t_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.152     3.892 r  T_trig_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     5.566    T_trig_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.745     9.310 r  T_trig_OBUF_inst/O
                         net (fo=0)                   0.000     9.310    T_trig
    M2                                                                r  T_trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 3.983ns (67.135%)  route 1.950ns (32.865%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg/Q
                         net (fo=2, routed)           1.950     2.406    q_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.527     5.933 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     5.933    q
    L4                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            T_reg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.984ns (67.375%)  route 1.929ns (32.625%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  T_reg_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  T_reg_reg/Q
                         net (fo=3, routed)           1.929     2.385    T_reg_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.528     5.914 r  T_reg_OBUF_inst/O
                         net (fo=0)                   0.000     5.914    T_reg
    M4                                                                r  T_reg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.425ns  (logic 1.648ns (37.244%)  route 2.777ns (62.756%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  t (IN)
                         net (fo=0)                   0.000     0.000    t
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  t_IBUF_inst/O
                         net (fo=3, routed)           2.216     3.740    t_IBUF
    SLICE_X85Y119        LUT3 (Prop_lut3_I1_O)        0.124     3.864 r  q_i_1/O
                         net (fo=1, routed)           0.561     4.425    q_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            T_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.537ns  (logic 1.601ns (45.267%)  route 1.936ns (54.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.213     2.690    rst_IBUF
    SLICE_X85Y113        LUT1 (Prop_lut1_I0_O)        0.124     2.814 f  T_reg_i_1/O
                         net (fo=2, routed)           0.723     3.537    T_reg_i_1_n_0
    SLICE_X85Y119        FDCE                                         f  T_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.537ns  (logic 1.601ns (45.267%)  route 1.936ns (54.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.213     2.690    rst_IBUF
    SLICE_X85Y113        LUT1 (Prop_lut1_I0_O)        0.124     2.814 f  T_reg_i_1/O
                         net (fo=2, routed)           0.723     3.537    T_reg_i_1_n_0
    SLICE_X85Y119        FDCE                                         f  q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            T_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.414ns  (logic 1.524ns (44.642%)  route 1.890ns (55.358%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  t (IN)
                         net (fo=0)                   0.000     0.000    t
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  t_IBUF_inst/O
                         net (fo=3, routed)           1.890     3.414    t_IBUF
    SLICE_X85Y119        FDCE                                         r  T_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.237%)  route 0.357ns (65.763%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  T_reg_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  T_reg_reg/Q
                         net (fo=3, routed)           0.170     0.311    T_reg_OBUF
    SLICE_X85Y119        LUT3 (Prop_lut3_I0_O)        0.045     0.356 r  q_i_1/O
                         net (fo=1, routed)           0.187     0.543    q_i_1_n_0
    SLICE_X85Y119        FDCE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            T_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.290ns (29.719%)  route 0.686ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.431     0.676    rst_IBUF
    SLICE_X85Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.721 f  T_reg_i_1/O
                         net (fo=2, routed)           0.255     0.976    T_reg_i_1_n_0
    SLICE_X85Y119        FDCE                                         f  T_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.290ns (29.719%)  route 0.686ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N8                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.431     0.676    rst_IBUF
    SLICE_X85Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.721 f  T_reg_i_1/O
                         net (fo=2, routed)           0.255     0.976    T_reg_i_1_n_0
    SLICE_X85Y119        FDCE                                         f  q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t
                            (input port)
  Destination:            T_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.291ns (27.794%)  route 0.757ns (72.206%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  t (IN)
                         net (fo=0)                   0.000     0.000    t
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  t_IBUF_inst/O
                         net (fo=3, routed)           0.757     1.048    t_IBUF
    SLICE_X85Y119        FDCE                                         r  T_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.369ns (74.004%)  route 0.481ns (25.996%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  q_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg/Q
                         net (fo=2, routed)           0.481     0.622    q_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.228     1.850 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.850    q
    L4                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            T_reg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.370ns (73.604%)  route 0.491ns (26.395%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  T_reg_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  T_reg_reg/Q
                         net (fo=3, routed)           0.491     0.632    T_reg_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.229     1.862 r  T_reg_OBUF_inst/O
                         net (fo=0)                   0.000     1.862    T_reg
    M4                                                                r  T_reg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            T_trig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.488ns (74.917%)  route 0.498ns (25.083%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE                         0.000     0.000 r  T_reg_reg/C
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  T_reg_reg/Q
                         net (fo=3, routed)           0.170     0.311    T_reg_OBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  T_trig_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     0.681    T_trig_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.305     1.987 r  T_trig_OBUF_inst/O
                         net (fo=0)                   0.000     1.987    T_trig
    M2                                                                r  T_trig (OUT)
  -------------------------------------------------------------------    -------------------





