#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56128d2f9570 .scope module, "adder" "adder" 2 24;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
o0x7f27537dc018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56128d2fb530_0 .net "a", 31 0, o0x7f27537dc018;  0 drivers
o0x7f27537dc048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56128d2fb630_0 .net "b", 31 0, o0x7f27537dc048;  0 drivers
v0x56128d2fadd0_0 .net "y", 31 0, L_0x56128d332640;  1 drivers
L_0x56128d332640 .arith/sum 32, o0x7f27537dc018, o0x7f27537dc048;
S_0x56128d2f7c10 .scope module, "testbench" "testbench" 3 5;
 .timescale 0 0;
v0x56128d3322e0_0 .var "clk", 0 0;
v0x56128d3323a0_0 .net "dataadr", 31 0, L_0x56128d3334e0;  1 drivers
v0x56128d332460_0 .net "memwrite", 0 0, L_0x56128d3327f0;  1 drivers
v0x56128d332500_0 .var "reset", 0 0;
v0x56128d3325a0_0 .net "writedata", 31 0, v0x56128d327ca0_0;  1 drivers
E_0x56128d2bd270 .event negedge, v0x56128d31dc20_0;
S_0x56128d31d6a0 .scope module, "dut" "top" 3 15, 4 7 0, S_0x56128d2f7c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "adr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x56128d331d00_0 .net "adr", 31 0, L_0x56128d3334e0;  alias, 1 drivers
v0x56128d331e70_0 .net "clk", 0 0, v0x56128d3322e0_0;  1 drivers
v0x56128d331f30_0 .net "memwrite", 0 0, L_0x56128d3327f0;  alias, 1 drivers
v0x56128d332060_0 .net "readdata", 31 0, L_0x56128d345ef0;  1 drivers
v0x56128d332100_0 .net "reset", 0 0, v0x56128d332500_0;  1 drivers
v0x56128d3321a0_0 .net "writedata", 31 0, v0x56128d327ca0_0;  alias, 1 drivers
S_0x56128d31d890 .scope module, "mem" "mem" 4 17, 5 8 0, S_0x56128d31d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x56128d345ef0 .functor BUFZ 32, L_0x56128d345db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56128d2faed0 .array "RAM", 0 63, 31 0;
v0x56128d301740_0 .net *"_s0", 31 0, L_0x56128d345db0;  1 drivers
v0x56128d3017e0_0 .net *"_s3", 29 0, L_0x56128d345e50;  1 drivers
v0x56128d296030_0 .net "a", 31 0, L_0x56128d3334e0;  alias, 1 drivers
v0x56128d31dc20_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d31dd30_0 .net "rd", 31 0, L_0x56128d345ef0;  alias, 1 drivers
v0x56128d31de10_0 .net "wd", 31 0, v0x56128d327ca0_0;  alias, 1 drivers
v0x56128d31def0_0 .net "we", 0 0, L_0x56128d3327f0;  alias, 1 drivers
E_0x56128d2b6a00 .event posedge, v0x56128d31dc20_0;
L_0x56128d345db0 .array/port v0x56128d2faed0, L_0x56128d345e50;
L_0x56128d345e50 .part L_0x56128d3334e0, 2, 30;
S_0x56128d31e050 .scope module, "mips" "mips" 4 14, 6 6 0, S_0x56128d31d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
v0x56128d321e00_0 .net "adr", 31 0, L_0x56128d3334e0;  alias, 1 drivers
v0x56128d330b30_0 .net "alucontrol", 2 0, v0x56128d31e750_0;  1 drivers
v0x56128d330bf0_0 .net "alusrca", 0 0, L_0x56128d332a60;  1 drivers
v0x56128d330c90_0 .net "alusrcb", 1 0, L_0x56128d332ed0;  1 drivers
v0x56128d330d30_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d330dd0_0 .net "funct", 5 0, L_0x56128d3333b0;  1 drivers
v0x56128d330e90_0 .net "iord", 0 0, L_0x56128d332be0;  1 drivers
v0x56128d330fc0_0 .net "irwrite", 0 0, L_0x56128d332890;  1 drivers
v0x56128d3310f0_0 .net "memtoreg", 0 0, L_0x56128d332c80;  1 drivers
v0x56128d3312b0_0 .net "memwrite", 0 0, L_0x56128d3327f0;  alias, 1 drivers
v0x56128d331350_0 .net "op", 5 0, L_0x56128d333260;  1 drivers
v0x56128d331410_0 .net "pcen", 0 0, L_0x56128d3331f0;  1 drivers
v0x56128d3314b0_0 .net "pcsrc", 1 0, L_0x56128d332fd0;  1 drivers
v0x56128d331600_0 .net "readdata", 31 0, L_0x56128d345ef0;  alias, 1 drivers
v0x56128d331750_0 .net "regdst", 0 0, L_0x56128d332e30;  1 drivers
v0x56128d331880_0 .net "regwrite", 0 0, L_0x56128d332930;  1 drivers
v0x56128d3319b0_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
v0x56128d331a50_0 .net "writedata", 31 0, v0x56128d327ca0_0;  alias, 1 drivers
v0x56128d331b10_0 .net "zero", 0 0, v0x56128d3260b0_0;  1 drivers
S_0x56128d31e2e0 .scope module, "c" "controller" 6 17, 6 29 0, S_0x56128d31e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x56128d333180 .functor AND 1, v0x56128d3260b0_0, L_0x56128d332b00, C4<1>, C4<1>;
L_0x56128d3331f0 .functor OR 1, L_0x56128d333180, L_0x56128d332750, C4<0>, C4<0>;
v0x56128d320b60_0 .net *"_s0", 0 0, L_0x56128d333180;  1 drivers
v0x56128d320c60_0 .net "alucontrol", 2 0, v0x56128d31e750_0;  alias, 1 drivers
v0x56128d320d50_0 .net "aluop", 1 0, L_0x56128d333070;  1 drivers
v0x56128d320e20_0 .net "alusrca", 0 0, L_0x56128d332a60;  alias, 1 drivers
v0x56128d320ec0_0 .net "alusrcb", 1 0, L_0x56128d332ed0;  alias, 1 drivers
v0x56128d320fb0_0 .net "branch", 0 0, L_0x56128d332b00;  1 drivers
v0x56128d321080_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d321170_0 .net "funct", 5 0, L_0x56128d3333b0;  alias, 1 drivers
v0x56128d321210_0 .net "iord", 0 0, L_0x56128d332be0;  alias, 1 drivers
v0x56128d3212e0_0 .net "irwrite", 0 0, L_0x56128d332890;  alias, 1 drivers
v0x56128d3213b0_0 .net "memtoreg", 0 0, L_0x56128d332c80;  alias, 1 drivers
v0x56128d321480_0 .net "memwrite", 0 0, L_0x56128d3327f0;  alias, 1 drivers
v0x56128d321520_0 .net "op", 5 0, L_0x56128d333260;  alias, 1 drivers
v0x56128d3215c0_0 .net "pcen", 0 0, L_0x56128d3331f0;  alias, 1 drivers
v0x56128d321660_0 .net "pcsrc", 1 0, L_0x56128d332fd0;  alias, 1 drivers
v0x56128d321730_0 .net "pcwrite", 0 0, L_0x56128d332750;  1 drivers
v0x56128d321800_0 .net "regdst", 0 0, L_0x56128d332e30;  alias, 1 drivers
v0x56128d3218d0_0 .net "regwrite", 0 0, L_0x56128d332930;  alias, 1 drivers
v0x56128d3219a0_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
v0x56128d321a70_0 .net "zero", 0 0, v0x56128d3260b0_0;  alias, 1 drivers
S_0x56128d31e4b0 .scope module, "ad" "aludec" 6 45, 6 144 0, S_0x56128d31e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x56128d31e750_0 .var "alucontrol", 2 0;
v0x56128d31e850_0 .net "aluop", 1 0, L_0x56128d333070;  alias, 1 drivers
v0x56128d31e930_0 .net "funct", 5 0, L_0x56128d3333b0;  alias, 1 drivers
E_0x56128d2b6c80 .event edge, v0x56128d31e850_0, v0x56128d31e930_0;
S_0x56128d31ea70 .scope module, "md" "maindec" 6 41, 6 52 0, S_0x56128d31e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x56128d31ec40 .param/l "ADDI" 0 6 78, C4<001000>;
P_0x56128d31ec80 .param/l "ADDIEX" 0 6 70, C4<1001>;
P_0x56128d31ecc0 .param/l "ADDIWB" 0 6 71, C4<1010>;
P_0x56128d31ed00 .param/l "BEQ" 0 6 77, C4<000100>;
P_0x56128d31ed40 .param/l "BEQEX" 0 6 69, C4<1000>;
P_0x56128d31ed80 .param/l "DECODE" 0 6 62, C4<0001>;
P_0x56128d31edc0 .param/l "FETCH" 0 6 61, C4<0000>;
P_0x56128d31ee00 .param/l "J" 0 6 79, C4<000010>;
P_0x56128d31ee40 .param/l "JEX" 0 6 72, C4<1011>;
P_0x56128d31ee80 .param/l "LW" 0 6 74, C4<100011>;
P_0x56128d31eec0 .param/l "MEMADR" 0 6 63, C4<0010>;
P_0x56128d31ef00 .param/l "MEMRD" 0 6 64, C4<0011>;
P_0x56128d31ef40 .param/l "MEMWB" 0 6 65, C4<0100>;
P_0x56128d31ef80 .param/l "MEMWR" 0 6 66, C4<0101>;
P_0x56128d31efc0 .param/l "RTYPE" 0 6 76, C4<000000>;
P_0x56128d31f000 .param/l "RTYPEEX" 0 6 67, C4<0110>;
P_0x56128d31f040 .param/l "RTYPEWB" 0 6 68, C4<0111>;
P_0x56128d31f080 .param/l "SW" 0 6 75, C4<101011>;
v0x56128d31f9d0_0 .net *"_s14", 14 0, v0x56128d31fed0_0;  1 drivers
v0x56128d31fad0_0 .net "aluop", 1 0, L_0x56128d333070;  alias, 1 drivers
v0x56128d31fb90_0 .net "alusrca", 0 0, L_0x56128d332a60;  alias, 1 drivers
v0x56128d31fc60_0 .net "alusrcb", 1 0, L_0x56128d332ed0;  alias, 1 drivers
v0x56128d31fd20_0 .net "branch", 0 0, L_0x56128d332b00;  alias, 1 drivers
v0x56128d31fe30_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d31fed0_0 .var "controls", 14 0;
v0x56128d31ff90_0 .net "iord", 0 0, L_0x56128d332be0;  alias, 1 drivers
v0x56128d320050_0 .net "irwrite", 0 0, L_0x56128d332890;  alias, 1 drivers
v0x56128d320110_0 .net "memtoreg", 0 0, L_0x56128d332c80;  alias, 1 drivers
v0x56128d3201d0_0 .net "memwrite", 0 0, L_0x56128d3327f0;  alias, 1 drivers
v0x56128d3202a0_0 .var "nextstate", 3 0;
v0x56128d320360_0 .net "op", 5 0, L_0x56128d333260;  alias, 1 drivers
v0x56128d320440_0 .net "pcsrc", 1 0, L_0x56128d332fd0;  alias, 1 drivers
v0x56128d320520_0 .net "pcwrite", 0 0, L_0x56128d332750;  alias, 1 drivers
v0x56128d3205e0_0 .net "regdst", 0 0, L_0x56128d332e30;  alias, 1 drivers
v0x56128d3206a0_0 .net "regwrite", 0 0, L_0x56128d332930;  alias, 1 drivers
v0x56128d320760_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
v0x56128d320820_0 .var "state", 3 0;
E_0x56128d2b6ea0 .event edge, v0x56128d320820_0;
E_0x56128d307bf0 .event edge, v0x56128d320820_0, v0x56128d320360_0;
E_0x56128d31f970 .event posedge, v0x56128d320760_0, v0x56128d31dc20_0;
L_0x56128d332750 .part v0x56128d31fed0_0, 14, 1;
L_0x56128d3327f0 .part v0x56128d31fed0_0, 13, 1;
L_0x56128d332890 .part v0x56128d31fed0_0, 12, 1;
L_0x56128d332930 .part v0x56128d31fed0_0, 11, 1;
L_0x56128d332a60 .part v0x56128d31fed0_0, 10, 1;
L_0x56128d332b00 .part v0x56128d31fed0_0, 9, 1;
L_0x56128d332be0 .part v0x56128d31fed0_0, 8, 1;
L_0x56128d332c80 .part v0x56128d31fed0_0, 7, 1;
L_0x56128d332e30 .part v0x56128d31fed0_0, 6, 1;
L_0x56128d332ed0 .part v0x56128d31fed0_0, 4, 2;
L_0x56128d332fd0 .part v0x56128d31fed0_0, 2, 2;
L_0x56128d333070 .part v0x56128d31fed0_0, 0, 2;
S_0x56128d321c10 .scope module, "dp" "datapath" 6 21, 6 162 0, S_0x56128d31e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pcen"
    .port_info 3 /INPUT 1 "irwrite"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /INPUT 1 "alusrca"
    .port_info 6 /INPUT 1 "iord"
    .port_info 7 /INPUT 1 "memtoreg"
    .port_info 8 /INPUT 1 "regdst"
    .port_info 9 /INPUT 2 "alusrcb"
    .port_info 10 /INPUT 2 "pcsrc"
    .port_info 11 /INPUT 3 "alucontrol"
    .port_info 12 /OUTPUT 6 "op"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 1 "zero"
    .port_info 15 /OUTPUT 32 "adr"
    .port_info 16 /OUTPUT 32 "writedata"
    .port_info 17 /INPUT 32 "readdata"
v0x56128d32e880_0 .net *"_s17", 3 0, L_0x56128d3459e0;  1 drivers
v0x56128d32e980_0 .net *"_s19", 25 0, L_0x56128d345ad0;  1 drivers
L_0x7f27537932e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56128d32ea60_0 .net/2u *"_s20", 1 0, L_0x7f27537932e8;  1 drivers
v0x56128d32eb20_0 .net "a", 31 0, v0x56128d327550_0;  1 drivers
v0x56128d32ec30_0 .net "adr", 31 0, L_0x56128d3334e0;  alias, 1 drivers
v0x56128d32ed90_0 .net "alucontrol", 2 0, v0x56128d31e750_0;  alias, 1 drivers
v0x56128d32ee50_0 .net "aluout", 31 0, v0x56128d326e80_0;  1 drivers
v0x56128d32ef10_0 .net "aluresult", 31 0, L_0x56128d345330;  1 drivers
v0x56128d32efd0_0 .net "alusrca", 0 0, L_0x56128d332a60;  alias, 1 drivers
v0x56128d32f070_0 .net "alusrcb", 1 0, L_0x56128d332ed0;  alias, 1 drivers
v0x56128d32f130_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d32f1d0_0 .net "data", 31 0, v0x56128d3283d0_0;  1 drivers
v0x56128d32f290_0 .net "funct", 5 0, L_0x56128d3333b0;  alias, 1 drivers
v0x56128d32f350_0 .net "instr", 31 0, v0x56128d3291f0_0;  1 drivers
v0x56128d32f410_0 .net "iord", 0 0, L_0x56128d332be0;  alias, 1 drivers
v0x56128d32f4b0_0 .net "irwrite", 0 0, L_0x56128d332890;  alias, 1 drivers
v0x56128d32f550_0 .net "memtoreg", 0 0, L_0x56128d332c80;  alias, 1 drivers
v0x56128d32f700_0 .net "op", 5 0, L_0x56128d333260;  alias, 1 drivers
v0x56128d32f7f0_0 .net "pc", 31 0, v0x56128d32a690_0;  1 drivers
v0x56128d32f8b0_0 .net "pcen", 0 0, L_0x56128d3331f0;  alias, 1 drivers
v0x56128d32f9a0_0 .net "pcnext", 31 0, L_0x56128d3456f0;  1 drivers
v0x56128d32fab0_0 .net "pcsrc", 1 0, L_0x56128d332fd0;  alias, 1 drivers
v0x56128d32fb70_0 .net "rd1", 31 0, L_0x56128d343c30;  1 drivers
v0x56128d32fc80_0 .net "rd2", 31 0, L_0x56128d344130;  1 drivers
v0x56128d32fd90_0 .net "readdata", 31 0, L_0x56128d345ef0;  alias, 1 drivers
v0x56128d32fe50_0 .net "regdst", 0 0, L_0x56128d332e30;  alias, 1 drivers
v0x56128d32fef0_0 .net "regwrite", 0 0, L_0x56128d332930;  alias, 1 drivers
v0x56128d32ff90_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
v0x56128d330140_0 .net "signimm", 31 0, L_0x56128d344a10;  1 drivers
v0x56128d330200_0 .net "signimmsh", 31 0, L_0x56128d344bf0;  1 drivers
v0x56128d330310_0 .net "srca", 31 0, L_0x56128d344ce0;  1 drivers
v0x56128d3303d0_0 .net "srcb", 31 0, v0x56128d32dfe0_0;  1 drivers
v0x56128d330490_0 .net "wd3", 31 0, L_0x56128d333900;  1 drivers
v0x56128d3305a0_0 .net "writedata", 31 0, v0x56128d327ca0_0;  alias, 1 drivers
v0x56128d330660_0 .net "writereg", 4 0, L_0x56128d333650;  1 drivers
v0x56128d330770_0 .net "zero", 0 0, v0x56128d3260b0_0;  alias, 1 drivers
L_0x56128d333260 .part v0x56128d3291f0_0, 26, 6;
L_0x56128d3333b0 .part v0x56128d3291f0_0, 0, 6;
L_0x56128d333730 .part v0x56128d3291f0_0, 16, 5;
L_0x56128d333860 .part v0x56128d3291f0_0, 11, 5;
L_0x56128d3442c0 .part v0x56128d3291f0_0, 21, 5;
L_0x56128d344360 .part v0x56128d3291f0_0, 16, 5;
L_0x56128d344ab0 .part v0x56128d3291f0_0, 0, 16;
L_0x56128d3459e0 .part v0x56128d32a690_0, 28, 4;
L_0x56128d345ad0 .part v0x56128d3291f0_0, 0, 26;
L_0x56128d345b70 .concat [ 2 26 4 0], L_0x7f27537932e8, L_0x56128d345ad0, L_0x56128d3459e0;
S_0x56128d322060 .scope module, "adrmux" "mux2" 6 189, 2 68 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x56128d322230 .param/l "WIDTH" 0 2 68, +C4<00000000000000000000000000100000>;
v0x56128d322330_0 .net "d0", 31 0, v0x56128d32a690_0;  alias, 1 drivers
v0x56128d322430_0 .net "d1", 31 0, v0x56128d326e80_0;  alias, 1 drivers
v0x56128d322510_0 .net "s", 0 0, L_0x56128d332be0;  alias, 1 drivers
v0x56128d322630_0 .net "y", 31 0, L_0x56128d3334e0;  alias, 1 drivers
L_0x56128d3334e0 .functor MUXZ 32, v0x56128d32a690_0, v0x56128d326e80_0, L_0x56128d332be0, C4<>;
S_0x56128d322760 .scope module, "alu" "alu" 6 206, 7 109 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "cero"
v0x56128d3261a0_0 .net "a", 31 0, L_0x56128d344ce0;  alias, 1 drivers
v0x56128d3262f0_0 .net "arithout", 31 0, L_0x56128d345090;  1 drivers
v0x56128d326440_0 .net "b", 31 0, v0x56128d32dfe0_0;  alias, 1 drivers
v0x56128d3265a0_0 .net "cero", 0 0, v0x56128d3260b0_0;  alias, 1 drivers
v0x56128d326640_0 .net "logicout", 31 0, v0x56128d325ad0_0;  1 drivers
v0x56128d326700_0 .net "op", 2 0, v0x56128d31e750_0;  alias, 1 drivers
v0x56128d326850_0 .net "result", 31 0, L_0x56128d345330;  alias, 1 drivers
L_0x56128d3453d0 .part v0x56128d31e750_0, 1, 1;
S_0x56128d322950 .scope module, "a_block" "a_part" 7 123, 7 58 0, S_0x56128d322760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "arithout"
v0x56128d324ba0_0 .net "a", 31 0, L_0x56128d344ce0;  alias, 1 drivers
v0x56128d324cb0_0 .net "addout", 31 0, v0x56128d3232c0_0;  1 drivers
v0x56128d324d70_0 .net "arithout", 31 0, L_0x56128d345090;  alias, 1 drivers
v0x56128d324e10_0 .net "b", 31 0, v0x56128d32dfe0_0;  alias, 1 drivers
v0x56128d324f20_0 .net "op", 2 0, v0x56128d31e750_0;  alias, 1 drivers
L_0x56128d344ff0 .part v0x56128d31e750_0, 2, 1;
L_0x56128d345180 .part v0x56128d31e750_0, 0, 1;
S_0x56128d322b50 .scope module, "first_adder_substractor" "adder_substractor" 7 69, 7 25 0, S_0x56128d322950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
L_0x56128d344e20 .functor NOT 32, v0x56128d32dfe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56128d323a40_0 .net "a", 31 0, L_0x56128d344ce0;  alias, 1 drivers
v0x56128d323b20_0 .net "b", 31 0, v0x56128d32dfe0_0;  alias, 1 drivers
v0x56128d323bf0_0 .net "con", 31 0, L_0x56128d344d80;  1 drivers
v0x56128d323d10_0 .net "s", 0 0, L_0x56128d344ff0;  1 drivers
v0x56128d323e00_0 .net "y", 31 0, v0x56128d3232c0_0;  alias, 1 drivers
S_0x56128d322d70 .scope module, "first_adder" "Adder" 7 36, 7 1 0, S_0x56128d322b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x56128d323010_0 .net "a", 31 0, L_0x56128d344ce0;  alias, 1 drivers
v0x56128d323110_0 .net "b", 31 0, L_0x56128d344d80;  alias, 1 drivers
v0x56128d3231f0_0 .net "s", 0 0, L_0x56128d344ff0;  alias, 1 drivers
v0x56128d3232c0_0 .var "y", 31 0;
E_0x56128d322f90 .event edge, v0x56128d3231f0_0, v0x56128d323010_0, v0x56128d323110_0;
S_0x56128d323450 .scope module, "first_mux" "mux2x1" 7 35, 7 17 0, S_0x56128d322b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x56128d323640_0 .net "a", 31 0, v0x56128d32dfe0_0;  alias, 1 drivers
v0x56128d323720_0 .net "b", 31 0, L_0x56128d344e20;  1 drivers
v0x56128d323800_0 .net "s", 0 0, L_0x56128d344ff0;  alias, 1 drivers
v0x56128d323900_0 .net "y", 31 0, L_0x56128d344d80;  alias, 1 drivers
L_0x56128d344d80 .functor MUXZ 32, v0x56128d32dfe0_0, L_0x56128d344e20, L_0x56128d344ff0, C4<>;
S_0x56128d323f50 .scope module, "first_stl" "stl" 7 70, 7 40 0, S_0x56128d322950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /OUTPUT 32 "y"
v0x56128d324810_0 .net "a", 31 0, v0x56128d3232c0_0;  alias, 1 drivers
v0x56128d3248f0_0 .var "extend", 31 0;
v0x56128d3249b0_0 .net "s", 0 0, L_0x56128d345180;  1 drivers
v0x56128d324ab0_0 .net "y", 31 0, L_0x56128d345090;  alias, 1 drivers
E_0x56128d324190 .event edge, v0x56128d3232c0_0;
S_0x56128d324210 .scope module, "first_mux" "mux2x1" 7 54, 7 17 0, S_0x56128d323f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x56128d324400_0 .net "a", 31 0, v0x56128d3232c0_0;  alias, 1 drivers
v0x56128d324530_0 .net "b", 31 0, v0x56128d3248f0_0;  1 drivers
v0x56128d324610_0 .net "s", 0 0, L_0x56128d345180;  alias, 1 drivers
v0x56128d3246b0_0 .net "y", 31 0, L_0x56128d345090;  alias, 1 drivers
L_0x56128d345090 .functor MUXZ 32, v0x56128d3232c0_0, v0x56128d3248f0_0, L_0x56128d345180, C4<>;
S_0x56128d325100 .scope module, "answer" "mux2x1" 7 127, 7 17 0, S_0x56128d322760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
v0x56128d3252f0_0 .net "a", 31 0, v0x56128d325ad0_0;  alias, 1 drivers
v0x56128d3253d0_0 .net "b", 31 0, L_0x56128d345090;  alias, 1 drivers
v0x56128d325490_0 .net "s", 0 0, L_0x56128d3453d0;  1 drivers
v0x56128d325530_0 .net "y", 31 0, L_0x56128d345330;  alias, 1 drivers
L_0x56128d345330 .functor MUXZ 32, v0x56128d325ad0_0, L_0x56128d345090, L_0x56128d3453d0, C4<>;
S_0x56128d325690 .scope module, "l_block" "l_part" 7 125, 7 73 0, S_0x56128d322760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 32 "logicout"
v0x56128d325930_0 .net "a", 31 0, L_0x56128d344ce0;  alias, 1 drivers
v0x56128d325a10_0 .net "b", 31 0, v0x56128d32dfe0_0;  alias, 1 drivers
v0x56128d325ad0_0 .var "logicout", 31 0;
v0x56128d325bd0_0 .net "op", 2 0, v0x56128d31e750_0;  alias, 1 drivers
E_0x56128d3258d0 .event edge, v0x56128d31e750_0, v0x56128d323010_0, v0x56128d323640_0;
S_0x56128d325d20 .scope module, "z_block" "cero" 7 128, 7 93 0, S_0x56128d322760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "y"
v0x56128d325fd0_0 .net "a", 31 0, L_0x56128d345330;  alias, 1 drivers
v0x56128d3260b0_0 .var "y", 0 0;
E_0x56128d325f50 .event edge, v0x56128d325530_0;
S_0x56128d3269b0 .scope module, "alureg" "flopr" 6 207, 2 43 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x56128d326b80 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x56128d326d20_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d326dc0_0 .net "d", 31 0, L_0x56128d345330;  alias, 1 drivers
v0x56128d326e80_0 .var "q", 31 0;
v0x56128d326f50_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
S_0x56128d3270a0 .scope module, "areg" "flopr" 6 201, 2 43 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x56128d327270 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x56128d3273b0_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d327470_0 .net "d", 31 0, L_0x56128d343c30;  alias, 1 drivers
v0x56128d327550_0 .var "q", 31 0;
v0x56128d327640_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
S_0x56128d327790 .scope module, "breg" "flopr" 6 202, 2 43 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x56128d327960 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x56128d327b00_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d327bc0_0 .net "d", 31 0, L_0x56128d344130;  alias, 1 drivers
v0x56128d327ca0_0 .var "q", 31 0;
v0x56128d327da0_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
S_0x56128d327ed0 .scope module, "datareg" "flopr" 6 191, 2 43 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x56128d328050 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000100000>;
v0x56128d328220_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d3282e0_0 .net "d", 31 0, L_0x56128d345ef0;  alias, 1 drivers
v0x56128d3283d0_0 .var "q", 31 0;
v0x56128d3284a0_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
S_0x56128d3285f0 .scope module, "immshifted" "sl2" 6 199, 2 30 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x56128d328820_0 .net *"_s1", 29 0, L_0x56128d344b50;  1 drivers
L_0x7f2753793258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56128d328920_0 .net/2u *"_s2", 1 0, L_0x7f2753793258;  1 drivers
v0x56128d328a00_0 .net "a", 31 0, L_0x56128d344a10;  alias, 1 drivers
v0x56128d328ac0_0 .net "y", 31 0, L_0x56128d344bf0;  alias, 1 drivers
L_0x56128d344b50 .part L_0x56128d344a10, 0, 30;
L_0x56128d344bf0 .concat [ 2 30 0 0], L_0x7f2753793258, L_0x56128d344b50;
S_0x56128d328c00 .scope module, "instrreg" "flopenr" 6 190, 2 55 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x56128d328dd0 .param/l "WIDTH" 0 2 55, +C4<00000000000000000000000000100000>;
v0x56128d328f50_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d328ff0_0 .net "d", 31 0, L_0x56128d345ef0;  alias, 1 drivers
v0x56128d329100_0 .net "en", 0 0, L_0x56128d332890;  alias, 1 drivers
v0x56128d3291f0_0 .var "q", 31 0;
v0x56128d3292b0_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
S_0x56128d329440 .scope module, "pcmux" "mux3" 6 208, 2 76 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 2 "s"
    .port_info 4 /OUTPUT 32 "y"
P_0x56128d327910 .param/l "WIDTH" 0 2 76, +C4<00000000000000000000000000100000>;
v0x56128d329770_0 .net *"_s1", 0 0, L_0x56128d3454c0;  1 drivers
v0x56128d329870_0 .net *"_s3", 0 0, L_0x56128d345560;  1 drivers
v0x56128d329950_0 .net *"_s4", 31 0, L_0x56128d345600;  1 drivers
v0x56128d329a40_0 .net "d0", 31 0, L_0x56128d345330;  alias, 1 drivers
v0x56128d329b00_0 .net "d1", 31 0, v0x56128d326e80_0;  alias, 1 drivers
v0x56128d329c10_0 .net "d2", 31 0, L_0x56128d345b70;  1 drivers
v0x56128d329cf0_0 .net "s", 1 0, L_0x56128d332fd0;  alias, 1 drivers
v0x56128d329e00_0 .net "y", 31 0, L_0x56128d3456f0;  alias, 1 drivers
L_0x56128d3454c0 .part L_0x56128d332fd0, 1, 1;
L_0x56128d345560 .part L_0x56128d332fd0, 0, 1;
L_0x56128d345600 .functor MUXZ 32, L_0x56128d345330, v0x56128d326e80_0, L_0x56128d345560, C4<>;
L_0x56128d3456f0 .delay 32 (1,1,1) L_0x56128d3456f0/d;
L_0x56128d3456f0/d .functor MUXZ 32, L_0x56128d345600, L_0x56128d345b70, L_0x56128d3454c0, C4<>;
S_0x56128d329f80 .scope module, "pcreg" "flopenr" 6 188, 2 55 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x56128d32a150 .param/l "WIDTH" 0 2 55, +C4<00000000000000000000000000100000>;
v0x56128d32a300_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d32a4d0_0 .net "d", 31 0, L_0x56128d3456f0;  alias, 1 drivers
v0x56128d32a590_0 .net "en", 0 0, L_0x56128d3331f0;  alias, 1 drivers
v0x56128d32a690_0 .var "q", 31 0;
v0x56128d32a760_0 .net "reset", 0 0, v0x56128d332500_0;  alias, 1 drivers
S_0x56128d32a890 .scope module, "rega3mux" "mux2" 6 193, 2 68 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x56128d32aa60 .param/l "WIDTH" 0 2 68, +C4<00000000000000000000000000000101>;
v0x56128d32aba0_0 .net "d0", 4 0, L_0x56128d333730;  1 drivers
v0x56128d32aca0_0 .net "d1", 4 0, L_0x56128d333860;  1 drivers
v0x56128d32ad80_0 .net "s", 0 0, L_0x56128d332e30;  alias, 1 drivers
v0x56128d32aea0_0 .net "y", 4 0, L_0x56128d333650;  alias, 1 drivers
L_0x56128d333650 .functor MUXZ 5, L_0x56128d333730, L_0x56128d333860, L_0x56128d332e30, C4<>;
S_0x56128d32afe0 .scope module, "regf" "regfile" 6 195, 2 4 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x56128d32b2d0_0 .net *"_s0", 31 0, L_0x56128d3339a0;  1 drivers
v0x56128d32b3d0_0 .net *"_s10", 6 0, L_0x56128d343b90;  1 drivers
L_0x7f27537930a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56128d32b4b0_0 .net *"_s13", 1 0, L_0x7f27537930a8;  1 drivers
L_0x7f27537930f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56128d32b570_0 .net/2u *"_s14", 31 0, L_0x7f27537930f0;  1 drivers
v0x56128d32b650_0 .net *"_s18", 31 0, L_0x56128d343cd0;  1 drivers
L_0x7f2753793138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56128d32b780_0 .net *"_s21", 26 0, L_0x7f2753793138;  1 drivers
L_0x7f2753793180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56128d32b860_0 .net/2u *"_s22", 31 0, L_0x7f2753793180;  1 drivers
v0x56128d32b940_0 .net *"_s24", 0 0, L_0x56128d343dc0;  1 drivers
v0x56128d32ba00_0 .net *"_s26", 31 0, L_0x56128d343f00;  1 drivers
v0x56128d32bae0_0 .net *"_s28", 6 0, L_0x56128d343fa0;  1 drivers
L_0x7f2753793018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56128d32bbc0_0 .net *"_s3", 26 0, L_0x7f2753793018;  1 drivers
L_0x7f27537931c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56128d32bca0_0 .net *"_s31", 1 0, L_0x7f27537931c8;  1 drivers
L_0x7f2753793210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56128d32bd80_0 .net/2u *"_s32", 31 0, L_0x7f2753793210;  1 drivers
L_0x7f2753793060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56128d32be60_0 .net/2u *"_s4", 31 0, L_0x7f2753793060;  1 drivers
v0x56128d32bf40_0 .net *"_s6", 0 0, L_0x56128d343a50;  1 drivers
v0x56128d32c000_0 .net *"_s8", 31 0, L_0x56128d343af0;  1 drivers
v0x56128d32c0e0_0 .net "clk", 0 0, v0x56128d3322e0_0;  alias, 1 drivers
v0x56128d32c290_0 .net "ra1", 4 0, L_0x56128d3442c0;  1 drivers
v0x56128d32c370_0 .net "ra2", 4 0, L_0x56128d344360;  1 drivers
v0x56128d32c450_0 .net "rd1", 31 0, L_0x56128d343c30;  alias, 1 drivers
v0x56128d32c510_0 .net "rd2", 31 0, L_0x56128d344130;  alias, 1 drivers
v0x56128d32c5e0 .array "rf", 0 31, 31 0;
v0x56128d32c680_0 .net "wa3", 4 0, L_0x56128d333650;  alias, 1 drivers
v0x56128d32c770_0 .net "wd3", 31 0, L_0x56128d333900;  alias, 1 drivers
v0x56128d32c830_0 .net "we3", 0 0, L_0x56128d332930;  alias, 1 drivers
L_0x56128d3339a0 .concat [ 5 27 0 0], L_0x56128d3442c0, L_0x7f2753793018;
L_0x56128d343a50 .cmp/ne 32, L_0x56128d3339a0, L_0x7f2753793060;
L_0x56128d343af0 .array/port v0x56128d32c5e0, L_0x56128d343b90;
L_0x56128d343b90 .concat [ 5 2 0 0], L_0x56128d3442c0, L_0x7f27537930a8;
L_0x56128d343c30 .functor MUXZ 32, L_0x7f27537930f0, L_0x56128d343af0, L_0x56128d343a50, C4<>;
L_0x56128d343cd0 .concat [ 5 27 0 0], L_0x56128d344360, L_0x7f2753793138;
L_0x56128d343dc0 .cmp/ne 32, L_0x56128d343cd0, L_0x7f2753793180;
L_0x56128d343f00 .array/port v0x56128d32c5e0, L_0x56128d343fa0;
L_0x56128d343fa0 .concat [ 5 2 0 0], L_0x56128d344360, L_0x7f27537931c8;
L_0x56128d344130 .functor MUXZ 32, L_0x7f2753793210, L_0x56128d343f00, L_0x56128d343dc0, C4<>;
S_0x56128d32ca20 .scope module, "se" "signext" 6 198, 2 37 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x56128d32cc00_0 .net *"_s1", 0 0, L_0x56128d344440;  1 drivers
v0x56128d32cd00_0 .net *"_s2", 15 0, L_0x56128d3444e0;  1 drivers
v0x56128d32cde0_0 .net "a", 15 0, L_0x56128d344ab0;  1 drivers
v0x56128d32cea0_0 .net "y", 31 0, L_0x56128d344a10;  alias, 1 drivers
L_0x56128d344440 .part L_0x56128d344ab0, 15, 1;
LS_0x56128d3444e0_0_0 .concat [ 1 1 1 1], L_0x56128d344440, L_0x56128d344440, L_0x56128d344440, L_0x56128d344440;
LS_0x56128d3444e0_0_4 .concat [ 1 1 1 1], L_0x56128d344440, L_0x56128d344440, L_0x56128d344440, L_0x56128d344440;
LS_0x56128d3444e0_0_8 .concat [ 1 1 1 1], L_0x56128d344440, L_0x56128d344440, L_0x56128d344440, L_0x56128d344440;
LS_0x56128d3444e0_0_12 .concat [ 1 1 1 1], L_0x56128d344440, L_0x56128d344440, L_0x56128d344440, L_0x56128d344440;
L_0x56128d3444e0 .concat [ 4 4 4 4], LS_0x56128d3444e0_0_0, LS_0x56128d3444e0_0_4, LS_0x56128d3444e0_0_8, LS_0x56128d3444e0_0_12;
L_0x56128d344a10 .concat [ 16 16 0 0], L_0x56128d344ab0, L_0x56128d3444e0;
S_0x56128d32cfd0 .scope module, "srcamux" "mux2" 6 203, 2 68 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x56128d32d1a0 .param/l "WIDTH" 0 2 68, +C4<00000000000000000000000000100000>;
v0x56128d32d310_0 .net "d0", 31 0, v0x56128d32a690_0;  alias, 1 drivers
v0x56128d32d420_0 .net "d1", 31 0, v0x56128d327550_0;  alias, 1 drivers
v0x56128d32d4e0_0 .net "s", 0 0, L_0x56128d332a60;  alias, 1 drivers
v0x56128d32d600_0 .net "y", 31 0, L_0x56128d344ce0;  alias, 1 drivers
L_0x56128d344ce0 .functor MUXZ 32, v0x56128d32a690_0, v0x56128d327550_0, L_0x56128d332a60, C4<>;
S_0x56128d32d700 .scope module, "srcbmux" "mux4" 6 204, 2 84 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 32 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 32 "y"
P_0x56128d32d8d0 .param/l "WIDTH" 0 2 84, +C4<00000000000000000000000000100000>;
v0x56128d32dae0_0 .net "d0", 31 0, v0x56128d327ca0_0;  alias, 1 drivers
L_0x7f27537932a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56128d32dc10_0 .net "d1", 31 0, L_0x7f27537932a0;  1 drivers
v0x56128d32dcf0_0 .net "d2", 31 0, L_0x56128d344a10;  alias, 1 drivers
v0x56128d32dde0_0 .net "d3", 31 0, L_0x56128d344bf0;  alias, 1 drivers
v0x56128d32dea0_0 .net "s", 1 0, L_0x56128d332ed0;  alias, 1 drivers
v0x56128d32dfe0_0 .var "y", 31 0;
E_0x56128d32da50/0 .event edge, v0x56128d31fc60_0, v0x56128d31de10_0, v0x56128d32dc10_0, v0x56128d328a00_0;
E_0x56128d32da50/1 .event edge, v0x56128d328ac0_0;
E_0x56128d32da50 .event/or E_0x56128d32da50/0, E_0x56128d32da50/1;
S_0x56128d32e1a0 .scope module, "wdmux" "mux2" 6 194, 2 68 0, S_0x56128d321c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x56128d32e370 .param/l "WIDTH" 0 2 68, +C4<00000000000000000000000000100000>;
v0x56128d32e480_0 .net "d0", 31 0, v0x56128d326e80_0;  alias, 1 drivers
v0x56128d32e560_0 .net "d1", 31 0, v0x56128d3283d0_0;  alias, 1 drivers
v0x56128d32e650_0 .net "s", 0 0, L_0x56128d332c80;  alias, 1 drivers
v0x56128d32e770_0 .net "y", 31 0, L_0x56128d333900;  alias, 1 drivers
L_0x56128d333900 .functor MUXZ 32, v0x56128d326e80_0, v0x56128d3283d0_0, L_0x56128d332c80, C4<>;
    .scope S_0x56128d31ea70;
T_0 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d320760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d320820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56128d3202a0_0;
    %assign/vec4 v0x56128d320820_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56128d31ea70;
T_1 ;
    %wait E_0x56128d307bf0;
    %load/vec4 v0x56128d320820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x56128d320360_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x56128d320360_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56128d3202a0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56128d31ea70;
T_2 ;
    %wait E_0x56128d2b6ea0;
    %load/vec4 v0x56128d320820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x56128d31fed0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56128d31e4b0;
T_3 ;
    %wait E_0x56128d2b6c80;
    %load/vec4 v0x56128d31e850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x56128d31e930_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56128d31e750_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56128d329f80;
T_4 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d32a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56128d32a690_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56128d32a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56128d32a4d0_0;
    %assign/vec4 v0x56128d32a690_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56128d328c00;
T_5 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d3292b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56128d3291f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56128d329100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56128d328ff0_0;
    %assign/vec4 v0x56128d3291f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56128d327ed0;
T_6 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d3284a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56128d3283d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56128d3282e0_0;
    %assign/vec4 v0x56128d3283d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56128d32afe0;
T_7 ;
    %wait E_0x56128d2b6a00;
    %load/vec4 v0x56128d32c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56128d32c770_0;
    %load/vec4 v0x56128d32c680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56128d32c5e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56128d3270a0;
T_8 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d327640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56128d327550_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56128d327470_0;
    %assign/vec4 v0x56128d327550_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56128d327790;
T_9 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d327da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56128d327ca0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56128d327bc0_0;
    %assign/vec4 v0x56128d327ca0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56128d32d700;
T_10 ;
    %wait E_0x56128d32da50;
    %load/vec4 v0x56128d32dea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x56128d32dae0_0;
    %assign/vec4 v0x56128d32dfe0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x56128d32dc10_0;
    %assign/vec4 v0x56128d32dfe0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x56128d32dcf0_0;
    %assign/vec4 v0x56128d32dfe0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x56128d32dde0_0;
    %assign/vec4 v0x56128d32dfe0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56128d322d70;
T_11 ;
    %wait E_0x56128d322f90;
    %load/vec4 v0x56128d3231f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %load/vec4 v0x56128d323010_0;
    %load/vec4 v0x56128d323110_0;
    %add;
    %assign/vec4 v0x56128d3232c0_0, 0;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x56128d323010_0;
    %load/vec4 v0x56128d323110_0;
    %add;
    %assign/vec4 v0x56128d3232c0_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x56128d323010_0;
    %load/vec4 v0x56128d323110_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x56128d3232c0_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56128d323f50;
T_12 ;
    %wait E_0x56128d324190;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56128d324810_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56128d3248f0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56128d325690;
T_13 ;
    %wait E_0x56128d3258d0;
    %load/vec4 v0x56128d325bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x56128d325ad0_0, 0, 32;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0x56128d325930_0;
    %load/vec4 v0x56128d325a10_0;
    %and;
    %store/vec4 v0x56128d325ad0_0, 0, 32;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0x56128d325930_0;
    %load/vec4 v0x56128d325a10_0;
    %or;
    %store/vec4 v0x56128d325ad0_0, 0, 32;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56128d325d20;
T_14 ;
    %wait E_0x56128d325f50;
    %load/vec4 v0x56128d325fd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56128d3260b0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56128d3260b0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56128d3269b0;
T_15 ;
    %wait E_0x56128d31f970;
    %load/vec4 v0x56128d326f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56128d326e80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56128d326dc0_0;
    %assign/vec4 v0x56128d326e80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56128d31d890;
T_16 ;
    %vpi_call 5 17 "$readmemh", "memfile.dat", v0x56128d2faed0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010001 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x56128d31d890;
T_17 ;
    %wait E_0x56128d2b6a00;
    %load/vec4 v0x56128d31def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x56128d31de10_0;
    %load/vec4 v0x56128d296030_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56128d2faed0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56128d2f7c10;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56128d332500_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56128d332500_0, 0;
    %end;
    .thread T_18;
    .scope S_0x56128d2f7c10;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56128d3322e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56128d3322e0_0, 0;
    %delay 5, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56128d2f7c10;
T_20 ;
    %wait E_0x56128d2bd270;
    %vpi_call 3 33 "$display", "dataadr ...", v0x56128d3323a0_0 {0 0 0};
    %vpi_call 3 34 "$display", "writedata ...", v0x56128d3325a0_0 {0 0 0};
    %vpi_call 3 35 "$display", "memwrite ...", v0x56128d332460_0 {0 0 0};
    %vpi_call 3 36 "$display", "\012" {0 0 0};
    %load/vec4 v0x56128d332460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x56128d3323a0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x56128d3325a0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_call 3 39 "$display", "\012Simulation succeeded" {0 0 0};
    %vpi_call 3 40 "$stop" {0 0 0};
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x56128d3323a0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_20.4, 6;
    %vpi_call 3 42 "$display", "\012Simulation failed" {0 0 0};
    %vpi_call 3 43 "$stop" {0 0 0};
T_20.4 ;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56128d2f7c10;
T_21 ;
    %vpi_call 3 48 "$dumpfile", "lab09.vcd" {0 0 0};
    %vpi_call 3 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "mipsparts.v";
    "mipstest.v";
    "topmulti.v";
    "mipsmem.v";
    "mipsmultidatapath.v";
    "ALU.v";
