// Seed: 4072587599
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wire id_7,
    output supply0 id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wor id_13,
    output uwire id_14,
    output tri1 id_15
);
  wire id_17;
  module_0(
      id_17
  );
endmodule
