#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  6 16:18:52 2019
# Process ID: 5440
# Current directory: S:/cs2204/exp3/clockCalculator/clockCalculator.runs/synth_1
# Command line: vivado.exe -log clockCalculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clockCalculator.tcl
# Log file: S:/cs2204/exp3/clockCalculator/clockCalculator.runs/synth_1/clockCalculator.vds
# Journal file: S:/cs2204/exp3/clockCalculator/clockCalculator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clockCalculator.tcl -notrace
Command: synth_design -top clockCalculator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9592 
WARNING: [Synth 8-976] CLK1HZ has already been declared [S:/cs2204/exp3/clockCalculator/clockCalculator.v:76]
WARNING: [Synth 8-2654] second declaration of CLK1HZ ignored [S:/cs2204/exp3/clockCalculator/clockCalculator.v:76]
INFO: [Synth 8-994] CLK1HZ is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:56]
INFO: [Synth 8-994] CLK800HZ is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:56]
INFO: [Synth 8-994] CLK100HZ is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:56]
INFO: [Synth 8-994] CLK4HZ is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:56]
WARNING: [Synth 8-976] AE7 has already been declared [S:/cs2204/exp3/clockCalculator/clockCalculator.v:77]
WARNING: [Synth 8-2654] second declaration of AE7 ignored [S:/cs2204/exp3/clockCalculator/clockCalculator.v:77]
INFO: [Synth 8-994] AE7 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE6 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE5 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE4 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE3 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE2 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE1 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
INFO: [Synth 8-994] AE0 is declared here [S:/cs2204/exp3/clockCalculator/clockCalculator.v:57]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.871 ; gain = 111.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clockCalculator' [S:/cs2204/exp3/clockCalculator/clockCalculator.v:3]
	Parameter RESET bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
	Parameter S15 bound to: 4'b1111 
	Parameter S16 bound to: 4'b0000 
	Parameter S17 bound to: 4'b0001 
	Parameter S18 bound to: 4'b0010 
	Parameter S19 bound to: 4'b0011 
	Parameter S20 bound to: 4'b0100 
	Parameter S21 bound to: 4'b0101 
INFO: [Synth 8-638] synthesizing module 'FREQDIV' [S:/cs2204/exp3/clockCalculator/FREQDIV.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FREQDIV' (1#1) [S:/cs2204/exp3/clockCalculator/FREQDIV.vhd:41]
INFO: [Synth 8-638] synthesizing module 'PmodKEYPAD' [S:/cs2204/exp3/clockCalculator/PmodKEYPAD.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'C0' of component 'Decoder' [S:/cs2204/exp3/clockCalculator/PmodKEYPAD.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PmodKEYPAD' (2#1) [S:/cs2204/exp3/clockCalculator/PmodKEYPAD.vhd:28]
INFO: [Synth 8-6157] synthesizing module 'alu' [S:/cs2204/exp3/clockCalculator/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [S:/cs2204/exp3/clockCalculator/alu.v:3]
ERROR: [Synth 8-685] variable 'C' should not be used in output port connection [S:/cs2204/exp3/clockCalculator/clockCalculator.v:129]
ERROR: [Synth 8-6156] failed synthesizing module 'clockCalculator' [S:/cs2204/exp3/clockCalculator/clockCalculator.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 490.227 ; gain = 157.453
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 16:19:02 2019...
