`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   18:48:39 05/08/2018
// Design Name:   USR_4bit
// Module Name:   /csehome/pistolstar1797/USR_4bit/USR_4bit_test.v
// Project Name:  USR_4bit
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: USR_4bit
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module USR_4bit_test;

	// Inputs
	reg CLRb;
	reg S1;
	reg S0;
	reg SDL;
	reg SDR;
	wire CLK;
	reg ENA;


	// Outputs
	reg [3:0] D;
	wire [3:0] Q;

	// Instantiate the Unit Under Test (UUT)
	USR_4bit uut1 (
		.CLRb(CLRb), 
		.S1(S1),
		.S0(S0),
		.SDL(SDL),
		.SDR(SDR),
		.CLK(CLK), 
		.D(D), 
		.Q(Q)
	);
	
	CLKGEN uut2 (
		.ENA(ENA),
		.CLK(CLK)
	);

	initial begin
		// Initialize Inputs
		ENA = 1'b0;

		#15;
		ENA = 1'b1;
		
		#15;
		CLRb = 1'b0;
		S1 = 1'b0;
		S0 = 1'b0;
		SDL = 1'b0;
		SDR = 1'b0;
		D = 4'b1111;
		
		#15;
		CLRb = 1'b1;
		D = 4'b1010;
		
		#15;
		S1 = 1'b1;
		S0 = 1'b1;
		
		#15;
		S1 = 1'b1;
		S0 = 1'b0;
		
		#15;
		SDL = 1;
		
		#15;
		S1 = 1'b0;
		S0 = 1'b1;
		
		#15;
		SDR = 1;
		
		#15;
		S1 = 1'b0;
		S0 = 1'b0;

	end
      
endmodule


