;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB @121, 105
	SPL -4, <2
	SPL -4, <2
	MOV #12, @200
	MOV #12, @200
	ADD @121, 105
	JMN 0, <-2
	SUB #12, @200
	JMN 0, <-2
	ADD 270, 60
	SUB @127, 106
	SPL 0, <-1
	SUB 0, -0
	SPL 12, #10
	SPL 6, -1
	SPL 12, #10
	SUB @0, @2
	SPL 6, -1
	SLT 130, 9
	SPL 0, <-2
	SUB -13, 0
	SLT 146, 9
	JMP -1, @-20
	ADD 270, 60
	SUB @0, @2
	SPL 6, -1
	JMN <121, 105
	JMN <121, 105
	JMN <121, 105
	SLT 210, 60
	SUB #12, @200
	ADD @127, 106
	SPL 0, <-54
	SUB @0, @2
	ADD 270, 60
	ADD #14, 0
	DJN @-13, 0
	SUB 12, @10
	SPL 0, <-54
	SLT 146, 9
	MOV -7, <-20
	SPL 0, <-54
	SUB @0, @2
	CMP -7, <-420
	SPL 0, <-54
	CMP -7, <-420
	DJN -1, @-20
