{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737918926073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737918926083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 20:15:25 2025 " "Processing started: Sun Jan 26 20:15:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737918926083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737918926083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serrure -c serrure " "Command: quartus_map --read_settings_files=on --write_settings_files=off serrure -c serrure" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737918926083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1737918926492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_clavier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_clavier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_clavier-moncodage " "Found design unit 1: decode_clavier-moncodage" {  } { { "decode_clavier.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/decode_clavier.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940584 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_clavier " "Found entity 1: decode_clavier" {  } { { "decode_clavier.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/decode_clavier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737918940584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serrure.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serrure.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serrure " "Found entity 1: serrure" {  } { { "serrure.bdf" "" { Schematic "C:/Users/DELL/Desktop/TP_FPGA/TP1/serrure.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737918940588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segments-moncodage " "Found design unit 1: segments-moncodage" {  } { { "segments.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/segments.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940594 ""} { "Info" "ISGN_ENTITY_NAME" "1 segments " "Found entity 1: segments" {  } { { "segments.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737918940594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-moncodage " "Found design unit 1: comparateur-moncodage" {  } { { "comparateur.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/comparateur.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940601 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "comparateur.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/comparateur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737918940601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_clavier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec_clavier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec_clavier " "Found entity 1: dec_clavier" {  } { { "dec_clavier.bdf" "" { Schematic "C:/Users/DELL/Desktop/TP_FPGA/TP1/dec_clavier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737918940607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.bdf" "" { Schematic "C:/Users/DELL/Desktop/TP_FPGA/TP1/seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737918940612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737918940612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serrure " "Elaborating entity \"serrure\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737918940713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:inst9 " "Elaborating entity \"comparateur\" for hierarchy \"comparateur:inst9\"" {  } { { "serrure.bdf" "inst9" { Schematic "C:/Users/DELL/Desktop/TP_FPGA/TP1/serrure.bdf" { { 64 800 968 176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737918940717 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CODE comparateur.vhd(16) " "VHDL Signal Declaration warning at comparateur.vhd(16): used explicit default value for signal \"CODE\" because signal was never assigned a value" {  } { { "comparateur.vhd" "" { Text "C:/Users/DELL/Desktop/TP_FPGA/TP1/comparateur.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1737918940719 "|comparateur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_clavier decode_clavier:inst " "Elaborating entity \"decode_clavier\" for hierarchy \"decode_clavier:inst\"" {  } { { "serrure.bdf" "inst" { Schematic "C:/Users/DELL/Desktop/TP_FPGA/TP1/serrure.bdf" { { 192 544 712 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737918940722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments segments:inst4 " "Elaborating entity \"segments\" for hierarchy \"segments:inst4\"" {  } { { "serrure.bdf" "inst4" { Schematic "C:/Users/DELL/Desktop/TP_FPGA/TP1/serrure.bdf" { { 192 848 1000 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737918940726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1737918942830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737918944401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737918944401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737918944495 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737918944495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737918944495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737918944495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737918944595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 20:15:44 2025 " "Processing ended: Sun Jan 26 20:15:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737918944595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737918944595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737918944595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737918944595 ""}
