#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14ed360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14bb320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14c2a90 .functor NOT 1, L_0x1519290, C4<0>, C4<0>, C4<0>;
L_0x1519070 .functor XOR 2, L_0x1518f10, L_0x1518fd0, C4<00>, C4<00>;
L_0x1519180 .functor XOR 2, L_0x1519070, L_0x15190e0, C4<00>, C4<00>;
v0x15158a0_0 .net *"_ivl_10", 1 0, L_0x15190e0;  1 drivers
v0x15159a0_0 .net *"_ivl_12", 1 0, L_0x1519180;  1 drivers
v0x1515a80_0 .net *"_ivl_2", 1 0, L_0x1518e70;  1 drivers
v0x1515b40_0 .net *"_ivl_4", 1 0, L_0x1518f10;  1 drivers
v0x1515c20_0 .net *"_ivl_6", 1 0, L_0x1518fd0;  1 drivers
v0x1515d50_0 .net *"_ivl_8", 1 0, L_0x1519070;  1 drivers
v0x1515e30_0 .net "a", 0 0, v0x1513700_0;  1 drivers
v0x1515ed0_0 .net "b", 0 0, v0x15137a0_0;  1 drivers
v0x1515f70_0 .net "c", 0 0, v0x1513840_0;  1 drivers
v0x1516010_0 .var "clk", 0 0;
v0x15160b0_0 .net "d", 0 0, v0x1513980_0;  1 drivers
v0x1516150_0 .net "out_pos_dut", 0 0, L_0x1518ce0;  1 drivers
v0x15161f0_0 .net "out_pos_ref", 0 0, L_0x1517830;  1 drivers
v0x1516290_0 .net "out_sop_dut", 0 0, L_0x15180a0;  1 drivers
v0x1516330_0 .net "out_sop_ref", 0 0, L_0x14ee870;  1 drivers
v0x15163d0_0 .var/2u "stats1", 223 0;
v0x1516470_0 .var/2u "strobe", 0 0;
v0x1516620_0 .net "tb_match", 0 0, L_0x1519290;  1 drivers
v0x15166f0_0 .net "tb_mismatch", 0 0, L_0x14c2a90;  1 drivers
v0x1516790_0 .net "wavedrom_enable", 0 0, v0x1513c50_0;  1 drivers
v0x1516860_0 .net "wavedrom_title", 511 0, v0x1513cf0_0;  1 drivers
L_0x1518e70 .concat [ 1 1 0 0], L_0x1517830, L_0x14ee870;
L_0x1518f10 .concat [ 1 1 0 0], L_0x1517830, L_0x14ee870;
L_0x1518fd0 .concat [ 1 1 0 0], L_0x1518ce0, L_0x15180a0;
L_0x15190e0 .concat [ 1 1 0 0], L_0x1517830, L_0x14ee870;
L_0x1519290 .cmp/eeq 2, L_0x1518e70, L_0x1519180;
S_0x14bf7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14bb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14c2e70 .functor AND 1, v0x1513840_0, v0x1513980_0, C4<1>, C4<1>;
L_0x14c3250 .functor NOT 1, v0x1513700_0, C4<0>, C4<0>, C4<0>;
L_0x14c3630 .functor NOT 1, v0x15137a0_0, C4<0>, C4<0>, C4<0>;
L_0x14c38b0 .functor AND 1, L_0x14c3250, L_0x14c3630, C4<1>, C4<1>;
L_0x14daa70 .functor AND 1, L_0x14c38b0, v0x1513840_0, C4<1>, C4<1>;
L_0x14ee870 .functor OR 1, L_0x14c2e70, L_0x14daa70, C4<0>, C4<0>;
L_0x1516cb0 .functor NOT 1, v0x15137a0_0, C4<0>, C4<0>, C4<0>;
L_0x1516d20 .functor OR 1, L_0x1516cb0, v0x1513980_0, C4<0>, C4<0>;
L_0x1516e30 .functor AND 1, v0x1513840_0, L_0x1516d20, C4<1>, C4<1>;
L_0x1516ef0 .functor NOT 1, v0x1513700_0, C4<0>, C4<0>, C4<0>;
L_0x1516fc0 .functor OR 1, L_0x1516ef0, v0x15137a0_0, C4<0>, C4<0>;
L_0x1517030 .functor AND 1, L_0x1516e30, L_0x1516fc0, C4<1>, C4<1>;
L_0x15171b0 .functor NOT 1, v0x15137a0_0, C4<0>, C4<0>, C4<0>;
L_0x1517220 .functor OR 1, L_0x15171b0, v0x1513980_0, C4<0>, C4<0>;
L_0x1517140 .functor AND 1, v0x1513840_0, L_0x1517220, C4<1>, C4<1>;
L_0x15173b0 .functor NOT 1, v0x1513700_0, C4<0>, C4<0>, C4<0>;
L_0x15174b0 .functor OR 1, L_0x15173b0, v0x1513980_0, C4<0>, C4<0>;
L_0x1517570 .functor AND 1, L_0x1517140, L_0x15174b0, C4<1>, C4<1>;
L_0x1517720 .functor XNOR 1, L_0x1517030, L_0x1517570, C4<0>, C4<0>;
v0x14c23c0_0 .net *"_ivl_0", 0 0, L_0x14c2e70;  1 drivers
v0x14c27c0_0 .net *"_ivl_12", 0 0, L_0x1516cb0;  1 drivers
v0x14c2ba0_0 .net *"_ivl_14", 0 0, L_0x1516d20;  1 drivers
v0x14c2f80_0 .net *"_ivl_16", 0 0, L_0x1516e30;  1 drivers
v0x14c3360_0 .net *"_ivl_18", 0 0, L_0x1516ef0;  1 drivers
v0x14c3740_0 .net *"_ivl_2", 0 0, L_0x14c3250;  1 drivers
v0x14c39c0_0 .net *"_ivl_20", 0 0, L_0x1516fc0;  1 drivers
v0x1511c70_0 .net *"_ivl_24", 0 0, L_0x15171b0;  1 drivers
v0x1511d50_0 .net *"_ivl_26", 0 0, L_0x1517220;  1 drivers
v0x1511e30_0 .net *"_ivl_28", 0 0, L_0x1517140;  1 drivers
v0x1511f10_0 .net *"_ivl_30", 0 0, L_0x15173b0;  1 drivers
v0x1511ff0_0 .net *"_ivl_32", 0 0, L_0x15174b0;  1 drivers
v0x15120d0_0 .net *"_ivl_36", 0 0, L_0x1517720;  1 drivers
L_0x7f50e2a56018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1512190_0 .net *"_ivl_38", 0 0, L_0x7f50e2a56018;  1 drivers
v0x1512270_0 .net *"_ivl_4", 0 0, L_0x14c3630;  1 drivers
v0x1512350_0 .net *"_ivl_6", 0 0, L_0x14c38b0;  1 drivers
v0x1512430_0 .net *"_ivl_8", 0 0, L_0x14daa70;  1 drivers
v0x1512510_0 .net "a", 0 0, v0x1513700_0;  alias, 1 drivers
v0x15125d0_0 .net "b", 0 0, v0x15137a0_0;  alias, 1 drivers
v0x1512690_0 .net "c", 0 0, v0x1513840_0;  alias, 1 drivers
v0x1512750_0 .net "d", 0 0, v0x1513980_0;  alias, 1 drivers
v0x1512810_0 .net "out_pos", 0 0, L_0x1517830;  alias, 1 drivers
v0x15128d0_0 .net "out_sop", 0 0, L_0x14ee870;  alias, 1 drivers
v0x1512990_0 .net "pos0", 0 0, L_0x1517030;  1 drivers
v0x1512a50_0 .net "pos1", 0 0, L_0x1517570;  1 drivers
L_0x1517830 .functor MUXZ 1, L_0x7f50e2a56018, L_0x1517030, L_0x1517720, C4<>;
S_0x1512bd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14bb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1513700_0 .var "a", 0 0;
v0x15137a0_0 .var "b", 0 0;
v0x1513840_0 .var "c", 0 0;
v0x15138e0_0 .net "clk", 0 0, v0x1516010_0;  1 drivers
v0x1513980_0 .var "d", 0 0;
v0x1513a70_0 .var/2u "fail", 0 0;
v0x1513b10_0 .var/2u "fail1", 0 0;
v0x1513bb0_0 .net "tb_match", 0 0, L_0x1519290;  alias, 1 drivers
v0x1513c50_0 .var "wavedrom_enable", 0 0;
v0x1513cf0_0 .var "wavedrom_title", 511 0;
E_0x14ce520/0 .event negedge, v0x15138e0_0;
E_0x14ce520/1 .event posedge, v0x15138e0_0;
E_0x14ce520 .event/or E_0x14ce520/0, E_0x14ce520/1;
S_0x1512f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1512bd0;
 .timescale -12 -12;
v0x1513140_0 .var/2s "i", 31 0;
E_0x14ce3c0 .event posedge, v0x15138e0_0;
S_0x1513240 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1512bd0;
 .timescale -12 -12;
v0x1513440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1513520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1512bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1513ed0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14bb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15179e0 .functor AND 1, v0x1513840_0, v0x1513980_0, C4<1>, C4<1>;
L_0x1517c90 .functor NOT 1, v0x1513700_0, C4<0>, C4<0>, C4<0>;
L_0x1517d20 .functor NOT 1, v0x15137a0_0, C4<0>, C4<0>, C4<0>;
L_0x1517ea0 .functor AND 1, L_0x1517c90, L_0x1517d20, C4<1>, C4<1>;
L_0x1517fe0 .functor AND 1, L_0x1517ea0, v0x1513840_0, C4<1>, C4<1>;
L_0x15180a0 .functor OR 1, L_0x15179e0, L_0x1517fe0, C4<0>, C4<0>;
L_0x1518240 .functor NOT 1, v0x15137a0_0, C4<0>, C4<0>, C4<0>;
L_0x15182b0 .functor OR 1, L_0x1518240, v0x1513980_0, C4<0>, C4<0>;
L_0x15183c0 .functor AND 1, v0x1513840_0, L_0x15182b0, C4<1>, C4<1>;
L_0x1518480 .functor NOT 1, v0x1513700_0, C4<0>, C4<0>, C4<0>;
L_0x1518660 .functor OR 1, L_0x1518480, v0x15137a0_0, C4<0>, C4<0>;
L_0x15186d0 .functor AND 1, L_0x15183c0, L_0x1518660, C4<1>, C4<1>;
L_0x1518850 .functor NOT 1, v0x1513700_0, C4<0>, C4<0>, C4<0>;
L_0x15188c0 .functor AND 1, L_0x1518850, v0x1513980_0, C4<1>, C4<1>;
L_0x15187e0 .functor AND 1, v0x15137a0_0, v0x1513980_0, C4<1>, C4<1>;
L_0x1518a00 .functor OR 1, L_0x15188c0, L_0x15187e0, C4<0>, C4<0>;
v0x1514090_0 .net *"_ivl_12", 0 0, L_0x1518240;  1 drivers
v0x1514170_0 .net *"_ivl_14", 0 0, L_0x15182b0;  1 drivers
v0x1514250_0 .net *"_ivl_16", 0 0, L_0x15183c0;  1 drivers
v0x1514340_0 .net *"_ivl_18", 0 0, L_0x1518480;  1 drivers
v0x1514420_0 .net *"_ivl_2", 0 0, L_0x1517c90;  1 drivers
v0x1514550_0 .net *"_ivl_20", 0 0, L_0x1518660;  1 drivers
v0x1514630_0 .net *"_ivl_24", 0 0, L_0x1518850;  1 drivers
v0x1514710_0 .net *"_ivl_26", 0 0, L_0x15188c0;  1 drivers
v0x15147f0_0 .net *"_ivl_28", 0 0, L_0x15187e0;  1 drivers
v0x1514960_0 .net *"_ivl_32", 0 0, L_0x1518ba0;  1 drivers
L_0x7f50e2a56060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1514a20_0 .net *"_ivl_34", 0 0, L_0x7f50e2a56060;  1 drivers
v0x1514b00_0 .net *"_ivl_4", 0 0, L_0x1517d20;  1 drivers
v0x1514be0_0 .net *"_ivl_6", 0 0, L_0x1517ea0;  1 drivers
v0x1514cc0_0 .net "a", 0 0, v0x1513700_0;  alias, 1 drivers
v0x1514d60_0 .net "b", 0 0, v0x15137a0_0;  alias, 1 drivers
v0x1514e50_0 .net "c", 0 0, v0x1513840_0;  alias, 1 drivers
v0x1514f40_0 .net "d", 0 0, v0x1513980_0;  alias, 1 drivers
v0x1515140_0 .net "out_pos", 0 0, L_0x1518ce0;  alias, 1 drivers
v0x1515200_0 .net "out_sop", 0 0, L_0x15180a0;  alias, 1 drivers
v0x15152c0_0 .net "pos0", 0 0, L_0x15186d0;  1 drivers
v0x1515380_0 .net "pos1", 0 0, L_0x1518a00;  1 drivers
v0x1515440_0 .net "sop0", 0 0, L_0x15179e0;  1 drivers
v0x1515500_0 .net "sop1", 0 0, L_0x1517fe0;  1 drivers
L_0x1518ba0 .cmp/eeq 1, L_0x15186d0, L_0x1518a00;
L_0x1518ce0 .functor MUXZ 1, L_0x7f50e2a56060, L_0x15186d0, L_0x1518ba0, C4<>;
S_0x1515680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14bb320;
 .timescale -12 -12;
E_0x14b79f0 .event anyedge, v0x1516470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1516470_0;
    %nor/r;
    %assign/vec4 v0x1516470_0, 0;
    %wait E_0x14b79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1512bd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1513a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1513b10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1512bd0;
T_4 ;
    %wait E_0x14ce520;
    %load/vec4 v0x1513bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1513a70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1512bd0;
T_5 ;
    %wait E_0x14ce3c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %wait E_0x14ce3c0;
    %load/vec4 v0x1513a70_0;
    %store/vec4 v0x1513b10_0, 0, 1;
    %fork t_1, S_0x1512f00;
    %jmp t_0;
    .scope S_0x1512f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1513140_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1513140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14ce3c0;
    %load/vec4 v0x1513140_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1513140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1513140_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1512bd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ce520;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1513980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1513840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15137a0_0, 0;
    %assign/vec4 v0x1513700_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1513a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1513b10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14bb320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1516010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1516470_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14bb320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1516010_0;
    %inv;
    %store/vec4 v0x1516010_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14bb320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15138e0_0, v0x15166f0_0, v0x1515e30_0, v0x1515ed0_0, v0x1515f70_0, v0x15160b0_0, v0x1516330_0, v0x1516290_0, v0x15161f0_0, v0x1516150_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14bb320;
T_9 ;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14bb320;
T_10 ;
    %wait E_0x14ce520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15163d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
    %load/vec4 v0x1516620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15163d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1516330_0;
    %load/vec4 v0x1516330_0;
    %load/vec4 v0x1516290_0;
    %xor;
    %load/vec4 v0x1516330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15161f0_0;
    %load/vec4 v0x15161f0_0;
    %load/vec4 v0x1516150_0;
    %xor;
    %load/vec4 v0x15161f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15163d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15163d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter1/response1/top_module.sv";
