#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
struct device {int dummy; } ;

/* Variables and functions */
#define  CX2072X_ADC1_AMP_GAIN_LEFT_0 270 
#define  CX2072X_ADC1_AMP_GAIN_LEFT_1 269 
#define  CX2072X_ADC1_AMP_GAIN_LEFT_2 268 
#define  CX2072X_ADC1_AMP_GAIN_LEFT_3 267 
#define  CX2072X_ADC1_AMP_GAIN_LEFT_4 266 
#define  CX2072X_ADC1_AMP_GAIN_LEFT_5 265 
#define  CX2072X_ADC1_AMP_GAIN_LEFT_6 264 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_0 263 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_1 262 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_2 261 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_3 260 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_4 259 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_5 258 
#define  CX2072X_ADC1_AMP_GAIN_RIGHT_6 257 
#define  CX2072X_ADC1_CONNECTION_SELECT_CONTROL 256 
#define  CX2072X_ADC1_CONVERTER_FORMAT 255 
#define  CX2072X_ADC1_CONVERTER_STREAM_CHANNEL 254 
#define  CX2072X_ADC1_POWER_STATE 253 
#define  CX2072X_ADC2_AMP_GAIN_LEFT_0 252 
#define  CX2072X_ADC2_AMP_GAIN_LEFT_1 251 
#define  CX2072X_ADC2_AMP_GAIN_LEFT_2 250 
#define  CX2072X_ADC2_AMP_GAIN_RIGHT_0 249 
#define  CX2072X_ADC2_AMP_GAIN_RIGHT_1 248 
#define  CX2072X_ADC2_AMP_GAIN_RIGHT_2 247 
#define  CX2072X_ADC2_CONNECTION_SELECT_CONTROL 246 
#define  CX2072X_ADC2_CONVERTER_FORMAT 245 
#define  CX2072X_ADC2_CONVERTER_STREAM_CHANNEL 244 
#define  CX2072X_ADC2_POWER_STATE 243 
#define  CX2072X_AFG_POWER_STATE 242 
#define  CX2072X_ANALOG_TEST10 241 
#define  CX2072X_ANALOG_TEST11 240 
#define  CX2072X_ANALOG_TEST12 239 
#define  CX2072X_ANALOG_TEST13 238 
#define  CX2072X_ANALOG_TEST4 237 
#define  CX2072X_ANALOG_TEST5 236 
#define  CX2072X_ANALOG_TEST6 235 
#define  CX2072X_ANALOG_TEST7 234 
#define  CX2072X_ANALOG_TEST8 233 
#define  CX2072X_ANALOG_TEST9 232 
#define  CX2072X_CODEC_TEST2 231 
#define  CX2072X_CODEC_TEST20 230 
#define  CX2072X_CODEC_TEST26 229 
#define  CX2072X_CODEC_TEST9 228 
#define  CX2072X_CURRENT_BCLK_FREQUENCY 227 
#define  CX2072X_DAC1_AMP_GAIN_LEFT 226 
#define  CX2072X_DAC1_AMP_GAIN_RIGHT 225 
#define  CX2072X_DAC1_CONVERTER_FORMAT 224 
#define  CX2072X_DAC1_CONVERTER_STREAM_CHANNEL 223 
#define  CX2072X_DAC1_EAPD_ENABLE 222 
#define  CX2072X_DAC1_POWER_STATE 221 
#define  CX2072X_DAC2_AMP_GAIN_LEFT 220 
#define  CX2072X_DAC2_AMP_GAIN_RIGHT 219 
#define  CX2072X_DAC2_CONVERTER_FORMAT 218 
#define  CX2072X_DAC2_CONVERTER_STREAM_CHANNEL 217 
#define  CX2072X_DAC2_POWER_STATE 216 
#define  CX2072X_DIGITAL_BIOS_TEST0 215 
#define  CX2072X_DIGITAL_BIOS_TEST2 214 
#define  CX2072X_DIGITAL_TEST0 213 
#define  CX2072X_DIGITAL_TEST1 212 
#define  CX2072X_DIGITAL_TEST11 211 
#define  CX2072X_DIGITAL_TEST12 210 
#define  CX2072X_DIGITAL_TEST15 209 
#define  CX2072X_DIGITAL_TEST16 208 
#define  CX2072X_DIGITAL_TEST17 207 
#define  CX2072X_DIGITAL_TEST18 206 
#define  CX2072X_DIGITAL_TEST19 205 
#define  CX2072X_DIGITAL_TEST20 204 
#define  CX2072X_EQ_A1_COEFF 203 
#define  CX2072X_EQ_A2_COEFF 202 
#define  CX2072X_EQ_B0_COEFF 201 
#define  CX2072X_EQ_B1_COEFF 200 
#define  CX2072X_EQ_B2_COEFF 199 
#define  CX2072X_EQ_ENABLE_BYPASS 198 
#define  CX2072X_EQ_G_COEFF 197 
#define  CX2072X_GPIO_DATA 196 
#define  CX2072X_GPIO_DIRECTION 195 
#define  CX2072X_GPIO_ENABLE 194 
#define  CX2072X_GPIO_STICKY_MASK 193 
#define  CX2072X_GPIO_UM_ENABLE 192 
#define  CX2072X_GPIO_WAKE 191 
#define  CX2072X_I2SPCM_CONTROL1 190 
#define  CX2072X_I2SPCM_CONTROL2 189 
#define  CX2072X_I2SPCM_CONTROL3 188 
#define  CX2072X_I2SPCM_CONTROL4 187 
#define  CX2072X_I2SPCM_CONTROL5 186 
#define  CX2072X_I2SPCM_CONTROL6 185 
#define  CX2072X_MIXER_GAIN_LEFT_0 184 
#define  CX2072X_MIXER_GAIN_LEFT_1 183 
#define  CX2072X_MIXER_GAIN_RIGHT_0 182 
#define  CX2072X_MIXER_GAIN_RIGHT_1 181 
#define  CX2072X_MIXER_POWER_STATE 180 
#define  CX2072X_PORTA_CONNECTION_SELECT_CTRL 179 
#define  CX2072X_PORTA_EAPD_BTL 178 
#define  CX2072X_PORTA_PIN_CTRL 177 
#define  CX2072X_PORTA_PIN_SENSE 176 
#define  CX2072X_PORTA_POWER_STATE 175 
#define  CX2072X_PORTA_UNSOLICITED_RESPONSE 174 
#define  CX2072X_PORTB_EAPD_BTL 173 
#define  CX2072X_PORTB_GAIN_LEFT 172 
#define  CX2072X_PORTB_GAIN_RIGHT 171 
#define  CX2072X_PORTB_PIN_CTRL 170 
#define  CX2072X_PORTB_PIN_SENSE 169 
#define  CX2072X_PORTB_POWER_STATE 168 
#define  CX2072X_PORTB_UNSOLICITED_RESPONSE 167 
#define  CX2072X_PORTC_GAIN_LEFT 166 
#define  CX2072X_PORTC_GAIN_RIGHT 165 
#define  CX2072X_PORTC_PIN_CTRL 164 
#define  CX2072X_PORTC_POWER_STATE 163 
#define  CX2072X_PORTD_GAIN_LEFT 162 
#define  CX2072X_PORTD_GAIN_RIGHT 161 
#define  CX2072X_PORTD_PIN_CTRL 160 
#define  CX2072X_PORTD_PIN_SENSE 159 
#define  CX2072X_PORTD_POWER_STATE 158 
#define  CX2072X_PORTD_UNSOLICITED_RESPONSE 157 
#define  CX2072X_PORTE_CONNECTION_SELECT_CTRL 156 
#define  CX2072X_PORTE_EAPD_BTL 155 
#define  CX2072X_PORTE_GAIN_LEFT 154 
#define  CX2072X_PORTE_GAIN_RIGHT 153 
#define  CX2072X_PORTE_PIN_CTRL 152 
#define  CX2072X_PORTE_PIN_SENSE 151 
#define  CX2072X_PORTE_POWER_STATE 150 
#define  CX2072X_PORTE_UNSOLICITED_RESPONSE 149 
#define  CX2072X_PORTF_GAIN_LEFT 148 
#define  CX2072X_PORTF_GAIN_RIGHT 147 
#define  CX2072X_PORTF_PIN_CTRL 146 
#define  CX2072X_PORTF_PIN_SENSE 145 
#define  CX2072X_PORTF_POWER_STATE 144 
#define  CX2072X_PORTF_UNSOLICITED_RESPONSE 143 
#define  CX2072X_PORTG_CONNECTION_SELECT_CTRL 142 
#define  CX2072X_PORTG_EAPD_BTL 141 
#define  CX2072X_PORTG_PIN_CTRL 140 
#define  CX2072X_PORTG_POWER_STATE 139 
#define  CX2072X_PORTM_CONNECTION_SELECT_CTRL 138 
#define  CX2072X_PORTM_EAPD_BTL 137 
#define  CX2072X_PORTM_PIN_CTRL 136 
#define  CX2072X_PORTM_POWER_STATE 135 
#define  CX2072X_REVISION_ID 134 
#define  CX2072X_SPKR_DRC_CONTROL 133 
#define  CX2072X_SPKR_DRC_ENABLE_STEP 132 
#define  CX2072X_SPKR_DRC_TEST 131 
#define  CX2072X_UM_INTERRUPT_CRTL_E 130 
#define  CX2072X_UM_RESPONSE 129 
#define  CX2072X_VENDOR_ID 128 

__attribute__((used)) static bool cx2072x_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case CX2072X_VENDOR_ID:
	case CX2072X_REVISION_ID:
	case CX2072X_CURRENT_BCLK_FREQUENCY:
	case CX2072X_AFG_POWER_STATE:
	case CX2072X_UM_RESPONSE:
	case CX2072X_GPIO_DATA:
	case CX2072X_GPIO_ENABLE:
	case CX2072X_GPIO_DIRECTION:
	case CX2072X_GPIO_WAKE:
	case CX2072X_GPIO_UM_ENABLE:
	case CX2072X_GPIO_STICKY_MASK:
	case CX2072X_DAC1_CONVERTER_FORMAT:
	case CX2072X_DAC1_AMP_GAIN_RIGHT:
	case CX2072X_DAC1_AMP_GAIN_LEFT:
	case CX2072X_DAC1_POWER_STATE:
	case CX2072X_DAC1_CONVERTER_STREAM_CHANNEL:
	case CX2072X_DAC1_EAPD_ENABLE:
	case CX2072X_DAC2_CONVERTER_FORMAT:
	case CX2072X_DAC2_AMP_GAIN_RIGHT:
	case CX2072X_DAC2_AMP_GAIN_LEFT:
	case CX2072X_DAC2_POWER_STATE:
	case CX2072X_DAC2_CONVERTER_STREAM_CHANNEL:
	case CX2072X_ADC1_CONVERTER_FORMAT:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_0:
	case CX2072X_ADC1_AMP_GAIN_LEFT_0:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_1:
	case CX2072X_ADC1_AMP_GAIN_LEFT_1:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_2:
	case CX2072X_ADC1_AMP_GAIN_LEFT_2:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_3:
	case CX2072X_ADC1_AMP_GAIN_LEFT_3:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_4:
	case CX2072X_ADC1_AMP_GAIN_LEFT_4:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_5:
	case CX2072X_ADC1_AMP_GAIN_LEFT_5:
	case CX2072X_ADC1_AMP_GAIN_RIGHT_6:
	case CX2072X_ADC1_AMP_GAIN_LEFT_6:
	case CX2072X_ADC1_CONNECTION_SELECT_CONTROL:
	case CX2072X_ADC1_POWER_STATE:
	case CX2072X_ADC1_CONVERTER_STREAM_CHANNEL:
	case CX2072X_ADC2_CONVERTER_FORMAT:
	case CX2072X_ADC2_AMP_GAIN_RIGHT_0:
	case CX2072X_ADC2_AMP_GAIN_LEFT_0:
	case CX2072X_ADC2_AMP_GAIN_RIGHT_1:
	case CX2072X_ADC2_AMP_GAIN_LEFT_1:
	case CX2072X_ADC2_AMP_GAIN_RIGHT_2:
	case CX2072X_ADC2_AMP_GAIN_LEFT_2:
	case CX2072X_ADC2_CONNECTION_SELECT_CONTROL:
	case CX2072X_ADC2_POWER_STATE:
	case CX2072X_ADC2_CONVERTER_STREAM_CHANNEL:
	case CX2072X_PORTA_CONNECTION_SELECT_CTRL:
	case CX2072X_PORTA_POWER_STATE:
	case CX2072X_PORTA_PIN_CTRL:
	case CX2072X_PORTA_UNSOLICITED_RESPONSE:
	case CX2072X_PORTA_PIN_SENSE:
	case CX2072X_PORTA_EAPD_BTL:
	case CX2072X_PORTB_POWER_STATE:
	case CX2072X_PORTB_PIN_CTRL:
	case CX2072X_PORTB_UNSOLICITED_RESPONSE:
	case CX2072X_PORTB_PIN_SENSE:
	case CX2072X_PORTB_EAPD_BTL:
	case CX2072X_PORTB_GAIN_RIGHT:
	case CX2072X_PORTB_GAIN_LEFT:
	case CX2072X_PORTC_POWER_STATE:
	case CX2072X_PORTC_PIN_CTRL:
	case CX2072X_PORTC_GAIN_RIGHT:
	case CX2072X_PORTC_GAIN_LEFT:
	case CX2072X_PORTD_POWER_STATE:
	case CX2072X_PORTD_PIN_CTRL:
	case CX2072X_PORTD_UNSOLICITED_RESPONSE:
	case CX2072X_PORTD_PIN_SENSE:
	case CX2072X_PORTD_GAIN_RIGHT:
	case CX2072X_PORTD_GAIN_LEFT:
	case CX2072X_PORTE_CONNECTION_SELECT_CTRL:
	case CX2072X_PORTE_POWER_STATE:
	case CX2072X_PORTE_PIN_CTRL:
	case CX2072X_PORTE_UNSOLICITED_RESPONSE:
	case CX2072X_PORTE_PIN_SENSE:
	case CX2072X_PORTE_EAPD_BTL:
	case CX2072X_PORTE_GAIN_RIGHT:
	case CX2072X_PORTE_GAIN_LEFT:
	case CX2072X_PORTF_POWER_STATE:
	case CX2072X_PORTF_PIN_CTRL:
	case CX2072X_PORTF_UNSOLICITED_RESPONSE:
	case CX2072X_PORTF_PIN_SENSE:
	case CX2072X_PORTF_GAIN_RIGHT:
	case CX2072X_PORTF_GAIN_LEFT:
	case CX2072X_PORTG_POWER_STATE:
	case CX2072X_PORTG_PIN_CTRL:
	case CX2072X_PORTG_CONNECTION_SELECT_CTRL:
	case CX2072X_PORTG_EAPD_BTL:
	case CX2072X_PORTM_POWER_STATE:
	case CX2072X_PORTM_PIN_CTRL:
	case CX2072X_PORTM_CONNECTION_SELECT_CTRL:
	case CX2072X_PORTM_EAPD_BTL:
	case CX2072X_MIXER_POWER_STATE:
	case CX2072X_MIXER_GAIN_RIGHT_0:
	case CX2072X_MIXER_GAIN_LEFT_0:
	case CX2072X_MIXER_GAIN_RIGHT_1:
	case CX2072X_MIXER_GAIN_LEFT_1:
	case CX2072X_EQ_ENABLE_BYPASS:
	case CX2072X_EQ_B0_COEFF:
	case CX2072X_EQ_B1_COEFF:
	case CX2072X_EQ_B2_COEFF:
	case CX2072X_EQ_A1_COEFF:
	case CX2072X_EQ_A2_COEFF:
	case CX2072X_EQ_G_COEFF:
	case CX2072X_SPKR_DRC_ENABLE_STEP:
	case CX2072X_SPKR_DRC_CONTROL:
	case CX2072X_SPKR_DRC_TEST:
	case CX2072X_DIGITAL_BIOS_TEST0:
	case CX2072X_DIGITAL_BIOS_TEST2:
	case CX2072X_I2SPCM_CONTROL1:
	case CX2072X_I2SPCM_CONTROL2:
	case CX2072X_I2SPCM_CONTROL3:
	case CX2072X_I2SPCM_CONTROL4:
	case CX2072X_I2SPCM_CONTROL5:
	case CX2072X_I2SPCM_CONTROL6:
	case CX2072X_UM_INTERRUPT_CRTL_E:
	case CX2072X_CODEC_TEST2:
	case CX2072X_CODEC_TEST9:
	case CX2072X_CODEC_TEST20:
	case CX2072X_CODEC_TEST26:
	case CX2072X_ANALOG_TEST4:
	case CX2072X_ANALOG_TEST5:
	case CX2072X_ANALOG_TEST6:
	case CX2072X_ANALOG_TEST7:
	case CX2072X_ANALOG_TEST8:
	case CX2072X_ANALOG_TEST9:
	case CX2072X_ANALOG_TEST10:
	case CX2072X_ANALOG_TEST11:
	case CX2072X_ANALOG_TEST12:
	case CX2072X_ANALOG_TEST13:
	case CX2072X_DIGITAL_TEST0:
	case CX2072X_DIGITAL_TEST1:
	case CX2072X_DIGITAL_TEST11:
	case CX2072X_DIGITAL_TEST12:
	case CX2072X_DIGITAL_TEST15:
	case CX2072X_DIGITAL_TEST16:
	case CX2072X_DIGITAL_TEST17:
	case CX2072X_DIGITAL_TEST18:
	case CX2072X_DIGITAL_TEST19:
	case CX2072X_DIGITAL_TEST20:
		return true;
	default:
		return false;
	}
}