// Seed: 677917499
module module_0 (
    input wire id_0,
    input tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wand id_5,
    input supply1 id_6,
    output tri id_7,
    output tri1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wand id_13,
    input wand id_14,
    input wire id_15,
    input tri id_16,
    input tri id_17
);
  id_19(
      id_3, id_16, id_4, id_9
  );
endmodule
macromodule module_1 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input wire id_16
);
  assign id_9 = (1 == 1);
  module_0(
      id_6,
      id_5,
      id_13,
      id_5,
      id_1,
      id_13,
      id_8,
      id_12,
      id_13,
      id_13,
      id_16,
      id_14,
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_7
  );
endmodule
