$date
	Mon Aug 19 11:23:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module addsub_tb $end
$var wire 8 ! oDATAOUT [7:0] $end
$var integer 32 " i [31:0] $end
$var reg 1 # iCLK $end
$var reg 8 $ iDATAIN1 [7:0] $end
$var reg 8 % iDATAIN2 [7:0] $end
$var reg 1 & iOPCODE $end
$scope module u1 $end
$var wire 1 ' iCLK $end
$var wire 8 ( iDATAIN1 [7:0] $end
$var wire 8 ) iDATAIN2 [7:0] $end
$var wire 1 * iOPCODE $end
$var reg 8 + oDATAOUT [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010 +
0*
b11101000 )
b101010 (
0'
0&
b11101000 %
b101010 $
0#
b0 "
b10010 !
$end
#10
1#
1'
#20
b1001101 %
b1001101 )
b1001000 $
b1001000 (
0#
0'
b1 "
#30
b10010101 +
b10010101 !
1#
1'
#40
b11011000 %
b11011000 )
b100101 $
b100101 (
0#
0'
b10 "
#50
b11111101 +
b11111101 !
1#
1'
#60
b10110110 %
b10110110 )
b11000110 $
b11000110 (
0#
0'
b11 "
#70
b1111100 +
b1111100 !
1#
1'
#80
b1011110 %
b1011110 )
b11110111 $
b11110111 (
0#
0'
b100 "
#90
b1010101 +
b1010101 !
1#
1'
#100
b1100110 %
b1100110 )
b100101 $
b100101 (
0#
0'
b101 "
#110
b10001011 +
b10001011 !
1#
1'
#120
b10100100 %
b10100100 )
b1111000 $
b1111000 (
0#
0'
b110 "
#130
b11100 +
b11100 !
1#
1'
#140
b11000011 %
b11000011 )
b110 $
b110 (
0#
0'
b111 "
#150
b11001001 +
b11001001 !
1#
1'
#160
b101100 %
b101100 )
b11000001 $
b11000001 (
0#
0'
b1000 "
#170
b11101101 +
b11101101 !
1#
1'
#180
b11100101 %
b11100101 )
b11000111 $
b11000111 (
0#
0'
b1001 "
#190
b10101100 +
b10101100 !
1#
1'
#200
b1010 "
