#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5569e2b82fb0 .scope module, "bubble_tb" "bubble_tb" 2 6;
 .timescale -9 -9;
L_0x5569e2b9a760 .functor AND 1, L_0x5569e2b95bc0, L_0x5569e2b95870, C4<1>, C4<1>;
L_0x5569e2b9a410 .functor AND 1, L_0x5569e2b84ae0, v0x5569e2bbb110_0, C4<1>, C4<1>;
L_0x5569e2b9a500 .functor NOT 1, v0x5569e2bbb110_0, C4<0>, C4<0>, C4<0>;
L_0x5569e2b95bc0 .functor OR 1, L_0x5569e2b84ae0, L_0x5569e2b9a500, C4<0>, C4<0>;
v0x5569e2bba710_0 .net *"_s4", 0 0, L_0x5569e2b9a500;  1 drivers
v0x5569e2bba810_0 .var "clk", 0 0;
v0x5569e2bba8d0_0 .var "data_pipe", 7 0;
v0x5569e2bba9a0_0 .net "data_w", 7 0, L_0x5569e2b95960;  1 drivers
v0x5569e2bbaa70_0 .var/i "index", 31 0;
v0x5569e2bbab60_0 .var "pipe_cnt", 0 0;
v0x5569e2bbac20_0 .net "pipe_in", 0 0, L_0x5569e2b9a760;  1 drivers
v0x5569e2bbace0_0 .net "pipe_out", 0 0, L_0x5569e2b9a410;  1 drivers
v0x5569e2bbada0_0 .net "r_o", 0 0, L_0x5569e2b95bc0;  1 drivers
v0x5569e2bbaed0_0 .net "ready", 0 0, L_0x5569e2b84ae0;  1 drivers
v0x5569e2bbafa0_0 .var "ready_test", 0 0;
v0x5569e2bbb070_0 .var "rst", 0 0;
v0x5569e2bbb110_0 .var "valid_pipe", 0 0;
v0x5569e2bbb1b0_0 .var "valid_test", 0 0;
v0x5569e2bbb280_0 .net "valid_w", 0 0, L_0x5569e2b95870;  1 drivers
E_0x5569e2b8c2e0 .event posedge, v0x5569e2b7f7b0_0;
S_0x5569e2b95450 .scope module, "rec" "receiver" 2 76, 3 3 0, S_0x5569e2b82fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "ready"
    .port_info 3 /INPUT 1 "ready_test"
    .port_info 4 /INPUT 1 "valid"
    .port_info 5 /INPUT 8 "data"
P_0x5569e2b95620 .param/l "ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x5569e2b95660 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x5569e2b956a0 .param/l "DEPTH" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x5569e2b84ae0 .functor AND 1, L_0x5569e2bcbcc0, v0x5569e2bbafa0_0, C4<1>, C4<1>;
v0x5569e2b85870_0 .net *"_s0", 31 0, L_0x5569e2bcbb80;  1 drivers
L_0x7f33b6bec0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e2b85d90_0 .net *"_s3", 26 0, L_0x7f33b6bec0f0;  1 drivers
L_0x7f33b6bec138 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5569e2b86260_0 .net/2u *"_s4", 31 0, L_0x7f33b6bec138;  1 drivers
v0x5569e2b866a0_0 .net *"_s6", 0 0, L_0x5569e2bcbcc0;  1 drivers
v0x5569e2b7f7b0_0 .net "clk", 0 0, v0x5569e2bba810_0;  1 drivers
v0x5569e2b7f8b0_0 .net "data", 7 0, v0x5569e2bba8d0_0;  1 drivers
v0x5569e2bb8f00_0 .var "debug_reg", 7 0;
v0x5569e2bb8fe0_0 .var "idx", 4 0;
v0x5569e2bb90c0 .array "mem", 15 0, 7 0;
v0x5569e2bb9180_0 .net "ready", 0 0, L_0x5569e2b84ae0;  alias, 1 drivers
v0x5569e2bb9240_0 .net "ready_test", 0 0, v0x5569e2bbafa0_0;  1 drivers
v0x5569e2bb9300_0 .net "rst", 0 0, v0x5569e2bbb070_0;  1 drivers
v0x5569e2bb93c0_0 .net "valid", 0 0, v0x5569e2bbb110_0;  1 drivers
E_0x5569e2b8be90 .event posedge, v0x5569e2bb9300_0, v0x5569e2b7f7b0_0;
L_0x5569e2bcbb80 .concat [ 5 27 0 0], v0x5569e2bb8fe0_0, L_0x7f33b6bec0f0;
L_0x5569e2bcbcc0 .cmp/ne 32, L_0x5569e2bcbb80, L_0x7f33b6bec138;
S_0x5569e2bb9540 .scope module, "send" "sender" 2 64, 4 3 0, S_0x5569e2b82fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ready"
    .port_info 3 /OUTPUT 1 "valid"
    .port_info 4 /INPUT 1 "valid_test"
    .port_info 5 /OUTPUT 8 "data"
P_0x5569e2bb96e0 .param/l "ADDR_WIDTH" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x5569e2bb9720 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5569e2bb9760 .param/l "DEPTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x5569e2b95870 .functor AND 1, L_0x5569e2bcb670, v0x5569e2bbb1b0_0, C4<1>, C4<1>;
L_0x5569e2b95960 .functor BUFZ 8, L_0x5569e2bcb880, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5569e2bb9a00_0 .net *"_s0", 31 0, L_0x5569e2bbb540;  1 drivers
v0x5569e2bb9ae0_0 .net *"_s10", 7 0, L_0x5569e2bcb880;  1 drivers
v0x5569e2bb9bc0_0 .net *"_s12", 5 0, L_0x5569e2bcb920;  1 drivers
L_0x7f33b6bec0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5569e2bb9cb0_0 .net *"_s15", 0 0, L_0x7f33b6bec0a8;  1 drivers
L_0x7f33b6bec018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e2bb9d90_0 .net *"_s3", 26 0, L_0x7f33b6bec018;  1 drivers
L_0x7f33b6bec060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5569e2bb9ec0_0 .net/2u *"_s4", 31 0, L_0x7f33b6bec060;  1 drivers
v0x5569e2bb9fa0_0 .net *"_s6", 0 0, L_0x5569e2bcb670;  1 drivers
v0x5569e2bba060_0 .net "clk", 0 0, v0x5569e2bba810_0;  alias, 1 drivers
v0x5569e2bba100_0 .net "data", 7 0, L_0x5569e2b95960;  alias, 1 drivers
v0x5569e2bba1c0_0 .var "idx", 4 0;
v0x5569e2bba2a0 .array "mem", 15 0, 7 0;
v0x5569e2bba360_0 .net "ready", 0 0, L_0x5569e2b95bc0;  alias, 1 drivers
v0x5569e2bba420_0 .net "rst", 0 0, v0x5569e2bbb070_0;  alias, 1 drivers
v0x5569e2bba4f0_0 .net "valid", 0 0, L_0x5569e2b95870;  alias, 1 drivers
v0x5569e2bba590_0 .net "valid_test", 0 0, v0x5569e2bbb1b0_0;  1 drivers
L_0x5569e2bbb540 .concat [ 5 27 0 0], v0x5569e2bba1c0_0, L_0x7f33b6bec018;
L_0x5569e2bcb670 .cmp/ne 32, L_0x5569e2bbb540, L_0x7f33b6bec060;
L_0x5569e2bcb880 .array/port v0x5569e2bba2a0, L_0x5569e2bcb920;
L_0x5569e2bcb920 .concat [ 5 1 0 0], v0x5569e2bba1c0_0, L_0x7f33b6bec0a8;
    .scope S_0x5569e2bb9540;
T_0 ;
    %wait E_0x5569e2b8be90;
    %load/vec4 v0x5569e2bba420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5569e2bba1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5569e2bba360_0;
    %load/vec4 v0x5569e2bba4f0_0;
    %and;
    %load/vec4 v0x5569e2bba590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5569e2bba1c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5569e2bba1c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5569e2bba1c0_0;
    %assign/vec4 v0x5569e2bba1c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5569e2b95450;
T_1 ;
    %wait E_0x5569e2b8be90;
    %load/vec4 v0x5569e2bb9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5569e2bb8fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5569e2bb9240_0;
    %load/vec4 v0x5569e2bb9180_0;
    %and;
    %load/vec4 v0x5569e2bb93c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5569e2bb8fe0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5569e2bb8fe0_0, 0;
    %load/vec4 v0x5569e2b7f8b0_0;
    %load/vec4 v0x5569e2bb8fe0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569e2bb90c0, 0, 4;
    %load/vec4 v0x5569e2b7f8b0_0;
    %assign/vec4 v0x5569e2bb8f00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5569e2bb8fe0_0;
    %assign/vec4 v0x5569e2bb8fe0_0, 0;
    %load/vec4 v0x5569e2bb8fe0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5569e2bb90c0, 4;
    %load/vec4 v0x5569e2bb8fe0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569e2bb90c0, 0, 4;
    %load/vec4 v0x5569e2bb8f00_0;
    %assign/vec4 v0x5569e2bb8f00_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5569e2b82fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569e2bba810_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5569e2b82fb0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x5569e2bba810_0;
    %inv;
    %store/vec4 v0x5569e2bba810_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5569e2b82fb0;
T_4 ;
    %wait E_0x5569e2b8be90;
    %load/vec4 v0x5569e2bbb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569e2bbb110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5569e2bbada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5569e2bbb280_0;
    %assign/vec4 v0x5569e2bbb110_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5569e2b82fb0;
T_5 ;
    %wait E_0x5569e2b8be90;
    %load/vec4 v0x5569e2bbb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5569e2bba8d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5569e2bbada0_0;
    %load/vec4 v0x5569e2bbb280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5569e2bba9a0_0;
    %assign/vec4 v0x5569e2bba8d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5569e2b82fb0;
T_6 ;
    %wait E_0x5569e2b8be90;
    %load/vec4 v0x5569e2bbb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569e2bbab60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5569e2bbac20_0;
    %load/vec4 v0x5569e2bbace0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x5569e2bbab60_0;
    %assign/vec4 v0x5569e2bbab60_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x5569e2bbab60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5569e2bbab60_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x5569e2bbab60_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5569e2bbab60_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5569e2b82fb0;
T_7 ;
    %vpi_call 2 87 "$readmemh", "./data.hex", v0x5569e2bba2a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569e2bbaa70_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5569e2bbaa70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 2 89 "$display", "%x ", &A<v0x5569e2bba2a0, v0x5569e2bbaa70_0 > {0 0 0};
    %load/vec4 v0x5569e2bbaa70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5569e2bbaa70_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 91 "$dumpfile", "bubble_tb.vcd" {0 0 0};
    %vpi_call 2 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5569e2b82fb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569e2bbab60_0, 0, 1;
    %wait E_0x5569e2b8c2e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569e2bbb070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569e2bbafa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569e2bbb1b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5569e2b8c2e0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569e2bbb070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569e2bbb1b0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5569e2b8c2e0;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569e2bbafa0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5569e2b8c2e0;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569e2bbb1b0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_7.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.9, 5;
    %jmp/1 T_7.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5569e2b8c2e0;
    %jmp T_7.8;
T_7.9 ;
    %pop/vec4 1;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bubble_tb.v";
    "receiver.v";
    "sender.v";
