--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schematic.twx main_schematic.ncd -o
main_schematic.twr main_schematic.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf

Design file:              main_schematic.ncd
Physical constraint file: main_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11511 paths analyzed, 1122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.264ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/startInternal_0 (SLICE_X41Y51.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_0 (FF)
  Destination:          XLXI_7/startInternal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.261ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.113 - 0.116)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_0 to XLXI_7/startInternal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.XQ      Tcko                  0.591   XLXI_21/noteIndex<0>
                                                       XLXI_21/noteIndex_0
    SLICE_X41Y52.F4      net (fanout=6)        1.716   XLXI_21/noteIndex<0>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y51.F3      net (fanout=5)        1.409   XLXI_21/N51
    SLICE_X44Y51.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X41Y51.SR      net (fanout=17)       1.364   XLXI_7/modCount_cmp_ge0000
    SLICE_X41Y51.CLK     Tsrck                 0.910   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    -------------------------------------------------  ---------------------------
    Total                                      9.261ns (4.772ns logic, 4.489ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_2 (FF)
  Destination:          XLXI_7/startInternal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.103ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.113 - 0.114)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_2 to XLXI_7/startInternal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.XQ      Tcko                  0.591   XLXI_21/noteIndex<2>
                                                       XLXI_21/noteIndex_2
    SLICE_X41Y52.F1      net (fanout=6)        1.558   XLXI_21/noteIndex<2>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y51.F3      net (fanout=5)        1.409   XLXI_21/N51
    SLICE_X44Y51.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X41Y51.SR      net (fanout=17)       1.364   XLXI_7/modCount_cmp_ge0000
    SLICE_X41Y51.CLK     Tsrck                 0.910   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    -------------------------------------------------  ---------------------------
    Total                                      9.103ns (4.772ns logic, 4.331ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_0 (FF)
  Destination:          XLXI_7/startInternal_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.097ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.113 - 0.116)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_0 to XLXI_7/startInternal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.XQ      Tcko                  0.591   XLXI_21/noteIndex<0>
                                                       XLXI_21/noteIndex_0
    SLICE_X41Y52.F4      net (fanout=6)        1.716   XLXI_21/noteIndex<0>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y50.F4      net (fanout=5)        1.115   XLXI_21/N51
    SLICE_X44Y50.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X44Y51.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X44Y51.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X41Y51.SR      net (fanout=17)       1.364   XLXI_7/modCount_cmp_ge0000
    SLICE_X41Y51.CLK     Tsrck                 0.910   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    -------------------------------------------------  ---------------------------
    Total                                      9.097ns (4.902ns logic, 4.195ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/modCount_20 (SLICE_X45Y58.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_0 (FF)
  Destination:          XLXI_7/modCount_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.091 - 0.116)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_0 to XLXI_7/modCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.XQ      Tcko                  0.591   XLXI_21/noteIndex<0>
                                                       XLXI_21/noteIndex_0
    SLICE_X41Y52.F4      net (fanout=6)        1.716   XLXI_21/noteIndex<0>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y51.F3      net (fanout=5)        1.409   XLXI_21/N51
    SLICE_X44Y51.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X45Y58.SR      net (fanout=17)       1.269   XLXI_7/modCount_cmp_ge0000
    SLICE_X45Y58.CLK     Tsrck                 0.910   XLXI_7/modCount<20>
                                                       XLXI_7/modCount_20
    -------------------------------------------------  ---------------------------
    Total                                      9.166ns (4.772ns logic, 4.394ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_2 (FF)
  Destination:          XLXI_7/modCount_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.008ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.091 - 0.114)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_2 to XLXI_7/modCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.XQ      Tcko                  0.591   XLXI_21/noteIndex<2>
                                                       XLXI_21/noteIndex_2
    SLICE_X41Y52.F1      net (fanout=6)        1.558   XLXI_21/noteIndex<2>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y51.F3      net (fanout=5)        1.409   XLXI_21/N51
    SLICE_X44Y51.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X45Y58.SR      net (fanout=17)       1.269   XLXI_7/modCount_cmp_ge0000
    SLICE_X45Y58.CLK     Tsrck                 0.910   XLXI_7/modCount<20>
                                                       XLXI_7/modCount_20
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (4.772ns logic, 4.236ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_0 (FF)
  Destination:          XLXI_7/modCount_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.002ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.091 - 0.116)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_0 to XLXI_7/modCount_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.XQ      Tcko                  0.591   XLXI_21/noteIndex<0>
                                                       XLXI_21/noteIndex_0
    SLICE_X41Y52.F4      net (fanout=6)        1.716   XLXI_21/noteIndex<0>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y50.F4      net (fanout=5)        1.115   XLXI_21/N51
    SLICE_X44Y50.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X44Y51.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X44Y51.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X45Y58.SR      net (fanout=17)       1.269   XLXI_7/modCount_cmp_ge0000
    SLICE_X45Y58.CLK     Tsrck                 0.910   XLXI_7/modCount<20>
                                                       XLXI_7/modCount_20
    -------------------------------------------------  ---------------------------
    Total                                      9.002ns (4.902ns logic, 4.100ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/modCount_21 (SLICE_X45Y58.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_0 (FF)
  Destination:          XLXI_7/modCount_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.091 - 0.116)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_0 to XLXI_7/modCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.XQ      Tcko                  0.591   XLXI_21/noteIndex<0>
                                                       XLXI_21/noteIndex_0
    SLICE_X41Y52.F4      net (fanout=6)        1.716   XLXI_21/noteIndex<0>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y51.F3      net (fanout=5)        1.409   XLXI_21/N51
    SLICE_X44Y51.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X45Y58.SR      net (fanout=17)       1.269   XLXI_7/modCount_cmp_ge0000
    SLICE_X45Y58.CLK     Tsrck                 0.910   XLXI_7/modCount<20>
                                                       XLXI_7/modCount_21
    -------------------------------------------------  ---------------------------
    Total                                      9.166ns (4.772ns logic, 4.394ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_2 (FF)
  Destination:          XLXI_7/modCount_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.008ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.091 - 0.114)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_2 to XLXI_7/modCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.XQ      Tcko                  0.591   XLXI_21/noteIndex<2>
                                                       XLXI_21/noteIndex_2
    SLICE_X41Y52.F1      net (fanout=6)        1.558   XLXI_21/noteIndex<2>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y51.F3      net (fanout=5)        1.409   XLXI_21/N51
    SLICE_X44Y51.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X45Y58.SR      net (fanout=17)       1.269   XLXI_7/modCount_cmp_ge0000
    SLICE_X45Y58.CLK     Tsrck                 0.910   XLXI_7/modCount<20>
                                                       XLXI_7/modCount_21
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (4.772ns logic, 4.236ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/noteIndex_0 (FF)
  Destination:          XLXI_7/modCount_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.002ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.091 - 0.116)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/noteIndex_0 to XLXI_7/modCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.XQ      Tcko                  0.591   XLXI_21/noteIndex<0>
                                                       XLXI_21/noteIndex_0
    SLICE_X41Y52.F4      net (fanout=6)        1.716   XLXI_21/noteIndex<0>
    SLICE_X41Y52.X       Tilo                  0.704   XLXI_21/N51
                                                       XLXI_21/frequencyModCount<2>11
    SLICE_X44Y50.F4      net (fanout=5)        1.115   XLXI_21/N51
    SLICE_X44Y50.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X44Y51.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X44Y51.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X44Y52.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X44Y53.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X44Y54.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X44Y55.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X44Y56.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X44Y57.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X44Y58.COUT    Tbyp                  0.130   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X44Y59.XB      Tcinxb                0.495   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X45Y58.SR      net (fanout=17)       1.269   XLXI_7/modCount_cmp_ge0000
    SLICE_X45Y58.CLK     Tsrck                 0.910   XLXI_7/modCount<20>
                                                       XLXI_7/modCount_21
    -------------------------------------------------  ---------------------------
    Total                                      9.002ns (4.902ns logic, 4.100ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_21/state_1 (SLICE_X37Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/nextState_1 (FF)
  Destination:          XLXI_21/state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_21/nextState_1 to XLXI_21/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.XQ      Tcko                  0.474   XLXI_21/nextState<1>
                                                       XLXI_21/nextState_1
    SLICE_X37Y58.BX      net (fanout=1)        0.364   XLXI_21/nextState<1>
    SLICE_X37Y58.CLK     Tckdi       (-Th)    -0.093   XLXI_21/state<1>
                                                       XLXI_21/state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/state_3 (SLICE_X41Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/nextState_3 (FF)
  Destination:          XLXI_21/state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_21/nextState_3 to XLXI_21/state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.XQ      Tcko                  0.474   XLXI_21/nextState<3>
                                                       XLXI_21/nextState_3
    SLICE_X41Y59.BX      net (fanout=1)        0.364   XLXI_21/nextState<3>
    SLICE_X41Y59.CLK     Tckdi       (-Th)    -0.093   XLXI_21/state<3>
                                                       XLXI_21/state_3
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/state_7 (SLICE_X34Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/nextState_7 (FF)
  Destination:          XLXI_21/state_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_21/nextState_7 to XLXI_21/state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y62.XQ      Tcko                  0.474   XLXI_21/nextState<7>
                                                       XLXI_21/nextState_7
    SLICE_X34Y60.BX      net (fanout=1)        0.353   XLXI_21/nextState<7>
    SLICE_X34Y60.CLK     Tckdi       (-Th)    -0.134   XLXI_21/state<7>
                                                       XLXI_21/state_7
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.608ns logic, 0.353ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_21/playedNoteIndex<0>/CLK
  Logical resource: XLXI_21/playedNoteIndex_0/CK
  Location pin: SLICE_X32Y53.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_21/playedNoteIndex<0>/CLK
  Logical resource: XLXI_21/playedNoteIndex_0/CK
  Location pin: SLICE_X32Y53.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_21/playedNoteIndex<0>/CLK
  Logical resource: XLXI_21/playedNoteIndex_0/CK
  Location pin: SLICE_X32Y53.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.264|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11511 paths, 0 nets, and 1576 connections

Design statistics:
   Minimum period:   9.264ns{1}   (Maximum frequency: 107.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 21:34:42 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4528 MB



