#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55d7455d3390 .scope module, "tb_systolic_scheduler" "tb_systolic_scheduler" 2 16;
 .timescale 0 0;
P_0x55d74557ec70 .param/l "CLK_PERIOD" 0 2 20, +C4<00000000000000000000000000001010>;
P_0x55d74557ecb0 .param/l "DATA_WIDTH" 0 2 19, +C4<00000000000000000000000000100000>;
P_0x55d74557ecf0 .param/l "DELAY" 0 2 18, +C4<00000000000000000000000000001010>;
v0x55d74564e370_0 .net "a_out0", 31 0, v0x55d74562b030_0;  1 drivers
v0x55d74564e450_0 .net "a_out1", 31 0, v0x55d74562c0b0_0;  1 drivers
v0x55d74564e4f0_0 .net "a_out2", 31 0, v0x55d74562c500_0;  1 drivers
v0x55d74564e5f0_0 .net "a_out3", 31 0, v0x55d74562d8e0_0;  1 drivers
v0x55d74564e6c0_0 .net "b_out0", 31 0, v0x55d74564aa50_0;  1 drivers
v0x55d74564e7b0_0 .net "b_out1", 31 0, v0x55d74564ab80_0;  1 drivers
v0x55d74564e880_0 .net "b_out2", 31 0, v0x55d74564ac60_0;  1 drivers
v0x55d74564e950_0 .net "b_out3", 31 0, v0x55d74564ad40_0;  1 drivers
v0x55d74564ea20_0 .var "clk", 0 0;
v0x55d74564eaf0_0 .var/i "cycle_count", 31 0;
v0x55d74564eb90_0 .net "done", 0 0, v0x55d74564afc0_0;  1 drivers
v0x55d74564ec60_0 .var/i "error_count", 31 0;
v0x55d74564ed00 .array "expected_a_out", 27 0, 31 0;
v0x55d74564edc0 .array "expected_b_out", 27 0, 31 0;
v0x55d74564ee80_0 .var "mat_a_00", 31 0;
v0x55d74564ef70_0 .var "mat_a_01", 31 0;
v0x55d74564f040_0 .var "mat_a_02", 31 0;
v0x55d74564f110_0 .var "mat_a_03", 31 0;
v0x55d74564f1e0_0 .var "mat_a_10", 31 0;
v0x55d74564f2b0_0 .var "mat_a_11", 31 0;
v0x55d74564f380_0 .var "mat_a_12", 31 0;
v0x55d74564f450_0 .var "mat_a_13", 31 0;
v0x55d74564f520_0 .var "mat_a_20", 31 0;
v0x55d74564f5f0_0 .var "mat_a_21", 31 0;
v0x55d74564f6c0_0 .var "mat_a_22", 31 0;
v0x55d74564f790_0 .var "mat_a_23", 31 0;
v0x55d74564f860_0 .var "mat_a_30", 31 0;
v0x55d74564f930_0 .var "mat_a_31", 31 0;
v0x55d74564fa00_0 .var "mat_a_32", 31 0;
v0x55d74564fad0_0 .var "mat_a_33", 31 0;
v0x55d74564fba0_0 .var "mat_b_00", 31 0;
v0x55d74564fc70_0 .var "mat_b_01", 31 0;
v0x55d74564fd40_0 .var "mat_b_02", 31 0;
v0x55d745650020_0 .var "mat_b_03", 31 0;
v0x55d7456500f0_0 .var "mat_b_10", 31 0;
v0x55d7456501c0_0 .var "mat_b_11", 31 0;
v0x55d745650290_0 .var "mat_b_12", 31 0;
v0x55d745650360_0 .var "mat_b_13", 31 0;
v0x55d745650430_0 .var "mat_b_20", 31 0;
v0x55d745650500_0 .var "mat_b_21", 31 0;
v0x55d7456505d0_0 .var "mat_b_22", 31 0;
v0x55d7456506a0_0 .var "mat_b_23", 31 0;
v0x55d745650770_0 .var "mat_b_30", 31 0;
v0x55d745650840_0 .var "mat_b_31", 31 0;
v0x55d745650910_0 .var "mat_b_32", 31 0;
v0x55d7456509e0_0 .var "mat_b_33", 31 0;
v0x55d745650ab0_0 .var "rst", 0 0;
v0x55d745650b80_0 .var "start", 0 0;
v0x55d745650c50_0 .net "valid", 0 0, v0x55d74564d730_0;  1 drivers
v0x55d745650d20_0 .var/i "valid_count", 31 0;
E_0x55d74557de90 .event anyedge, v0x55d74564afc0_0;
S_0x55d7455d3610 .scope task, "calculate_expected" "calculate_expected" 2 85, 2 85 0, S_0x55d7455d3390;
 .timescale 0 0;
v0x55d7456293d0_0 .var/i "port", 31 0;
v0x55d74562a330_0 .var/i "step", 31 0;
TD_tb_systolic_scheduler.calculate_expected ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d74562a330_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d74562a330_0;
    %cmpi/s 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d7456293d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55d7456293d0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d7456293d0_0;
    %pad/s 35;
    %pad/s 38;
    %muli 7, 0, 38;
    %pad/s 39;
    %load/vec4 v0x55d74562a330_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d7456293d0_0;
    %pad/s 35;
    %pad/s 38;
    %muli 7, 0, 38;
    %pad/s 39;
    %load/vec4 v0x55d74562a330_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d7456293d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d7456293d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55d74562a330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74562a330_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x55d74564ee80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d74564fba0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564ef70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d7456500f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f040_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650430_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f110_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650770_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f1e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d74564fc70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f2b0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d7456501c0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f380_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650500_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f450_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650840_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f520_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d74564fd40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f5f0_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650290_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f6c0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d7456505d0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f790_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650910_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f860_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650020_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564f930_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d745650360_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564fa00_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d7456506a0_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %load/vec4 v0x55d74564fad0_0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564ed00, 4, 0;
    %load/vec4 v0x55d7456509e0_0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d74564edc0, 4, 0;
    %end;
S_0x55d74564a030 .scope task, "check_outputs" "check_outputs" 2 121, 2 121 0, S_0x55d7455d3390;
 .timescale 0 0;
v0x55d74562a760_0 .var/i "step", 31 0;
TD_tb_systolic_scheduler.check_outputs ;
    %load/vec4 v0x55d745650c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 125 "$display", "Step %0d - Checking outputs:", v0x55d74562a760_0 {0 0 0};
    %load/vec4 v0x55d74564e370_0;
    %ix/getv/s 4, v0x55d74562a760_0;
    %load/vec4a v0x55d74564ed00, 4;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 128 "$display", "ERROR: a_out0 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, &A<v0x55d74564ed00, v0x55d74562a760_0 >, v0x55d74564e370_0 {0 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55d74564e450_0;
    %pushi/vec4 7, 0, 4;
    %pad/s 5;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564ed00, 4;
    %cmp/ne;
    %jmp/0xz  T_1.8, 6;
    %pushi/vec4 7, 0, 4;
    %pad/s 5;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564ed00, 4;
    %vpi_call 2 133 "$display", "ERROR: a_out1 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, S<0,vec4,u32>, v0x55d74564e450_0 {1 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x55d74564e4f0_0;
    %pushi/vec4 14, 0, 5;
    %pad/s 6;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 6;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564ed00, 4;
    %cmp/ne;
    %jmp/0xz  T_1.10, 6;
    %pushi/vec4 14, 0, 5;
    %pad/s 6;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 6;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564ed00, 4;
    %vpi_call 2 138 "$display", "ERROR: a_out2 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, S<0,vec4,u32>, v0x55d74564e4f0_0 {1 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x55d74564e5f0_0;
    %pushi/vec4 21, 0, 6;
    %pad/s 7;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564ed00, 4;
    %cmp/ne;
    %jmp/0xz  T_1.12, 6;
    %pushi/vec4 21, 0, 6;
    %pad/s 7;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564ed00, 4;
    %vpi_call 2 143 "$display", "ERROR: a_out3 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, S<0,vec4,u32>, v0x55d74564e5f0_0 {1 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x55d74564e6c0_0;
    %ix/getv/s 4, v0x55d74562a760_0;
    %load/vec4a v0x55d74564edc0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 149 "$display", "ERROR: b_out0 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, &A<v0x55d74564edc0, v0x55d74562a760_0 >, v0x55d74564e6c0_0 {0 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.14 ;
    %load/vec4 v0x55d74564e7b0_0;
    %pushi/vec4 7, 0, 4;
    %pad/s 5;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564edc0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.16, 6;
    %pushi/vec4 7, 0, 4;
    %pad/s 5;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564edc0, 4;
    %vpi_call 2 154 "$display", "ERROR: b_out1 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, S<0,vec4,u32>, v0x55d74564e7b0_0 {1 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x55d74564e880_0;
    %pushi/vec4 14, 0, 5;
    %pad/s 6;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 6;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564edc0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %pushi/vec4 14, 0, 5;
    %pad/s 6;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 6;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564edc0, 4;
    %vpi_call 2 159 "$display", "ERROR: b_out2 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, S<0,vec4,u32>, v0x55d74564e880_0 {1 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.18 ;
    %load/vec4 v0x55d74564e950_0;
    %pushi/vec4 21, 0, 6;
    %pad/s 7;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564edc0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.20, 6;
    %pushi/vec4 21, 0, 6;
    %pad/s 7;
    %load/vec4 v0x55d74562a760_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55d74564edc0, 4;
    %vpi_call 2 164 "$display", "ERROR: b_out3 mismatch at step %0d. Expected: %h, Got: %h", v0x55d74562a760_0, S<0,vec4,u32>, v0x55d74564e950_0 {1 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_1.20 ;
    %vpi_call 2 169 "$display", "  A_out: %h %h %h %h", v0x55d74564e370_0, v0x55d74564e450_0, v0x55d74564e4f0_0, v0x55d74564e5f0_0 {0 0 0};
    %vpi_call 2 170 "$display", "  B_out: %h %h %h %h", v0x55d74564e6c0_0, v0x55d74564e7b0_0, v0x55d74564e880_0, v0x55d74564e950_0 {0 0 0};
T_1.4 ;
    %end;
S_0x55d74564a270 .scope module, "dut" "systolic_scheduler" 2 47, 3 29 0, S_0x55d7455d3390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "mat_a_00";
    .port_info 4 /INPUT 32 "mat_a_01";
    .port_info 5 /INPUT 32 "mat_a_02";
    .port_info 6 /INPUT 32 "mat_a_03";
    .port_info 7 /INPUT 32 "mat_a_10";
    .port_info 8 /INPUT 32 "mat_a_11";
    .port_info 9 /INPUT 32 "mat_a_12";
    .port_info 10 /INPUT 32 "mat_a_13";
    .port_info 11 /INPUT 32 "mat_a_20";
    .port_info 12 /INPUT 32 "mat_a_21";
    .port_info 13 /INPUT 32 "mat_a_22";
    .port_info 14 /INPUT 32 "mat_a_23";
    .port_info 15 /INPUT 32 "mat_a_30";
    .port_info 16 /INPUT 32 "mat_a_31";
    .port_info 17 /INPUT 32 "mat_a_32";
    .port_info 18 /INPUT 32 "mat_a_33";
    .port_info 19 /INPUT 32 "mat_b_00";
    .port_info 20 /INPUT 32 "mat_b_01";
    .port_info 21 /INPUT 32 "mat_b_02";
    .port_info 22 /INPUT 32 "mat_b_03";
    .port_info 23 /INPUT 32 "mat_b_10";
    .port_info 24 /INPUT 32 "mat_b_11";
    .port_info 25 /INPUT 32 "mat_b_12";
    .port_info 26 /INPUT 32 "mat_b_13";
    .port_info 27 /INPUT 32 "mat_b_20";
    .port_info 28 /INPUT 32 "mat_b_21";
    .port_info 29 /INPUT 32 "mat_b_22";
    .port_info 30 /INPUT 32 "mat_b_23";
    .port_info 31 /INPUT 32 "mat_b_30";
    .port_info 32 /INPUT 32 "mat_b_31";
    .port_info 33 /INPUT 32 "mat_b_32";
    .port_info 34 /INPUT 32 "mat_b_33";
    .port_info 35 /OUTPUT 32 "a_out0";
    .port_info 36 /OUTPUT 32 "a_out1";
    .port_info 37 /OUTPUT 32 "a_out2";
    .port_info 38 /OUTPUT 32 "a_out3";
    .port_info 39 /OUTPUT 32 "b_out0";
    .port_info 40 /OUTPUT 32 "b_out1";
    .port_info 41 /OUTPUT 32 "b_out2";
    .port_info 42 /OUTPUT 32 "b_out3";
    .port_info 43 /OUTPUT 1 "valid";
    .port_info 44 /OUTPUT 1 "done";
P_0x55d74562d580 .param/l "DATA_WIDTH" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x55d74562d5c0 .param/l "DELAY" 0 3 30, +C4<00000000000000000000000000001010>;
L_0x55d745628ce0 .functor BUFZ 32, v0x55d74564ee80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d74562a1e0 .functor BUFZ 32, v0x55d74564ef70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d74562a640 .functor BUFZ 32, v0x55d74564f040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d74562aed0 .functor BUFZ 32, v0x55d74564f110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d74562bf10 .functor BUFZ 32, v0x55d74564f1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d74562c3a0 .functor BUFZ 32, v0x55d74564f2b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d74562d7c0 .functor BUFZ 32, v0x55d74564f380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651040 .functor BUFZ 32, v0x55d74564f450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651150 .functor BUFZ 32, v0x55d74564f520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651210 .functor BUFZ 32, v0x55d74564f5f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651330 .functor BUFZ 32, v0x55d74564f6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d7456513a0 .functor BUFZ 32, v0x55d74564f790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d7456514d0 .functor BUFZ 32, v0x55d74564f860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651590 .functor BUFZ 32, v0x55d74564f930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651460 .functor BUFZ 32, v0x55d74564fa00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651720 .functor BUFZ 32, v0x55d74564fad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651870 .functor BUFZ 32, v0x55d74564fba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651930 .functor BUFZ 32, v0x55d74564fc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651a90 .functor BUFZ 32, v0x55d74564fd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651b50 .functor BUFZ 32, v0x55d745650020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651cc0 .functor BUFZ 32, v0x55d7456500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651d80 .functor BUFZ 32, v0x55d7456501c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651f00 .functor BUFZ 32, v0x55d745650290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745651fc0 .functor BUFZ 32, v0x55d745650360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745652150 .functor BUFZ 32, v0x55d745650430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745652210 .functor BUFZ 32, v0x55d745650500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d7456523b0 .functor BUFZ 32, v0x55d7456505d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745652470 .functor BUFZ 32, v0x55d7456506a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745652620 .functor BUFZ 32, v0x55d745650770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d7456526e0 .functor BUFZ 32, v0x55d745650840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d7456528a0 .functor BUFZ 32, v0x55d745650910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d745652960 .functor BUFZ 32, v0x55d7456509e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d74562b030_0 .var "a_out0", 31 0;
v0x55d74562c0b0_0 .var "a_out1", 31 0;
v0x55d74562c500_0 .var "a_out2", 31 0;
v0x55d74562d8e0_0 .var "a_out3", 31 0;
v0x55d74564aa50_0 .var "b_out0", 31 0;
v0x55d74564ab80_0 .var "b_out1", 31 0;
v0x55d74564ac60_0 .var "b_out2", 31 0;
v0x55d74564ad40_0 .var "b_out3", 31 0;
v0x55d74564ae20_0 .net "clk", 0 0, v0x55d74564ea20_0;  1 drivers
v0x55d74564aee0_0 .var "delay_counter", 3 0;
v0x55d74564afc0_0 .var "done", 0 0;
v0x55d74564b080_0 .var "feeding", 0 0;
v0x55d74564b140 .array "mat_a", 15 0;
v0x55d74564b140_0 .net v0x55d74564b140 0, 31 0, L_0x55d745628ce0; 1 drivers
v0x55d74564b140_1 .net v0x55d74564b140 1, 31 0, L_0x55d74562a1e0; 1 drivers
v0x55d74564b140_2 .net v0x55d74564b140 2, 31 0, L_0x55d74562a640; 1 drivers
v0x55d74564b140_3 .net v0x55d74564b140 3, 31 0, L_0x55d74562aed0; 1 drivers
v0x55d74564b140_4 .net v0x55d74564b140 4, 31 0, L_0x55d74562bf10; 1 drivers
v0x55d74564b140_5 .net v0x55d74564b140 5, 31 0, L_0x55d74562c3a0; 1 drivers
v0x55d74564b140_6 .net v0x55d74564b140 6, 31 0, L_0x55d74562d7c0; 1 drivers
v0x55d74564b140_7 .net v0x55d74564b140 7, 31 0, L_0x55d745651040; 1 drivers
v0x55d74564b140_8 .net v0x55d74564b140 8, 31 0, L_0x55d745651150; 1 drivers
v0x55d74564b140_9 .net v0x55d74564b140 9, 31 0, L_0x55d745651210; 1 drivers
v0x55d74564b140_10 .net v0x55d74564b140 10, 31 0, L_0x55d745651330; 1 drivers
v0x55d74564b140_11 .net v0x55d74564b140 11, 31 0, L_0x55d7456513a0; 1 drivers
v0x55d74564b140_12 .net v0x55d74564b140 12, 31 0, L_0x55d7456514d0; 1 drivers
v0x55d74564b140_13 .net v0x55d74564b140 13, 31 0, L_0x55d745651590; 1 drivers
v0x55d74564b140_14 .net v0x55d74564b140 14, 31 0, L_0x55d745651460; 1 drivers
v0x55d74564b140_15 .net v0x55d74564b140 15, 31 0, L_0x55d745651720; 1 drivers
v0x55d74564b400_0 .net "mat_a_00", 31 0, v0x55d74564ee80_0;  1 drivers
v0x55d74564b4e0_0 .net "mat_a_01", 31 0, v0x55d74564ef70_0;  1 drivers
v0x55d74564b5c0_0 .net "mat_a_02", 31 0, v0x55d74564f040_0;  1 drivers
v0x55d74564b6a0_0 .net "mat_a_03", 31 0, v0x55d74564f110_0;  1 drivers
v0x55d74564b780_0 .net "mat_a_10", 31 0, v0x55d74564f1e0_0;  1 drivers
v0x55d74564b860_0 .net "mat_a_11", 31 0, v0x55d74564f2b0_0;  1 drivers
v0x55d74564b940_0 .net "mat_a_12", 31 0, v0x55d74564f380_0;  1 drivers
v0x55d74564ba20_0 .net "mat_a_13", 31 0, v0x55d74564f450_0;  1 drivers
v0x55d74564bb00_0 .net "mat_a_20", 31 0, v0x55d74564f520_0;  1 drivers
v0x55d74564bbe0_0 .net "mat_a_21", 31 0, v0x55d74564f5f0_0;  1 drivers
v0x55d74564bcc0_0 .net "mat_a_22", 31 0, v0x55d74564f6c0_0;  1 drivers
v0x55d74564bda0_0 .net "mat_a_23", 31 0, v0x55d74564f790_0;  1 drivers
v0x55d74564be80_0 .net "mat_a_30", 31 0, v0x55d74564f860_0;  1 drivers
v0x55d74564bf60_0 .net "mat_a_31", 31 0, v0x55d74564f930_0;  1 drivers
v0x55d74564c040_0 .net "mat_a_32", 31 0, v0x55d74564fa00_0;  1 drivers
v0x55d74564c120_0 .net "mat_a_33", 31 0, v0x55d74564fad0_0;  1 drivers
v0x55d74564c200 .array "mat_b", 15 0;
v0x55d74564c200_0 .net v0x55d74564c200 0, 31 0, L_0x55d745651870; 1 drivers
v0x55d74564c200_1 .net v0x55d74564c200 1, 31 0, L_0x55d745651930; 1 drivers
v0x55d74564c200_2 .net v0x55d74564c200 2, 31 0, L_0x55d745651a90; 1 drivers
v0x55d74564c200_3 .net v0x55d74564c200 3, 31 0, L_0x55d745651b50; 1 drivers
v0x55d74564c200_4 .net v0x55d74564c200 4, 31 0, L_0x55d745651cc0; 1 drivers
v0x55d74564c200_5 .net v0x55d74564c200 5, 31 0, L_0x55d745651d80; 1 drivers
v0x55d74564c200_6 .net v0x55d74564c200 6, 31 0, L_0x55d745651f00; 1 drivers
v0x55d74564c200_7 .net v0x55d74564c200 7, 31 0, L_0x55d745651fc0; 1 drivers
v0x55d74564c200_8 .net v0x55d74564c200 8, 31 0, L_0x55d745652150; 1 drivers
v0x55d74564c200_9 .net v0x55d74564c200 9, 31 0, L_0x55d745652210; 1 drivers
v0x55d74564c200_10 .net v0x55d74564c200 10, 31 0, L_0x55d7456523b0; 1 drivers
v0x55d74564c200_11 .net v0x55d74564c200 11, 31 0, L_0x55d745652470; 1 drivers
v0x55d74564c200_12 .net v0x55d74564c200 12, 31 0, L_0x55d745652620; 1 drivers
v0x55d74564c200_13 .net v0x55d74564c200 13, 31 0, L_0x55d7456526e0; 1 drivers
v0x55d74564c200_14 .net v0x55d74564c200 14, 31 0, L_0x55d7456528a0; 1 drivers
v0x55d74564c200_15 .net v0x55d74564c200 15, 31 0, L_0x55d745652960; 1 drivers
v0x55d74564c4c0_0 .net "mat_b_00", 31 0, v0x55d74564fba0_0;  1 drivers
v0x55d74564c5a0_0 .net "mat_b_01", 31 0, v0x55d74564fc70_0;  1 drivers
v0x55d74564c680_0 .net "mat_b_02", 31 0, v0x55d74564fd40_0;  1 drivers
v0x55d74564c970_0 .net "mat_b_03", 31 0, v0x55d745650020_0;  1 drivers
v0x55d74564ca50_0 .net "mat_b_10", 31 0, v0x55d7456500f0_0;  1 drivers
v0x55d74564cb30_0 .net "mat_b_11", 31 0, v0x55d7456501c0_0;  1 drivers
v0x55d74564cc10_0 .net "mat_b_12", 31 0, v0x55d745650290_0;  1 drivers
v0x55d74564ccf0_0 .net "mat_b_13", 31 0, v0x55d745650360_0;  1 drivers
v0x55d74564cdd0_0 .net "mat_b_20", 31 0, v0x55d745650430_0;  1 drivers
v0x55d74564ceb0_0 .net "mat_b_21", 31 0, v0x55d745650500_0;  1 drivers
v0x55d74564cf90_0 .net "mat_b_22", 31 0, v0x55d7456505d0_0;  1 drivers
v0x55d74564d070_0 .net "mat_b_23", 31 0, v0x55d7456506a0_0;  1 drivers
v0x55d74564d150_0 .net "mat_b_30", 31 0, v0x55d745650770_0;  1 drivers
v0x55d74564d230_0 .net "mat_b_31", 31 0, v0x55d745650840_0;  1 drivers
v0x55d74564d310_0 .net "mat_b_32", 31 0, v0x55d745650910_0;  1 drivers
v0x55d74564d3f0_0 .net "mat_b_33", 31 0, v0x55d7456509e0_0;  1 drivers
v0x55d74564d4d0_0 .net "rst", 0 0, v0x55d745650ab0_0;  1 drivers
v0x55d74564d590_0 .net "start", 0 0, v0x55d745650b80_0;  1 drivers
v0x55d74564d650_0 .var "step", 3 0;
v0x55d74564d730_0 .var "valid", 0 0;
E_0x55d7455bf250 .event posedge, v0x55d74564d4d0_0, v0x55d74564ae20_0;
S_0x55d74564dd90 .scope task, "init_matrices" "init_matrices" 2 67, 2 67 0, S_0x55d7455d3390;
 .timescale 0 0;
TD_tb_systolic_scheduler.init_matrices ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55d74564ee80_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55d74564ef70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55d74564f040_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55d74564f110_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55d74564f1e0_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55d74564f2b0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55d74564f380_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55d74564f450_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55d74564f520_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55d74564f5f0_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55d74564f6c0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55d74564f790_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x55d74564f860_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x55d74564f930_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55d74564fa00_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55d74564fad0_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x55d74564fba0_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x55d74564fc70_0, 0, 32;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x55d74564fd40_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x55d745650020_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55d7456500f0_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x55d7456501c0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x55d745650290_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x55d745650360_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55d745650430_0, 0, 32;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0x55d745650500_0, 0, 32;
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0x55d7456505d0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x55d7456506a0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v0x55d745650770_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x55d745650840_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x55d745650910_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55d7456509e0_0, 0, 32;
    %end;
S_0x55d74564df20 .scope begin, "monitor_loop1" "monitor_loop1" 2 199, 2 199 0, S_0x55d7455d3390;
 .timescale 0 0;
E_0x55d7455beab0 .event posedge, v0x55d74564ae20_0;
S_0x55d74564e190 .scope begin, "monitor_loop2" "monitor_loop2" 2 266, 2 266 0, S_0x55d7455d3390;
 .timescale 0 0;
    .scope S_0x55d74564a270;
T_3 ;
    %wait E_0x55d7455bf250;
    %load/vec4 v0x55d74564d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d74564d650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d74564aee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564afc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564b080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562b030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562c0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564aa50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564ab80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564ac60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564ad40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d74564d590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.5, 10;
    %load/vec4 v0x55d74564b080_0;
    %nor/r;
    %and;
T_3.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x55d74564afc0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d74564b080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d74564d650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d74564aee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564afc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
T_3.2 ;
    %load/vec4 v0x55d74564b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55d74564aee0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d74564aee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.10, 5;
    %ix/getv 4, v0x55d74564d650_0;
    %load/vec4a v0x55d74564b140, 4;
    %assign/vec4 v0x55d74562b030_0, 0;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x55d74564c200, 4;
    %assign/vec4 v0x55d74564aa50_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562b030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564aa50_0, 0;
T_3.11 ;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.14, 5;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 5;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d74564b140, 4;
    %assign/vec4 v0x55d74562c0b0_0, 0;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 35;
    %pad/u 37;
    %muli 4, 0, 37;
    %pad/u 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d74564c200, 4;
    %assign/vec4 v0x55d74564ab80_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562c0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564ab80_0, 0;
T_3.13 ;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.17, 5;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 8, 0, 5;
    %pad/s 6;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d74564b140, 4;
    %assign/vec4 v0x55d74562c500_0, 0;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 35;
    %pad/u 37;
    %muli 4, 0, 37;
    %pad/u 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d74564c200, 4;
    %assign/vec4 v0x55d74564ac60_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564ac60_0, 0;
T_3.16 ;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.20, 5;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 12, 0, 5;
    %pad/s 6;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pad/u 6;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d74564b140, 4;
    %assign/vec4 v0x55d74562d8e0_0, 0;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pad/u 35;
    %pad/u 37;
    %muli 4, 0, 37;
    %pad/u 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55d74564c200, 4;
    %assign/vec4 v0x55d74564ad40_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74562d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d74564ad40_0, 0;
T_3.19 ;
    %load/vec4 v0x55d74564d650_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564b080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d74564afc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x55d74564d650_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d74564d650_0, 0;
T_3.22 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55d74564aee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d74564aee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55d74564afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
    %load/vec4 v0x55d74564d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564afc0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d74564d730_0, 0;
T_3.24 ;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d7455d3390;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d74564ea20_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x55d74564ea20_0;
    %inv;
    %store/vec4 v0x55d74564ea20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55d7455d3390;
T_5 ;
    %vpi_call 2 176 "$display", "Starting Systolic Scheduler Testbench" {0 0 0};
    %vpi_call 2 177 "$display", "DELAY = %0d, DATA_WIDTH = %0d", P_0x55d74557ecf0, P_0x55d74557ecb0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d74564eaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d745650d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %fork TD_tb_systolic_scheduler.init_matrices, S_0x55d74564dd90;
    %join;
    %fork TD_tb_systolic_scheduler.calculate_expected, S_0x55d7455d3610;
    %join;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d7455beab0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650ab0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d7455beab0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %vpi_call 2 192 "$display", "\012=== Test 1: Basic Operation ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %wait E_0x55d7455beab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %fork t_1, S_0x55d74564df20;
    %jmp t_0;
    .scope S_0x55d74564df20;
t_1 ;
    %pushi/vec4 90, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d7455beab0;
    %load/vec4 v0x55d74564eaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564eaf0_0, 0, 32;
    %load/vec4 v0x55d745650c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x55d745650d20_0;
    %store/vec4 v0x55d74562a760_0, 0, 32;
    %fork TD_tb_systolic_scheduler.check_outputs, S_0x55d74564a030;
    %join;
    %load/vec4 v0x55d745650d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d745650d20_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x55d74564eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %vpi_call 2 210 "$display", "Done signal asserted at cycle %0d", v0x55d74564eaf0_0 {0 0 0};
    %disable S_0x55d74564df20;
T_5.8 ;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55d7455d3390;
t_0 %join;
    %load/vec4 v0x55d745650d20_0;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 2 217 "$display", "ERROR: Expected 7 valid cycles, got %0d", v0x55d745650d20_0 {0 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_5.10 ;
    %vpi_call 2 221 "$display", "\012=== Test 2: Reset During Operation ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %wait E_0x55d7455beab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_5.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.13, 5;
    %jmp/1 T_5.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d7455beab0;
    %jmp T_5.12;
T_5.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650ab0_0, 0, 1;
    %wait E_0x55d7455beab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650ab0_0, 0, 1;
    %wait E_0x55d7455beab0;
    %load/vec4 v0x55d745650c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_5.16, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x55d74564eb90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.16;
    %jmp/0xz  T_5.14, 6;
    %vpi_call 2 234 "$display", "ERROR: valid or done not cleared after reset" {0 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_5.14 ;
    %vpi_call 2 238 "$display", "\012=== Test 3: Back-to-back Operations ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %wait E_0x55d7455beab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %vpi_call 2 243 "$display", "Started first operation" {0 0 0};
T_5.17 ;
    %load/vec4 v0x55d74564eb90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.18, 6;
    %wait E_0x55d74557de90;
    %jmp T_5.17;
T_5.18 ;
    %vpi_call 2 246 "$display", "First operation completed, done=%b", v0x55d74564eb90_0 {0 0 0};
    %wait E_0x55d7455beab0;
    %vpi_call 2 250 "$display", "Acknowledging completion with done=%b", v0x55d74564eb90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %wait E_0x55d7455beab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %vpi_call 2 254 "$display", "After acknowledgment: done=%b", v0x55d74564eb90_0 {0 0 0};
T_5.19 ;
    %load/vec4 v0x55d74564eb90_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.20, 6;
    %wait E_0x55d74557de90;
    %jmp T_5.19;
T_5.20 ;
    %wait E_0x55d7455beab0;
    %vpi_call 2 259 "$display", "Starting second operation with done=%b", v0x55d74564eb90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %wait E_0x55d7455beab0;
    %vpi_call 2 262 "$display", "After start pulse: done=%b, feeding=%b", v0x55d74564eb90_0, v0x55d74564b080_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d745650b80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d745650d20_0, 0, 32;
    %fork t_3, S_0x55d74564e190;
    %jmp t_2;
    .scope S_0x55d74564e190;
t_3 ;
    %pushi/vec4 80, 0, 32;
T_5.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.22, 5;
    %jmp/1 T_5.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d7455beab0;
    %load/vec4 v0x55d745650c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %load/vec4 v0x55d745650d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d745650d20_0, 0, 32;
T_5.23 ;
    %load/vec4 v0x55d74564eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %disable S_0x55d74564e190;
T_5.25 ;
    %jmp T_5.21;
T_5.22 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55d7455d3390;
t_2 %join;
    %load/vec4 v0x55d745650d20_0;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_5.27, 6;
    %vpi_call 2 275 "$display", "ERROR: Back-to-back operation failed. Expected 7 valid cycles, got %0d", v0x55d745650d20_0 {0 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d74564ec60_0, 0, 32;
T_5.27 ;
    %vpi_call 2 279 "$display", "\012=== Test Summary ===" {0 0 0};
    %load/vec4 v0x55d74564ec60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %vpi_call 2 281 "$display", "\342\234\223 All tests PASSED!" {0 0 0};
    %jmp T_5.30;
T_5.29 ;
    %vpi_call 2 283 "$display", "\342\234\227 %0d errors found", v0x55d74564ec60_0 {0 0 0};
T_5.30 ;
    %vpi_call 2 286 "$display", "Total simulation cycles: %0d", v0x55d74564eaf0_0 {0 0 0};
    %vpi_call 2 287 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55d7455d3390;
T_6 ;
    %delay 10000, 0;
    %vpi_call 2 293 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 294 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55d7455d3390;
T_7 ;
    %vpi_call 2 298 "$dumpfile", "systolic_scheduler.vcd" {0 0 0};
    %vpi_call 2 299 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d7455d3390 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "scheduler_tb.v";
    "systolic_scheduler.v";
