{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501006214567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501006214567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 23:40:14 2017 " "Processing started: Tue Jul 25 23:40:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501006214567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501006214567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501006214567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501006214991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tagram.v 1 1 " "Found 1 design units, including 1 entities, in source file tagram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TagRam " "Found entity 1: TagRam" {  } { { "TagRam.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/TagRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validcache.v 1 1 " "Found 1 design units, including 1 entities, in source file validcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Validcache " "Found entity 1: Validcache" {  } { { "Validcache.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/Validcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "Compare.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/Compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachedataram.v 1 1 " "Found 1 design units, including 1 entities, in source file cachedataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheDataRam " "Found entity 1: CacheDataRam" {  } { { "CacheDataRam.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheDataRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doutmux.v 1 1 " "Found 1 design units, including 1 entities, in source file doutmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoutMux " "Found entity 1: DoutMux" {  } { { "DoutMux.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/DoutMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cacheaddressmux.v 1 1 " "Found 1 design units, including 1 entities, in source file cacheaddressmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheAddressMux " "Found entity 1: CacheAddressMux" {  } { { "CacheAddressMux.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheAddressMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file fsmcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMControl " "Found entity 1: FSMControl" {  } { { "FSMControl.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/FSMControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/baud_rate_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/UART_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.v 2 2 " "Found 2 design units, including 2 entities, in source file register8.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerIR " "Found entity 1: registerIR" {  } { { "register8.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/register8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215075 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerPC " "Found entity 2: registerPC" {  } { { "register8.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/register8.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register19.v 2 2 " "Found 2 design units, including 2 entities, in source file register19.v" { { "Info" "ISGN_ENTITY_NAME" "1 register19 " "Found entity 1: register19" {  } { { "register19.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/register19.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215083 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerAC " "Found entity 2: registerAC" {  } { { "register19.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/register19.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register12.v 1 1 " "Found 1 design units, including 1 entities, in source file register12.v" { { "Info" "ISGN_ENTITY_NAME" "1 register12 " "Found entity 1: register12" {  } { { "register12.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/register12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmux.v 1 1 " "Found 1 design units, including 1 entities, in source file bmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bmux " "Found entity 1: Bmux" {  } { { "Bmux.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/Bmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amux.v 1 1 " "Found 1 design units, including 1 entities, in source file amux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amux " "Found entity 1: Amux" {  } { { "Amux.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/Amux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215101 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" memory_unit.v(197) " "Verilog HDL syntax error at memory_unit.v(197) near end of file ;  expecting \"endmodule\"" {  } { { "memory_unit.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/memory_unit.v" 197 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1501006215104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file memory_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ins_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_ram " "Found entity 1: ins_ram" {  } { { "ins_ram.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/ins_ram.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215108 ""} { "Info" "ISGN_ENTITY_NAME" "2 ins_ram_tb " "Found entity 2: ins_ram_tb" {  } { { "ins_ram.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/ins_ram.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_out_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file img_out_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_out_ram " "Found entity 1: img_out_ram" {  } { { "img_out_ram.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/img_out_ram.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "true_dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file true_dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram " "Found entity 1: true_dual_port_ram" {  } { { "true_dual_port_ram.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/true_dual_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file top_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mod " "Found entity 1: top_mod" {  } { { "top_mod.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/top_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "output_files/processor_tb.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/output_files/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_in_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file img_in_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_in_ddr " "Found entity 1: img_in_ddr" {  } { { "img_in_ddr.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/img_in_ddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachetop.v 1 1 " "Found 1 design units, including 1 entities, in source file cachetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheTop " "Found entity 1: CacheTop" {  } { { "CacheTop.v" "" { Text "D:/Processor/cache Final files/New folder/DownSample_Cache_added_ddr/DownSample_single_high_mem/CacheTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501006215129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501006215129 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501006215196 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 25 23:40:15 2017 " "Processing ended: Tue Jul 25 23:40:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501006215196 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501006215196 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501006215196 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501006215196 ""}
