
Diplomski_Outdoor_Unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2ec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  0800b3b0  0800b3b0  0001b3b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b8b0  0800b8b0  0001b8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b8b8  0800b8b8  0001b8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b8bc  0800b8bc  0001b8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000028c  20000000  0800b8c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000390  20000290  0800bb4c  00020290  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000620  0800bb4c  00020620  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023945  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000468d  00000000  00000000  00043bf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000101df  00000000  00000000  00048286  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001500  00000000  00000000  00058468  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000019e0  00000000  00000000  00059968  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bd29  00000000  00000000  0005b348  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006a87  00000000  00000000  00067071  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006daf8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000052c0  00000000  00000000  0006db74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000290 	.word	0x20000290
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b394 	.word	0x0800b394

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000294 	.word	0x20000294
 8000104:	0800b394 	.word	0x0800b394

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr

08000116 <strcmp>:
 8000116:	7802      	ldrb	r2, [r0, #0]
 8000118:	780b      	ldrb	r3, [r1, #0]
 800011a:	2a00      	cmp	r2, #0
 800011c:	d003      	beq.n	8000126 <strcmp+0x10>
 800011e:	3001      	adds	r0, #1
 8000120:	3101      	adds	r1, #1
 8000122:	429a      	cmp	r2, r3
 8000124:	d0f7      	beq.n	8000116 <strcmp>
 8000126:	1ad0      	subs	r0, r2, r3
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c10      	adds	r0, r2, #0
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	1c19      	adds	r1, r3, #0
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 fdc1 	bl	8001fd8 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fd1b 	bl	8001e9c <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fdb3 	bl	8001fd8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fda9 	bl	8001fd8 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fd3b 	bl	8001f10 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fd31 	bl	8001f10 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	1c08      	adds	r0, r1, #0
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fb41 	bl	8000b4c <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fad3 	bl	8000a80 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb33 	bl	8000b4c <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb29 	bl	8000b4c <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fadf 	bl	8000acc <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fad5 	bl	8000acc <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	1c08      	adds	r0, r1, #0
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	; (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f83c 	bl	80005dc <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			; (mov r8, r8)

08000570 <__aeabi_f2uiz>:
 8000570:	219e      	movs	r1, #158	; 0x9e
 8000572:	b510      	push	{r4, lr}
 8000574:	05c9      	lsls	r1, r1, #23
 8000576:	1c04      	adds	r4, r0, #0
 8000578:	f7ff ffd0 	bl	800051c <__aeabi_fcmpge>
 800057c:	2800      	cmp	r0, #0
 800057e:	d103      	bne.n	8000588 <__aeabi_f2uiz+0x18>
 8000580:	1c20      	adds	r0, r4, #0
 8000582:	f000 fde1 	bl	8001148 <__aeabi_f2iz>
 8000586:	bd10      	pop	{r4, pc}
 8000588:	219e      	movs	r1, #158	; 0x9e
 800058a:	1c20      	adds	r0, r4, #0
 800058c:	05c9      	lsls	r1, r1, #23
 800058e:	f000 fc3f 	bl	8000e10 <__aeabi_fsub>
 8000592:	f000 fdd9 	bl	8001148 <__aeabi_f2iz>
 8000596:	2380      	movs	r3, #128	; 0x80
 8000598:	061b      	lsls	r3, r3, #24
 800059a:	469c      	mov	ip, r3
 800059c:	4460      	add	r0, ip
 800059e:	e7f2      	b.n	8000586 <__aeabi_f2uiz+0x16>

080005a0 <__aeabi_d2uiz>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <__aeabi_d2uiz+0x38>)
 80005a6:	0004      	movs	r4, r0
 80005a8:	000d      	movs	r5, r1
 80005aa:	f7ff ff7d 	bl	80004a8 <__aeabi_dcmpge>
 80005ae:	2800      	cmp	r0, #0
 80005b0:	d104      	bne.n	80005bc <__aeabi_d2uiz+0x1c>
 80005b2:	0020      	movs	r0, r4
 80005b4:	0029      	movs	r1, r5
 80005b6:	f002 fb27 	bl	8002c08 <__aeabi_d2iz>
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <__aeabi_d2uiz+0x38>)
 80005be:	2200      	movs	r2, #0
 80005c0:	0020      	movs	r0, r4
 80005c2:	0029      	movs	r1, r5
 80005c4:	f001 ffea 	bl	800259c <__aeabi_dsub>
 80005c8:	f002 fb1e 	bl	8002c08 <__aeabi_d2iz>
 80005cc:	2380      	movs	r3, #128	; 0x80
 80005ce:	061b      	lsls	r3, r3, #24
 80005d0:	469c      	mov	ip, r3
 80005d2:	4460      	add	r0, ip
 80005d4:	e7f1      	b.n	80005ba <__aeabi_d2uiz+0x1a>
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	41e00000 	.word	0x41e00000

080005dc <__udivmoddi4>:
 80005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005de:	4657      	mov	r7, sl
 80005e0:	464e      	mov	r6, r9
 80005e2:	4645      	mov	r5, r8
 80005e4:	46de      	mov	lr, fp
 80005e6:	b5e0      	push	{r5, r6, r7, lr}
 80005e8:	0004      	movs	r4, r0
 80005ea:	b083      	sub	sp, #12
 80005ec:	000d      	movs	r5, r1
 80005ee:	4692      	mov	sl, r2
 80005f0:	4699      	mov	r9, r3
 80005f2:	428b      	cmp	r3, r1
 80005f4:	d82f      	bhi.n	8000656 <__udivmoddi4+0x7a>
 80005f6:	d02c      	beq.n	8000652 <__udivmoddi4+0x76>
 80005f8:	4649      	mov	r1, r9
 80005fa:	4650      	mov	r0, sl
 80005fc:	f002 fcac 	bl	8002f58 <__clzdi2>
 8000600:	0029      	movs	r1, r5
 8000602:	0006      	movs	r6, r0
 8000604:	0020      	movs	r0, r4
 8000606:	f002 fca7 	bl	8002f58 <__clzdi2>
 800060a:	1a33      	subs	r3, r6, r0
 800060c:	4698      	mov	r8, r3
 800060e:	3b20      	subs	r3, #32
 8000610:	469b      	mov	fp, r3
 8000612:	d500      	bpl.n	8000616 <__udivmoddi4+0x3a>
 8000614:	e074      	b.n	8000700 <__udivmoddi4+0x124>
 8000616:	4653      	mov	r3, sl
 8000618:	465a      	mov	r2, fp
 800061a:	4093      	lsls	r3, r2
 800061c:	001f      	movs	r7, r3
 800061e:	4653      	mov	r3, sl
 8000620:	4642      	mov	r2, r8
 8000622:	4093      	lsls	r3, r2
 8000624:	001e      	movs	r6, r3
 8000626:	42af      	cmp	r7, r5
 8000628:	d829      	bhi.n	800067e <__udivmoddi4+0xa2>
 800062a:	d026      	beq.n	800067a <__udivmoddi4+0x9e>
 800062c:	465b      	mov	r3, fp
 800062e:	1ba4      	subs	r4, r4, r6
 8000630:	41bd      	sbcs	r5, r7
 8000632:	2b00      	cmp	r3, #0
 8000634:	da00      	bge.n	8000638 <__udivmoddi4+0x5c>
 8000636:	e079      	b.n	800072c <__udivmoddi4+0x150>
 8000638:	2200      	movs	r2, #0
 800063a:	2300      	movs	r3, #0
 800063c:	9200      	str	r2, [sp, #0]
 800063e:	9301      	str	r3, [sp, #4]
 8000640:	2301      	movs	r3, #1
 8000642:	465a      	mov	r2, fp
 8000644:	4093      	lsls	r3, r2
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	2301      	movs	r3, #1
 800064a:	4642      	mov	r2, r8
 800064c:	4093      	lsls	r3, r2
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	e019      	b.n	8000686 <__udivmoddi4+0xaa>
 8000652:	4282      	cmp	r2, r0
 8000654:	d9d0      	bls.n	80005f8 <__udivmoddi4+0x1c>
 8000656:	2200      	movs	r2, #0
 8000658:	2300      	movs	r3, #0
 800065a:	9200      	str	r2, [sp, #0]
 800065c:	9301      	str	r3, [sp, #4]
 800065e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <__udivmoddi4+0x8c>
 8000664:	601c      	str	r4, [r3, #0]
 8000666:	605d      	str	r5, [r3, #4]
 8000668:	9800      	ldr	r0, [sp, #0]
 800066a:	9901      	ldr	r1, [sp, #4]
 800066c:	b003      	add	sp, #12
 800066e:	bc3c      	pop	{r2, r3, r4, r5}
 8000670:	4690      	mov	r8, r2
 8000672:	4699      	mov	r9, r3
 8000674:	46a2      	mov	sl, r4
 8000676:	46ab      	mov	fp, r5
 8000678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800067a:	42a3      	cmp	r3, r4
 800067c:	d9d6      	bls.n	800062c <__udivmoddi4+0x50>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	4643      	mov	r3, r8
 8000688:	2b00      	cmp	r3, #0
 800068a:	d0e8      	beq.n	800065e <__udivmoddi4+0x82>
 800068c:	07fb      	lsls	r3, r7, #31
 800068e:	0872      	lsrs	r2, r6, #1
 8000690:	431a      	orrs	r2, r3
 8000692:	4646      	mov	r6, r8
 8000694:	087b      	lsrs	r3, r7, #1
 8000696:	e00e      	b.n	80006b6 <__udivmoddi4+0xda>
 8000698:	42ab      	cmp	r3, r5
 800069a:	d101      	bne.n	80006a0 <__udivmoddi4+0xc4>
 800069c:	42a2      	cmp	r2, r4
 800069e:	d80c      	bhi.n	80006ba <__udivmoddi4+0xde>
 80006a0:	1aa4      	subs	r4, r4, r2
 80006a2:	419d      	sbcs	r5, r3
 80006a4:	2001      	movs	r0, #1
 80006a6:	1924      	adds	r4, r4, r4
 80006a8:	416d      	adcs	r5, r5
 80006aa:	2100      	movs	r1, #0
 80006ac:	3e01      	subs	r6, #1
 80006ae:	1824      	adds	r4, r4, r0
 80006b0:	414d      	adcs	r5, r1
 80006b2:	2e00      	cmp	r6, #0
 80006b4:	d006      	beq.n	80006c4 <__udivmoddi4+0xe8>
 80006b6:	42ab      	cmp	r3, r5
 80006b8:	d9ee      	bls.n	8000698 <__udivmoddi4+0xbc>
 80006ba:	3e01      	subs	r6, #1
 80006bc:	1924      	adds	r4, r4, r4
 80006be:	416d      	adcs	r5, r5
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d1f8      	bne.n	80006b6 <__udivmoddi4+0xda>
 80006c4:	465b      	mov	r3, fp
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	1900      	adds	r0, r0, r4
 80006cc:	4169      	adcs	r1, r5
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	db22      	blt.n	8000718 <__udivmoddi4+0x13c>
 80006d2:	002b      	movs	r3, r5
 80006d4:	465a      	mov	r2, fp
 80006d6:	40d3      	lsrs	r3, r2
 80006d8:	002a      	movs	r2, r5
 80006da:	4644      	mov	r4, r8
 80006dc:	40e2      	lsrs	r2, r4
 80006de:	001c      	movs	r4, r3
 80006e0:	465b      	mov	r3, fp
 80006e2:	0015      	movs	r5, r2
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	db2c      	blt.n	8000742 <__udivmoddi4+0x166>
 80006e8:	0026      	movs	r6, r4
 80006ea:	409e      	lsls	r6, r3
 80006ec:	0033      	movs	r3, r6
 80006ee:	0026      	movs	r6, r4
 80006f0:	4647      	mov	r7, r8
 80006f2:	40be      	lsls	r6, r7
 80006f4:	0032      	movs	r2, r6
 80006f6:	1a80      	subs	r0, r0, r2
 80006f8:	4199      	sbcs	r1, r3
 80006fa:	9000      	str	r0, [sp, #0]
 80006fc:	9101      	str	r1, [sp, #4]
 80006fe:	e7ae      	b.n	800065e <__udivmoddi4+0x82>
 8000700:	4642      	mov	r2, r8
 8000702:	2320      	movs	r3, #32
 8000704:	1a9b      	subs	r3, r3, r2
 8000706:	4652      	mov	r2, sl
 8000708:	40da      	lsrs	r2, r3
 800070a:	4641      	mov	r1, r8
 800070c:	0013      	movs	r3, r2
 800070e:	464a      	mov	r2, r9
 8000710:	408a      	lsls	r2, r1
 8000712:	0017      	movs	r7, r2
 8000714:	431f      	orrs	r7, r3
 8000716:	e782      	b.n	800061e <__udivmoddi4+0x42>
 8000718:	4642      	mov	r2, r8
 800071a:	2320      	movs	r3, #32
 800071c:	1a9b      	subs	r3, r3, r2
 800071e:	002a      	movs	r2, r5
 8000720:	4646      	mov	r6, r8
 8000722:	409a      	lsls	r2, r3
 8000724:	0023      	movs	r3, r4
 8000726:	40f3      	lsrs	r3, r6
 8000728:	4313      	orrs	r3, r2
 800072a:	e7d5      	b.n	80006d8 <__udivmoddi4+0xfc>
 800072c:	4642      	mov	r2, r8
 800072e:	2320      	movs	r3, #32
 8000730:	2100      	movs	r1, #0
 8000732:	1a9b      	subs	r3, r3, r2
 8000734:	2200      	movs	r2, #0
 8000736:	9100      	str	r1, [sp, #0]
 8000738:	9201      	str	r2, [sp, #4]
 800073a:	2201      	movs	r2, #1
 800073c:	40da      	lsrs	r2, r3
 800073e:	9201      	str	r2, [sp, #4]
 8000740:	e782      	b.n	8000648 <__udivmoddi4+0x6c>
 8000742:	4642      	mov	r2, r8
 8000744:	2320      	movs	r3, #32
 8000746:	0026      	movs	r6, r4
 8000748:	1a9b      	subs	r3, r3, r2
 800074a:	40de      	lsrs	r6, r3
 800074c:	002f      	movs	r7, r5
 800074e:	46b4      	mov	ip, r6
 8000750:	4097      	lsls	r7, r2
 8000752:	4666      	mov	r6, ip
 8000754:	003b      	movs	r3, r7
 8000756:	4333      	orrs	r3, r6
 8000758:	e7c9      	b.n	80006ee <__udivmoddi4+0x112>
 800075a:	46c0      	nop			; (mov r8, r8)

0800075c <__aeabi_fadd>:
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075e:	46c6      	mov	lr, r8
 8000760:	024e      	lsls	r6, r1, #9
 8000762:	0247      	lsls	r7, r0, #9
 8000764:	0a76      	lsrs	r6, r6, #9
 8000766:	0a7b      	lsrs	r3, r7, #9
 8000768:	0044      	lsls	r4, r0, #1
 800076a:	0fc5      	lsrs	r5, r0, #31
 800076c:	00f7      	lsls	r7, r6, #3
 800076e:	0048      	lsls	r0, r1, #1
 8000770:	4698      	mov	r8, r3
 8000772:	b500      	push	{lr}
 8000774:	0e24      	lsrs	r4, r4, #24
 8000776:	002a      	movs	r2, r5
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	0e00      	lsrs	r0, r0, #24
 800077c:	0fc9      	lsrs	r1, r1, #31
 800077e:	46bc      	mov	ip, r7
 8000780:	428d      	cmp	r5, r1
 8000782:	d067      	beq.n	8000854 <__aeabi_fadd+0xf8>
 8000784:	1a22      	subs	r2, r4, r0
 8000786:	2a00      	cmp	r2, #0
 8000788:	dc00      	bgt.n	800078c <__aeabi_fadd+0x30>
 800078a:	e0a5      	b.n	80008d8 <__aeabi_fadd+0x17c>
 800078c:	2800      	cmp	r0, #0
 800078e:	d13a      	bne.n	8000806 <__aeabi_fadd+0xaa>
 8000790:	2f00      	cmp	r7, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x3a>
 8000794:	e093      	b.n	80008be <__aeabi_fadd+0x162>
 8000796:	1e51      	subs	r1, r2, #1
 8000798:	2900      	cmp	r1, #0
 800079a:	d000      	beq.n	800079e <__aeabi_fadd+0x42>
 800079c:	e0bc      	b.n	8000918 <__aeabi_fadd+0x1bc>
 800079e:	2401      	movs	r4, #1
 80007a0:	1bdb      	subs	r3, r3, r7
 80007a2:	015a      	lsls	r2, r3, #5
 80007a4:	d546      	bpl.n	8000834 <__aeabi_fadd+0xd8>
 80007a6:	019b      	lsls	r3, r3, #6
 80007a8:	099e      	lsrs	r6, r3, #6
 80007aa:	0030      	movs	r0, r6
 80007ac:	f002 fbb6 	bl	8002f1c <__clzsi2>
 80007b0:	3805      	subs	r0, #5
 80007b2:	4086      	lsls	r6, r0
 80007b4:	4284      	cmp	r4, r0
 80007b6:	dd00      	ble.n	80007ba <__aeabi_fadd+0x5e>
 80007b8:	e09d      	b.n	80008f6 <__aeabi_fadd+0x19a>
 80007ba:	1b04      	subs	r4, r0, r4
 80007bc:	0032      	movs	r2, r6
 80007be:	2020      	movs	r0, #32
 80007c0:	3401      	adds	r4, #1
 80007c2:	40e2      	lsrs	r2, r4
 80007c4:	1b04      	subs	r4, r0, r4
 80007c6:	40a6      	lsls	r6, r4
 80007c8:	0033      	movs	r3, r6
 80007ca:	1e5e      	subs	r6, r3, #1
 80007cc:	41b3      	sbcs	r3, r6
 80007ce:	2400      	movs	r4, #0
 80007d0:	4313      	orrs	r3, r2
 80007d2:	075a      	lsls	r2, r3, #29
 80007d4:	d004      	beq.n	80007e0 <__aeabi_fadd+0x84>
 80007d6:	220f      	movs	r2, #15
 80007d8:	401a      	ands	r2, r3
 80007da:	2a04      	cmp	r2, #4
 80007dc:	d000      	beq.n	80007e0 <__aeabi_fadd+0x84>
 80007de:	3304      	adds	r3, #4
 80007e0:	015a      	lsls	r2, r3, #5
 80007e2:	d529      	bpl.n	8000838 <__aeabi_fadd+0xdc>
 80007e4:	3401      	adds	r4, #1
 80007e6:	2cff      	cmp	r4, #255	; 0xff
 80007e8:	d100      	bne.n	80007ec <__aeabi_fadd+0x90>
 80007ea:	e081      	b.n	80008f0 <__aeabi_fadd+0x194>
 80007ec:	002a      	movs	r2, r5
 80007ee:	019b      	lsls	r3, r3, #6
 80007f0:	0a5b      	lsrs	r3, r3, #9
 80007f2:	b2e4      	uxtb	r4, r4
 80007f4:	025b      	lsls	r3, r3, #9
 80007f6:	05e4      	lsls	r4, r4, #23
 80007f8:	0a58      	lsrs	r0, r3, #9
 80007fa:	07d2      	lsls	r2, r2, #31
 80007fc:	4320      	orrs	r0, r4
 80007fe:	4310      	orrs	r0, r2
 8000800:	bc04      	pop	{r2}
 8000802:	4690      	mov	r8, r2
 8000804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000806:	2cff      	cmp	r4, #255	; 0xff
 8000808:	d0e3      	beq.n	80007d2 <__aeabi_fadd+0x76>
 800080a:	2180      	movs	r1, #128	; 0x80
 800080c:	0038      	movs	r0, r7
 800080e:	04c9      	lsls	r1, r1, #19
 8000810:	4308      	orrs	r0, r1
 8000812:	4684      	mov	ip, r0
 8000814:	2a1b      	cmp	r2, #27
 8000816:	dd00      	ble.n	800081a <__aeabi_fadd+0xbe>
 8000818:	e082      	b.n	8000920 <__aeabi_fadd+0x1c4>
 800081a:	2020      	movs	r0, #32
 800081c:	4661      	mov	r1, ip
 800081e:	40d1      	lsrs	r1, r2
 8000820:	1a82      	subs	r2, r0, r2
 8000822:	4660      	mov	r0, ip
 8000824:	4090      	lsls	r0, r2
 8000826:	0002      	movs	r2, r0
 8000828:	1e50      	subs	r0, r2, #1
 800082a:	4182      	sbcs	r2, r0
 800082c:	430a      	orrs	r2, r1
 800082e:	1a9b      	subs	r3, r3, r2
 8000830:	015a      	lsls	r2, r3, #5
 8000832:	d4b8      	bmi.n	80007a6 <__aeabi_fadd+0x4a>
 8000834:	075a      	lsls	r2, r3, #29
 8000836:	d1ce      	bne.n	80007d6 <__aeabi_fadd+0x7a>
 8000838:	08de      	lsrs	r6, r3, #3
 800083a:	002a      	movs	r2, r5
 800083c:	2cff      	cmp	r4, #255	; 0xff
 800083e:	d13a      	bne.n	80008b6 <__aeabi_fadd+0x15a>
 8000840:	2e00      	cmp	r6, #0
 8000842:	d100      	bne.n	8000846 <__aeabi_fadd+0xea>
 8000844:	e0ae      	b.n	80009a4 <__aeabi_fadd+0x248>
 8000846:	2380      	movs	r3, #128	; 0x80
 8000848:	03db      	lsls	r3, r3, #15
 800084a:	4333      	orrs	r3, r6
 800084c:	025b      	lsls	r3, r3, #9
 800084e:	0a5b      	lsrs	r3, r3, #9
 8000850:	24ff      	movs	r4, #255	; 0xff
 8000852:	e7cf      	b.n	80007f4 <__aeabi_fadd+0x98>
 8000854:	1a21      	subs	r1, r4, r0
 8000856:	2900      	cmp	r1, #0
 8000858:	dd52      	ble.n	8000900 <__aeabi_fadd+0x1a4>
 800085a:	2800      	cmp	r0, #0
 800085c:	d031      	beq.n	80008c2 <__aeabi_fadd+0x166>
 800085e:	2cff      	cmp	r4, #255	; 0xff
 8000860:	d0b7      	beq.n	80007d2 <__aeabi_fadd+0x76>
 8000862:	2080      	movs	r0, #128	; 0x80
 8000864:	003e      	movs	r6, r7
 8000866:	04c0      	lsls	r0, r0, #19
 8000868:	4306      	orrs	r6, r0
 800086a:	46b4      	mov	ip, r6
 800086c:	291b      	cmp	r1, #27
 800086e:	dd00      	ble.n	8000872 <__aeabi_fadd+0x116>
 8000870:	e0aa      	b.n	80009c8 <__aeabi_fadd+0x26c>
 8000872:	2620      	movs	r6, #32
 8000874:	4660      	mov	r0, ip
 8000876:	40c8      	lsrs	r0, r1
 8000878:	1a71      	subs	r1, r6, r1
 800087a:	4666      	mov	r6, ip
 800087c:	408e      	lsls	r6, r1
 800087e:	0031      	movs	r1, r6
 8000880:	1e4e      	subs	r6, r1, #1
 8000882:	41b1      	sbcs	r1, r6
 8000884:	4301      	orrs	r1, r0
 8000886:	185b      	adds	r3, r3, r1
 8000888:	0159      	lsls	r1, r3, #5
 800088a:	d5d3      	bpl.n	8000834 <__aeabi_fadd+0xd8>
 800088c:	3401      	adds	r4, #1
 800088e:	2cff      	cmp	r4, #255	; 0xff
 8000890:	d100      	bne.n	8000894 <__aeabi_fadd+0x138>
 8000892:	e087      	b.n	80009a4 <__aeabi_fadd+0x248>
 8000894:	2201      	movs	r2, #1
 8000896:	4978      	ldr	r1, [pc, #480]	; (8000a78 <__aeabi_fadd+0x31c>)
 8000898:	401a      	ands	r2, r3
 800089a:	085b      	lsrs	r3, r3, #1
 800089c:	400b      	ands	r3, r1
 800089e:	4313      	orrs	r3, r2
 80008a0:	e797      	b.n	80007d2 <__aeabi_fadd+0x76>
 80008a2:	2c00      	cmp	r4, #0
 80008a4:	d000      	beq.n	80008a8 <__aeabi_fadd+0x14c>
 80008a6:	e0a7      	b.n	80009f8 <__aeabi_fadd+0x29c>
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d000      	beq.n	80008ae <__aeabi_fadd+0x152>
 80008ac:	e0b6      	b.n	8000a1c <__aeabi_fadd+0x2c0>
 80008ae:	1e3b      	subs	r3, r7, #0
 80008b0:	d162      	bne.n	8000978 <__aeabi_fadd+0x21c>
 80008b2:	2600      	movs	r6, #0
 80008b4:	2200      	movs	r2, #0
 80008b6:	0273      	lsls	r3, r6, #9
 80008b8:	0a5b      	lsrs	r3, r3, #9
 80008ba:	b2e4      	uxtb	r4, r4
 80008bc:	e79a      	b.n	80007f4 <__aeabi_fadd+0x98>
 80008be:	0014      	movs	r4, r2
 80008c0:	e787      	b.n	80007d2 <__aeabi_fadd+0x76>
 80008c2:	2f00      	cmp	r7, #0
 80008c4:	d04d      	beq.n	8000962 <__aeabi_fadd+0x206>
 80008c6:	1e48      	subs	r0, r1, #1
 80008c8:	2800      	cmp	r0, #0
 80008ca:	d157      	bne.n	800097c <__aeabi_fadd+0x220>
 80008cc:	4463      	add	r3, ip
 80008ce:	2401      	movs	r4, #1
 80008d0:	015a      	lsls	r2, r3, #5
 80008d2:	d5af      	bpl.n	8000834 <__aeabi_fadd+0xd8>
 80008d4:	2402      	movs	r4, #2
 80008d6:	e7dd      	b.n	8000894 <__aeabi_fadd+0x138>
 80008d8:	2a00      	cmp	r2, #0
 80008da:	d124      	bne.n	8000926 <__aeabi_fadd+0x1ca>
 80008dc:	1c62      	adds	r2, r4, #1
 80008de:	b2d2      	uxtb	r2, r2
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	ddde      	ble.n	80008a2 <__aeabi_fadd+0x146>
 80008e4:	1bde      	subs	r6, r3, r7
 80008e6:	0172      	lsls	r2, r6, #5
 80008e8:	d535      	bpl.n	8000956 <__aeabi_fadd+0x1fa>
 80008ea:	1afe      	subs	r6, r7, r3
 80008ec:	000d      	movs	r5, r1
 80008ee:	e75c      	b.n	80007aa <__aeabi_fadd+0x4e>
 80008f0:	002a      	movs	r2, r5
 80008f2:	2300      	movs	r3, #0
 80008f4:	e77e      	b.n	80007f4 <__aeabi_fadd+0x98>
 80008f6:	0033      	movs	r3, r6
 80008f8:	4a60      	ldr	r2, [pc, #384]	; (8000a7c <__aeabi_fadd+0x320>)
 80008fa:	1a24      	subs	r4, r4, r0
 80008fc:	4013      	ands	r3, r2
 80008fe:	e768      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000900:	2900      	cmp	r1, #0
 8000902:	d163      	bne.n	80009cc <__aeabi_fadd+0x270>
 8000904:	1c61      	adds	r1, r4, #1
 8000906:	b2c8      	uxtb	r0, r1
 8000908:	2801      	cmp	r0, #1
 800090a:	dd4e      	ble.n	80009aa <__aeabi_fadd+0x24e>
 800090c:	29ff      	cmp	r1, #255	; 0xff
 800090e:	d049      	beq.n	80009a4 <__aeabi_fadd+0x248>
 8000910:	4463      	add	r3, ip
 8000912:	085b      	lsrs	r3, r3, #1
 8000914:	000c      	movs	r4, r1
 8000916:	e75c      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000918:	2aff      	cmp	r2, #255	; 0xff
 800091a:	d041      	beq.n	80009a0 <__aeabi_fadd+0x244>
 800091c:	000a      	movs	r2, r1
 800091e:	e779      	b.n	8000814 <__aeabi_fadd+0xb8>
 8000920:	2201      	movs	r2, #1
 8000922:	1a9b      	subs	r3, r3, r2
 8000924:	e784      	b.n	8000830 <__aeabi_fadd+0xd4>
 8000926:	2c00      	cmp	r4, #0
 8000928:	d01d      	beq.n	8000966 <__aeabi_fadd+0x20a>
 800092a:	28ff      	cmp	r0, #255	; 0xff
 800092c:	d022      	beq.n	8000974 <__aeabi_fadd+0x218>
 800092e:	2480      	movs	r4, #128	; 0x80
 8000930:	04e4      	lsls	r4, r4, #19
 8000932:	4252      	negs	r2, r2
 8000934:	4323      	orrs	r3, r4
 8000936:	2a1b      	cmp	r2, #27
 8000938:	dd00      	ble.n	800093c <__aeabi_fadd+0x1e0>
 800093a:	e08a      	b.n	8000a52 <__aeabi_fadd+0x2f6>
 800093c:	001c      	movs	r4, r3
 800093e:	2520      	movs	r5, #32
 8000940:	40d4      	lsrs	r4, r2
 8000942:	1aaa      	subs	r2, r5, r2
 8000944:	4093      	lsls	r3, r2
 8000946:	1e5a      	subs	r2, r3, #1
 8000948:	4193      	sbcs	r3, r2
 800094a:	4323      	orrs	r3, r4
 800094c:	4662      	mov	r2, ip
 800094e:	0004      	movs	r4, r0
 8000950:	1ad3      	subs	r3, r2, r3
 8000952:	000d      	movs	r5, r1
 8000954:	e725      	b.n	80007a2 <__aeabi_fadd+0x46>
 8000956:	2e00      	cmp	r6, #0
 8000958:	d000      	beq.n	800095c <__aeabi_fadd+0x200>
 800095a:	e726      	b.n	80007aa <__aeabi_fadd+0x4e>
 800095c:	2200      	movs	r2, #0
 800095e:	2400      	movs	r4, #0
 8000960:	e7a9      	b.n	80008b6 <__aeabi_fadd+0x15a>
 8000962:	000c      	movs	r4, r1
 8000964:	e735      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000966:	2b00      	cmp	r3, #0
 8000968:	d04d      	beq.n	8000a06 <__aeabi_fadd+0x2aa>
 800096a:	43d2      	mvns	r2, r2
 800096c:	2a00      	cmp	r2, #0
 800096e:	d0ed      	beq.n	800094c <__aeabi_fadd+0x1f0>
 8000970:	28ff      	cmp	r0, #255	; 0xff
 8000972:	d1e0      	bne.n	8000936 <__aeabi_fadd+0x1da>
 8000974:	4663      	mov	r3, ip
 8000976:	24ff      	movs	r4, #255	; 0xff
 8000978:	000d      	movs	r5, r1
 800097a:	e72a      	b.n	80007d2 <__aeabi_fadd+0x76>
 800097c:	29ff      	cmp	r1, #255	; 0xff
 800097e:	d00f      	beq.n	80009a0 <__aeabi_fadd+0x244>
 8000980:	0001      	movs	r1, r0
 8000982:	e773      	b.n	800086c <__aeabi_fadd+0x110>
 8000984:	2b00      	cmp	r3, #0
 8000986:	d061      	beq.n	8000a4c <__aeabi_fadd+0x2f0>
 8000988:	24ff      	movs	r4, #255	; 0xff
 800098a:	2f00      	cmp	r7, #0
 800098c:	d100      	bne.n	8000990 <__aeabi_fadd+0x234>
 800098e:	e720      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000990:	2280      	movs	r2, #128	; 0x80
 8000992:	4641      	mov	r1, r8
 8000994:	03d2      	lsls	r2, r2, #15
 8000996:	4211      	tst	r1, r2
 8000998:	d002      	beq.n	80009a0 <__aeabi_fadd+0x244>
 800099a:	4216      	tst	r6, r2
 800099c:	d100      	bne.n	80009a0 <__aeabi_fadd+0x244>
 800099e:	003b      	movs	r3, r7
 80009a0:	24ff      	movs	r4, #255	; 0xff
 80009a2:	e716      	b.n	80007d2 <__aeabi_fadd+0x76>
 80009a4:	24ff      	movs	r4, #255	; 0xff
 80009a6:	2300      	movs	r3, #0
 80009a8:	e724      	b.n	80007f4 <__aeabi_fadd+0x98>
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d1ea      	bne.n	8000984 <__aeabi_fadd+0x228>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d058      	beq.n	8000a64 <__aeabi_fadd+0x308>
 80009b2:	2f00      	cmp	r7, #0
 80009b4:	d100      	bne.n	80009b8 <__aeabi_fadd+0x25c>
 80009b6:	e70c      	b.n	80007d2 <__aeabi_fadd+0x76>
 80009b8:	4463      	add	r3, ip
 80009ba:	015a      	lsls	r2, r3, #5
 80009bc:	d400      	bmi.n	80009c0 <__aeabi_fadd+0x264>
 80009be:	e739      	b.n	8000834 <__aeabi_fadd+0xd8>
 80009c0:	4a2e      	ldr	r2, [pc, #184]	; (8000a7c <__aeabi_fadd+0x320>)
 80009c2:	000c      	movs	r4, r1
 80009c4:	4013      	ands	r3, r2
 80009c6:	e704      	b.n	80007d2 <__aeabi_fadd+0x76>
 80009c8:	2101      	movs	r1, #1
 80009ca:	e75c      	b.n	8000886 <__aeabi_fadd+0x12a>
 80009cc:	2c00      	cmp	r4, #0
 80009ce:	d11e      	bne.n	8000a0e <__aeabi_fadd+0x2b2>
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d040      	beq.n	8000a56 <__aeabi_fadd+0x2fa>
 80009d4:	43c9      	mvns	r1, r1
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d00b      	beq.n	80009f2 <__aeabi_fadd+0x296>
 80009da:	28ff      	cmp	r0, #255	; 0xff
 80009dc:	d036      	beq.n	8000a4c <__aeabi_fadd+0x2f0>
 80009de:	291b      	cmp	r1, #27
 80009e0:	dc47      	bgt.n	8000a72 <__aeabi_fadd+0x316>
 80009e2:	001c      	movs	r4, r3
 80009e4:	2620      	movs	r6, #32
 80009e6:	40cc      	lsrs	r4, r1
 80009e8:	1a71      	subs	r1, r6, r1
 80009ea:	408b      	lsls	r3, r1
 80009ec:	1e59      	subs	r1, r3, #1
 80009ee:	418b      	sbcs	r3, r1
 80009f0:	4323      	orrs	r3, r4
 80009f2:	4463      	add	r3, ip
 80009f4:	0004      	movs	r4, r0
 80009f6:	e747      	b.n	8000888 <__aeabi_fadd+0x12c>
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d118      	bne.n	8000a2e <__aeabi_fadd+0x2d2>
 80009fc:	1e3b      	subs	r3, r7, #0
 80009fe:	d02d      	beq.n	8000a5c <__aeabi_fadd+0x300>
 8000a00:	000d      	movs	r5, r1
 8000a02:	24ff      	movs	r4, #255	; 0xff
 8000a04:	e6e5      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a06:	003b      	movs	r3, r7
 8000a08:	0004      	movs	r4, r0
 8000a0a:	000d      	movs	r5, r1
 8000a0c:	e6e1      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a0e:	28ff      	cmp	r0, #255	; 0xff
 8000a10:	d01c      	beq.n	8000a4c <__aeabi_fadd+0x2f0>
 8000a12:	2480      	movs	r4, #128	; 0x80
 8000a14:	04e4      	lsls	r4, r4, #19
 8000a16:	4249      	negs	r1, r1
 8000a18:	4323      	orrs	r3, r4
 8000a1a:	e7e0      	b.n	80009de <__aeabi_fadd+0x282>
 8000a1c:	2f00      	cmp	r7, #0
 8000a1e:	d100      	bne.n	8000a22 <__aeabi_fadd+0x2c6>
 8000a20:	e6d7      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a22:	1bde      	subs	r6, r3, r7
 8000a24:	0172      	lsls	r2, r6, #5
 8000a26:	d51f      	bpl.n	8000a68 <__aeabi_fadd+0x30c>
 8000a28:	1afb      	subs	r3, r7, r3
 8000a2a:	000d      	movs	r5, r1
 8000a2c:	e6d1      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a2e:	24ff      	movs	r4, #255	; 0xff
 8000a30:	2f00      	cmp	r7, #0
 8000a32:	d100      	bne.n	8000a36 <__aeabi_fadd+0x2da>
 8000a34:	e6cd      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a36:	2280      	movs	r2, #128	; 0x80
 8000a38:	4640      	mov	r0, r8
 8000a3a:	03d2      	lsls	r2, r2, #15
 8000a3c:	4210      	tst	r0, r2
 8000a3e:	d0af      	beq.n	80009a0 <__aeabi_fadd+0x244>
 8000a40:	4216      	tst	r6, r2
 8000a42:	d1ad      	bne.n	80009a0 <__aeabi_fadd+0x244>
 8000a44:	003b      	movs	r3, r7
 8000a46:	000d      	movs	r5, r1
 8000a48:	24ff      	movs	r4, #255	; 0xff
 8000a4a:	e6c2      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a4c:	4663      	mov	r3, ip
 8000a4e:	24ff      	movs	r4, #255	; 0xff
 8000a50:	e6bf      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e77a      	b.n	800094c <__aeabi_fadd+0x1f0>
 8000a56:	003b      	movs	r3, r7
 8000a58:	0004      	movs	r4, r0
 8000a5a:	e6ba      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a5c:	2680      	movs	r6, #128	; 0x80
 8000a5e:	2200      	movs	r2, #0
 8000a60:	03f6      	lsls	r6, r6, #15
 8000a62:	e6f0      	b.n	8000846 <__aeabi_fadd+0xea>
 8000a64:	003b      	movs	r3, r7
 8000a66:	e6b4      	b.n	80007d2 <__aeabi_fadd+0x76>
 8000a68:	1e33      	subs	r3, r6, #0
 8000a6a:	d000      	beq.n	8000a6e <__aeabi_fadd+0x312>
 8000a6c:	e6e2      	b.n	8000834 <__aeabi_fadd+0xd8>
 8000a6e:	2200      	movs	r2, #0
 8000a70:	e721      	b.n	80008b6 <__aeabi_fadd+0x15a>
 8000a72:	2301      	movs	r3, #1
 8000a74:	e7bd      	b.n	80009f2 <__aeabi_fadd+0x296>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	7dffffff 	.word	0x7dffffff
 8000a7c:	fbffffff 	.word	0xfbffffff

08000a80 <__eqsf2>:
 8000a80:	b570      	push	{r4, r5, r6, lr}
 8000a82:	0042      	lsls	r2, r0, #1
 8000a84:	0245      	lsls	r5, r0, #9
 8000a86:	024e      	lsls	r6, r1, #9
 8000a88:	004c      	lsls	r4, r1, #1
 8000a8a:	0fc3      	lsrs	r3, r0, #31
 8000a8c:	0a6d      	lsrs	r5, r5, #9
 8000a8e:	0e12      	lsrs	r2, r2, #24
 8000a90:	0a76      	lsrs	r6, r6, #9
 8000a92:	0e24      	lsrs	r4, r4, #24
 8000a94:	0fc9      	lsrs	r1, r1, #31
 8000a96:	2001      	movs	r0, #1
 8000a98:	2aff      	cmp	r2, #255	; 0xff
 8000a9a:	d006      	beq.n	8000aaa <__eqsf2+0x2a>
 8000a9c:	2cff      	cmp	r4, #255	; 0xff
 8000a9e:	d003      	beq.n	8000aa8 <__eqsf2+0x28>
 8000aa0:	42a2      	cmp	r2, r4
 8000aa2:	d101      	bne.n	8000aa8 <__eqsf2+0x28>
 8000aa4:	42b5      	cmp	r5, r6
 8000aa6:	d006      	beq.n	8000ab6 <__eqsf2+0x36>
 8000aa8:	bd70      	pop	{r4, r5, r6, pc}
 8000aaa:	2d00      	cmp	r5, #0
 8000aac:	d1fc      	bne.n	8000aa8 <__eqsf2+0x28>
 8000aae:	2cff      	cmp	r4, #255	; 0xff
 8000ab0:	d1fa      	bne.n	8000aa8 <__eqsf2+0x28>
 8000ab2:	2e00      	cmp	r6, #0
 8000ab4:	d1f8      	bne.n	8000aa8 <__eqsf2+0x28>
 8000ab6:	428b      	cmp	r3, r1
 8000ab8:	d006      	beq.n	8000ac8 <__eqsf2+0x48>
 8000aba:	2001      	movs	r0, #1
 8000abc:	2a00      	cmp	r2, #0
 8000abe:	d1f3      	bne.n	8000aa8 <__eqsf2+0x28>
 8000ac0:	0028      	movs	r0, r5
 8000ac2:	1e45      	subs	r5, r0, #1
 8000ac4:	41a8      	sbcs	r0, r5
 8000ac6:	e7ef      	b.n	8000aa8 <__eqsf2+0x28>
 8000ac8:	2000      	movs	r0, #0
 8000aca:	e7ed      	b.n	8000aa8 <__eqsf2+0x28>

08000acc <__gesf2>:
 8000acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ace:	0042      	lsls	r2, r0, #1
 8000ad0:	0245      	lsls	r5, r0, #9
 8000ad2:	024c      	lsls	r4, r1, #9
 8000ad4:	0fc3      	lsrs	r3, r0, #31
 8000ad6:	0048      	lsls	r0, r1, #1
 8000ad8:	0a6d      	lsrs	r5, r5, #9
 8000ada:	0e12      	lsrs	r2, r2, #24
 8000adc:	0a64      	lsrs	r4, r4, #9
 8000ade:	0e00      	lsrs	r0, r0, #24
 8000ae0:	0fc9      	lsrs	r1, r1, #31
 8000ae2:	2aff      	cmp	r2, #255	; 0xff
 8000ae4:	d01e      	beq.n	8000b24 <__gesf2+0x58>
 8000ae6:	28ff      	cmp	r0, #255	; 0xff
 8000ae8:	d021      	beq.n	8000b2e <__gesf2+0x62>
 8000aea:	2a00      	cmp	r2, #0
 8000aec:	d10a      	bne.n	8000b04 <__gesf2+0x38>
 8000aee:	426e      	negs	r6, r5
 8000af0:	416e      	adcs	r6, r5
 8000af2:	b2f6      	uxtb	r6, r6
 8000af4:	2800      	cmp	r0, #0
 8000af6:	d10f      	bne.n	8000b18 <__gesf2+0x4c>
 8000af8:	2c00      	cmp	r4, #0
 8000afa:	d10d      	bne.n	8000b18 <__gesf2+0x4c>
 8000afc:	2000      	movs	r0, #0
 8000afe:	2d00      	cmp	r5, #0
 8000b00:	d009      	beq.n	8000b16 <__gesf2+0x4a>
 8000b02:	e005      	b.n	8000b10 <__gesf2+0x44>
 8000b04:	2800      	cmp	r0, #0
 8000b06:	d101      	bne.n	8000b0c <__gesf2+0x40>
 8000b08:	2c00      	cmp	r4, #0
 8000b0a:	d001      	beq.n	8000b10 <__gesf2+0x44>
 8000b0c:	428b      	cmp	r3, r1
 8000b0e:	d011      	beq.n	8000b34 <__gesf2+0x68>
 8000b10:	2101      	movs	r1, #1
 8000b12:	4258      	negs	r0, r3
 8000b14:	4308      	orrs	r0, r1
 8000b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b18:	2e00      	cmp	r6, #0
 8000b1a:	d0f7      	beq.n	8000b0c <__gesf2+0x40>
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	3901      	subs	r1, #1
 8000b20:	4308      	orrs	r0, r1
 8000b22:	e7f8      	b.n	8000b16 <__gesf2+0x4a>
 8000b24:	2d00      	cmp	r5, #0
 8000b26:	d0de      	beq.n	8000ae6 <__gesf2+0x1a>
 8000b28:	2002      	movs	r0, #2
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	e7f3      	b.n	8000b16 <__gesf2+0x4a>
 8000b2e:	2c00      	cmp	r4, #0
 8000b30:	d0db      	beq.n	8000aea <__gesf2+0x1e>
 8000b32:	e7f9      	b.n	8000b28 <__gesf2+0x5c>
 8000b34:	4282      	cmp	r2, r0
 8000b36:	dceb      	bgt.n	8000b10 <__gesf2+0x44>
 8000b38:	db04      	blt.n	8000b44 <__gesf2+0x78>
 8000b3a:	42a5      	cmp	r5, r4
 8000b3c:	d8e8      	bhi.n	8000b10 <__gesf2+0x44>
 8000b3e:	2000      	movs	r0, #0
 8000b40:	42a5      	cmp	r5, r4
 8000b42:	d2e8      	bcs.n	8000b16 <__gesf2+0x4a>
 8000b44:	2101      	movs	r1, #1
 8000b46:	1e58      	subs	r0, r3, #1
 8000b48:	4308      	orrs	r0, r1
 8000b4a:	e7e4      	b.n	8000b16 <__gesf2+0x4a>

08000b4c <__lesf2>:
 8000b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4e:	0042      	lsls	r2, r0, #1
 8000b50:	024d      	lsls	r5, r1, #9
 8000b52:	004c      	lsls	r4, r1, #1
 8000b54:	0246      	lsls	r6, r0, #9
 8000b56:	0a76      	lsrs	r6, r6, #9
 8000b58:	0e12      	lsrs	r2, r2, #24
 8000b5a:	0fc3      	lsrs	r3, r0, #31
 8000b5c:	0a6d      	lsrs	r5, r5, #9
 8000b5e:	0e24      	lsrs	r4, r4, #24
 8000b60:	0fc9      	lsrs	r1, r1, #31
 8000b62:	2aff      	cmp	r2, #255	; 0xff
 8000b64:	d016      	beq.n	8000b94 <__lesf2+0x48>
 8000b66:	2cff      	cmp	r4, #255	; 0xff
 8000b68:	d018      	beq.n	8000b9c <__lesf2+0x50>
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	d10a      	bne.n	8000b84 <__lesf2+0x38>
 8000b6e:	4270      	negs	r0, r6
 8000b70:	4170      	adcs	r0, r6
 8000b72:	b2c0      	uxtb	r0, r0
 8000b74:	2c00      	cmp	r4, #0
 8000b76:	d015      	beq.n	8000ba4 <__lesf2+0x58>
 8000b78:	2800      	cmp	r0, #0
 8000b7a:	d005      	beq.n	8000b88 <__lesf2+0x3c>
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	3901      	subs	r1, #1
 8000b80:	4308      	orrs	r0, r1
 8000b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b84:	2c00      	cmp	r4, #0
 8000b86:	d013      	beq.n	8000bb0 <__lesf2+0x64>
 8000b88:	4299      	cmp	r1, r3
 8000b8a:	d014      	beq.n	8000bb6 <__lesf2+0x6a>
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	425b      	negs	r3, r3
 8000b90:	4318      	orrs	r0, r3
 8000b92:	e7f6      	b.n	8000b82 <__lesf2+0x36>
 8000b94:	2002      	movs	r0, #2
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	d1f3      	bne.n	8000b82 <__lesf2+0x36>
 8000b9a:	e7e4      	b.n	8000b66 <__lesf2+0x1a>
 8000b9c:	2002      	movs	r0, #2
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d1ef      	bne.n	8000b82 <__lesf2+0x36>
 8000ba2:	e7e2      	b.n	8000b6a <__lesf2+0x1e>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d1e7      	bne.n	8000b78 <__lesf2+0x2c>
 8000ba8:	2000      	movs	r0, #0
 8000baa:	2e00      	cmp	r6, #0
 8000bac:	d0e9      	beq.n	8000b82 <__lesf2+0x36>
 8000bae:	e7ed      	b.n	8000b8c <__lesf2+0x40>
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d1e9      	bne.n	8000b88 <__lesf2+0x3c>
 8000bb4:	e7ea      	b.n	8000b8c <__lesf2+0x40>
 8000bb6:	42a2      	cmp	r2, r4
 8000bb8:	dc06      	bgt.n	8000bc8 <__lesf2+0x7c>
 8000bba:	dbdf      	blt.n	8000b7c <__lesf2+0x30>
 8000bbc:	42ae      	cmp	r6, r5
 8000bbe:	d803      	bhi.n	8000bc8 <__lesf2+0x7c>
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	42ae      	cmp	r6, r5
 8000bc4:	d3da      	bcc.n	8000b7c <__lesf2+0x30>
 8000bc6:	e7dc      	b.n	8000b82 <__lesf2+0x36>
 8000bc8:	2001      	movs	r0, #1
 8000bca:	4249      	negs	r1, r1
 8000bcc:	4308      	orrs	r0, r1
 8000bce:	e7d8      	b.n	8000b82 <__lesf2+0x36>

08000bd0 <__aeabi_fmul>:
 8000bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bd2:	4657      	mov	r7, sl
 8000bd4:	464e      	mov	r6, r9
 8000bd6:	4645      	mov	r5, r8
 8000bd8:	46de      	mov	lr, fp
 8000bda:	b5e0      	push	{r5, r6, r7, lr}
 8000bdc:	0247      	lsls	r7, r0, #9
 8000bde:	0046      	lsls	r6, r0, #1
 8000be0:	4688      	mov	r8, r1
 8000be2:	0a7f      	lsrs	r7, r7, #9
 8000be4:	0e36      	lsrs	r6, r6, #24
 8000be6:	0fc4      	lsrs	r4, r0, #31
 8000be8:	2e00      	cmp	r6, #0
 8000bea:	d047      	beq.n	8000c7c <__aeabi_fmul+0xac>
 8000bec:	2eff      	cmp	r6, #255	; 0xff
 8000bee:	d024      	beq.n	8000c3a <__aeabi_fmul+0x6a>
 8000bf0:	00fb      	lsls	r3, r7, #3
 8000bf2:	2780      	movs	r7, #128	; 0x80
 8000bf4:	04ff      	lsls	r7, r7, #19
 8000bf6:	431f      	orrs	r7, r3
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	4699      	mov	r9, r3
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	3e7f      	subs	r6, #127	; 0x7f
 8000c00:	4643      	mov	r3, r8
 8000c02:	025d      	lsls	r5, r3, #9
 8000c04:	0058      	lsls	r0, r3, #1
 8000c06:	0fdb      	lsrs	r3, r3, #31
 8000c08:	0a6d      	lsrs	r5, r5, #9
 8000c0a:	0e00      	lsrs	r0, r0, #24
 8000c0c:	4698      	mov	r8, r3
 8000c0e:	d043      	beq.n	8000c98 <__aeabi_fmul+0xc8>
 8000c10:	28ff      	cmp	r0, #255	; 0xff
 8000c12:	d03b      	beq.n	8000c8c <__aeabi_fmul+0xbc>
 8000c14:	00eb      	lsls	r3, r5, #3
 8000c16:	2580      	movs	r5, #128	; 0x80
 8000c18:	2200      	movs	r2, #0
 8000c1a:	04ed      	lsls	r5, r5, #19
 8000c1c:	431d      	orrs	r5, r3
 8000c1e:	387f      	subs	r0, #127	; 0x7f
 8000c20:	1836      	adds	r6, r6, r0
 8000c22:	1c73      	adds	r3, r6, #1
 8000c24:	4641      	mov	r1, r8
 8000c26:	469b      	mov	fp, r3
 8000c28:	464b      	mov	r3, r9
 8000c2a:	4061      	eors	r1, r4
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	2b0f      	cmp	r3, #15
 8000c30:	d864      	bhi.n	8000cfc <__aeabi_fmul+0x12c>
 8000c32:	4875      	ldr	r0, [pc, #468]	; (8000e08 <__aeabi_fmul+0x238>)
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	58c3      	ldr	r3, [r0, r3]
 8000c38:	469f      	mov	pc, r3
 8000c3a:	2f00      	cmp	r7, #0
 8000c3c:	d142      	bne.n	8000cc4 <__aeabi_fmul+0xf4>
 8000c3e:	2308      	movs	r3, #8
 8000c40:	4699      	mov	r9, r3
 8000c42:	3b06      	subs	r3, #6
 8000c44:	26ff      	movs	r6, #255	; 0xff
 8000c46:	469a      	mov	sl, r3
 8000c48:	e7da      	b.n	8000c00 <__aeabi_fmul+0x30>
 8000c4a:	4641      	mov	r1, r8
 8000c4c:	2a02      	cmp	r2, #2
 8000c4e:	d028      	beq.n	8000ca2 <__aeabi_fmul+0xd2>
 8000c50:	2a03      	cmp	r2, #3
 8000c52:	d100      	bne.n	8000c56 <__aeabi_fmul+0x86>
 8000c54:	e0ce      	b.n	8000df4 <__aeabi_fmul+0x224>
 8000c56:	2a01      	cmp	r2, #1
 8000c58:	d000      	beq.n	8000c5c <__aeabi_fmul+0x8c>
 8000c5a:	e0ac      	b.n	8000db6 <__aeabi_fmul+0x1e6>
 8000c5c:	4011      	ands	r1, r2
 8000c5e:	2000      	movs	r0, #0
 8000c60:	2200      	movs	r2, #0
 8000c62:	b2cc      	uxtb	r4, r1
 8000c64:	0240      	lsls	r0, r0, #9
 8000c66:	05d2      	lsls	r2, r2, #23
 8000c68:	0a40      	lsrs	r0, r0, #9
 8000c6a:	07e4      	lsls	r4, r4, #31
 8000c6c:	4310      	orrs	r0, r2
 8000c6e:	4320      	orrs	r0, r4
 8000c70:	bc3c      	pop	{r2, r3, r4, r5}
 8000c72:	4690      	mov	r8, r2
 8000c74:	4699      	mov	r9, r3
 8000c76:	46a2      	mov	sl, r4
 8000c78:	46ab      	mov	fp, r5
 8000c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c7c:	2f00      	cmp	r7, #0
 8000c7e:	d115      	bne.n	8000cac <__aeabi_fmul+0xdc>
 8000c80:	2304      	movs	r3, #4
 8000c82:	4699      	mov	r9, r3
 8000c84:	3b03      	subs	r3, #3
 8000c86:	2600      	movs	r6, #0
 8000c88:	469a      	mov	sl, r3
 8000c8a:	e7b9      	b.n	8000c00 <__aeabi_fmul+0x30>
 8000c8c:	20ff      	movs	r0, #255	; 0xff
 8000c8e:	2202      	movs	r2, #2
 8000c90:	2d00      	cmp	r5, #0
 8000c92:	d0c5      	beq.n	8000c20 <__aeabi_fmul+0x50>
 8000c94:	2203      	movs	r2, #3
 8000c96:	e7c3      	b.n	8000c20 <__aeabi_fmul+0x50>
 8000c98:	2d00      	cmp	r5, #0
 8000c9a:	d119      	bne.n	8000cd0 <__aeabi_fmul+0x100>
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	e7be      	b.n	8000c20 <__aeabi_fmul+0x50>
 8000ca2:	2401      	movs	r4, #1
 8000ca4:	22ff      	movs	r2, #255	; 0xff
 8000ca6:	400c      	ands	r4, r1
 8000ca8:	2000      	movs	r0, #0
 8000caa:	e7db      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000cac:	0038      	movs	r0, r7
 8000cae:	f002 f935 	bl	8002f1c <__clzsi2>
 8000cb2:	2676      	movs	r6, #118	; 0x76
 8000cb4:	1f43      	subs	r3, r0, #5
 8000cb6:	409f      	lsls	r7, r3
 8000cb8:	2300      	movs	r3, #0
 8000cba:	4276      	negs	r6, r6
 8000cbc:	1a36      	subs	r6, r6, r0
 8000cbe:	4699      	mov	r9, r3
 8000cc0:	469a      	mov	sl, r3
 8000cc2:	e79d      	b.n	8000c00 <__aeabi_fmul+0x30>
 8000cc4:	230c      	movs	r3, #12
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	3b09      	subs	r3, #9
 8000cca:	26ff      	movs	r6, #255	; 0xff
 8000ccc:	469a      	mov	sl, r3
 8000cce:	e797      	b.n	8000c00 <__aeabi_fmul+0x30>
 8000cd0:	0028      	movs	r0, r5
 8000cd2:	f002 f923 	bl	8002f1c <__clzsi2>
 8000cd6:	1f43      	subs	r3, r0, #5
 8000cd8:	409d      	lsls	r5, r3
 8000cda:	2376      	movs	r3, #118	; 0x76
 8000cdc:	425b      	negs	r3, r3
 8000cde:	1a18      	subs	r0, r3, r0
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	e79d      	b.n	8000c20 <__aeabi_fmul+0x50>
 8000ce4:	2080      	movs	r0, #128	; 0x80
 8000ce6:	2400      	movs	r4, #0
 8000ce8:	03c0      	lsls	r0, r0, #15
 8000cea:	22ff      	movs	r2, #255	; 0xff
 8000cec:	e7ba      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000cee:	003d      	movs	r5, r7
 8000cf0:	4652      	mov	r2, sl
 8000cf2:	e7ab      	b.n	8000c4c <__aeabi_fmul+0x7c>
 8000cf4:	003d      	movs	r5, r7
 8000cf6:	0021      	movs	r1, r4
 8000cf8:	4652      	mov	r2, sl
 8000cfa:	e7a7      	b.n	8000c4c <__aeabi_fmul+0x7c>
 8000cfc:	0c3b      	lsrs	r3, r7, #16
 8000cfe:	469c      	mov	ip, r3
 8000d00:	042a      	lsls	r2, r5, #16
 8000d02:	0c12      	lsrs	r2, r2, #16
 8000d04:	0c2b      	lsrs	r3, r5, #16
 8000d06:	0014      	movs	r4, r2
 8000d08:	4660      	mov	r0, ip
 8000d0a:	4665      	mov	r5, ip
 8000d0c:	043f      	lsls	r7, r7, #16
 8000d0e:	0c3f      	lsrs	r7, r7, #16
 8000d10:	437c      	muls	r4, r7
 8000d12:	4342      	muls	r2, r0
 8000d14:	435d      	muls	r5, r3
 8000d16:	437b      	muls	r3, r7
 8000d18:	0c27      	lsrs	r7, r4, #16
 8000d1a:	189b      	adds	r3, r3, r2
 8000d1c:	18ff      	adds	r7, r7, r3
 8000d1e:	42ba      	cmp	r2, r7
 8000d20:	d903      	bls.n	8000d2a <__aeabi_fmul+0x15a>
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	025b      	lsls	r3, r3, #9
 8000d26:	469c      	mov	ip, r3
 8000d28:	4465      	add	r5, ip
 8000d2a:	0424      	lsls	r4, r4, #16
 8000d2c:	043a      	lsls	r2, r7, #16
 8000d2e:	0c24      	lsrs	r4, r4, #16
 8000d30:	1912      	adds	r2, r2, r4
 8000d32:	0193      	lsls	r3, r2, #6
 8000d34:	1e5c      	subs	r4, r3, #1
 8000d36:	41a3      	sbcs	r3, r4
 8000d38:	0c3f      	lsrs	r7, r7, #16
 8000d3a:	0e92      	lsrs	r2, r2, #26
 8000d3c:	197d      	adds	r5, r7, r5
 8000d3e:	431a      	orrs	r2, r3
 8000d40:	01ad      	lsls	r5, r5, #6
 8000d42:	4315      	orrs	r5, r2
 8000d44:	012b      	lsls	r3, r5, #4
 8000d46:	d504      	bpl.n	8000d52 <__aeabi_fmul+0x182>
 8000d48:	2301      	movs	r3, #1
 8000d4a:	465e      	mov	r6, fp
 8000d4c:	086a      	lsrs	r2, r5, #1
 8000d4e:	401d      	ands	r5, r3
 8000d50:	4315      	orrs	r5, r2
 8000d52:	0032      	movs	r2, r6
 8000d54:	327f      	adds	r2, #127	; 0x7f
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	dd25      	ble.n	8000da6 <__aeabi_fmul+0x1d6>
 8000d5a:	076b      	lsls	r3, r5, #29
 8000d5c:	d004      	beq.n	8000d68 <__aeabi_fmul+0x198>
 8000d5e:	230f      	movs	r3, #15
 8000d60:	402b      	ands	r3, r5
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	d000      	beq.n	8000d68 <__aeabi_fmul+0x198>
 8000d66:	3504      	adds	r5, #4
 8000d68:	012b      	lsls	r3, r5, #4
 8000d6a:	d503      	bpl.n	8000d74 <__aeabi_fmul+0x1a4>
 8000d6c:	0032      	movs	r2, r6
 8000d6e:	4b27      	ldr	r3, [pc, #156]	; (8000e0c <__aeabi_fmul+0x23c>)
 8000d70:	3280      	adds	r2, #128	; 0x80
 8000d72:	401d      	ands	r5, r3
 8000d74:	2afe      	cmp	r2, #254	; 0xfe
 8000d76:	dc94      	bgt.n	8000ca2 <__aeabi_fmul+0xd2>
 8000d78:	2401      	movs	r4, #1
 8000d7a:	01a8      	lsls	r0, r5, #6
 8000d7c:	0a40      	lsrs	r0, r0, #9
 8000d7e:	b2d2      	uxtb	r2, r2
 8000d80:	400c      	ands	r4, r1
 8000d82:	e76f      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000d84:	2080      	movs	r0, #128	; 0x80
 8000d86:	03c0      	lsls	r0, r0, #15
 8000d88:	4207      	tst	r7, r0
 8000d8a:	d007      	beq.n	8000d9c <__aeabi_fmul+0x1cc>
 8000d8c:	4205      	tst	r5, r0
 8000d8e:	d105      	bne.n	8000d9c <__aeabi_fmul+0x1cc>
 8000d90:	4328      	orrs	r0, r5
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	0a40      	lsrs	r0, r0, #9
 8000d96:	4644      	mov	r4, r8
 8000d98:	22ff      	movs	r2, #255	; 0xff
 8000d9a:	e763      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000d9c:	4338      	orrs	r0, r7
 8000d9e:	0240      	lsls	r0, r0, #9
 8000da0:	0a40      	lsrs	r0, r0, #9
 8000da2:	22ff      	movs	r2, #255	; 0xff
 8000da4:	e75e      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000da6:	2401      	movs	r4, #1
 8000da8:	1aa3      	subs	r3, r4, r2
 8000daa:	2b1b      	cmp	r3, #27
 8000dac:	dd05      	ble.n	8000dba <__aeabi_fmul+0x1ea>
 8000dae:	400c      	ands	r4, r1
 8000db0:	2200      	movs	r2, #0
 8000db2:	2000      	movs	r0, #0
 8000db4:	e756      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000db6:	465e      	mov	r6, fp
 8000db8:	e7cb      	b.n	8000d52 <__aeabi_fmul+0x182>
 8000dba:	002a      	movs	r2, r5
 8000dbc:	2020      	movs	r0, #32
 8000dbe:	40da      	lsrs	r2, r3
 8000dc0:	1ac3      	subs	r3, r0, r3
 8000dc2:	409d      	lsls	r5, r3
 8000dc4:	002b      	movs	r3, r5
 8000dc6:	1e5d      	subs	r5, r3, #1
 8000dc8:	41ab      	sbcs	r3, r5
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	075a      	lsls	r2, r3, #29
 8000dce:	d004      	beq.n	8000dda <__aeabi_fmul+0x20a>
 8000dd0:	220f      	movs	r2, #15
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	2a04      	cmp	r2, #4
 8000dd6:	d000      	beq.n	8000dda <__aeabi_fmul+0x20a>
 8000dd8:	3304      	adds	r3, #4
 8000dda:	015a      	lsls	r2, r3, #5
 8000ddc:	d504      	bpl.n	8000de8 <__aeabi_fmul+0x218>
 8000dde:	2401      	movs	r4, #1
 8000de0:	2201      	movs	r2, #1
 8000de2:	400c      	ands	r4, r1
 8000de4:	2000      	movs	r0, #0
 8000de6:	e73d      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000de8:	2401      	movs	r4, #1
 8000dea:	019b      	lsls	r3, r3, #6
 8000dec:	0a58      	lsrs	r0, r3, #9
 8000dee:	400c      	ands	r4, r1
 8000df0:	2200      	movs	r2, #0
 8000df2:	e737      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000df4:	2080      	movs	r0, #128	; 0x80
 8000df6:	2401      	movs	r4, #1
 8000df8:	03c0      	lsls	r0, r0, #15
 8000dfa:	4328      	orrs	r0, r5
 8000dfc:	0240      	lsls	r0, r0, #9
 8000dfe:	0a40      	lsrs	r0, r0, #9
 8000e00:	400c      	ands	r4, r1
 8000e02:	22ff      	movs	r2, #255	; 0xff
 8000e04:	e72e      	b.n	8000c64 <__aeabi_fmul+0x94>
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	0800b3bc 	.word	0x0800b3bc
 8000e0c:	f7ffffff 	.word	0xf7ffffff

08000e10 <__aeabi_fsub>:
 8000e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e12:	464f      	mov	r7, r9
 8000e14:	46d6      	mov	lr, sl
 8000e16:	4646      	mov	r6, r8
 8000e18:	0044      	lsls	r4, r0, #1
 8000e1a:	b5c0      	push	{r6, r7, lr}
 8000e1c:	0fc2      	lsrs	r2, r0, #31
 8000e1e:	0247      	lsls	r7, r0, #9
 8000e20:	0248      	lsls	r0, r1, #9
 8000e22:	0a40      	lsrs	r0, r0, #9
 8000e24:	4684      	mov	ip, r0
 8000e26:	4666      	mov	r6, ip
 8000e28:	0a7b      	lsrs	r3, r7, #9
 8000e2a:	0048      	lsls	r0, r1, #1
 8000e2c:	0fc9      	lsrs	r1, r1, #31
 8000e2e:	469a      	mov	sl, r3
 8000e30:	0e24      	lsrs	r4, r4, #24
 8000e32:	0015      	movs	r5, r2
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	0e00      	lsrs	r0, r0, #24
 8000e38:	4689      	mov	r9, r1
 8000e3a:	00f6      	lsls	r6, r6, #3
 8000e3c:	28ff      	cmp	r0, #255	; 0xff
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_fsub+0x32>
 8000e40:	e08f      	b.n	8000f62 <__aeabi_fsub+0x152>
 8000e42:	2101      	movs	r1, #1
 8000e44:	464f      	mov	r7, r9
 8000e46:	404f      	eors	r7, r1
 8000e48:	0039      	movs	r1, r7
 8000e4a:	4291      	cmp	r1, r2
 8000e4c:	d066      	beq.n	8000f1c <__aeabi_fsub+0x10c>
 8000e4e:	1a22      	subs	r2, r4, r0
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	dc00      	bgt.n	8000e56 <__aeabi_fsub+0x46>
 8000e54:	e09d      	b.n	8000f92 <__aeabi_fsub+0x182>
 8000e56:	2800      	cmp	r0, #0
 8000e58:	d13d      	bne.n	8000ed6 <__aeabi_fsub+0xc6>
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_fsub+0x50>
 8000e5e:	e08b      	b.n	8000f78 <__aeabi_fsub+0x168>
 8000e60:	1e51      	subs	r1, r2, #1
 8000e62:	2900      	cmp	r1, #0
 8000e64:	d000      	beq.n	8000e68 <__aeabi_fsub+0x58>
 8000e66:	e0b5      	b.n	8000fd4 <__aeabi_fsub+0x1c4>
 8000e68:	2401      	movs	r4, #1
 8000e6a:	1b9b      	subs	r3, r3, r6
 8000e6c:	015a      	lsls	r2, r3, #5
 8000e6e:	d544      	bpl.n	8000efa <__aeabi_fsub+0xea>
 8000e70:	019b      	lsls	r3, r3, #6
 8000e72:	099f      	lsrs	r7, r3, #6
 8000e74:	0038      	movs	r0, r7
 8000e76:	f002 f851 	bl	8002f1c <__clzsi2>
 8000e7a:	3805      	subs	r0, #5
 8000e7c:	4087      	lsls	r7, r0
 8000e7e:	4284      	cmp	r4, r0
 8000e80:	dd00      	ble.n	8000e84 <__aeabi_fsub+0x74>
 8000e82:	e096      	b.n	8000fb2 <__aeabi_fsub+0x1a2>
 8000e84:	1b04      	subs	r4, r0, r4
 8000e86:	003a      	movs	r2, r7
 8000e88:	2020      	movs	r0, #32
 8000e8a:	3401      	adds	r4, #1
 8000e8c:	40e2      	lsrs	r2, r4
 8000e8e:	1b04      	subs	r4, r0, r4
 8000e90:	40a7      	lsls	r7, r4
 8000e92:	003b      	movs	r3, r7
 8000e94:	1e5f      	subs	r7, r3, #1
 8000e96:	41bb      	sbcs	r3, r7
 8000e98:	2400      	movs	r4, #0
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	075a      	lsls	r2, r3, #29
 8000e9e:	d004      	beq.n	8000eaa <__aeabi_fsub+0x9a>
 8000ea0:	220f      	movs	r2, #15
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	2a04      	cmp	r2, #4
 8000ea6:	d000      	beq.n	8000eaa <__aeabi_fsub+0x9a>
 8000ea8:	3304      	adds	r3, #4
 8000eaa:	015a      	lsls	r2, r3, #5
 8000eac:	d527      	bpl.n	8000efe <__aeabi_fsub+0xee>
 8000eae:	3401      	adds	r4, #1
 8000eb0:	2cff      	cmp	r4, #255	; 0xff
 8000eb2:	d100      	bne.n	8000eb6 <__aeabi_fsub+0xa6>
 8000eb4:	e079      	b.n	8000faa <__aeabi_fsub+0x19a>
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	019b      	lsls	r3, r3, #6
 8000eba:	0a5b      	lsrs	r3, r3, #9
 8000ebc:	b2e4      	uxtb	r4, r4
 8000ebe:	402a      	ands	r2, r5
 8000ec0:	025b      	lsls	r3, r3, #9
 8000ec2:	05e4      	lsls	r4, r4, #23
 8000ec4:	0a58      	lsrs	r0, r3, #9
 8000ec6:	07d2      	lsls	r2, r2, #31
 8000ec8:	4320      	orrs	r0, r4
 8000eca:	4310      	orrs	r0, r2
 8000ecc:	bc1c      	pop	{r2, r3, r4}
 8000ece:	4690      	mov	r8, r2
 8000ed0:	4699      	mov	r9, r3
 8000ed2:	46a2      	mov	sl, r4
 8000ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ed6:	2cff      	cmp	r4, #255	; 0xff
 8000ed8:	d0e0      	beq.n	8000e9c <__aeabi_fsub+0x8c>
 8000eda:	2180      	movs	r1, #128	; 0x80
 8000edc:	04c9      	lsls	r1, r1, #19
 8000ede:	430e      	orrs	r6, r1
 8000ee0:	2a1b      	cmp	r2, #27
 8000ee2:	dc7b      	bgt.n	8000fdc <__aeabi_fsub+0x1cc>
 8000ee4:	0031      	movs	r1, r6
 8000ee6:	2020      	movs	r0, #32
 8000ee8:	40d1      	lsrs	r1, r2
 8000eea:	1a82      	subs	r2, r0, r2
 8000eec:	4096      	lsls	r6, r2
 8000eee:	1e72      	subs	r2, r6, #1
 8000ef0:	4196      	sbcs	r6, r2
 8000ef2:	430e      	orrs	r6, r1
 8000ef4:	1b9b      	subs	r3, r3, r6
 8000ef6:	015a      	lsls	r2, r3, #5
 8000ef8:	d4ba      	bmi.n	8000e70 <__aeabi_fsub+0x60>
 8000efa:	075a      	lsls	r2, r3, #29
 8000efc:	d1d0      	bne.n	8000ea0 <__aeabi_fsub+0x90>
 8000efe:	2201      	movs	r2, #1
 8000f00:	08df      	lsrs	r7, r3, #3
 8000f02:	402a      	ands	r2, r5
 8000f04:	2cff      	cmp	r4, #255	; 0xff
 8000f06:	d133      	bne.n	8000f70 <__aeabi_fsub+0x160>
 8000f08:	2f00      	cmp	r7, #0
 8000f0a:	d100      	bne.n	8000f0e <__aeabi_fsub+0xfe>
 8000f0c:	e0a8      	b.n	8001060 <__aeabi_fsub+0x250>
 8000f0e:	2380      	movs	r3, #128	; 0x80
 8000f10:	03db      	lsls	r3, r3, #15
 8000f12:	433b      	orrs	r3, r7
 8000f14:	025b      	lsls	r3, r3, #9
 8000f16:	0a5b      	lsrs	r3, r3, #9
 8000f18:	24ff      	movs	r4, #255	; 0xff
 8000f1a:	e7d1      	b.n	8000ec0 <__aeabi_fsub+0xb0>
 8000f1c:	1a21      	subs	r1, r4, r0
 8000f1e:	2900      	cmp	r1, #0
 8000f20:	dd4c      	ble.n	8000fbc <__aeabi_fsub+0x1ac>
 8000f22:	2800      	cmp	r0, #0
 8000f24:	d02a      	beq.n	8000f7c <__aeabi_fsub+0x16c>
 8000f26:	2cff      	cmp	r4, #255	; 0xff
 8000f28:	d0b8      	beq.n	8000e9c <__aeabi_fsub+0x8c>
 8000f2a:	2080      	movs	r0, #128	; 0x80
 8000f2c:	04c0      	lsls	r0, r0, #19
 8000f2e:	4306      	orrs	r6, r0
 8000f30:	291b      	cmp	r1, #27
 8000f32:	dd00      	ble.n	8000f36 <__aeabi_fsub+0x126>
 8000f34:	e0af      	b.n	8001096 <__aeabi_fsub+0x286>
 8000f36:	0030      	movs	r0, r6
 8000f38:	2720      	movs	r7, #32
 8000f3a:	40c8      	lsrs	r0, r1
 8000f3c:	1a79      	subs	r1, r7, r1
 8000f3e:	408e      	lsls	r6, r1
 8000f40:	1e71      	subs	r1, r6, #1
 8000f42:	418e      	sbcs	r6, r1
 8000f44:	4306      	orrs	r6, r0
 8000f46:	199b      	adds	r3, r3, r6
 8000f48:	0159      	lsls	r1, r3, #5
 8000f4a:	d5d6      	bpl.n	8000efa <__aeabi_fsub+0xea>
 8000f4c:	3401      	adds	r4, #1
 8000f4e:	2cff      	cmp	r4, #255	; 0xff
 8000f50:	d100      	bne.n	8000f54 <__aeabi_fsub+0x144>
 8000f52:	e085      	b.n	8001060 <__aeabi_fsub+0x250>
 8000f54:	2201      	movs	r2, #1
 8000f56:	497a      	ldr	r1, [pc, #488]	; (8001140 <__aeabi_fsub+0x330>)
 8000f58:	401a      	ands	r2, r3
 8000f5a:	085b      	lsrs	r3, r3, #1
 8000f5c:	400b      	ands	r3, r1
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	e79c      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8000f62:	2e00      	cmp	r6, #0
 8000f64:	d000      	beq.n	8000f68 <__aeabi_fsub+0x158>
 8000f66:	e770      	b.n	8000e4a <__aeabi_fsub+0x3a>
 8000f68:	e76b      	b.n	8000e42 <__aeabi_fsub+0x32>
 8000f6a:	1e3b      	subs	r3, r7, #0
 8000f6c:	d1c5      	bne.n	8000efa <__aeabi_fsub+0xea>
 8000f6e:	2200      	movs	r2, #0
 8000f70:	027b      	lsls	r3, r7, #9
 8000f72:	0a5b      	lsrs	r3, r3, #9
 8000f74:	b2e4      	uxtb	r4, r4
 8000f76:	e7a3      	b.n	8000ec0 <__aeabi_fsub+0xb0>
 8000f78:	0014      	movs	r4, r2
 8000f7a:	e78f      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8000f7c:	2e00      	cmp	r6, #0
 8000f7e:	d04d      	beq.n	800101c <__aeabi_fsub+0x20c>
 8000f80:	1e48      	subs	r0, r1, #1
 8000f82:	2800      	cmp	r0, #0
 8000f84:	d157      	bne.n	8001036 <__aeabi_fsub+0x226>
 8000f86:	199b      	adds	r3, r3, r6
 8000f88:	2401      	movs	r4, #1
 8000f8a:	015a      	lsls	r2, r3, #5
 8000f8c:	d5b5      	bpl.n	8000efa <__aeabi_fsub+0xea>
 8000f8e:	2402      	movs	r4, #2
 8000f90:	e7e0      	b.n	8000f54 <__aeabi_fsub+0x144>
 8000f92:	2a00      	cmp	r2, #0
 8000f94:	d125      	bne.n	8000fe2 <__aeabi_fsub+0x1d2>
 8000f96:	1c62      	adds	r2, r4, #1
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	2a01      	cmp	r2, #1
 8000f9c:	dd72      	ble.n	8001084 <__aeabi_fsub+0x274>
 8000f9e:	1b9f      	subs	r7, r3, r6
 8000fa0:	017a      	lsls	r2, r7, #5
 8000fa2:	d535      	bpl.n	8001010 <__aeabi_fsub+0x200>
 8000fa4:	1af7      	subs	r7, r6, r3
 8000fa6:	000d      	movs	r5, r1
 8000fa8:	e764      	b.n	8000e74 <__aeabi_fsub+0x64>
 8000faa:	2201      	movs	r2, #1
 8000fac:	2300      	movs	r3, #0
 8000fae:	402a      	ands	r2, r5
 8000fb0:	e786      	b.n	8000ec0 <__aeabi_fsub+0xb0>
 8000fb2:	003b      	movs	r3, r7
 8000fb4:	4a63      	ldr	r2, [pc, #396]	; (8001144 <__aeabi_fsub+0x334>)
 8000fb6:	1a24      	subs	r4, r4, r0
 8000fb8:	4013      	ands	r3, r2
 8000fba:	e76f      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8000fbc:	2900      	cmp	r1, #0
 8000fbe:	d16c      	bne.n	800109a <__aeabi_fsub+0x28a>
 8000fc0:	1c61      	adds	r1, r4, #1
 8000fc2:	b2c8      	uxtb	r0, r1
 8000fc4:	2801      	cmp	r0, #1
 8000fc6:	dd4e      	ble.n	8001066 <__aeabi_fsub+0x256>
 8000fc8:	29ff      	cmp	r1, #255	; 0xff
 8000fca:	d049      	beq.n	8001060 <__aeabi_fsub+0x250>
 8000fcc:	199b      	adds	r3, r3, r6
 8000fce:	085b      	lsrs	r3, r3, #1
 8000fd0:	000c      	movs	r4, r1
 8000fd2:	e763      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8000fd4:	2aff      	cmp	r2, #255	; 0xff
 8000fd6:	d041      	beq.n	800105c <__aeabi_fsub+0x24c>
 8000fd8:	000a      	movs	r2, r1
 8000fda:	e781      	b.n	8000ee0 <__aeabi_fsub+0xd0>
 8000fdc:	2601      	movs	r6, #1
 8000fde:	1b9b      	subs	r3, r3, r6
 8000fe0:	e789      	b.n	8000ef6 <__aeabi_fsub+0xe6>
 8000fe2:	2c00      	cmp	r4, #0
 8000fe4:	d01c      	beq.n	8001020 <__aeabi_fsub+0x210>
 8000fe6:	28ff      	cmp	r0, #255	; 0xff
 8000fe8:	d021      	beq.n	800102e <__aeabi_fsub+0x21e>
 8000fea:	2480      	movs	r4, #128	; 0x80
 8000fec:	04e4      	lsls	r4, r4, #19
 8000fee:	4252      	negs	r2, r2
 8000ff0:	4323      	orrs	r3, r4
 8000ff2:	2a1b      	cmp	r2, #27
 8000ff4:	dd00      	ble.n	8000ff8 <__aeabi_fsub+0x1e8>
 8000ff6:	e096      	b.n	8001126 <__aeabi_fsub+0x316>
 8000ff8:	001c      	movs	r4, r3
 8000ffa:	2520      	movs	r5, #32
 8000ffc:	40d4      	lsrs	r4, r2
 8000ffe:	1aaa      	subs	r2, r5, r2
 8001000:	4093      	lsls	r3, r2
 8001002:	1e5a      	subs	r2, r3, #1
 8001004:	4193      	sbcs	r3, r2
 8001006:	4323      	orrs	r3, r4
 8001008:	1af3      	subs	r3, r6, r3
 800100a:	0004      	movs	r4, r0
 800100c:	000d      	movs	r5, r1
 800100e:	e72d      	b.n	8000e6c <__aeabi_fsub+0x5c>
 8001010:	2f00      	cmp	r7, #0
 8001012:	d000      	beq.n	8001016 <__aeabi_fsub+0x206>
 8001014:	e72e      	b.n	8000e74 <__aeabi_fsub+0x64>
 8001016:	2200      	movs	r2, #0
 8001018:	2400      	movs	r4, #0
 800101a:	e7a9      	b.n	8000f70 <__aeabi_fsub+0x160>
 800101c:	000c      	movs	r4, r1
 800101e:	e73d      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001020:	2b00      	cmp	r3, #0
 8001022:	d058      	beq.n	80010d6 <__aeabi_fsub+0x2c6>
 8001024:	43d2      	mvns	r2, r2
 8001026:	2a00      	cmp	r2, #0
 8001028:	d0ee      	beq.n	8001008 <__aeabi_fsub+0x1f8>
 800102a:	28ff      	cmp	r0, #255	; 0xff
 800102c:	d1e1      	bne.n	8000ff2 <__aeabi_fsub+0x1e2>
 800102e:	0033      	movs	r3, r6
 8001030:	24ff      	movs	r4, #255	; 0xff
 8001032:	000d      	movs	r5, r1
 8001034:	e732      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001036:	29ff      	cmp	r1, #255	; 0xff
 8001038:	d010      	beq.n	800105c <__aeabi_fsub+0x24c>
 800103a:	0001      	movs	r1, r0
 800103c:	e778      	b.n	8000f30 <__aeabi_fsub+0x120>
 800103e:	2b00      	cmp	r3, #0
 8001040:	d06e      	beq.n	8001120 <__aeabi_fsub+0x310>
 8001042:	24ff      	movs	r4, #255	; 0xff
 8001044:	2e00      	cmp	r6, #0
 8001046:	d100      	bne.n	800104a <__aeabi_fsub+0x23a>
 8001048:	e728      	b.n	8000e9c <__aeabi_fsub+0x8c>
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	4651      	mov	r1, sl
 800104e:	03d2      	lsls	r2, r2, #15
 8001050:	4211      	tst	r1, r2
 8001052:	d003      	beq.n	800105c <__aeabi_fsub+0x24c>
 8001054:	4661      	mov	r1, ip
 8001056:	4211      	tst	r1, r2
 8001058:	d100      	bne.n	800105c <__aeabi_fsub+0x24c>
 800105a:	0033      	movs	r3, r6
 800105c:	24ff      	movs	r4, #255	; 0xff
 800105e:	e71d      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001060:	24ff      	movs	r4, #255	; 0xff
 8001062:	2300      	movs	r3, #0
 8001064:	e72c      	b.n	8000ec0 <__aeabi_fsub+0xb0>
 8001066:	2c00      	cmp	r4, #0
 8001068:	d1e9      	bne.n	800103e <__aeabi_fsub+0x22e>
 800106a:	2b00      	cmp	r3, #0
 800106c:	d063      	beq.n	8001136 <__aeabi_fsub+0x326>
 800106e:	2e00      	cmp	r6, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_fsub+0x264>
 8001072:	e713      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001074:	199b      	adds	r3, r3, r6
 8001076:	015a      	lsls	r2, r3, #5
 8001078:	d400      	bmi.n	800107c <__aeabi_fsub+0x26c>
 800107a:	e73e      	b.n	8000efa <__aeabi_fsub+0xea>
 800107c:	4a31      	ldr	r2, [pc, #196]	; (8001144 <__aeabi_fsub+0x334>)
 800107e:	000c      	movs	r4, r1
 8001080:	4013      	ands	r3, r2
 8001082:	e70b      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001084:	2c00      	cmp	r4, #0
 8001086:	d11e      	bne.n	80010c6 <__aeabi_fsub+0x2b6>
 8001088:	2b00      	cmp	r3, #0
 800108a:	d12f      	bne.n	80010ec <__aeabi_fsub+0x2dc>
 800108c:	2e00      	cmp	r6, #0
 800108e:	d04f      	beq.n	8001130 <__aeabi_fsub+0x320>
 8001090:	0033      	movs	r3, r6
 8001092:	000d      	movs	r5, r1
 8001094:	e702      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001096:	2601      	movs	r6, #1
 8001098:	e755      	b.n	8000f46 <__aeabi_fsub+0x136>
 800109a:	2c00      	cmp	r4, #0
 800109c:	d11f      	bne.n	80010de <__aeabi_fsub+0x2ce>
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d043      	beq.n	800112a <__aeabi_fsub+0x31a>
 80010a2:	43c9      	mvns	r1, r1
 80010a4:	2900      	cmp	r1, #0
 80010a6:	d00b      	beq.n	80010c0 <__aeabi_fsub+0x2b0>
 80010a8:	28ff      	cmp	r0, #255	; 0xff
 80010aa:	d039      	beq.n	8001120 <__aeabi_fsub+0x310>
 80010ac:	291b      	cmp	r1, #27
 80010ae:	dc44      	bgt.n	800113a <__aeabi_fsub+0x32a>
 80010b0:	001c      	movs	r4, r3
 80010b2:	2720      	movs	r7, #32
 80010b4:	40cc      	lsrs	r4, r1
 80010b6:	1a79      	subs	r1, r7, r1
 80010b8:	408b      	lsls	r3, r1
 80010ba:	1e59      	subs	r1, r3, #1
 80010bc:	418b      	sbcs	r3, r1
 80010be:	4323      	orrs	r3, r4
 80010c0:	199b      	adds	r3, r3, r6
 80010c2:	0004      	movs	r4, r0
 80010c4:	e740      	b.n	8000f48 <__aeabi_fsub+0x138>
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d11a      	bne.n	8001100 <__aeabi_fsub+0x2f0>
 80010ca:	2e00      	cmp	r6, #0
 80010cc:	d124      	bne.n	8001118 <__aeabi_fsub+0x308>
 80010ce:	2780      	movs	r7, #128	; 0x80
 80010d0:	2200      	movs	r2, #0
 80010d2:	03ff      	lsls	r7, r7, #15
 80010d4:	e71b      	b.n	8000f0e <__aeabi_fsub+0xfe>
 80010d6:	0033      	movs	r3, r6
 80010d8:	0004      	movs	r4, r0
 80010da:	000d      	movs	r5, r1
 80010dc:	e6de      	b.n	8000e9c <__aeabi_fsub+0x8c>
 80010de:	28ff      	cmp	r0, #255	; 0xff
 80010e0:	d01e      	beq.n	8001120 <__aeabi_fsub+0x310>
 80010e2:	2480      	movs	r4, #128	; 0x80
 80010e4:	04e4      	lsls	r4, r4, #19
 80010e6:	4249      	negs	r1, r1
 80010e8:	4323      	orrs	r3, r4
 80010ea:	e7df      	b.n	80010ac <__aeabi_fsub+0x29c>
 80010ec:	2e00      	cmp	r6, #0
 80010ee:	d100      	bne.n	80010f2 <__aeabi_fsub+0x2e2>
 80010f0:	e6d4      	b.n	8000e9c <__aeabi_fsub+0x8c>
 80010f2:	1b9f      	subs	r7, r3, r6
 80010f4:	017a      	lsls	r2, r7, #5
 80010f6:	d400      	bmi.n	80010fa <__aeabi_fsub+0x2ea>
 80010f8:	e737      	b.n	8000f6a <__aeabi_fsub+0x15a>
 80010fa:	1af3      	subs	r3, r6, r3
 80010fc:	000d      	movs	r5, r1
 80010fe:	e6cd      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001100:	24ff      	movs	r4, #255	; 0xff
 8001102:	2e00      	cmp	r6, #0
 8001104:	d100      	bne.n	8001108 <__aeabi_fsub+0x2f8>
 8001106:	e6c9      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001108:	2280      	movs	r2, #128	; 0x80
 800110a:	4650      	mov	r0, sl
 800110c:	03d2      	lsls	r2, r2, #15
 800110e:	4210      	tst	r0, r2
 8001110:	d0a4      	beq.n	800105c <__aeabi_fsub+0x24c>
 8001112:	4660      	mov	r0, ip
 8001114:	4210      	tst	r0, r2
 8001116:	d1a1      	bne.n	800105c <__aeabi_fsub+0x24c>
 8001118:	0033      	movs	r3, r6
 800111a:	000d      	movs	r5, r1
 800111c:	24ff      	movs	r4, #255	; 0xff
 800111e:	e6bd      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001120:	0033      	movs	r3, r6
 8001122:	24ff      	movs	r4, #255	; 0xff
 8001124:	e6ba      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001126:	2301      	movs	r3, #1
 8001128:	e76e      	b.n	8001008 <__aeabi_fsub+0x1f8>
 800112a:	0033      	movs	r3, r6
 800112c:	0004      	movs	r4, r0
 800112e:	e6b5      	b.n	8000e9c <__aeabi_fsub+0x8c>
 8001130:	2700      	movs	r7, #0
 8001132:	2200      	movs	r2, #0
 8001134:	e71c      	b.n	8000f70 <__aeabi_fsub+0x160>
 8001136:	0033      	movs	r3, r6
 8001138:	e6b0      	b.n	8000e9c <__aeabi_fsub+0x8c>
 800113a:	2301      	movs	r3, #1
 800113c:	e7c0      	b.n	80010c0 <__aeabi_fsub+0x2b0>
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	7dffffff 	.word	0x7dffffff
 8001144:	fbffffff 	.word	0xfbffffff

08001148 <__aeabi_f2iz>:
 8001148:	0241      	lsls	r1, r0, #9
 800114a:	0043      	lsls	r3, r0, #1
 800114c:	0fc2      	lsrs	r2, r0, #31
 800114e:	0a49      	lsrs	r1, r1, #9
 8001150:	0e1b      	lsrs	r3, r3, #24
 8001152:	2000      	movs	r0, #0
 8001154:	2b7e      	cmp	r3, #126	; 0x7e
 8001156:	dd0d      	ble.n	8001174 <__aeabi_f2iz+0x2c>
 8001158:	2b9d      	cmp	r3, #157	; 0x9d
 800115a:	dc0c      	bgt.n	8001176 <__aeabi_f2iz+0x2e>
 800115c:	2080      	movs	r0, #128	; 0x80
 800115e:	0400      	lsls	r0, r0, #16
 8001160:	4301      	orrs	r1, r0
 8001162:	2b95      	cmp	r3, #149	; 0x95
 8001164:	dc0a      	bgt.n	800117c <__aeabi_f2iz+0x34>
 8001166:	2096      	movs	r0, #150	; 0x96
 8001168:	1ac3      	subs	r3, r0, r3
 800116a:	40d9      	lsrs	r1, r3
 800116c:	4248      	negs	r0, r1
 800116e:	2a00      	cmp	r2, #0
 8001170:	d100      	bne.n	8001174 <__aeabi_f2iz+0x2c>
 8001172:	0008      	movs	r0, r1
 8001174:	4770      	bx	lr
 8001176:	4b03      	ldr	r3, [pc, #12]	; (8001184 <__aeabi_f2iz+0x3c>)
 8001178:	18d0      	adds	r0, r2, r3
 800117a:	e7fb      	b.n	8001174 <__aeabi_f2iz+0x2c>
 800117c:	3b96      	subs	r3, #150	; 0x96
 800117e:	4099      	lsls	r1, r3
 8001180:	e7f4      	b.n	800116c <__aeabi_f2iz+0x24>
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	7fffffff 	.word	0x7fffffff

08001188 <__aeabi_ui2f>:
 8001188:	b510      	push	{r4, lr}
 800118a:	1e04      	subs	r4, r0, #0
 800118c:	d027      	beq.n	80011de <__aeabi_ui2f+0x56>
 800118e:	f001 fec5 	bl	8002f1c <__clzsi2>
 8001192:	239e      	movs	r3, #158	; 0x9e
 8001194:	1a1b      	subs	r3, r3, r0
 8001196:	2b96      	cmp	r3, #150	; 0x96
 8001198:	dc0a      	bgt.n	80011b0 <__aeabi_ui2f+0x28>
 800119a:	2296      	movs	r2, #150	; 0x96
 800119c:	1ad2      	subs	r2, r2, r3
 800119e:	4094      	lsls	r4, r2
 80011a0:	0264      	lsls	r4, r4, #9
 80011a2:	0a64      	lsrs	r4, r4, #9
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	0264      	lsls	r4, r4, #9
 80011a8:	05db      	lsls	r3, r3, #23
 80011aa:	0a60      	lsrs	r0, r4, #9
 80011ac:	4318      	orrs	r0, r3
 80011ae:	bd10      	pop	{r4, pc}
 80011b0:	2b99      	cmp	r3, #153	; 0x99
 80011b2:	dc17      	bgt.n	80011e4 <__aeabi_ui2f+0x5c>
 80011b4:	2299      	movs	r2, #153	; 0x99
 80011b6:	1ad2      	subs	r2, r2, r3
 80011b8:	2a00      	cmp	r2, #0
 80011ba:	dd27      	ble.n	800120c <__aeabi_ui2f+0x84>
 80011bc:	4094      	lsls	r4, r2
 80011be:	0022      	movs	r2, r4
 80011c0:	4c13      	ldr	r4, [pc, #76]	; (8001210 <__aeabi_ui2f+0x88>)
 80011c2:	4014      	ands	r4, r2
 80011c4:	0751      	lsls	r1, r2, #29
 80011c6:	d004      	beq.n	80011d2 <__aeabi_ui2f+0x4a>
 80011c8:	210f      	movs	r1, #15
 80011ca:	400a      	ands	r2, r1
 80011cc:	2a04      	cmp	r2, #4
 80011ce:	d000      	beq.n	80011d2 <__aeabi_ui2f+0x4a>
 80011d0:	3404      	adds	r4, #4
 80011d2:	0162      	lsls	r2, r4, #5
 80011d4:	d412      	bmi.n	80011fc <__aeabi_ui2f+0x74>
 80011d6:	01a4      	lsls	r4, r4, #6
 80011d8:	0a64      	lsrs	r4, r4, #9
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	e7e3      	b.n	80011a6 <__aeabi_ui2f+0x1e>
 80011de:	2300      	movs	r3, #0
 80011e0:	2400      	movs	r4, #0
 80011e2:	e7e0      	b.n	80011a6 <__aeabi_ui2f+0x1e>
 80011e4:	22b9      	movs	r2, #185	; 0xb9
 80011e6:	0021      	movs	r1, r4
 80011e8:	1ad2      	subs	r2, r2, r3
 80011ea:	4091      	lsls	r1, r2
 80011ec:	000a      	movs	r2, r1
 80011ee:	1e51      	subs	r1, r2, #1
 80011f0:	418a      	sbcs	r2, r1
 80011f2:	2105      	movs	r1, #5
 80011f4:	1a09      	subs	r1, r1, r0
 80011f6:	40cc      	lsrs	r4, r1
 80011f8:	4314      	orrs	r4, r2
 80011fa:	e7db      	b.n	80011b4 <__aeabi_ui2f+0x2c>
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <__aeabi_ui2f+0x88>)
 80011fe:	401c      	ands	r4, r3
 8001200:	239f      	movs	r3, #159	; 0x9f
 8001202:	01a4      	lsls	r4, r4, #6
 8001204:	1a1b      	subs	r3, r3, r0
 8001206:	0a64      	lsrs	r4, r4, #9
 8001208:	b2db      	uxtb	r3, r3
 800120a:	e7cc      	b.n	80011a6 <__aeabi_ui2f+0x1e>
 800120c:	0022      	movs	r2, r4
 800120e:	e7d7      	b.n	80011c0 <__aeabi_ui2f+0x38>
 8001210:	fbffffff 	.word	0xfbffffff

08001214 <__aeabi_dadd>:
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001216:	4645      	mov	r5, r8
 8001218:	46de      	mov	lr, fp
 800121a:	4657      	mov	r7, sl
 800121c:	464e      	mov	r6, r9
 800121e:	030c      	lsls	r4, r1, #12
 8001220:	b5e0      	push	{r5, r6, r7, lr}
 8001222:	004e      	lsls	r6, r1, #1
 8001224:	0fc9      	lsrs	r1, r1, #31
 8001226:	4688      	mov	r8, r1
 8001228:	000d      	movs	r5, r1
 800122a:	0a61      	lsrs	r1, r4, #9
 800122c:	0f44      	lsrs	r4, r0, #29
 800122e:	430c      	orrs	r4, r1
 8001230:	00c7      	lsls	r7, r0, #3
 8001232:	0319      	lsls	r1, r3, #12
 8001234:	0058      	lsls	r0, r3, #1
 8001236:	0fdb      	lsrs	r3, r3, #31
 8001238:	469b      	mov	fp, r3
 800123a:	0a4b      	lsrs	r3, r1, #9
 800123c:	0f51      	lsrs	r1, r2, #29
 800123e:	430b      	orrs	r3, r1
 8001240:	0d76      	lsrs	r6, r6, #21
 8001242:	0d40      	lsrs	r0, r0, #21
 8001244:	0019      	movs	r1, r3
 8001246:	00d2      	lsls	r2, r2, #3
 8001248:	45d8      	cmp	r8, fp
 800124a:	d100      	bne.n	800124e <__aeabi_dadd+0x3a>
 800124c:	e0ae      	b.n	80013ac <__aeabi_dadd+0x198>
 800124e:	1a35      	subs	r5, r6, r0
 8001250:	2d00      	cmp	r5, #0
 8001252:	dc00      	bgt.n	8001256 <__aeabi_dadd+0x42>
 8001254:	e0f6      	b.n	8001444 <__aeabi_dadd+0x230>
 8001256:	2800      	cmp	r0, #0
 8001258:	d10f      	bne.n	800127a <__aeabi_dadd+0x66>
 800125a:	4313      	orrs	r3, r2
 800125c:	d100      	bne.n	8001260 <__aeabi_dadd+0x4c>
 800125e:	e0db      	b.n	8001418 <__aeabi_dadd+0x204>
 8001260:	1e6b      	subs	r3, r5, #1
 8001262:	2b00      	cmp	r3, #0
 8001264:	d000      	beq.n	8001268 <__aeabi_dadd+0x54>
 8001266:	e137      	b.n	80014d8 <__aeabi_dadd+0x2c4>
 8001268:	1aba      	subs	r2, r7, r2
 800126a:	4297      	cmp	r7, r2
 800126c:	41bf      	sbcs	r7, r7
 800126e:	1a64      	subs	r4, r4, r1
 8001270:	427f      	negs	r7, r7
 8001272:	1be4      	subs	r4, r4, r7
 8001274:	2601      	movs	r6, #1
 8001276:	0017      	movs	r7, r2
 8001278:	e024      	b.n	80012c4 <__aeabi_dadd+0xb0>
 800127a:	4bc6      	ldr	r3, [pc, #792]	; (8001594 <__aeabi_dadd+0x380>)
 800127c:	429e      	cmp	r6, r3
 800127e:	d04d      	beq.n	800131c <__aeabi_dadd+0x108>
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	041b      	lsls	r3, r3, #16
 8001284:	4319      	orrs	r1, r3
 8001286:	2d38      	cmp	r5, #56	; 0x38
 8001288:	dd00      	ble.n	800128c <__aeabi_dadd+0x78>
 800128a:	e107      	b.n	800149c <__aeabi_dadd+0x288>
 800128c:	2d1f      	cmp	r5, #31
 800128e:	dd00      	ble.n	8001292 <__aeabi_dadd+0x7e>
 8001290:	e138      	b.n	8001504 <__aeabi_dadd+0x2f0>
 8001292:	2020      	movs	r0, #32
 8001294:	1b43      	subs	r3, r0, r5
 8001296:	469a      	mov	sl, r3
 8001298:	000b      	movs	r3, r1
 800129a:	4650      	mov	r0, sl
 800129c:	4083      	lsls	r3, r0
 800129e:	4699      	mov	r9, r3
 80012a0:	0013      	movs	r3, r2
 80012a2:	4648      	mov	r0, r9
 80012a4:	40eb      	lsrs	r3, r5
 80012a6:	4318      	orrs	r0, r3
 80012a8:	0003      	movs	r3, r0
 80012aa:	4650      	mov	r0, sl
 80012ac:	4082      	lsls	r2, r0
 80012ae:	1e50      	subs	r0, r2, #1
 80012b0:	4182      	sbcs	r2, r0
 80012b2:	40e9      	lsrs	r1, r5
 80012b4:	431a      	orrs	r2, r3
 80012b6:	1aba      	subs	r2, r7, r2
 80012b8:	1a61      	subs	r1, r4, r1
 80012ba:	4297      	cmp	r7, r2
 80012bc:	41a4      	sbcs	r4, r4
 80012be:	0017      	movs	r7, r2
 80012c0:	4264      	negs	r4, r4
 80012c2:	1b0c      	subs	r4, r1, r4
 80012c4:	0223      	lsls	r3, r4, #8
 80012c6:	d562      	bpl.n	800138e <__aeabi_dadd+0x17a>
 80012c8:	0264      	lsls	r4, r4, #9
 80012ca:	0a65      	lsrs	r5, r4, #9
 80012cc:	2d00      	cmp	r5, #0
 80012ce:	d100      	bne.n	80012d2 <__aeabi_dadd+0xbe>
 80012d0:	e0df      	b.n	8001492 <__aeabi_dadd+0x27e>
 80012d2:	0028      	movs	r0, r5
 80012d4:	f001 fe22 	bl	8002f1c <__clzsi2>
 80012d8:	0003      	movs	r3, r0
 80012da:	3b08      	subs	r3, #8
 80012dc:	2b1f      	cmp	r3, #31
 80012de:	dd00      	ble.n	80012e2 <__aeabi_dadd+0xce>
 80012e0:	e0d2      	b.n	8001488 <__aeabi_dadd+0x274>
 80012e2:	2220      	movs	r2, #32
 80012e4:	003c      	movs	r4, r7
 80012e6:	1ad2      	subs	r2, r2, r3
 80012e8:	409d      	lsls	r5, r3
 80012ea:	40d4      	lsrs	r4, r2
 80012ec:	409f      	lsls	r7, r3
 80012ee:	4325      	orrs	r5, r4
 80012f0:	429e      	cmp	r6, r3
 80012f2:	dd00      	ble.n	80012f6 <__aeabi_dadd+0xe2>
 80012f4:	e0c4      	b.n	8001480 <__aeabi_dadd+0x26c>
 80012f6:	1b9e      	subs	r6, r3, r6
 80012f8:	1c73      	adds	r3, r6, #1
 80012fa:	2b1f      	cmp	r3, #31
 80012fc:	dd00      	ble.n	8001300 <__aeabi_dadd+0xec>
 80012fe:	e0f1      	b.n	80014e4 <__aeabi_dadd+0x2d0>
 8001300:	2220      	movs	r2, #32
 8001302:	0038      	movs	r0, r7
 8001304:	0029      	movs	r1, r5
 8001306:	1ad2      	subs	r2, r2, r3
 8001308:	40d8      	lsrs	r0, r3
 800130a:	4091      	lsls	r1, r2
 800130c:	4097      	lsls	r7, r2
 800130e:	002c      	movs	r4, r5
 8001310:	4301      	orrs	r1, r0
 8001312:	1e78      	subs	r0, r7, #1
 8001314:	4187      	sbcs	r7, r0
 8001316:	40dc      	lsrs	r4, r3
 8001318:	2600      	movs	r6, #0
 800131a:	430f      	orrs	r7, r1
 800131c:	077b      	lsls	r3, r7, #29
 800131e:	d009      	beq.n	8001334 <__aeabi_dadd+0x120>
 8001320:	230f      	movs	r3, #15
 8001322:	403b      	ands	r3, r7
 8001324:	2b04      	cmp	r3, #4
 8001326:	d005      	beq.n	8001334 <__aeabi_dadd+0x120>
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	42bb      	cmp	r3, r7
 800132c:	41bf      	sbcs	r7, r7
 800132e:	427f      	negs	r7, r7
 8001330:	19e4      	adds	r4, r4, r7
 8001332:	001f      	movs	r7, r3
 8001334:	0223      	lsls	r3, r4, #8
 8001336:	d52c      	bpl.n	8001392 <__aeabi_dadd+0x17e>
 8001338:	4b96      	ldr	r3, [pc, #600]	; (8001594 <__aeabi_dadd+0x380>)
 800133a:	3601      	adds	r6, #1
 800133c:	429e      	cmp	r6, r3
 800133e:	d100      	bne.n	8001342 <__aeabi_dadd+0x12e>
 8001340:	e09a      	b.n	8001478 <__aeabi_dadd+0x264>
 8001342:	4645      	mov	r5, r8
 8001344:	4b94      	ldr	r3, [pc, #592]	; (8001598 <__aeabi_dadd+0x384>)
 8001346:	08ff      	lsrs	r7, r7, #3
 8001348:	401c      	ands	r4, r3
 800134a:	0760      	lsls	r0, r4, #29
 800134c:	0576      	lsls	r6, r6, #21
 800134e:	0264      	lsls	r4, r4, #9
 8001350:	4307      	orrs	r7, r0
 8001352:	0b24      	lsrs	r4, r4, #12
 8001354:	0d76      	lsrs	r6, r6, #21
 8001356:	2100      	movs	r1, #0
 8001358:	0324      	lsls	r4, r4, #12
 800135a:	0b23      	lsrs	r3, r4, #12
 800135c:	0d0c      	lsrs	r4, r1, #20
 800135e:	4a8f      	ldr	r2, [pc, #572]	; (800159c <__aeabi_dadd+0x388>)
 8001360:	0524      	lsls	r4, r4, #20
 8001362:	431c      	orrs	r4, r3
 8001364:	4014      	ands	r4, r2
 8001366:	0533      	lsls	r3, r6, #20
 8001368:	4323      	orrs	r3, r4
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	07ed      	lsls	r5, r5, #31
 800136e:	085b      	lsrs	r3, r3, #1
 8001370:	432b      	orrs	r3, r5
 8001372:	0038      	movs	r0, r7
 8001374:	0019      	movs	r1, r3
 8001376:	bc3c      	pop	{r2, r3, r4, r5}
 8001378:	4690      	mov	r8, r2
 800137a:	4699      	mov	r9, r3
 800137c:	46a2      	mov	sl, r4
 800137e:	46ab      	mov	fp, r5
 8001380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001382:	4664      	mov	r4, ip
 8001384:	4304      	orrs	r4, r0
 8001386:	d100      	bne.n	800138a <__aeabi_dadd+0x176>
 8001388:	e211      	b.n	80017ae <__aeabi_dadd+0x59a>
 800138a:	0004      	movs	r4, r0
 800138c:	4667      	mov	r7, ip
 800138e:	077b      	lsls	r3, r7, #29
 8001390:	d1c6      	bne.n	8001320 <__aeabi_dadd+0x10c>
 8001392:	4645      	mov	r5, r8
 8001394:	0760      	lsls	r0, r4, #29
 8001396:	08ff      	lsrs	r7, r7, #3
 8001398:	4307      	orrs	r7, r0
 800139a:	08e4      	lsrs	r4, r4, #3
 800139c:	4b7d      	ldr	r3, [pc, #500]	; (8001594 <__aeabi_dadd+0x380>)
 800139e:	429e      	cmp	r6, r3
 80013a0:	d030      	beq.n	8001404 <__aeabi_dadd+0x1f0>
 80013a2:	0324      	lsls	r4, r4, #12
 80013a4:	0576      	lsls	r6, r6, #21
 80013a6:	0b24      	lsrs	r4, r4, #12
 80013a8:	0d76      	lsrs	r6, r6, #21
 80013aa:	e7d4      	b.n	8001356 <__aeabi_dadd+0x142>
 80013ac:	1a33      	subs	r3, r6, r0
 80013ae:	469a      	mov	sl, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	dd78      	ble.n	80014a6 <__aeabi_dadd+0x292>
 80013b4:	2800      	cmp	r0, #0
 80013b6:	d031      	beq.n	800141c <__aeabi_dadd+0x208>
 80013b8:	4876      	ldr	r0, [pc, #472]	; (8001594 <__aeabi_dadd+0x380>)
 80013ba:	4286      	cmp	r6, r0
 80013bc:	d0ae      	beq.n	800131c <__aeabi_dadd+0x108>
 80013be:	2080      	movs	r0, #128	; 0x80
 80013c0:	0400      	lsls	r0, r0, #16
 80013c2:	4301      	orrs	r1, r0
 80013c4:	4653      	mov	r3, sl
 80013c6:	2b38      	cmp	r3, #56	; 0x38
 80013c8:	dc00      	bgt.n	80013cc <__aeabi_dadd+0x1b8>
 80013ca:	e0e9      	b.n	80015a0 <__aeabi_dadd+0x38c>
 80013cc:	430a      	orrs	r2, r1
 80013ce:	1e51      	subs	r1, r2, #1
 80013d0:	418a      	sbcs	r2, r1
 80013d2:	2100      	movs	r1, #0
 80013d4:	19d2      	adds	r2, r2, r7
 80013d6:	42ba      	cmp	r2, r7
 80013d8:	41bf      	sbcs	r7, r7
 80013da:	1909      	adds	r1, r1, r4
 80013dc:	427c      	negs	r4, r7
 80013de:	0017      	movs	r7, r2
 80013e0:	190c      	adds	r4, r1, r4
 80013e2:	0223      	lsls	r3, r4, #8
 80013e4:	d5d3      	bpl.n	800138e <__aeabi_dadd+0x17a>
 80013e6:	4b6b      	ldr	r3, [pc, #428]	; (8001594 <__aeabi_dadd+0x380>)
 80013e8:	3601      	adds	r6, #1
 80013ea:	429e      	cmp	r6, r3
 80013ec:	d100      	bne.n	80013f0 <__aeabi_dadd+0x1dc>
 80013ee:	e13a      	b.n	8001666 <__aeabi_dadd+0x452>
 80013f0:	2001      	movs	r0, #1
 80013f2:	4b69      	ldr	r3, [pc, #420]	; (8001598 <__aeabi_dadd+0x384>)
 80013f4:	401c      	ands	r4, r3
 80013f6:	087b      	lsrs	r3, r7, #1
 80013f8:	4007      	ands	r7, r0
 80013fa:	431f      	orrs	r7, r3
 80013fc:	07e0      	lsls	r0, r4, #31
 80013fe:	4307      	orrs	r7, r0
 8001400:	0864      	lsrs	r4, r4, #1
 8001402:	e78b      	b.n	800131c <__aeabi_dadd+0x108>
 8001404:	0023      	movs	r3, r4
 8001406:	433b      	orrs	r3, r7
 8001408:	d100      	bne.n	800140c <__aeabi_dadd+0x1f8>
 800140a:	e1cb      	b.n	80017a4 <__aeabi_dadd+0x590>
 800140c:	2280      	movs	r2, #128	; 0x80
 800140e:	0312      	lsls	r2, r2, #12
 8001410:	4314      	orrs	r4, r2
 8001412:	0324      	lsls	r4, r4, #12
 8001414:	0b24      	lsrs	r4, r4, #12
 8001416:	e79e      	b.n	8001356 <__aeabi_dadd+0x142>
 8001418:	002e      	movs	r6, r5
 800141a:	e77f      	b.n	800131c <__aeabi_dadd+0x108>
 800141c:	0008      	movs	r0, r1
 800141e:	4310      	orrs	r0, r2
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x210>
 8001422:	e0b4      	b.n	800158e <__aeabi_dadd+0x37a>
 8001424:	1e58      	subs	r0, r3, #1
 8001426:	2800      	cmp	r0, #0
 8001428:	d000      	beq.n	800142c <__aeabi_dadd+0x218>
 800142a:	e0de      	b.n	80015ea <__aeabi_dadd+0x3d6>
 800142c:	18ba      	adds	r2, r7, r2
 800142e:	42ba      	cmp	r2, r7
 8001430:	419b      	sbcs	r3, r3
 8001432:	1864      	adds	r4, r4, r1
 8001434:	425b      	negs	r3, r3
 8001436:	18e4      	adds	r4, r4, r3
 8001438:	0017      	movs	r7, r2
 800143a:	2601      	movs	r6, #1
 800143c:	0223      	lsls	r3, r4, #8
 800143e:	d5a6      	bpl.n	800138e <__aeabi_dadd+0x17a>
 8001440:	2602      	movs	r6, #2
 8001442:	e7d5      	b.n	80013f0 <__aeabi_dadd+0x1dc>
 8001444:	2d00      	cmp	r5, #0
 8001446:	d16e      	bne.n	8001526 <__aeabi_dadd+0x312>
 8001448:	1c70      	adds	r0, r6, #1
 800144a:	0540      	lsls	r0, r0, #21
 800144c:	0d40      	lsrs	r0, r0, #21
 800144e:	2801      	cmp	r0, #1
 8001450:	dc00      	bgt.n	8001454 <__aeabi_dadd+0x240>
 8001452:	e0f9      	b.n	8001648 <__aeabi_dadd+0x434>
 8001454:	1ab8      	subs	r0, r7, r2
 8001456:	4684      	mov	ip, r0
 8001458:	4287      	cmp	r7, r0
 800145a:	4180      	sbcs	r0, r0
 800145c:	1ae5      	subs	r5, r4, r3
 800145e:	4240      	negs	r0, r0
 8001460:	1a2d      	subs	r5, r5, r0
 8001462:	0228      	lsls	r0, r5, #8
 8001464:	d400      	bmi.n	8001468 <__aeabi_dadd+0x254>
 8001466:	e089      	b.n	800157c <__aeabi_dadd+0x368>
 8001468:	1bd7      	subs	r7, r2, r7
 800146a:	42ba      	cmp	r2, r7
 800146c:	4192      	sbcs	r2, r2
 800146e:	1b1c      	subs	r4, r3, r4
 8001470:	4252      	negs	r2, r2
 8001472:	1aa5      	subs	r5, r4, r2
 8001474:	46d8      	mov	r8, fp
 8001476:	e729      	b.n	80012cc <__aeabi_dadd+0xb8>
 8001478:	4645      	mov	r5, r8
 800147a:	2400      	movs	r4, #0
 800147c:	2700      	movs	r7, #0
 800147e:	e76a      	b.n	8001356 <__aeabi_dadd+0x142>
 8001480:	4c45      	ldr	r4, [pc, #276]	; (8001598 <__aeabi_dadd+0x384>)
 8001482:	1af6      	subs	r6, r6, r3
 8001484:	402c      	ands	r4, r5
 8001486:	e749      	b.n	800131c <__aeabi_dadd+0x108>
 8001488:	003d      	movs	r5, r7
 800148a:	3828      	subs	r0, #40	; 0x28
 800148c:	4085      	lsls	r5, r0
 800148e:	2700      	movs	r7, #0
 8001490:	e72e      	b.n	80012f0 <__aeabi_dadd+0xdc>
 8001492:	0038      	movs	r0, r7
 8001494:	f001 fd42 	bl	8002f1c <__clzsi2>
 8001498:	3020      	adds	r0, #32
 800149a:	e71d      	b.n	80012d8 <__aeabi_dadd+0xc4>
 800149c:	430a      	orrs	r2, r1
 800149e:	1e51      	subs	r1, r2, #1
 80014a0:	418a      	sbcs	r2, r1
 80014a2:	2100      	movs	r1, #0
 80014a4:	e707      	b.n	80012b6 <__aeabi_dadd+0xa2>
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d000      	beq.n	80014ac <__aeabi_dadd+0x298>
 80014aa:	e0f3      	b.n	8001694 <__aeabi_dadd+0x480>
 80014ac:	1c70      	adds	r0, r6, #1
 80014ae:	0543      	lsls	r3, r0, #21
 80014b0:	0d5b      	lsrs	r3, r3, #21
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	dc00      	bgt.n	80014b8 <__aeabi_dadd+0x2a4>
 80014b6:	e0ad      	b.n	8001614 <__aeabi_dadd+0x400>
 80014b8:	4b36      	ldr	r3, [pc, #216]	; (8001594 <__aeabi_dadd+0x380>)
 80014ba:	4298      	cmp	r0, r3
 80014bc:	d100      	bne.n	80014c0 <__aeabi_dadd+0x2ac>
 80014be:	e0d1      	b.n	8001664 <__aeabi_dadd+0x450>
 80014c0:	18ba      	adds	r2, r7, r2
 80014c2:	42ba      	cmp	r2, r7
 80014c4:	41bf      	sbcs	r7, r7
 80014c6:	1864      	adds	r4, r4, r1
 80014c8:	427f      	negs	r7, r7
 80014ca:	19e4      	adds	r4, r4, r7
 80014cc:	07e7      	lsls	r7, r4, #31
 80014ce:	0852      	lsrs	r2, r2, #1
 80014d0:	4317      	orrs	r7, r2
 80014d2:	0864      	lsrs	r4, r4, #1
 80014d4:	0006      	movs	r6, r0
 80014d6:	e721      	b.n	800131c <__aeabi_dadd+0x108>
 80014d8:	482e      	ldr	r0, [pc, #184]	; (8001594 <__aeabi_dadd+0x380>)
 80014da:	4285      	cmp	r5, r0
 80014dc:	d100      	bne.n	80014e0 <__aeabi_dadd+0x2cc>
 80014de:	e093      	b.n	8001608 <__aeabi_dadd+0x3f4>
 80014e0:	001d      	movs	r5, r3
 80014e2:	e6d0      	b.n	8001286 <__aeabi_dadd+0x72>
 80014e4:	0029      	movs	r1, r5
 80014e6:	3e1f      	subs	r6, #31
 80014e8:	40f1      	lsrs	r1, r6
 80014ea:	2b20      	cmp	r3, #32
 80014ec:	d100      	bne.n	80014f0 <__aeabi_dadd+0x2dc>
 80014ee:	e08d      	b.n	800160c <__aeabi_dadd+0x3f8>
 80014f0:	2240      	movs	r2, #64	; 0x40
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	409d      	lsls	r5, r3
 80014f6:	432f      	orrs	r7, r5
 80014f8:	1e7d      	subs	r5, r7, #1
 80014fa:	41af      	sbcs	r7, r5
 80014fc:	2400      	movs	r4, #0
 80014fe:	430f      	orrs	r7, r1
 8001500:	2600      	movs	r6, #0
 8001502:	e744      	b.n	800138e <__aeabi_dadd+0x17a>
 8001504:	002b      	movs	r3, r5
 8001506:	0008      	movs	r0, r1
 8001508:	3b20      	subs	r3, #32
 800150a:	40d8      	lsrs	r0, r3
 800150c:	0003      	movs	r3, r0
 800150e:	2d20      	cmp	r5, #32
 8001510:	d100      	bne.n	8001514 <__aeabi_dadd+0x300>
 8001512:	e07d      	b.n	8001610 <__aeabi_dadd+0x3fc>
 8001514:	2040      	movs	r0, #64	; 0x40
 8001516:	1b45      	subs	r5, r0, r5
 8001518:	40a9      	lsls	r1, r5
 800151a:	430a      	orrs	r2, r1
 800151c:	1e51      	subs	r1, r2, #1
 800151e:	418a      	sbcs	r2, r1
 8001520:	2100      	movs	r1, #0
 8001522:	431a      	orrs	r2, r3
 8001524:	e6c7      	b.n	80012b6 <__aeabi_dadd+0xa2>
 8001526:	2e00      	cmp	r6, #0
 8001528:	d050      	beq.n	80015cc <__aeabi_dadd+0x3b8>
 800152a:	4e1a      	ldr	r6, [pc, #104]	; (8001594 <__aeabi_dadd+0x380>)
 800152c:	42b0      	cmp	r0, r6
 800152e:	d057      	beq.n	80015e0 <__aeabi_dadd+0x3cc>
 8001530:	2680      	movs	r6, #128	; 0x80
 8001532:	426b      	negs	r3, r5
 8001534:	4699      	mov	r9, r3
 8001536:	0436      	lsls	r6, r6, #16
 8001538:	4334      	orrs	r4, r6
 800153a:	464b      	mov	r3, r9
 800153c:	2b38      	cmp	r3, #56	; 0x38
 800153e:	dd00      	ble.n	8001542 <__aeabi_dadd+0x32e>
 8001540:	e0d6      	b.n	80016f0 <__aeabi_dadd+0x4dc>
 8001542:	2b1f      	cmp	r3, #31
 8001544:	dd00      	ble.n	8001548 <__aeabi_dadd+0x334>
 8001546:	e135      	b.n	80017b4 <__aeabi_dadd+0x5a0>
 8001548:	2620      	movs	r6, #32
 800154a:	1af5      	subs	r5, r6, r3
 800154c:	0026      	movs	r6, r4
 800154e:	40ae      	lsls	r6, r5
 8001550:	46b2      	mov	sl, r6
 8001552:	003e      	movs	r6, r7
 8001554:	40de      	lsrs	r6, r3
 8001556:	46ac      	mov	ip, r5
 8001558:	0035      	movs	r5, r6
 800155a:	4656      	mov	r6, sl
 800155c:	432e      	orrs	r6, r5
 800155e:	4665      	mov	r5, ip
 8001560:	40af      	lsls	r7, r5
 8001562:	1e7d      	subs	r5, r7, #1
 8001564:	41af      	sbcs	r7, r5
 8001566:	40dc      	lsrs	r4, r3
 8001568:	4337      	orrs	r7, r6
 800156a:	1bd7      	subs	r7, r2, r7
 800156c:	42ba      	cmp	r2, r7
 800156e:	4192      	sbcs	r2, r2
 8001570:	1b0c      	subs	r4, r1, r4
 8001572:	4252      	negs	r2, r2
 8001574:	1aa4      	subs	r4, r4, r2
 8001576:	0006      	movs	r6, r0
 8001578:	46d8      	mov	r8, fp
 800157a:	e6a3      	b.n	80012c4 <__aeabi_dadd+0xb0>
 800157c:	4664      	mov	r4, ip
 800157e:	4667      	mov	r7, ip
 8001580:	432c      	orrs	r4, r5
 8001582:	d000      	beq.n	8001586 <__aeabi_dadd+0x372>
 8001584:	e6a2      	b.n	80012cc <__aeabi_dadd+0xb8>
 8001586:	2500      	movs	r5, #0
 8001588:	2600      	movs	r6, #0
 800158a:	2700      	movs	r7, #0
 800158c:	e706      	b.n	800139c <__aeabi_dadd+0x188>
 800158e:	001e      	movs	r6, r3
 8001590:	e6c4      	b.n	800131c <__aeabi_dadd+0x108>
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	000007ff 	.word	0x000007ff
 8001598:	ff7fffff 	.word	0xff7fffff
 800159c:	800fffff 	.word	0x800fffff
 80015a0:	2b1f      	cmp	r3, #31
 80015a2:	dc63      	bgt.n	800166c <__aeabi_dadd+0x458>
 80015a4:	2020      	movs	r0, #32
 80015a6:	1ac3      	subs	r3, r0, r3
 80015a8:	0008      	movs	r0, r1
 80015aa:	4098      	lsls	r0, r3
 80015ac:	469c      	mov	ip, r3
 80015ae:	4683      	mov	fp, r0
 80015b0:	4653      	mov	r3, sl
 80015b2:	0010      	movs	r0, r2
 80015b4:	40d8      	lsrs	r0, r3
 80015b6:	0003      	movs	r3, r0
 80015b8:	4658      	mov	r0, fp
 80015ba:	4318      	orrs	r0, r3
 80015bc:	4663      	mov	r3, ip
 80015be:	409a      	lsls	r2, r3
 80015c0:	1e53      	subs	r3, r2, #1
 80015c2:	419a      	sbcs	r2, r3
 80015c4:	4653      	mov	r3, sl
 80015c6:	4302      	orrs	r2, r0
 80015c8:	40d9      	lsrs	r1, r3
 80015ca:	e703      	b.n	80013d4 <__aeabi_dadd+0x1c0>
 80015cc:	0026      	movs	r6, r4
 80015ce:	433e      	orrs	r6, r7
 80015d0:	d006      	beq.n	80015e0 <__aeabi_dadd+0x3cc>
 80015d2:	43eb      	mvns	r3, r5
 80015d4:	4699      	mov	r9, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0c7      	beq.n	800156a <__aeabi_dadd+0x356>
 80015da:	4e94      	ldr	r6, [pc, #592]	; (800182c <__aeabi_dadd+0x618>)
 80015dc:	42b0      	cmp	r0, r6
 80015de:	d1ac      	bne.n	800153a <__aeabi_dadd+0x326>
 80015e0:	000c      	movs	r4, r1
 80015e2:	0017      	movs	r7, r2
 80015e4:	0006      	movs	r6, r0
 80015e6:	46d8      	mov	r8, fp
 80015e8:	e698      	b.n	800131c <__aeabi_dadd+0x108>
 80015ea:	4b90      	ldr	r3, [pc, #576]	; (800182c <__aeabi_dadd+0x618>)
 80015ec:	459a      	cmp	sl, r3
 80015ee:	d00b      	beq.n	8001608 <__aeabi_dadd+0x3f4>
 80015f0:	4682      	mov	sl, r0
 80015f2:	e6e7      	b.n	80013c4 <__aeabi_dadd+0x1b0>
 80015f4:	2800      	cmp	r0, #0
 80015f6:	d000      	beq.n	80015fa <__aeabi_dadd+0x3e6>
 80015f8:	e09e      	b.n	8001738 <__aeabi_dadd+0x524>
 80015fa:	0018      	movs	r0, r3
 80015fc:	4310      	orrs	r0, r2
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0x3ee>
 8001600:	e0e9      	b.n	80017d6 <__aeabi_dadd+0x5c2>
 8001602:	001c      	movs	r4, r3
 8001604:	0017      	movs	r7, r2
 8001606:	46d8      	mov	r8, fp
 8001608:	4e88      	ldr	r6, [pc, #544]	; (800182c <__aeabi_dadd+0x618>)
 800160a:	e687      	b.n	800131c <__aeabi_dadd+0x108>
 800160c:	2500      	movs	r5, #0
 800160e:	e772      	b.n	80014f6 <__aeabi_dadd+0x2e2>
 8001610:	2100      	movs	r1, #0
 8001612:	e782      	b.n	800151a <__aeabi_dadd+0x306>
 8001614:	0023      	movs	r3, r4
 8001616:	433b      	orrs	r3, r7
 8001618:	2e00      	cmp	r6, #0
 800161a:	d000      	beq.n	800161e <__aeabi_dadd+0x40a>
 800161c:	e0ab      	b.n	8001776 <__aeabi_dadd+0x562>
 800161e:	2b00      	cmp	r3, #0
 8001620:	d100      	bne.n	8001624 <__aeabi_dadd+0x410>
 8001622:	e0e7      	b.n	80017f4 <__aeabi_dadd+0x5e0>
 8001624:	000b      	movs	r3, r1
 8001626:	4313      	orrs	r3, r2
 8001628:	d100      	bne.n	800162c <__aeabi_dadd+0x418>
 800162a:	e677      	b.n	800131c <__aeabi_dadd+0x108>
 800162c:	18ba      	adds	r2, r7, r2
 800162e:	42ba      	cmp	r2, r7
 8001630:	41bf      	sbcs	r7, r7
 8001632:	1864      	adds	r4, r4, r1
 8001634:	427f      	negs	r7, r7
 8001636:	19e4      	adds	r4, r4, r7
 8001638:	0223      	lsls	r3, r4, #8
 800163a:	d400      	bmi.n	800163e <__aeabi_dadd+0x42a>
 800163c:	e0f2      	b.n	8001824 <__aeabi_dadd+0x610>
 800163e:	4b7c      	ldr	r3, [pc, #496]	; (8001830 <__aeabi_dadd+0x61c>)
 8001640:	0017      	movs	r7, r2
 8001642:	401c      	ands	r4, r3
 8001644:	0006      	movs	r6, r0
 8001646:	e669      	b.n	800131c <__aeabi_dadd+0x108>
 8001648:	0020      	movs	r0, r4
 800164a:	4338      	orrs	r0, r7
 800164c:	2e00      	cmp	r6, #0
 800164e:	d1d1      	bne.n	80015f4 <__aeabi_dadd+0x3e0>
 8001650:	2800      	cmp	r0, #0
 8001652:	d15b      	bne.n	800170c <__aeabi_dadd+0x4f8>
 8001654:	001c      	movs	r4, r3
 8001656:	4314      	orrs	r4, r2
 8001658:	d100      	bne.n	800165c <__aeabi_dadd+0x448>
 800165a:	e0a8      	b.n	80017ae <__aeabi_dadd+0x59a>
 800165c:	001c      	movs	r4, r3
 800165e:	0017      	movs	r7, r2
 8001660:	46d8      	mov	r8, fp
 8001662:	e65b      	b.n	800131c <__aeabi_dadd+0x108>
 8001664:	0006      	movs	r6, r0
 8001666:	2400      	movs	r4, #0
 8001668:	2700      	movs	r7, #0
 800166a:	e697      	b.n	800139c <__aeabi_dadd+0x188>
 800166c:	4650      	mov	r0, sl
 800166e:	000b      	movs	r3, r1
 8001670:	3820      	subs	r0, #32
 8001672:	40c3      	lsrs	r3, r0
 8001674:	4699      	mov	r9, r3
 8001676:	4653      	mov	r3, sl
 8001678:	2b20      	cmp	r3, #32
 800167a:	d100      	bne.n	800167e <__aeabi_dadd+0x46a>
 800167c:	e095      	b.n	80017aa <__aeabi_dadd+0x596>
 800167e:	2340      	movs	r3, #64	; 0x40
 8001680:	4650      	mov	r0, sl
 8001682:	1a1b      	subs	r3, r3, r0
 8001684:	4099      	lsls	r1, r3
 8001686:	430a      	orrs	r2, r1
 8001688:	1e51      	subs	r1, r2, #1
 800168a:	418a      	sbcs	r2, r1
 800168c:	464b      	mov	r3, r9
 800168e:	2100      	movs	r1, #0
 8001690:	431a      	orrs	r2, r3
 8001692:	e69f      	b.n	80013d4 <__aeabi_dadd+0x1c0>
 8001694:	2e00      	cmp	r6, #0
 8001696:	d130      	bne.n	80016fa <__aeabi_dadd+0x4e6>
 8001698:	0026      	movs	r6, r4
 800169a:	433e      	orrs	r6, r7
 800169c:	d067      	beq.n	800176e <__aeabi_dadd+0x55a>
 800169e:	43db      	mvns	r3, r3
 80016a0:	469a      	mov	sl, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d01c      	beq.n	80016e0 <__aeabi_dadd+0x4cc>
 80016a6:	4e61      	ldr	r6, [pc, #388]	; (800182c <__aeabi_dadd+0x618>)
 80016a8:	42b0      	cmp	r0, r6
 80016aa:	d060      	beq.n	800176e <__aeabi_dadd+0x55a>
 80016ac:	4653      	mov	r3, sl
 80016ae:	2b38      	cmp	r3, #56	; 0x38
 80016b0:	dd00      	ble.n	80016b4 <__aeabi_dadd+0x4a0>
 80016b2:	e096      	b.n	80017e2 <__aeabi_dadd+0x5ce>
 80016b4:	2b1f      	cmp	r3, #31
 80016b6:	dd00      	ble.n	80016ba <__aeabi_dadd+0x4a6>
 80016b8:	e09f      	b.n	80017fa <__aeabi_dadd+0x5e6>
 80016ba:	2620      	movs	r6, #32
 80016bc:	1af3      	subs	r3, r6, r3
 80016be:	0026      	movs	r6, r4
 80016c0:	409e      	lsls	r6, r3
 80016c2:	469c      	mov	ip, r3
 80016c4:	46b3      	mov	fp, r6
 80016c6:	4653      	mov	r3, sl
 80016c8:	003e      	movs	r6, r7
 80016ca:	40de      	lsrs	r6, r3
 80016cc:	0033      	movs	r3, r6
 80016ce:	465e      	mov	r6, fp
 80016d0:	431e      	orrs	r6, r3
 80016d2:	4663      	mov	r3, ip
 80016d4:	409f      	lsls	r7, r3
 80016d6:	1e7b      	subs	r3, r7, #1
 80016d8:	419f      	sbcs	r7, r3
 80016da:	4653      	mov	r3, sl
 80016dc:	40dc      	lsrs	r4, r3
 80016de:	4337      	orrs	r7, r6
 80016e0:	18bf      	adds	r7, r7, r2
 80016e2:	4297      	cmp	r7, r2
 80016e4:	4192      	sbcs	r2, r2
 80016e6:	1864      	adds	r4, r4, r1
 80016e8:	4252      	negs	r2, r2
 80016ea:	18a4      	adds	r4, r4, r2
 80016ec:	0006      	movs	r6, r0
 80016ee:	e678      	b.n	80013e2 <__aeabi_dadd+0x1ce>
 80016f0:	4327      	orrs	r7, r4
 80016f2:	1e7c      	subs	r4, r7, #1
 80016f4:	41a7      	sbcs	r7, r4
 80016f6:	2400      	movs	r4, #0
 80016f8:	e737      	b.n	800156a <__aeabi_dadd+0x356>
 80016fa:	4e4c      	ldr	r6, [pc, #304]	; (800182c <__aeabi_dadd+0x618>)
 80016fc:	42b0      	cmp	r0, r6
 80016fe:	d036      	beq.n	800176e <__aeabi_dadd+0x55a>
 8001700:	2680      	movs	r6, #128	; 0x80
 8001702:	425b      	negs	r3, r3
 8001704:	0436      	lsls	r6, r6, #16
 8001706:	469a      	mov	sl, r3
 8001708:	4334      	orrs	r4, r6
 800170a:	e7cf      	b.n	80016ac <__aeabi_dadd+0x498>
 800170c:	0018      	movs	r0, r3
 800170e:	4310      	orrs	r0, r2
 8001710:	d100      	bne.n	8001714 <__aeabi_dadd+0x500>
 8001712:	e603      	b.n	800131c <__aeabi_dadd+0x108>
 8001714:	1ab8      	subs	r0, r7, r2
 8001716:	4684      	mov	ip, r0
 8001718:	4567      	cmp	r7, ip
 800171a:	41ad      	sbcs	r5, r5
 800171c:	1ae0      	subs	r0, r4, r3
 800171e:	426d      	negs	r5, r5
 8001720:	1b40      	subs	r0, r0, r5
 8001722:	0205      	lsls	r5, r0, #8
 8001724:	d400      	bmi.n	8001728 <__aeabi_dadd+0x514>
 8001726:	e62c      	b.n	8001382 <__aeabi_dadd+0x16e>
 8001728:	1bd7      	subs	r7, r2, r7
 800172a:	42ba      	cmp	r2, r7
 800172c:	4192      	sbcs	r2, r2
 800172e:	1b1c      	subs	r4, r3, r4
 8001730:	4252      	negs	r2, r2
 8001732:	1aa4      	subs	r4, r4, r2
 8001734:	46d8      	mov	r8, fp
 8001736:	e5f1      	b.n	800131c <__aeabi_dadd+0x108>
 8001738:	0018      	movs	r0, r3
 800173a:	4310      	orrs	r0, r2
 800173c:	d100      	bne.n	8001740 <__aeabi_dadd+0x52c>
 800173e:	e763      	b.n	8001608 <__aeabi_dadd+0x3f4>
 8001740:	08f8      	lsrs	r0, r7, #3
 8001742:	0767      	lsls	r7, r4, #29
 8001744:	4307      	orrs	r7, r0
 8001746:	2080      	movs	r0, #128	; 0x80
 8001748:	08e4      	lsrs	r4, r4, #3
 800174a:	0300      	lsls	r0, r0, #12
 800174c:	4204      	tst	r4, r0
 800174e:	d008      	beq.n	8001762 <__aeabi_dadd+0x54e>
 8001750:	08dd      	lsrs	r5, r3, #3
 8001752:	4205      	tst	r5, r0
 8001754:	d105      	bne.n	8001762 <__aeabi_dadd+0x54e>
 8001756:	08d2      	lsrs	r2, r2, #3
 8001758:	0759      	lsls	r1, r3, #29
 800175a:	4311      	orrs	r1, r2
 800175c:	000f      	movs	r7, r1
 800175e:	002c      	movs	r4, r5
 8001760:	46d8      	mov	r8, fp
 8001762:	0f7b      	lsrs	r3, r7, #29
 8001764:	00e4      	lsls	r4, r4, #3
 8001766:	431c      	orrs	r4, r3
 8001768:	00ff      	lsls	r7, r7, #3
 800176a:	4e30      	ldr	r6, [pc, #192]	; (800182c <__aeabi_dadd+0x618>)
 800176c:	e5d6      	b.n	800131c <__aeabi_dadd+0x108>
 800176e:	000c      	movs	r4, r1
 8001770:	0017      	movs	r7, r2
 8001772:	0006      	movs	r6, r0
 8001774:	e5d2      	b.n	800131c <__aeabi_dadd+0x108>
 8001776:	2b00      	cmp	r3, #0
 8001778:	d038      	beq.n	80017ec <__aeabi_dadd+0x5d8>
 800177a:	000b      	movs	r3, r1
 800177c:	4313      	orrs	r3, r2
 800177e:	d100      	bne.n	8001782 <__aeabi_dadd+0x56e>
 8001780:	e742      	b.n	8001608 <__aeabi_dadd+0x3f4>
 8001782:	08f8      	lsrs	r0, r7, #3
 8001784:	0767      	lsls	r7, r4, #29
 8001786:	4307      	orrs	r7, r0
 8001788:	2080      	movs	r0, #128	; 0x80
 800178a:	08e4      	lsrs	r4, r4, #3
 800178c:	0300      	lsls	r0, r0, #12
 800178e:	4204      	tst	r4, r0
 8001790:	d0e7      	beq.n	8001762 <__aeabi_dadd+0x54e>
 8001792:	08cb      	lsrs	r3, r1, #3
 8001794:	4203      	tst	r3, r0
 8001796:	d1e4      	bne.n	8001762 <__aeabi_dadd+0x54e>
 8001798:	08d2      	lsrs	r2, r2, #3
 800179a:	0749      	lsls	r1, r1, #29
 800179c:	4311      	orrs	r1, r2
 800179e:	000f      	movs	r7, r1
 80017a0:	001c      	movs	r4, r3
 80017a2:	e7de      	b.n	8001762 <__aeabi_dadd+0x54e>
 80017a4:	2700      	movs	r7, #0
 80017a6:	2400      	movs	r4, #0
 80017a8:	e5d5      	b.n	8001356 <__aeabi_dadd+0x142>
 80017aa:	2100      	movs	r1, #0
 80017ac:	e76b      	b.n	8001686 <__aeabi_dadd+0x472>
 80017ae:	2500      	movs	r5, #0
 80017b0:	2700      	movs	r7, #0
 80017b2:	e5f3      	b.n	800139c <__aeabi_dadd+0x188>
 80017b4:	464e      	mov	r6, r9
 80017b6:	0025      	movs	r5, r4
 80017b8:	3e20      	subs	r6, #32
 80017ba:	40f5      	lsrs	r5, r6
 80017bc:	464b      	mov	r3, r9
 80017be:	002e      	movs	r6, r5
 80017c0:	2b20      	cmp	r3, #32
 80017c2:	d02d      	beq.n	8001820 <__aeabi_dadd+0x60c>
 80017c4:	2540      	movs	r5, #64	; 0x40
 80017c6:	1aed      	subs	r5, r5, r3
 80017c8:	40ac      	lsls	r4, r5
 80017ca:	4327      	orrs	r7, r4
 80017cc:	1e7c      	subs	r4, r7, #1
 80017ce:	41a7      	sbcs	r7, r4
 80017d0:	2400      	movs	r4, #0
 80017d2:	4337      	orrs	r7, r6
 80017d4:	e6c9      	b.n	800156a <__aeabi_dadd+0x356>
 80017d6:	2480      	movs	r4, #128	; 0x80
 80017d8:	2500      	movs	r5, #0
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	4e13      	ldr	r6, [pc, #76]	; (800182c <__aeabi_dadd+0x618>)
 80017de:	2700      	movs	r7, #0
 80017e0:	e5dc      	b.n	800139c <__aeabi_dadd+0x188>
 80017e2:	4327      	orrs	r7, r4
 80017e4:	1e7c      	subs	r4, r7, #1
 80017e6:	41a7      	sbcs	r7, r4
 80017e8:	2400      	movs	r4, #0
 80017ea:	e779      	b.n	80016e0 <__aeabi_dadd+0x4cc>
 80017ec:	000c      	movs	r4, r1
 80017ee:	0017      	movs	r7, r2
 80017f0:	4e0e      	ldr	r6, [pc, #56]	; (800182c <__aeabi_dadd+0x618>)
 80017f2:	e593      	b.n	800131c <__aeabi_dadd+0x108>
 80017f4:	000c      	movs	r4, r1
 80017f6:	0017      	movs	r7, r2
 80017f8:	e590      	b.n	800131c <__aeabi_dadd+0x108>
 80017fa:	4656      	mov	r6, sl
 80017fc:	0023      	movs	r3, r4
 80017fe:	3e20      	subs	r6, #32
 8001800:	40f3      	lsrs	r3, r6
 8001802:	4699      	mov	r9, r3
 8001804:	4653      	mov	r3, sl
 8001806:	2b20      	cmp	r3, #32
 8001808:	d00e      	beq.n	8001828 <__aeabi_dadd+0x614>
 800180a:	2340      	movs	r3, #64	; 0x40
 800180c:	4656      	mov	r6, sl
 800180e:	1b9b      	subs	r3, r3, r6
 8001810:	409c      	lsls	r4, r3
 8001812:	4327      	orrs	r7, r4
 8001814:	1e7c      	subs	r4, r7, #1
 8001816:	41a7      	sbcs	r7, r4
 8001818:	464b      	mov	r3, r9
 800181a:	2400      	movs	r4, #0
 800181c:	431f      	orrs	r7, r3
 800181e:	e75f      	b.n	80016e0 <__aeabi_dadd+0x4cc>
 8001820:	2400      	movs	r4, #0
 8001822:	e7d2      	b.n	80017ca <__aeabi_dadd+0x5b6>
 8001824:	0017      	movs	r7, r2
 8001826:	e5b2      	b.n	800138e <__aeabi_dadd+0x17a>
 8001828:	2400      	movs	r4, #0
 800182a:	e7f2      	b.n	8001812 <__aeabi_dadd+0x5fe>
 800182c:	000007ff 	.word	0x000007ff
 8001830:	ff7fffff 	.word	0xff7fffff

08001834 <__aeabi_ddiv>:
 8001834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001836:	4657      	mov	r7, sl
 8001838:	4645      	mov	r5, r8
 800183a:	46de      	mov	lr, fp
 800183c:	464e      	mov	r6, r9
 800183e:	b5e0      	push	{r5, r6, r7, lr}
 8001840:	004c      	lsls	r4, r1, #1
 8001842:	030e      	lsls	r6, r1, #12
 8001844:	b087      	sub	sp, #28
 8001846:	4683      	mov	fp, r0
 8001848:	4692      	mov	sl, r2
 800184a:	001d      	movs	r5, r3
 800184c:	4680      	mov	r8, r0
 800184e:	0b36      	lsrs	r6, r6, #12
 8001850:	0d64      	lsrs	r4, r4, #21
 8001852:	0fcf      	lsrs	r7, r1, #31
 8001854:	2c00      	cmp	r4, #0
 8001856:	d04f      	beq.n	80018f8 <__aeabi_ddiv+0xc4>
 8001858:	4b6f      	ldr	r3, [pc, #444]	; (8001a18 <__aeabi_ddiv+0x1e4>)
 800185a:	429c      	cmp	r4, r3
 800185c:	d035      	beq.n	80018ca <__aeabi_ddiv+0x96>
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	0f42      	lsrs	r2, r0, #29
 8001862:	041b      	lsls	r3, r3, #16
 8001864:	00f6      	lsls	r6, r6, #3
 8001866:	4313      	orrs	r3, r2
 8001868:	4333      	orrs	r3, r6
 800186a:	4699      	mov	r9, r3
 800186c:	00c3      	lsls	r3, r0, #3
 800186e:	4698      	mov	r8, r3
 8001870:	4b6a      	ldr	r3, [pc, #424]	; (8001a1c <__aeabi_ddiv+0x1e8>)
 8001872:	2600      	movs	r6, #0
 8001874:	469c      	mov	ip, r3
 8001876:	2300      	movs	r3, #0
 8001878:	4464      	add	r4, ip
 800187a:	9303      	str	r3, [sp, #12]
 800187c:	032b      	lsls	r3, r5, #12
 800187e:	0b1b      	lsrs	r3, r3, #12
 8001880:	469b      	mov	fp, r3
 8001882:	006b      	lsls	r3, r5, #1
 8001884:	0fed      	lsrs	r5, r5, #31
 8001886:	4650      	mov	r0, sl
 8001888:	0d5b      	lsrs	r3, r3, #21
 800188a:	9501      	str	r5, [sp, #4]
 800188c:	d05e      	beq.n	800194c <__aeabi_ddiv+0x118>
 800188e:	4a62      	ldr	r2, [pc, #392]	; (8001a18 <__aeabi_ddiv+0x1e4>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d053      	beq.n	800193c <__aeabi_ddiv+0x108>
 8001894:	465a      	mov	r2, fp
 8001896:	00d1      	lsls	r1, r2, #3
 8001898:	2280      	movs	r2, #128	; 0x80
 800189a:	0f40      	lsrs	r0, r0, #29
 800189c:	0412      	lsls	r2, r2, #16
 800189e:	4302      	orrs	r2, r0
 80018a0:	430a      	orrs	r2, r1
 80018a2:	4693      	mov	fp, r2
 80018a4:	4652      	mov	r2, sl
 80018a6:	00d1      	lsls	r1, r2, #3
 80018a8:	4a5c      	ldr	r2, [pc, #368]	; (8001a1c <__aeabi_ddiv+0x1e8>)
 80018aa:	4694      	mov	ip, r2
 80018ac:	2200      	movs	r2, #0
 80018ae:	4463      	add	r3, ip
 80018b0:	0038      	movs	r0, r7
 80018b2:	4068      	eors	r0, r5
 80018b4:	4684      	mov	ip, r0
 80018b6:	9002      	str	r0, [sp, #8]
 80018b8:	1ae4      	subs	r4, r4, r3
 80018ba:	4316      	orrs	r6, r2
 80018bc:	2e0f      	cmp	r6, #15
 80018be:	d900      	bls.n	80018c2 <__aeabi_ddiv+0x8e>
 80018c0:	e0b4      	b.n	8001a2c <__aeabi_ddiv+0x1f8>
 80018c2:	4b57      	ldr	r3, [pc, #348]	; (8001a20 <__aeabi_ddiv+0x1ec>)
 80018c4:	00b6      	lsls	r6, r6, #2
 80018c6:	599b      	ldr	r3, [r3, r6]
 80018c8:	469f      	mov	pc, r3
 80018ca:	0003      	movs	r3, r0
 80018cc:	4333      	orrs	r3, r6
 80018ce:	4699      	mov	r9, r3
 80018d0:	d16c      	bne.n	80019ac <__aeabi_ddiv+0x178>
 80018d2:	2300      	movs	r3, #0
 80018d4:	4698      	mov	r8, r3
 80018d6:	3302      	adds	r3, #2
 80018d8:	2608      	movs	r6, #8
 80018da:	9303      	str	r3, [sp, #12]
 80018dc:	e7ce      	b.n	800187c <__aeabi_ddiv+0x48>
 80018de:	46cb      	mov	fp, r9
 80018e0:	4641      	mov	r1, r8
 80018e2:	9a03      	ldr	r2, [sp, #12]
 80018e4:	9701      	str	r7, [sp, #4]
 80018e6:	2a02      	cmp	r2, #2
 80018e8:	d165      	bne.n	80019b6 <__aeabi_ddiv+0x182>
 80018ea:	9b01      	ldr	r3, [sp, #4]
 80018ec:	4c4a      	ldr	r4, [pc, #296]	; (8001a18 <__aeabi_ddiv+0x1e4>)
 80018ee:	469c      	mov	ip, r3
 80018f0:	2300      	movs	r3, #0
 80018f2:	2200      	movs	r2, #0
 80018f4:	4698      	mov	r8, r3
 80018f6:	e06b      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 80018f8:	0003      	movs	r3, r0
 80018fa:	4333      	orrs	r3, r6
 80018fc:	4699      	mov	r9, r3
 80018fe:	d04e      	beq.n	800199e <__aeabi_ddiv+0x16a>
 8001900:	2e00      	cmp	r6, #0
 8001902:	d100      	bne.n	8001906 <__aeabi_ddiv+0xd2>
 8001904:	e1bc      	b.n	8001c80 <__aeabi_ddiv+0x44c>
 8001906:	0030      	movs	r0, r6
 8001908:	f001 fb08 	bl	8002f1c <__clzsi2>
 800190c:	0003      	movs	r3, r0
 800190e:	3b0b      	subs	r3, #11
 8001910:	2b1c      	cmp	r3, #28
 8001912:	dd00      	ble.n	8001916 <__aeabi_ddiv+0xe2>
 8001914:	e1ac      	b.n	8001c70 <__aeabi_ddiv+0x43c>
 8001916:	221d      	movs	r2, #29
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	465a      	mov	r2, fp
 800191c:	0001      	movs	r1, r0
 800191e:	40da      	lsrs	r2, r3
 8001920:	3908      	subs	r1, #8
 8001922:	408e      	lsls	r6, r1
 8001924:	0013      	movs	r3, r2
 8001926:	4333      	orrs	r3, r6
 8001928:	4699      	mov	r9, r3
 800192a:	465b      	mov	r3, fp
 800192c:	408b      	lsls	r3, r1
 800192e:	4698      	mov	r8, r3
 8001930:	2300      	movs	r3, #0
 8001932:	4c3c      	ldr	r4, [pc, #240]	; (8001a24 <__aeabi_ddiv+0x1f0>)
 8001934:	2600      	movs	r6, #0
 8001936:	1a24      	subs	r4, r4, r0
 8001938:	9303      	str	r3, [sp, #12]
 800193a:	e79f      	b.n	800187c <__aeabi_ddiv+0x48>
 800193c:	4651      	mov	r1, sl
 800193e:	465a      	mov	r2, fp
 8001940:	4311      	orrs	r1, r2
 8001942:	d129      	bne.n	8001998 <__aeabi_ddiv+0x164>
 8001944:	2200      	movs	r2, #0
 8001946:	4693      	mov	fp, r2
 8001948:	3202      	adds	r2, #2
 800194a:	e7b1      	b.n	80018b0 <__aeabi_ddiv+0x7c>
 800194c:	4659      	mov	r1, fp
 800194e:	4301      	orrs	r1, r0
 8001950:	d01e      	beq.n	8001990 <__aeabi_ddiv+0x15c>
 8001952:	465b      	mov	r3, fp
 8001954:	2b00      	cmp	r3, #0
 8001956:	d100      	bne.n	800195a <__aeabi_ddiv+0x126>
 8001958:	e19e      	b.n	8001c98 <__aeabi_ddiv+0x464>
 800195a:	4658      	mov	r0, fp
 800195c:	f001 fade 	bl	8002f1c <__clzsi2>
 8001960:	0003      	movs	r3, r0
 8001962:	3b0b      	subs	r3, #11
 8001964:	2b1c      	cmp	r3, #28
 8001966:	dd00      	ble.n	800196a <__aeabi_ddiv+0x136>
 8001968:	e18f      	b.n	8001c8a <__aeabi_ddiv+0x456>
 800196a:	0002      	movs	r2, r0
 800196c:	4659      	mov	r1, fp
 800196e:	3a08      	subs	r2, #8
 8001970:	4091      	lsls	r1, r2
 8001972:	468b      	mov	fp, r1
 8001974:	211d      	movs	r1, #29
 8001976:	1acb      	subs	r3, r1, r3
 8001978:	4651      	mov	r1, sl
 800197a:	40d9      	lsrs	r1, r3
 800197c:	000b      	movs	r3, r1
 800197e:	4659      	mov	r1, fp
 8001980:	430b      	orrs	r3, r1
 8001982:	4651      	mov	r1, sl
 8001984:	469b      	mov	fp, r3
 8001986:	4091      	lsls	r1, r2
 8001988:	4b26      	ldr	r3, [pc, #152]	; (8001a24 <__aeabi_ddiv+0x1f0>)
 800198a:	2200      	movs	r2, #0
 800198c:	1a1b      	subs	r3, r3, r0
 800198e:	e78f      	b.n	80018b0 <__aeabi_ddiv+0x7c>
 8001990:	2300      	movs	r3, #0
 8001992:	2201      	movs	r2, #1
 8001994:	469b      	mov	fp, r3
 8001996:	e78b      	b.n	80018b0 <__aeabi_ddiv+0x7c>
 8001998:	4651      	mov	r1, sl
 800199a:	2203      	movs	r2, #3
 800199c:	e788      	b.n	80018b0 <__aeabi_ddiv+0x7c>
 800199e:	2300      	movs	r3, #0
 80019a0:	4698      	mov	r8, r3
 80019a2:	3301      	adds	r3, #1
 80019a4:	2604      	movs	r6, #4
 80019a6:	2400      	movs	r4, #0
 80019a8:	9303      	str	r3, [sp, #12]
 80019aa:	e767      	b.n	800187c <__aeabi_ddiv+0x48>
 80019ac:	2303      	movs	r3, #3
 80019ae:	46b1      	mov	r9, r6
 80019b0:	9303      	str	r3, [sp, #12]
 80019b2:	260c      	movs	r6, #12
 80019b4:	e762      	b.n	800187c <__aeabi_ddiv+0x48>
 80019b6:	2a03      	cmp	r2, #3
 80019b8:	d100      	bne.n	80019bc <__aeabi_ddiv+0x188>
 80019ba:	e25c      	b.n	8001e76 <__aeabi_ddiv+0x642>
 80019bc:	9b01      	ldr	r3, [sp, #4]
 80019be:	2a01      	cmp	r2, #1
 80019c0:	d000      	beq.n	80019c4 <__aeabi_ddiv+0x190>
 80019c2:	e1e4      	b.n	8001d8e <__aeabi_ddiv+0x55a>
 80019c4:	4013      	ands	r3, r2
 80019c6:	469c      	mov	ip, r3
 80019c8:	2300      	movs	r3, #0
 80019ca:	2400      	movs	r4, #0
 80019cc:	2200      	movs	r2, #0
 80019ce:	4698      	mov	r8, r3
 80019d0:	2100      	movs	r1, #0
 80019d2:	0312      	lsls	r2, r2, #12
 80019d4:	0b13      	lsrs	r3, r2, #12
 80019d6:	0d0a      	lsrs	r2, r1, #20
 80019d8:	0512      	lsls	r2, r2, #20
 80019da:	431a      	orrs	r2, r3
 80019dc:	0523      	lsls	r3, r4, #20
 80019de:	4c12      	ldr	r4, [pc, #72]	; (8001a28 <__aeabi_ddiv+0x1f4>)
 80019e0:	4640      	mov	r0, r8
 80019e2:	4022      	ands	r2, r4
 80019e4:	4313      	orrs	r3, r2
 80019e6:	4662      	mov	r2, ip
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	07d2      	lsls	r2, r2, #31
 80019ec:	085b      	lsrs	r3, r3, #1
 80019ee:	4313      	orrs	r3, r2
 80019f0:	0019      	movs	r1, r3
 80019f2:	b007      	add	sp, #28
 80019f4:	bc3c      	pop	{r2, r3, r4, r5}
 80019f6:	4690      	mov	r8, r2
 80019f8:	4699      	mov	r9, r3
 80019fa:	46a2      	mov	sl, r4
 80019fc:	46ab      	mov	fp, r5
 80019fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a00:	2300      	movs	r3, #0
 8001a02:	2280      	movs	r2, #128	; 0x80
 8001a04:	469c      	mov	ip, r3
 8001a06:	0312      	lsls	r2, r2, #12
 8001a08:	4698      	mov	r8, r3
 8001a0a:	4c03      	ldr	r4, [pc, #12]	; (8001a18 <__aeabi_ddiv+0x1e4>)
 8001a0c:	e7e0      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	4c01      	ldr	r4, [pc, #4]	; (8001a18 <__aeabi_ddiv+0x1e4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	4698      	mov	r8, r3
 8001a16:	e7db      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001a18:	000007ff 	.word	0x000007ff
 8001a1c:	fffffc01 	.word	0xfffffc01
 8001a20:	0800b3fc 	.word	0x0800b3fc
 8001a24:	fffffc0d 	.word	0xfffffc0d
 8001a28:	800fffff 	.word	0x800fffff
 8001a2c:	45d9      	cmp	r9, fp
 8001a2e:	d900      	bls.n	8001a32 <__aeabi_ddiv+0x1fe>
 8001a30:	e139      	b.n	8001ca6 <__aeabi_ddiv+0x472>
 8001a32:	d100      	bne.n	8001a36 <__aeabi_ddiv+0x202>
 8001a34:	e134      	b.n	8001ca0 <__aeabi_ddiv+0x46c>
 8001a36:	2300      	movs	r3, #0
 8001a38:	4646      	mov	r6, r8
 8001a3a:	464d      	mov	r5, r9
 8001a3c:	469a      	mov	sl, r3
 8001a3e:	3c01      	subs	r4, #1
 8001a40:	465b      	mov	r3, fp
 8001a42:	0e0a      	lsrs	r2, r1, #24
 8001a44:	021b      	lsls	r3, r3, #8
 8001a46:	431a      	orrs	r2, r3
 8001a48:	020b      	lsls	r3, r1, #8
 8001a4a:	0c17      	lsrs	r7, r2, #16
 8001a4c:	9303      	str	r3, [sp, #12]
 8001a4e:	0413      	lsls	r3, r2, #16
 8001a50:	0c1b      	lsrs	r3, r3, #16
 8001a52:	0039      	movs	r1, r7
 8001a54:	0028      	movs	r0, r5
 8001a56:	4690      	mov	r8, r2
 8001a58:	9301      	str	r3, [sp, #4]
 8001a5a:	f7fe fb7b 	bl	8000154 <__udivsi3>
 8001a5e:	0002      	movs	r2, r0
 8001a60:	9b01      	ldr	r3, [sp, #4]
 8001a62:	4683      	mov	fp, r0
 8001a64:	435a      	muls	r2, r3
 8001a66:	0028      	movs	r0, r5
 8001a68:	0039      	movs	r1, r7
 8001a6a:	4691      	mov	r9, r2
 8001a6c:	f7fe fbf8 	bl	8000260 <__aeabi_uidivmod>
 8001a70:	0c35      	lsrs	r5, r6, #16
 8001a72:	0409      	lsls	r1, r1, #16
 8001a74:	430d      	orrs	r5, r1
 8001a76:	45a9      	cmp	r9, r5
 8001a78:	d90d      	bls.n	8001a96 <__aeabi_ddiv+0x262>
 8001a7a:	465b      	mov	r3, fp
 8001a7c:	4445      	add	r5, r8
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	45a8      	cmp	r8, r5
 8001a82:	d900      	bls.n	8001a86 <__aeabi_ddiv+0x252>
 8001a84:	e13a      	b.n	8001cfc <__aeabi_ddiv+0x4c8>
 8001a86:	45a9      	cmp	r9, r5
 8001a88:	d800      	bhi.n	8001a8c <__aeabi_ddiv+0x258>
 8001a8a:	e137      	b.n	8001cfc <__aeabi_ddiv+0x4c8>
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	425b      	negs	r3, r3
 8001a90:	469c      	mov	ip, r3
 8001a92:	4445      	add	r5, r8
 8001a94:	44e3      	add	fp, ip
 8001a96:	464b      	mov	r3, r9
 8001a98:	1aeb      	subs	r3, r5, r3
 8001a9a:	0039      	movs	r1, r7
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	9304      	str	r3, [sp, #16]
 8001aa0:	f7fe fb58 	bl	8000154 <__udivsi3>
 8001aa4:	9b01      	ldr	r3, [sp, #4]
 8001aa6:	0005      	movs	r5, r0
 8001aa8:	4343      	muls	r3, r0
 8001aaa:	0039      	movs	r1, r7
 8001aac:	9804      	ldr	r0, [sp, #16]
 8001aae:	4699      	mov	r9, r3
 8001ab0:	f7fe fbd6 	bl	8000260 <__aeabi_uidivmod>
 8001ab4:	0433      	lsls	r3, r6, #16
 8001ab6:	0409      	lsls	r1, r1, #16
 8001ab8:	0c1b      	lsrs	r3, r3, #16
 8001aba:	430b      	orrs	r3, r1
 8001abc:	4599      	cmp	r9, r3
 8001abe:	d909      	bls.n	8001ad4 <__aeabi_ddiv+0x2a0>
 8001ac0:	4443      	add	r3, r8
 8001ac2:	1e6a      	subs	r2, r5, #1
 8001ac4:	4598      	cmp	r8, r3
 8001ac6:	d900      	bls.n	8001aca <__aeabi_ddiv+0x296>
 8001ac8:	e11a      	b.n	8001d00 <__aeabi_ddiv+0x4cc>
 8001aca:	4599      	cmp	r9, r3
 8001acc:	d800      	bhi.n	8001ad0 <__aeabi_ddiv+0x29c>
 8001ace:	e117      	b.n	8001d00 <__aeabi_ddiv+0x4cc>
 8001ad0:	3d02      	subs	r5, #2
 8001ad2:	4443      	add	r3, r8
 8001ad4:	464a      	mov	r2, r9
 8001ad6:	1a9b      	subs	r3, r3, r2
 8001ad8:	465a      	mov	r2, fp
 8001ada:	0412      	lsls	r2, r2, #16
 8001adc:	432a      	orrs	r2, r5
 8001ade:	9903      	ldr	r1, [sp, #12]
 8001ae0:	4693      	mov	fp, r2
 8001ae2:	0c10      	lsrs	r0, r2, #16
 8001ae4:	0c0a      	lsrs	r2, r1, #16
 8001ae6:	4691      	mov	r9, r2
 8001ae8:	0409      	lsls	r1, r1, #16
 8001aea:	465a      	mov	r2, fp
 8001aec:	0c09      	lsrs	r1, r1, #16
 8001aee:	464e      	mov	r6, r9
 8001af0:	000d      	movs	r5, r1
 8001af2:	0412      	lsls	r2, r2, #16
 8001af4:	0c12      	lsrs	r2, r2, #16
 8001af6:	4345      	muls	r5, r0
 8001af8:	9105      	str	r1, [sp, #20]
 8001afa:	4351      	muls	r1, r2
 8001afc:	4372      	muls	r2, r6
 8001afe:	4370      	muls	r0, r6
 8001b00:	1952      	adds	r2, r2, r5
 8001b02:	0c0e      	lsrs	r6, r1, #16
 8001b04:	18b2      	adds	r2, r6, r2
 8001b06:	4295      	cmp	r5, r2
 8001b08:	d903      	bls.n	8001b12 <__aeabi_ddiv+0x2de>
 8001b0a:	2580      	movs	r5, #128	; 0x80
 8001b0c:	026d      	lsls	r5, r5, #9
 8001b0e:	46ac      	mov	ip, r5
 8001b10:	4460      	add	r0, ip
 8001b12:	0c15      	lsrs	r5, r2, #16
 8001b14:	0409      	lsls	r1, r1, #16
 8001b16:	0412      	lsls	r2, r2, #16
 8001b18:	0c09      	lsrs	r1, r1, #16
 8001b1a:	1828      	adds	r0, r5, r0
 8001b1c:	1852      	adds	r2, r2, r1
 8001b1e:	4283      	cmp	r3, r0
 8001b20:	d200      	bcs.n	8001b24 <__aeabi_ddiv+0x2f0>
 8001b22:	e0ce      	b.n	8001cc2 <__aeabi_ddiv+0x48e>
 8001b24:	d100      	bne.n	8001b28 <__aeabi_ddiv+0x2f4>
 8001b26:	e0c8      	b.n	8001cba <__aeabi_ddiv+0x486>
 8001b28:	1a1d      	subs	r5, r3, r0
 8001b2a:	4653      	mov	r3, sl
 8001b2c:	1a9e      	subs	r6, r3, r2
 8001b2e:	45b2      	cmp	sl, r6
 8001b30:	4192      	sbcs	r2, r2
 8001b32:	4252      	negs	r2, r2
 8001b34:	1aab      	subs	r3, r5, r2
 8001b36:	469a      	mov	sl, r3
 8001b38:	4598      	cmp	r8, r3
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_ddiv+0x30a>
 8001b3c:	e117      	b.n	8001d6e <__aeabi_ddiv+0x53a>
 8001b3e:	0039      	movs	r1, r7
 8001b40:	0018      	movs	r0, r3
 8001b42:	f7fe fb07 	bl	8000154 <__udivsi3>
 8001b46:	9b01      	ldr	r3, [sp, #4]
 8001b48:	0005      	movs	r5, r0
 8001b4a:	4343      	muls	r3, r0
 8001b4c:	0039      	movs	r1, r7
 8001b4e:	4650      	mov	r0, sl
 8001b50:	9304      	str	r3, [sp, #16]
 8001b52:	f7fe fb85 	bl	8000260 <__aeabi_uidivmod>
 8001b56:	9804      	ldr	r0, [sp, #16]
 8001b58:	040b      	lsls	r3, r1, #16
 8001b5a:	0c31      	lsrs	r1, r6, #16
 8001b5c:	4319      	orrs	r1, r3
 8001b5e:	4288      	cmp	r0, r1
 8001b60:	d909      	bls.n	8001b76 <__aeabi_ddiv+0x342>
 8001b62:	4441      	add	r1, r8
 8001b64:	1e6b      	subs	r3, r5, #1
 8001b66:	4588      	cmp	r8, r1
 8001b68:	d900      	bls.n	8001b6c <__aeabi_ddiv+0x338>
 8001b6a:	e107      	b.n	8001d7c <__aeabi_ddiv+0x548>
 8001b6c:	4288      	cmp	r0, r1
 8001b6e:	d800      	bhi.n	8001b72 <__aeabi_ddiv+0x33e>
 8001b70:	e104      	b.n	8001d7c <__aeabi_ddiv+0x548>
 8001b72:	3d02      	subs	r5, #2
 8001b74:	4441      	add	r1, r8
 8001b76:	9b04      	ldr	r3, [sp, #16]
 8001b78:	1acb      	subs	r3, r1, r3
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	0039      	movs	r1, r7
 8001b7e:	9304      	str	r3, [sp, #16]
 8001b80:	f7fe fae8 	bl	8000154 <__udivsi3>
 8001b84:	9b01      	ldr	r3, [sp, #4]
 8001b86:	4682      	mov	sl, r0
 8001b88:	4343      	muls	r3, r0
 8001b8a:	0039      	movs	r1, r7
 8001b8c:	9804      	ldr	r0, [sp, #16]
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	f7fe fb66 	bl	8000260 <__aeabi_uidivmod>
 8001b94:	9801      	ldr	r0, [sp, #4]
 8001b96:	040b      	lsls	r3, r1, #16
 8001b98:	0431      	lsls	r1, r6, #16
 8001b9a:	0c09      	lsrs	r1, r1, #16
 8001b9c:	4319      	orrs	r1, r3
 8001b9e:	4288      	cmp	r0, r1
 8001ba0:	d90d      	bls.n	8001bbe <__aeabi_ddiv+0x38a>
 8001ba2:	4653      	mov	r3, sl
 8001ba4:	4441      	add	r1, r8
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	4588      	cmp	r8, r1
 8001baa:	d900      	bls.n	8001bae <__aeabi_ddiv+0x37a>
 8001bac:	e0e8      	b.n	8001d80 <__aeabi_ddiv+0x54c>
 8001bae:	4288      	cmp	r0, r1
 8001bb0:	d800      	bhi.n	8001bb4 <__aeabi_ddiv+0x380>
 8001bb2:	e0e5      	b.n	8001d80 <__aeabi_ddiv+0x54c>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	425b      	negs	r3, r3
 8001bb8:	469c      	mov	ip, r3
 8001bba:	4441      	add	r1, r8
 8001bbc:	44e2      	add	sl, ip
 8001bbe:	9b01      	ldr	r3, [sp, #4]
 8001bc0:	042d      	lsls	r5, r5, #16
 8001bc2:	1ace      	subs	r6, r1, r3
 8001bc4:	4651      	mov	r1, sl
 8001bc6:	4329      	orrs	r1, r5
 8001bc8:	9d05      	ldr	r5, [sp, #20]
 8001bca:	464f      	mov	r7, r9
 8001bcc:	002a      	movs	r2, r5
 8001bce:	040b      	lsls	r3, r1, #16
 8001bd0:	0c08      	lsrs	r0, r1, #16
 8001bd2:	0c1b      	lsrs	r3, r3, #16
 8001bd4:	435a      	muls	r2, r3
 8001bd6:	4345      	muls	r5, r0
 8001bd8:	437b      	muls	r3, r7
 8001bda:	4378      	muls	r0, r7
 8001bdc:	195b      	adds	r3, r3, r5
 8001bde:	0c17      	lsrs	r7, r2, #16
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	429d      	cmp	r5, r3
 8001be4:	d903      	bls.n	8001bee <__aeabi_ddiv+0x3ba>
 8001be6:	2580      	movs	r5, #128	; 0x80
 8001be8:	026d      	lsls	r5, r5, #9
 8001bea:	46ac      	mov	ip, r5
 8001bec:	4460      	add	r0, ip
 8001bee:	0c1d      	lsrs	r5, r3, #16
 8001bf0:	0412      	lsls	r2, r2, #16
 8001bf2:	041b      	lsls	r3, r3, #16
 8001bf4:	0c12      	lsrs	r2, r2, #16
 8001bf6:	1828      	adds	r0, r5, r0
 8001bf8:	189b      	adds	r3, r3, r2
 8001bfa:	4286      	cmp	r6, r0
 8001bfc:	d200      	bcs.n	8001c00 <__aeabi_ddiv+0x3cc>
 8001bfe:	e093      	b.n	8001d28 <__aeabi_ddiv+0x4f4>
 8001c00:	d100      	bne.n	8001c04 <__aeabi_ddiv+0x3d0>
 8001c02:	e08e      	b.n	8001d22 <__aeabi_ddiv+0x4ee>
 8001c04:	2301      	movs	r3, #1
 8001c06:	4319      	orrs	r1, r3
 8001c08:	4ba0      	ldr	r3, [pc, #640]	; (8001e8c <__aeabi_ddiv+0x658>)
 8001c0a:	18e3      	adds	r3, r4, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	dc00      	bgt.n	8001c12 <__aeabi_ddiv+0x3de>
 8001c10:	e099      	b.n	8001d46 <__aeabi_ddiv+0x512>
 8001c12:	074a      	lsls	r2, r1, #29
 8001c14:	d000      	beq.n	8001c18 <__aeabi_ddiv+0x3e4>
 8001c16:	e09e      	b.n	8001d56 <__aeabi_ddiv+0x522>
 8001c18:	465a      	mov	r2, fp
 8001c1a:	01d2      	lsls	r2, r2, #7
 8001c1c:	d506      	bpl.n	8001c2c <__aeabi_ddiv+0x3f8>
 8001c1e:	465a      	mov	r2, fp
 8001c20:	4b9b      	ldr	r3, [pc, #620]	; (8001e90 <__aeabi_ddiv+0x65c>)
 8001c22:	401a      	ands	r2, r3
 8001c24:	2380      	movs	r3, #128	; 0x80
 8001c26:	4693      	mov	fp, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	18e3      	adds	r3, r4, r3
 8001c2c:	4a99      	ldr	r2, [pc, #612]	; (8001e94 <__aeabi_ddiv+0x660>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	dd68      	ble.n	8001d04 <__aeabi_ddiv+0x4d0>
 8001c32:	2301      	movs	r3, #1
 8001c34:	9a02      	ldr	r2, [sp, #8]
 8001c36:	4c98      	ldr	r4, [pc, #608]	; (8001e98 <__aeabi_ddiv+0x664>)
 8001c38:	401a      	ands	r2, r3
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	4694      	mov	ip, r2
 8001c3e:	4698      	mov	r8, r3
 8001c40:	2200      	movs	r2, #0
 8001c42:	e6c5      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001c44:	2280      	movs	r2, #128	; 0x80
 8001c46:	464b      	mov	r3, r9
 8001c48:	0312      	lsls	r2, r2, #12
 8001c4a:	4213      	tst	r3, r2
 8001c4c:	d00a      	beq.n	8001c64 <__aeabi_ddiv+0x430>
 8001c4e:	465b      	mov	r3, fp
 8001c50:	4213      	tst	r3, r2
 8001c52:	d106      	bne.n	8001c62 <__aeabi_ddiv+0x42e>
 8001c54:	431a      	orrs	r2, r3
 8001c56:	0312      	lsls	r2, r2, #12
 8001c58:	0b12      	lsrs	r2, r2, #12
 8001c5a:	46ac      	mov	ip, r5
 8001c5c:	4688      	mov	r8, r1
 8001c5e:	4c8e      	ldr	r4, [pc, #568]	; (8001e98 <__aeabi_ddiv+0x664>)
 8001c60:	e6b6      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001c62:	464b      	mov	r3, r9
 8001c64:	431a      	orrs	r2, r3
 8001c66:	0312      	lsls	r2, r2, #12
 8001c68:	0b12      	lsrs	r2, r2, #12
 8001c6a:	46bc      	mov	ip, r7
 8001c6c:	4c8a      	ldr	r4, [pc, #552]	; (8001e98 <__aeabi_ddiv+0x664>)
 8001c6e:	e6af      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001c70:	0003      	movs	r3, r0
 8001c72:	465a      	mov	r2, fp
 8001c74:	3b28      	subs	r3, #40	; 0x28
 8001c76:	409a      	lsls	r2, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	4691      	mov	r9, r2
 8001c7c:	4698      	mov	r8, r3
 8001c7e:	e657      	b.n	8001930 <__aeabi_ddiv+0xfc>
 8001c80:	4658      	mov	r0, fp
 8001c82:	f001 f94b 	bl	8002f1c <__clzsi2>
 8001c86:	3020      	adds	r0, #32
 8001c88:	e640      	b.n	800190c <__aeabi_ddiv+0xd8>
 8001c8a:	0003      	movs	r3, r0
 8001c8c:	4652      	mov	r2, sl
 8001c8e:	3b28      	subs	r3, #40	; 0x28
 8001c90:	409a      	lsls	r2, r3
 8001c92:	2100      	movs	r1, #0
 8001c94:	4693      	mov	fp, r2
 8001c96:	e677      	b.n	8001988 <__aeabi_ddiv+0x154>
 8001c98:	f001 f940 	bl	8002f1c <__clzsi2>
 8001c9c:	3020      	adds	r0, #32
 8001c9e:	e65f      	b.n	8001960 <__aeabi_ddiv+0x12c>
 8001ca0:	4588      	cmp	r8, r1
 8001ca2:	d200      	bcs.n	8001ca6 <__aeabi_ddiv+0x472>
 8001ca4:	e6c7      	b.n	8001a36 <__aeabi_ddiv+0x202>
 8001ca6:	464b      	mov	r3, r9
 8001ca8:	07de      	lsls	r6, r3, #31
 8001caa:	085d      	lsrs	r5, r3, #1
 8001cac:	4643      	mov	r3, r8
 8001cae:	085b      	lsrs	r3, r3, #1
 8001cb0:	431e      	orrs	r6, r3
 8001cb2:	4643      	mov	r3, r8
 8001cb4:	07db      	lsls	r3, r3, #31
 8001cb6:	469a      	mov	sl, r3
 8001cb8:	e6c2      	b.n	8001a40 <__aeabi_ddiv+0x20c>
 8001cba:	2500      	movs	r5, #0
 8001cbc:	4592      	cmp	sl, r2
 8001cbe:	d300      	bcc.n	8001cc2 <__aeabi_ddiv+0x48e>
 8001cc0:	e733      	b.n	8001b2a <__aeabi_ddiv+0x2f6>
 8001cc2:	9e03      	ldr	r6, [sp, #12]
 8001cc4:	4659      	mov	r1, fp
 8001cc6:	46b4      	mov	ip, r6
 8001cc8:	44e2      	add	sl, ip
 8001cca:	45b2      	cmp	sl, r6
 8001ccc:	41ad      	sbcs	r5, r5
 8001cce:	426d      	negs	r5, r5
 8001cd0:	4445      	add	r5, r8
 8001cd2:	18eb      	adds	r3, r5, r3
 8001cd4:	3901      	subs	r1, #1
 8001cd6:	4598      	cmp	r8, r3
 8001cd8:	d207      	bcs.n	8001cea <__aeabi_ddiv+0x4b6>
 8001cda:	4298      	cmp	r0, r3
 8001cdc:	d900      	bls.n	8001ce0 <__aeabi_ddiv+0x4ac>
 8001cde:	e07f      	b.n	8001de0 <__aeabi_ddiv+0x5ac>
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_ddiv+0x4b0>
 8001ce2:	e0bc      	b.n	8001e5e <__aeabi_ddiv+0x62a>
 8001ce4:	1a1d      	subs	r5, r3, r0
 8001ce6:	468b      	mov	fp, r1
 8001ce8:	e71f      	b.n	8001b2a <__aeabi_ddiv+0x2f6>
 8001cea:	4598      	cmp	r8, r3
 8001cec:	d1fa      	bne.n	8001ce4 <__aeabi_ddiv+0x4b0>
 8001cee:	9d03      	ldr	r5, [sp, #12]
 8001cf0:	4555      	cmp	r5, sl
 8001cf2:	d9f2      	bls.n	8001cda <__aeabi_ddiv+0x4a6>
 8001cf4:	4643      	mov	r3, r8
 8001cf6:	468b      	mov	fp, r1
 8001cf8:	1a1d      	subs	r5, r3, r0
 8001cfa:	e716      	b.n	8001b2a <__aeabi_ddiv+0x2f6>
 8001cfc:	469b      	mov	fp, r3
 8001cfe:	e6ca      	b.n	8001a96 <__aeabi_ddiv+0x262>
 8001d00:	0015      	movs	r5, r2
 8001d02:	e6e7      	b.n	8001ad4 <__aeabi_ddiv+0x2a0>
 8001d04:	465a      	mov	r2, fp
 8001d06:	08c9      	lsrs	r1, r1, #3
 8001d08:	0752      	lsls	r2, r2, #29
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	055b      	lsls	r3, r3, #21
 8001d0e:	4690      	mov	r8, r2
 8001d10:	0d5c      	lsrs	r4, r3, #21
 8001d12:	465a      	mov	r2, fp
 8001d14:	2301      	movs	r3, #1
 8001d16:	9902      	ldr	r1, [sp, #8]
 8001d18:	0252      	lsls	r2, r2, #9
 8001d1a:	4019      	ands	r1, r3
 8001d1c:	0b12      	lsrs	r2, r2, #12
 8001d1e:	468c      	mov	ip, r1
 8001d20:	e656      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d100      	bne.n	8001d28 <__aeabi_ddiv+0x4f4>
 8001d26:	e76f      	b.n	8001c08 <__aeabi_ddiv+0x3d4>
 8001d28:	4446      	add	r6, r8
 8001d2a:	1e4a      	subs	r2, r1, #1
 8001d2c:	45b0      	cmp	r8, r6
 8001d2e:	d929      	bls.n	8001d84 <__aeabi_ddiv+0x550>
 8001d30:	0011      	movs	r1, r2
 8001d32:	4286      	cmp	r6, r0
 8001d34:	d000      	beq.n	8001d38 <__aeabi_ddiv+0x504>
 8001d36:	e765      	b.n	8001c04 <__aeabi_ddiv+0x3d0>
 8001d38:	9a03      	ldr	r2, [sp, #12]
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d000      	beq.n	8001d40 <__aeabi_ddiv+0x50c>
 8001d3e:	e761      	b.n	8001c04 <__aeabi_ddiv+0x3d0>
 8001d40:	e762      	b.n	8001c08 <__aeabi_ddiv+0x3d4>
 8001d42:	2101      	movs	r1, #1
 8001d44:	4249      	negs	r1, r1
 8001d46:	2001      	movs	r0, #1
 8001d48:	1ac2      	subs	r2, r0, r3
 8001d4a:	2a38      	cmp	r2, #56	; 0x38
 8001d4c:	dd21      	ble.n	8001d92 <__aeabi_ddiv+0x55e>
 8001d4e:	9b02      	ldr	r3, [sp, #8]
 8001d50:	4003      	ands	r3, r0
 8001d52:	469c      	mov	ip, r3
 8001d54:	e638      	b.n	80019c8 <__aeabi_ddiv+0x194>
 8001d56:	220f      	movs	r2, #15
 8001d58:	400a      	ands	r2, r1
 8001d5a:	2a04      	cmp	r2, #4
 8001d5c:	d100      	bne.n	8001d60 <__aeabi_ddiv+0x52c>
 8001d5e:	e75b      	b.n	8001c18 <__aeabi_ddiv+0x3e4>
 8001d60:	000a      	movs	r2, r1
 8001d62:	1d11      	adds	r1, r2, #4
 8001d64:	4291      	cmp	r1, r2
 8001d66:	4192      	sbcs	r2, r2
 8001d68:	4252      	negs	r2, r2
 8001d6a:	4493      	add	fp, r2
 8001d6c:	e754      	b.n	8001c18 <__aeabi_ddiv+0x3e4>
 8001d6e:	4b47      	ldr	r3, [pc, #284]	; (8001e8c <__aeabi_ddiv+0x658>)
 8001d70:	18e3      	adds	r3, r4, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	dde5      	ble.n	8001d42 <__aeabi_ddiv+0x50e>
 8001d76:	2201      	movs	r2, #1
 8001d78:	4252      	negs	r2, r2
 8001d7a:	e7f2      	b.n	8001d62 <__aeabi_ddiv+0x52e>
 8001d7c:	001d      	movs	r5, r3
 8001d7e:	e6fa      	b.n	8001b76 <__aeabi_ddiv+0x342>
 8001d80:	469a      	mov	sl, r3
 8001d82:	e71c      	b.n	8001bbe <__aeabi_ddiv+0x38a>
 8001d84:	42b0      	cmp	r0, r6
 8001d86:	d839      	bhi.n	8001dfc <__aeabi_ddiv+0x5c8>
 8001d88:	d06e      	beq.n	8001e68 <__aeabi_ddiv+0x634>
 8001d8a:	0011      	movs	r1, r2
 8001d8c:	e73a      	b.n	8001c04 <__aeabi_ddiv+0x3d0>
 8001d8e:	9302      	str	r3, [sp, #8]
 8001d90:	e73a      	b.n	8001c08 <__aeabi_ddiv+0x3d4>
 8001d92:	2a1f      	cmp	r2, #31
 8001d94:	dc3c      	bgt.n	8001e10 <__aeabi_ddiv+0x5dc>
 8001d96:	2320      	movs	r3, #32
 8001d98:	1a9b      	subs	r3, r3, r2
 8001d9a:	000c      	movs	r4, r1
 8001d9c:	4658      	mov	r0, fp
 8001d9e:	4099      	lsls	r1, r3
 8001da0:	4098      	lsls	r0, r3
 8001da2:	1e4b      	subs	r3, r1, #1
 8001da4:	4199      	sbcs	r1, r3
 8001da6:	465b      	mov	r3, fp
 8001da8:	40d4      	lsrs	r4, r2
 8001daa:	40d3      	lsrs	r3, r2
 8001dac:	4320      	orrs	r0, r4
 8001dae:	4308      	orrs	r0, r1
 8001db0:	001a      	movs	r2, r3
 8001db2:	0743      	lsls	r3, r0, #29
 8001db4:	d009      	beq.n	8001dca <__aeabi_ddiv+0x596>
 8001db6:	230f      	movs	r3, #15
 8001db8:	4003      	ands	r3, r0
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d005      	beq.n	8001dca <__aeabi_ddiv+0x596>
 8001dbe:	0001      	movs	r1, r0
 8001dc0:	1d08      	adds	r0, r1, #4
 8001dc2:	4288      	cmp	r0, r1
 8001dc4:	419b      	sbcs	r3, r3
 8001dc6:	425b      	negs	r3, r3
 8001dc8:	18d2      	adds	r2, r2, r3
 8001dca:	0213      	lsls	r3, r2, #8
 8001dcc:	d53a      	bpl.n	8001e44 <__aeabi_ddiv+0x610>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	9a02      	ldr	r2, [sp, #8]
 8001dd2:	2401      	movs	r4, #1
 8001dd4:	401a      	ands	r2, r3
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	4694      	mov	ip, r2
 8001dda:	4698      	mov	r8, r3
 8001ddc:	2200      	movs	r2, #0
 8001dde:	e5f7      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001de0:	2102      	movs	r1, #2
 8001de2:	4249      	negs	r1, r1
 8001de4:	468c      	mov	ip, r1
 8001de6:	9d03      	ldr	r5, [sp, #12]
 8001de8:	44e3      	add	fp, ip
 8001dea:	46ac      	mov	ip, r5
 8001dec:	44e2      	add	sl, ip
 8001dee:	45aa      	cmp	sl, r5
 8001df0:	41ad      	sbcs	r5, r5
 8001df2:	426d      	negs	r5, r5
 8001df4:	4445      	add	r5, r8
 8001df6:	18ed      	adds	r5, r5, r3
 8001df8:	1a2d      	subs	r5, r5, r0
 8001dfa:	e696      	b.n	8001b2a <__aeabi_ddiv+0x2f6>
 8001dfc:	1e8a      	subs	r2, r1, #2
 8001dfe:	9903      	ldr	r1, [sp, #12]
 8001e00:	004d      	lsls	r5, r1, #1
 8001e02:	428d      	cmp	r5, r1
 8001e04:	4189      	sbcs	r1, r1
 8001e06:	4249      	negs	r1, r1
 8001e08:	4441      	add	r1, r8
 8001e0a:	1876      	adds	r6, r6, r1
 8001e0c:	9503      	str	r5, [sp, #12]
 8001e0e:	e78f      	b.n	8001d30 <__aeabi_ddiv+0x4fc>
 8001e10:	201f      	movs	r0, #31
 8001e12:	4240      	negs	r0, r0
 8001e14:	1ac3      	subs	r3, r0, r3
 8001e16:	4658      	mov	r0, fp
 8001e18:	40d8      	lsrs	r0, r3
 8001e1a:	0003      	movs	r3, r0
 8001e1c:	2a20      	cmp	r2, #32
 8001e1e:	d028      	beq.n	8001e72 <__aeabi_ddiv+0x63e>
 8001e20:	2040      	movs	r0, #64	; 0x40
 8001e22:	465d      	mov	r5, fp
 8001e24:	1a82      	subs	r2, r0, r2
 8001e26:	4095      	lsls	r5, r2
 8001e28:	4329      	orrs	r1, r5
 8001e2a:	1e4a      	subs	r2, r1, #1
 8001e2c:	4191      	sbcs	r1, r2
 8001e2e:	4319      	orrs	r1, r3
 8001e30:	2307      	movs	r3, #7
 8001e32:	2200      	movs	r2, #0
 8001e34:	400b      	ands	r3, r1
 8001e36:	d009      	beq.n	8001e4c <__aeabi_ddiv+0x618>
 8001e38:	230f      	movs	r3, #15
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	400b      	ands	r3, r1
 8001e3e:	0008      	movs	r0, r1
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d1bd      	bne.n	8001dc0 <__aeabi_ddiv+0x58c>
 8001e44:	0001      	movs	r1, r0
 8001e46:	0753      	lsls	r3, r2, #29
 8001e48:	0252      	lsls	r2, r2, #9
 8001e4a:	0b12      	lsrs	r2, r2, #12
 8001e4c:	08c9      	lsrs	r1, r1, #3
 8001e4e:	4319      	orrs	r1, r3
 8001e50:	2301      	movs	r3, #1
 8001e52:	4688      	mov	r8, r1
 8001e54:	9902      	ldr	r1, [sp, #8]
 8001e56:	2400      	movs	r4, #0
 8001e58:	4019      	ands	r1, r3
 8001e5a:	468c      	mov	ip, r1
 8001e5c:	e5b8      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001e5e:	4552      	cmp	r2, sl
 8001e60:	d8be      	bhi.n	8001de0 <__aeabi_ddiv+0x5ac>
 8001e62:	468b      	mov	fp, r1
 8001e64:	2500      	movs	r5, #0
 8001e66:	e660      	b.n	8001b2a <__aeabi_ddiv+0x2f6>
 8001e68:	9d03      	ldr	r5, [sp, #12]
 8001e6a:	429d      	cmp	r5, r3
 8001e6c:	d3c6      	bcc.n	8001dfc <__aeabi_ddiv+0x5c8>
 8001e6e:	0011      	movs	r1, r2
 8001e70:	e762      	b.n	8001d38 <__aeabi_ddiv+0x504>
 8001e72:	2500      	movs	r5, #0
 8001e74:	e7d8      	b.n	8001e28 <__aeabi_ddiv+0x5f4>
 8001e76:	2280      	movs	r2, #128	; 0x80
 8001e78:	465b      	mov	r3, fp
 8001e7a:	0312      	lsls	r2, r2, #12
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	9b01      	ldr	r3, [sp, #4]
 8001e80:	0312      	lsls	r2, r2, #12
 8001e82:	0b12      	lsrs	r2, r2, #12
 8001e84:	469c      	mov	ip, r3
 8001e86:	4688      	mov	r8, r1
 8001e88:	4c03      	ldr	r4, [pc, #12]	; (8001e98 <__aeabi_ddiv+0x664>)
 8001e8a:	e5a1      	b.n	80019d0 <__aeabi_ddiv+0x19c>
 8001e8c:	000003ff 	.word	0x000003ff
 8001e90:	feffffff 	.word	0xfeffffff
 8001e94:	000007fe 	.word	0x000007fe
 8001e98:	000007ff 	.word	0x000007ff

08001e9c <__eqdf2>:
 8001e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e9e:	464f      	mov	r7, r9
 8001ea0:	4646      	mov	r6, r8
 8001ea2:	46d6      	mov	lr, sl
 8001ea4:	005c      	lsls	r4, r3, #1
 8001ea6:	b5c0      	push	{r6, r7, lr}
 8001ea8:	031f      	lsls	r7, r3, #12
 8001eaa:	0fdb      	lsrs	r3, r3, #31
 8001eac:	469a      	mov	sl, r3
 8001eae:	4b17      	ldr	r3, [pc, #92]	; (8001f0c <__eqdf2+0x70>)
 8001eb0:	030e      	lsls	r6, r1, #12
 8001eb2:	004d      	lsls	r5, r1, #1
 8001eb4:	4684      	mov	ip, r0
 8001eb6:	4680      	mov	r8, r0
 8001eb8:	0b36      	lsrs	r6, r6, #12
 8001eba:	0d6d      	lsrs	r5, r5, #21
 8001ebc:	0fc9      	lsrs	r1, r1, #31
 8001ebe:	4691      	mov	r9, r2
 8001ec0:	0b3f      	lsrs	r7, r7, #12
 8001ec2:	0d64      	lsrs	r4, r4, #21
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	429d      	cmp	r5, r3
 8001ec8:	d008      	beq.n	8001edc <__eqdf2+0x40>
 8001eca:	429c      	cmp	r4, r3
 8001ecc:	d001      	beq.n	8001ed2 <__eqdf2+0x36>
 8001ece:	42a5      	cmp	r5, r4
 8001ed0:	d00b      	beq.n	8001eea <__eqdf2+0x4e>
 8001ed2:	bc1c      	pop	{r2, r3, r4}
 8001ed4:	4690      	mov	r8, r2
 8001ed6:	4699      	mov	r9, r3
 8001ed8:	46a2      	mov	sl, r4
 8001eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001edc:	4663      	mov	r3, ip
 8001ede:	4333      	orrs	r3, r6
 8001ee0:	d1f7      	bne.n	8001ed2 <__eqdf2+0x36>
 8001ee2:	42ac      	cmp	r4, r5
 8001ee4:	d1f5      	bne.n	8001ed2 <__eqdf2+0x36>
 8001ee6:	433a      	orrs	r2, r7
 8001ee8:	d1f3      	bne.n	8001ed2 <__eqdf2+0x36>
 8001eea:	2001      	movs	r0, #1
 8001eec:	42be      	cmp	r6, r7
 8001eee:	d1f0      	bne.n	8001ed2 <__eqdf2+0x36>
 8001ef0:	45c8      	cmp	r8, r9
 8001ef2:	d1ee      	bne.n	8001ed2 <__eqdf2+0x36>
 8001ef4:	4551      	cmp	r1, sl
 8001ef6:	d007      	beq.n	8001f08 <__eqdf2+0x6c>
 8001ef8:	2d00      	cmp	r5, #0
 8001efa:	d1ea      	bne.n	8001ed2 <__eqdf2+0x36>
 8001efc:	4663      	mov	r3, ip
 8001efe:	431e      	orrs	r6, r3
 8001f00:	0030      	movs	r0, r6
 8001f02:	1e46      	subs	r6, r0, #1
 8001f04:	41b0      	sbcs	r0, r6
 8001f06:	e7e4      	b.n	8001ed2 <__eqdf2+0x36>
 8001f08:	2000      	movs	r0, #0
 8001f0a:	e7e2      	b.n	8001ed2 <__eqdf2+0x36>
 8001f0c:	000007ff 	.word	0x000007ff

08001f10 <__gedf2>:
 8001f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f12:	4645      	mov	r5, r8
 8001f14:	46de      	mov	lr, fp
 8001f16:	4657      	mov	r7, sl
 8001f18:	464e      	mov	r6, r9
 8001f1a:	b5e0      	push	{r5, r6, r7, lr}
 8001f1c:	031f      	lsls	r7, r3, #12
 8001f1e:	0b3d      	lsrs	r5, r7, #12
 8001f20:	4f2c      	ldr	r7, [pc, #176]	; (8001fd4 <__gedf2+0xc4>)
 8001f22:	030e      	lsls	r6, r1, #12
 8001f24:	004c      	lsls	r4, r1, #1
 8001f26:	46ab      	mov	fp, r5
 8001f28:	005d      	lsls	r5, r3, #1
 8001f2a:	4684      	mov	ip, r0
 8001f2c:	0b36      	lsrs	r6, r6, #12
 8001f2e:	0d64      	lsrs	r4, r4, #21
 8001f30:	0fc9      	lsrs	r1, r1, #31
 8001f32:	4690      	mov	r8, r2
 8001f34:	0d6d      	lsrs	r5, r5, #21
 8001f36:	0fdb      	lsrs	r3, r3, #31
 8001f38:	42bc      	cmp	r4, r7
 8001f3a:	d02a      	beq.n	8001f92 <__gedf2+0x82>
 8001f3c:	4f25      	ldr	r7, [pc, #148]	; (8001fd4 <__gedf2+0xc4>)
 8001f3e:	42bd      	cmp	r5, r7
 8001f40:	d02d      	beq.n	8001f9e <__gedf2+0x8e>
 8001f42:	2c00      	cmp	r4, #0
 8001f44:	d10f      	bne.n	8001f66 <__gedf2+0x56>
 8001f46:	4330      	orrs	r0, r6
 8001f48:	0007      	movs	r7, r0
 8001f4a:	4681      	mov	r9, r0
 8001f4c:	4278      	negs	r0, r7
 8001f4e:	4178      	adcs	r0, r7
 8001f50:	b2c0      	uxtb	r0, r0
 8001f52:	2d00      	cmp	r5, #0
 8001f54:	d117      	bne.n	8001f86 <__gedf2+0x76>
 8001f56:	465f      	mov	r7, fp
 8001f58:	433a      	orrs	r2, r7
 8001f5a:	d114      	bne.n	8001f86 <__gedf2+0x76>
 8001f5c:	464b      	mov	r3, r9
 8001f5e:	2000      	movs	r0, #0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00a      	beq.n	8001f7a <__gedf2+0x6a>
 8001f64:	e006      	b.n	8001f74 <__gedf2+0x64>
 8001f66:	2d00      	cmp	r5, #0
 8001f68:	d102      	bne.n	8001f70 <__gedf2+0x60>
 8001f6a:	4658      	mov	r0, fp
 8001f6c:	4302      	orrs	r2, r0
 8001f6e:	d001      	beq.n	8001f74 <__gedf2+0x64>
 8001f70:	4299      	cmp	r1, r3
 8001f72:	d018      	beq.n	8001fa6 <__gedf2+0x96>
 8001f74:	4248      	negs	r0, r1
 8001f76:	2101      	movs	r1, #1
 8001f78:	4308      	orrs	r0, r1
 8001f7a:	bc3c      	pop	{r2, r3, r4, r5}
 8001f7c:	4690      	mov	r8, r2
 8001f7e:	4699      	mov	r9, r3
 8001f80:	46a2      	mov	sl, r4
 8001f82:	46ab      	mov	fp, r5
 8001f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f86:	2800      	cmp	r0, #0
 8001f88:	d0f2      	beq.n	8001f70 <__gedf2+0x60>
 8001f8a:	2001      	movs	r0, #1
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	4318      	orrs	r0, r3
 8001f90:	e7f3      	b.n	8001f7a <__gedf2+0x6a>
 8001f92:	0037      	movs	r7, r6
 8001f94:	4307      	orrs	r7, r0
 8001f96:	d0d1      	beq.n	8001f3c <__gedf2+0x2c>
 8001f98:	2002      	movs	r0, #2
 8001f9a:	4240      	negs	r0, r0
 8001f9c:	e7ed      	b.n	8001f7a <__gedf2+0x6a>
 8001f9e:	465f      	mov	r7, fp
 8001fa0:	4317      	orrs	r7, r2
 8001fa2:	d0ce      	beq.n	8001f42 <__gedf2+0x32>
 8001fa4:	e7f8      	b.n	8001f98 <__gedf2+0x88>
 8001fa6:	42ac      	cmp	r4, r5
 8001fa8:	dce4      	bgt.n	8001f74 <__gedf2+0x64>
 8001faa:	da03      	bge.n	8001fb4 <__gedf2+0xa4>
 8001fac:	1e48      	subs	r0, r1, #1
 8001fae:	2101      	movs	r1, #1
 8001fb0:	4308      	orrs	r0, r1
 8001fb2:	e7e2      	b.n	8001f7a <__gedf2+0x6a>
 8001fb4:	455e      	cmp	r6, fp
 8001fb6:	d8dd      	bhi.n	8001f74 <__gedf2+0x64>
 8001fb8:	d006      	beq.n	8001fc8 <__gedf2+0xb8>
 8001fba:	2000      	movs	r0, #0
 8001fbc:	455e      	cmp	r6, fp
 8001fbe:	d2dc      	bcs.n	8001f7a <__gedf2+0x6a>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	1e48      	subs	r0, r1, #1
 8001fc4:	4318      	orrs	r0, r3
 8001fc6:	e7d8      	b.n	8001f7a <__gedf2+0x6a>
 8001fc8:	45c4      	cmp	ip, r8
 8001fca:	d8d3      	bhi.n	8001f74 <__gedf2+0x64>
 8001fcc:	2000      	movs	r0, #0
 8001fce:	45c4      	cmp	ip, r8
 8001fd0:	d3f6      	bcc.n	8001fc0 <__gedf2+0xb0>
 8001fd2:	e7d2      	b.n	8001f7a <__gedf2+0x6a>
 8001fd4:	000007ff 	.word	0x000007ff

08001fd8 <__ledf2>:
 8001fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fda:	464e      	mov	r6, r9
 8001fdc:	4645      	mov	r5, r8
 8001fde:	46de      	mov	lr, fp
 8001fe0:	4657      	mov	r7, sl
 8001fe2:	005c      	lsls	r4, r3, #1
 8001fe4:	b5e0      	push	{r5, r6, r7, lr}
 8001fe6:	031f      	lsls	r7, r3, #12
 8001fe8:	0fdb      	lsrs	r3, r3, #31
 8001fea:	4699      	mov	r9, r3
 8001fec:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <__ledf2+0xc0>)
 8001fee:	030e      	lsls	r6, r1, #12
 8001ff0:	004d      	lsls	r5, r1, #1
 8001ff2:	0fc9      	lsrs	r1, r1, #31
 8001ff4:	4684      	mov	ip, r0
 8001ff6:	0b36      	lsrs	r6, r6, #12
 8001ff8:	0d6d      	lsrs	r5, r5, #21
 8001ffa:	468b      	mov	fp, r1
 8001ffc:	4690      	mov	r8, r2
 8001ffe:	0b3f      	lsrs	r7, r7, #12
 8002000:	0d64      	lsrs	r4, r4, #21
 8002002:	429d      	cmp	r5, r3
 8002004:	d020      	beq.n	8002048 <__ledf2+0x70>
 8002006:	4b24      	ldr	r3, [pc, #144]	; (8002098 <__ledf2+0xc0>)
 8002008:	429c      	cmp	r4, r3
 800200a:	d022      	beq.n	8002052 <__ledf2+0x7a>
 800200c:	2d00      	cmp	r5, #0
 800200e:	d112      	bne.n	8002036 <__ledf2+0x5e>
 8002010:	4330      	orrs	r0, r6
 8002012:	4243      	negs	r3, r0
 8002014:	4143      	adcs	r3, r0
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2c00      	cmp	r4, #0
 800201a:	d01f      	beq.n	800205c <__ledf2+0x84>
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00c      	beq.n	800203a <__ledf2+0x62>
 8002020:	464b      	mov	r3, r9
 8002022:	2001      	movs	r0, #1
 8002024:	3b01      	subs	r3, #1
 8002026:	4303      	orrs	r3, r0
 8002028:	0018      	movs	r0, r3
 800202a:	bc3c      	pop	{r2, r3, r4, r5}
 800202c:	4690      	mov	r8, r2
 800202e:	4699      	mov	r9, r3
 8002030:	46a2      	mov	sl, r4
 8002032:	46ab      	mov	fp, r5
 8002034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002036:	2c00      	cmp	r4, #0
 8002038:	d016      	beq.n	8002068 <__ledf2+0x90>
 800203a:	45cb      	cmp	fp, r9
 800203c:	d017      	beq.n	800206e <__ledf2+0x96>
 800203e:	465b      	mov	r3, fp
 8002040:	4259      	negs	r1, r3
 8002042:	2301      	movs	r3, #1
 8002044:	430b      	orrs	r3, r1
 8002046:	e7ef      	b.n	8002028 <__ledf2+0x50>
 8002048:	0031      	movs	r1, r6
 800204a:	2302      	movs	r3, #2
 800204c:	4301      	orrs	r1, r0
 800204e:	d1eb      	bne.n	8002028 <__ledf2+0x50>
 8002050:	e7d9      	b.n	8002006 <__ledf2+0x2e>
 8002052:	0039      	movs	r1, r7
 8002054:	2302      	movs	r3, #2
 8002056:	4311      	orrs	r1, r2
 8002058:	d1e6      	bne.n	8002028 <__ledf2+0x50>
 800205a:	e7d7      	b.n	800200c <__ledf2+0x34>
 800205c:	433a      	orrs	r2, r7
 800205e:	d1dd      	bne.n	800201c <__ledf2+0x44>
 8002060:	2300      	movs	r3, #0
 8002062:	2800      	cmp	r0, #0
 8002064:	d0e0      	beq.n	8002028 <__ledf2+0x50>
 8002066:	e7ea      	b.n	800203e <__ledf2+0x66>
 8002068:	433a      	orrs	r2, r7
 800206a:	d1e6      	bne.n	800203a <__ledf2+0x62>
 800206c:	e7e7      	b.n	800203e <__ledf2+0x66>
 800206e:	42a5      	cmp	r5, r4
 8002070:	dce5      	bgt.n	800203e <__ledf2+0x66>
 8002072:	db05      	blt.n	8002080 <__ledf2+0xa8>
 8002074:	42be      	cmp	r6, r7
 8002076:	d8e2      	bhi.n	800203e <__ledf2+0x66>
 8002078:	d007      	beq.n	800208a <__ledf2+0xb2>
 800207a:	2300      	movs	r3, #0
 800207c:	42be      	cmp	r6, r7
 800207e:	d2d3      	bcs.n	8002028 <__ledf2+0x50>
 8002080:	4659      	mov	r1, fp
 8002082:	2301      	movs	r3, #1
 8002084:	3901      	subs	r1, #1
 8002086:	430b      	orrs	r3, r1
 8002088:	e7ce      	b.n	8002028 <__ledf2+0x50>
 800208a:	45c4      	cmp	ip, r8
 800208c:	d8d7      	bhi.n	800203e <__ledf2+0x66>
 800208e:	2300      	movs	r3, #0
 8002090:	45c4      	cmp	ip, r8
 8002092:	d3f5      	bcc.n	8002080 <__ledf2+0xa8>
 8002094:	e7c8      	b.n	8002028 <__ledf2+0x50>
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	000007ff 	.word	0x000007ff

0800209c <__aeabi_dmul>:
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209e:	4657      	mov	r7, sl
 80020a0:	4645      	mov	r5, r8
 80020a2:	46de      	mov	lr, fp
 80020a4:	464e      	mov	r6, r9
 80020a6:	b5e0      	push	{r5, r6, r7, lr}
 80020a8:	030c      	lsls	r4, r1, #12
 80020aa:	4698      	mov	r8, r3
 80020ac:	004e      	lsls	r6, r1, #1
 80020ae:	0b23      	lsrs	r3, r4, #12
 80020b0:	b087      	sub	sp, #28
 80020b2:	0007      	movs	r7, r0
 80020b4:	4692      	mov	sl, r2
 80020b6:	469b      	mov	fp, r3
 80020b8:	0d76      	lsrs	r6, r6, #21
 80020ba:	0fcd      	lsrs	r5, r1, #31
 80020bc:	2e00      	cmp	r6, #0
 80020be:	d06b      	beq.n	8002198 <__aeabi_dmul+0xfc>
 80020c0:	4b6d      	ldr	r3, [pc, #436]	; (8002278 <__aeabi_dmul+0x1dc>)
 80020c2:	429e      	cmp	r6, r3
 80020c4:	d035      	beq.n	8002132 <__aeabi_dmul+0x96>
 80020c6:	2480      	movs	r4, #128	; 0x80
 80020c8:	465b      	mov	r3, fp
 80020ca:	0f42      	lsrs	r2, r0, #29
 80020cc:	0424      	lsls	r4, r4, #16
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	4314      	orrs	r4, r2
 80020d2:	431c      	orrs	r4, r3
 80020d4:	00c3      	lsls	r3, r0, #3
 80020d6:	4699      	mov	r9, r3
 80020d8:	4b68      	ldr	r3, [pc, #416]	; (800227c <__aeabi_dmul+0x1e0>)
 80020da:	46a3      	mov	fp, r4
 80020dc:	469c      	mov	ip, r3
 80020de:	2300      	movs	r3, #0
 80020e0:	2700      	movs	r7, #0
 80020e2:	4466      	add	r6, ip
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	4643      	mov	r3, r8
 80020e8:	031c      	lsls	r4, r3, #12
 80020ea:	005a      	lsls	r2, r3, #1
 80020ec:	0fdb      	lsrs	r3, r3, #31
 80020ee:	4650      	mov	r0, sl
 80020f0:	0b24      	lsrs	r4, r4, #12
 80020f2:	0d52      	lsrs	r2, r2, #21
 80020f4:	4698      	mov	r8, r3
 80020f6:	d100      	bne.n	80020fa <__aeabi_dmul+0x5e>
 80020f8:	e076      	b.n	80021e8 <__aeabi_dmul+0x14c>
 80020fa:	4b5f      	ldr	r3, [pc, #380]	; (8002278 <__aeabi_dmul+0x1dc>)
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d06d      	beq.n	80021dc <__aeabi_dmul+0x140>
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	0f41      	lsrs	r1, r0, #29
 8002104:	041b      	lsls	r3, r3, #16
 8002106:	430b      	orrs	r3, r1
 8002108:	495c      	ldr	r1, [pc, #368]	; (800227c <__aeabi_dmul+0x1e0>)
 800210a:	00e4      	lsls	r4, r4, #3
 800210c:	468c      	mov	ip, r1
 800210e:	431c      	orrs	r4, r3
 8002110:	00c3      	lsls	r3, r0, #3
 8002112:	2000      	movs	r0, #0
 8002114:	4462      	add	r2, ip
 8002116:	4641      	mov	r1, r8
 8002118:	18b6      	adds	r6, r6, r2
 800211a:	4069      	eors	r1, r5
 800211c:	1c72      	adds	r2, r6, #1
 800211e:	9101      	str	r1, [sp, #4]
 8002120:	4694      	mov	ip, r2
 8002122:	4307      	orrs	r7, r0
 8002124:	2f0f      	cmp	r7, #15
 8002126:	d900      	bls.n	800212a <__aeabi_dmul+0x8e>
 8002128:	e0b0      	b.n	800228c <__aeabi_dmul+0x1f0>
 800212a:	4a55      	ldr	r2, [pc, #340]	; (8002280 <__aeabi_dmul+0x1e4>)
 800212c:	00bf      	lsls	r7, r7, #2
 800212e:	59d2      	ldr	r2, [r2, r7]
 8002130:	4697      	mov	pc, r2
 8002132:	465b      	mov	r3, fp
 8002134:	4303      	orrs	r3, r0
 8002136:	4699      	mov	r9, r3
 8002138:	d000      	beq.n	800213c <__aeabi_dmul+0xa0>
 800213a:	e087      	b.n	800224c <__aeabi_dmul+0x1b0>
 800213c:	2300      	movs	r3, #0
 800213e:	469b      	mov	fp, r3
 8002140:	3302      	adds	r3, #2
 8002142:	2708      	movs	r7, #8
 8002144:	9302      	str	r3, [sp, #8]
 8002146:	e7ce      	b.n	80020e6 <__aeabi_dmul+0x4a>
 8002148:	4642      	mov	r2, r8
 800214a:	9201      	str	r2, [sp, #4]
 800214c:	2802      	cmp	r0, #2
 800214e:	d067      	beq.n	8002220 <__aeabi_dmul+0x184>
 8002150:	2803      	cmp	r0, #3
 8002152:	d100      	bne.n	8002156 <__aeabi_dmul+0xba>
 8002154:	e20e      	b.n	8002574 <__aeabi_dmul+0x4d8>
 8002156:	2801      	cmp	r0, #1
 8002158:	d000      	beq.n	800215c <__aeabi_dmul+0xc0>
 800215a:	e162      	b.n	8002422 <__aeabi_dmul+0x386>
 800215c:	2300      	movs	r3, #0
 800215e:	2400      	movs	r4, #0
 8002160:	2200      	movs	r2, #0
 8002162:	4699      	mov	r9, r3
 8002164:	9901      	ldr	r1, [sp, #4]
 8002166:	4001      	ands	r1, r0
 8002168:	b2cd      	uxtb	r5, r1
 800216a:	2100      	movs	r1, #0
 800216c:	0312      	lsls	r2, r2, #12
 800216e:	0d0b      	lsrs	r3, r1, #20
 8002170:	0b12      	lsrs	r2, r2, #12
 8002172:	051b      	lsls	r3, r3, #20
 8002174:	4313      	orrs	r3, r2
 8002176:	4a43      	ldr	r2, [pc, #268]	; (8002284 <__aeabi_dmul+0x1e8>)
 8002178:	0524      	lsls	r4, r4, #20
 800217a:	4013      	ands	r3, r2
 800217c:	431c      	orrs	r4, r3
 800217e:	0064      	lsls	r4, r4, #1
 8002180:	07ed      	lsls	r5, r5, #31
 8002182:	0864      	lsrs	r4, r4, #1
 8002184:	432c      	orrs	r4, r5
 8002186:	4648      	mov	r0, r9
 8002188:	0021      	movs	r1, r4
 800218a:	b007      	add	sp, #28
 800218c:	bc3c      	pop	{r2, r3, r4, r5}
 800218e:	4690      	mov	r8, r2
 8002190:	4699      	mov	r9, r3
 8002192:	46a2      	mov	sl, r4
 8002194:	46ab      	mov	fp, r5
 8002196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002198:	4303      	orrs	r3, r0
 800219a:	4699      	mov	r9, r3
 800219c:	d04f      	beq.n	800223e <__aeabi_dmul+0x1a2>
 800219e:	465b      	mov	r3, fp
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dmul+0x10a>
 80021a4:	e189      	b.n	80024ba <__aeabi_dmul+0x41e>
 80021a6:	4658      	mov	r0, fp
 80021a8:	f000 feb8 	bl	8002f1c <__clzsi2>
 80021ac:	0003      	movs	r3, r0
 80021ae:	3b0b      	subs	r3, #11
 80021b0:	2b1c      	cmp	r3, #28
 80021b2:	dd00      	ble.n	80021b6 <__aeabi_dmul+0x11a>
 80021b4:	e17a      	b.n	80024ac <__aeabi_dmul+0x410>
 80021b6:	221d      	movs	r2, #29
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	003a      	movs	r2, r7
 80021bc:	0001      	movs	r1, r0
 80021be:	465c      	mov	r4, fp
 80021c0:	40da      	lsrs	r2, r3
 80021c2:	3908      	subs	r1, #8
 80021c4:	408c      	lsls	r4, r1
 80021c6:	0013      	movs	r3, r2
 80021c8:	408f      	lsls	r7, r1
 80021ca:	4323      	orrs	r3, r4
 80021cc:	469b      	mov	fp, r3
 80021ce:	46b9      	mov	r9, r7
 80021d0:	2300      	movs	r3, #0
 80021d2:	4e2d      	ldr	r6, [pc, #180]	; (8002288 <__aeabi_dmul+0x1ec>)
 80021d4:	2700      	movs	r7, #0
 80021d6:	1a36      	subs	r6, r6, r0
 80021d8:	9302      	str	r3, [sp, #8]
 80021da:	e784      	b.n	80020e6 <__aeabi_dmul+0x4a>
 80021dc:	4653      	mov	r3, sl
 80021de:	4323      	orrs	r3, r4
 80021e0:	d12a      	bne.n	8002238 <__aeabi_dmul+0x19c>
 80021e2:	2400      	movs	r4, #0
 80021e4:	2002      	movs	r0, #2
 80021e6:	e796      	b.n	8002116 <__aeabi_dmul+0x7a>
 80021e8:	4653      	mov	r3, sl
 80021ea:	4323      	orrs	r3, r4
 80021ec:	d020      	beq.n	8002230 <__aeabi_dmul+0x194>
 80021ee:	2c00      	cmp	r4, #0
 80021f0:	d100      	bne.n	80021f4 <__aeabi_dmul+0x158>
 80021f2:	e157      	b.n	80024a4 <__aeabi_dmul+0x408>
 80021f4:	0020      	movs	r0, r4
 80021f6:	f000 fe91 	bl	8002f1c <__clzsi2>
 80021fa:	0003      	movs	r3, r0
 80021fc:	3b0b      	subs	r3, #11
 80021fe:	2b1c      	cmp	r3, #28
 8002200:	dd00      	ble.n	8002204 <__aeabi_dmul+0x168>
 8002202:	e149      	b.n	8002498 <__aeabi_dmul+0x3fc>
 8002204:	211d      	movs	r1, #29
 8002206:	1acb      	subs	r3, r1, r3
 8002208:	4651      	mov	r1, sl
 800220a:	0002      	movs	r2, r0
 800220c:	40d9      	lsrs	r1, r3
 800220e:	4653      	mov	r3, sl
 8002210:	3a08      	subs	r2, #8
 8002212:	4094      	lsls	r4, r2
 8002214:	4093      	lsls	r3, r2
 8002216:	430c      	orrs	r4, r1
 8002218:	4a1b      	ldr	r2, [pc, #108]	; (8002288 <__aeabi_dmul+0x1ec>)
 800221a:	1a12      	subs	r2, r2, r0
 800221c:	2000      	movs	r0, #0
 800221e:	e77a      	b.n	8002116 <__aeabi_dmul+0x7a>
 8002220:	2501      	movs	r5, #1
 8002222:	9b01      	ldr	r3, [sp, #4]
 8002224:	4c14      	ldr	r4, [pc, #80]	; (8002278 <__aeabi_dmul+0x1dc>)
 8002226:	401d      	ands	r5, r3
 8002228:	2300      	movs	r3, #0
 800222a:	2200      	movs	r2, #0
 800222c:	4699      	mov	r9, r3
 800222e:	e79c      	b.n	800216a <__aeabi_dmul+0xce>
 8002230:	2400      	movs	r4, #0
 8002232:	2200      	movs	r2, #0
 8002234:	2001      	movs	r0, #1
 8002236:	e76e      	b.n	8002116 <__aeabi_dmul+0x7a>
 8002238:	4653      	mov	r3, sl
 800223a:	2003      	movs	r0, #3
 800223c:	e76b      	b.n	8002116 <__aeabi_dmul+0x7a>
 800223e:	2300      	movs	r3, #0
 8002240:	469b      	mov	fp, r3
 8002242:	3301      	adds	r3, #1
 8002244:	2704      	movs	r7, #4
 8002246:	2600      	movs	r6, #0
 8002248:	9302      	str	r3, [sp, #8]
 800224a:	e74c      	b.n	80020e6 <__aeabi_dmul+0x4a>
 800224c:	2303      	movs	r3, #3
 800224e:	4681      	mov	r9, r0
 8002250:	270c      	movs	r7, #12
 8002252:	9302      	str	r3, [sp, #8]
 8002254:	e747      	b.n	80020e6 <__aeabi_dmul+0x4a>
 8002256:	2280      	movs	r2, #128	; 0x80
 8002258:	2300      	movs	r3, #0
 800225a:	2500      	movs	r5, #0
 800225c:	0312      	lsls	r2, r2, #12
 800225e:	4699      	mov	r9, r3
 8002260:	4c05      	ldr	r4, [pc, #20]	; (8002278 <__aeabi_dmul+0x1dc>)
 8002262:	e782      	b.n	800216a <__aeabi_dmul+0xce>
 8002264:	465c      	mov	r4, fp
 8002266:	464b      	mov	r3, r9
 8002268:	9802      	ldr	r0, [sp, #8]
 800226a:	e76f      	b.n	800214c <__aeabi_dmul+0xb0>
 800226c:	465c      	mov	r4, fp
 800226e:	464b      	mov	r3, r9
 8002270:	9501      	str	r5, [sp, #4]
 8002272:	9802      	ldr	r0, [sp, #8]
 8002274:	e76a      	b.n	800214c <__aeabi_dmul+0xb0>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	000007ff 	.word	0x000007ff
 800227c:	fffffc01 	.word	0xfffffc01
 8002280:	0800b43c 	.word	0x0800b43c
 8002284:	800fffff 	.word	0x800fffff
 8002288:	fffffc0d 	.word	0xfffffc0d
 800228c:	464a      	mov	r2, r9
 800228e:	4649      	mov	r1, r9
 8002290:	0c17      	lsrs	r7, r2, #16
 8002292:	0c1a      	lsrs	r2, r3, #16
 8002294:	041b      	lsls	r3, r3, #16
 8002296:	0c1b      	lsrs	r3, r3, #16
 8002298:	0408      	lsls	r0, r1, #16
 800229a:	0019      	movs	r1, r3
 800229c:	0c00      	lsrs	r0, r0, #16
 800229e:	4341      	muls	r1, r0
 80022a0:	0015      	movs	r5, r2
 80022a2:	4688      	mov	r8, r1
 80022a4:	0019      	movs	r1, r3
 80022a6:	437d      	muls	r5, r7
 80022a8:	4379      	muls	r1, r7
 80022aa:	9503      	str	r5, [sp, #12]
 80022ac:	4689      	mov	r9, r1
 80022ae:	0029      	movs	r1, r5
 80022b0:	0015      	movs	r5, r2
 80022b2:	4345      	muls	r5, r0
 80022b4:	444d      	add	r5, r9
 80022b6:	9502      	str	r5, [sp, #8]
 80022b8:	4645      	mov	r5, r8
 80022ba:	0c2d      	lsrs	r5, r5, #16
 80022bc:	46aa      	mov	sl, r5
 80022be:	9d02      	ldr	r5, [sp, #8]
 80022c0:	4455      	add	r5, sl
 80022c2:	45a9      	cmp	r9, r5
 80022c4:	d906      	bls.n	80022d4 <__aeabi_dmul+0x238>
 80022c6:	468a      	mov	sl, r1
 80022c8:	2180      	movs	r1, #128	; 0x80
 80022ca:	0249      	lsls	r1, r1, #9
 80022cc:	4689      	mov	r9, r1
 80022ce:	44ca      	add	sl, r9
 80022d0:	4651      	mov	r1, sl
 80022d2:	9103      	str	r1, [sp, #12]
 80022d4:	0c29      	lsrs	r1, r5, #16
 80022d6:	9104      	str	r1, [sp, #16]
 80022d8:	4641      	mov	r1, r8
 80022da:	0409      	lsls	r1, r1, #16
 80022dc:	042d      	lsls	r5, r5, #16
 80022de:	0c09      	lsrs	r1, r1, #16
 80022e0:	4688      	mov	r8, r1
 80022e2:	0029      	movs	r1, r5
 80022e4:	0c25      	lsrs	r5, r4, #16
 80022e6:	0424      	lsls	r4, r4, #16
 80022e8:	4441      	add	r1, r8
 80022ea:	0c24      	lsrs	r4, r4, #16
 80022ec:	9105      	str	r1, [sp, #20]
 80022ee:	0021      	movs	r1, r4
 80022f0:	4341      	muls	r1, r0
 80022f2:	4688      	mov	r8, r1
 80022f4:	0021      	movs	r1, r4
 80022f6:	4379      	muls	r1, r7
 80022f8:	468a      	mov	sl, r1
 80022fa:	4368      	muls	r0, r5
 80022fc:	4641      	mov	r1, r8
 80022fe:	4450      	add	r0, sl
 8002300:	4681      	mov	r9, r0
 8002302:	0c08      	lsrs	r0, r1, #16
 8002304:	4448      	add	r0, r9
 8002306:	436f      	muls	r7, r5
 8002308:	4582      	cmp	sl, r0
 800230a:	d903      	bls.n	8002314 <__aeabi_dmul+0x278>
 800230c:	2180      	movs	r1, #128	; 0x80
 800230e:	0249      	lsls	r1, r1, #9
 8002310:	4689      	mov	r9, r1
 8002312:	444f      	add	r7, r9
 8002314:	0c01      	lsrs	r1, r0, #16
 8002316:	4689      	mov	r9, r1
 8002318:	0039      	movs	r1, r7
 800231a:	4449      	add	r1, r9
 800231c:	9102      	str	r1, [sp, #8]
 800231e:	4641      	mov	r1, r8
 8002320:	040f      	lsls	r7, r1, #16
 8002322:	9904      	ldr	r1, [sp, #16]
 8002324:	0c3f      	lsrs	r7, r7, #16
 8002326:	4688      	mov	r8, r1
 8002328:	0400      	lsls	r0, r0, #16
 800232a:	19c0      	adds	r0, r0, r7
 800232c:	4480      	add	r8, r0
 800232e:	4641      	mov	r1, r8
 8002330:	9104      	str	r1, [sp, #16]
 8002332:	4659      	mov	r1, fp
 8002334:	0c0f      	lsrs	r7, r1, #16
 8002336:	0409      	lsls	r1, r1, #16
 8002338:	0c09      	lsrs	r1, r1, #16
 800233a:	4688      	mov	r8, r1
 800233c:	4359      	muls	r1, r3
 800233e:	468a      	mov	sl, r1
 8002340:	0039      	movs	r1, r7
 8002342:	4351      	muls	r1, r2
 8002344:	4689      	mov	r9, r1
 8002346:	4641      	mov	r1, r8
 8002348:	434a      	muls	r2, r1
 800234a:	4651      	mov	r1, sl
 800234c:	0c09      	lsrs	r1, r1, #16
 800234e:	468b      	mov	fp, r1
 8002350:	437b      	muls	r3, r7
 8002352:	18d2      	adds	r2, r2, r3
 8002354:	445a      	add	r2, fp
 8002356:	4293      	cmp	r3, r2
 8002358:	d903      	bls.n	8002362 <__aeabi_dmul+0x2c6>
 800235a:	2380      	movs	r3, #128	; 0x80
 800235c:	025b      	lsls	r3, r3, #9
 800235e:	469b      	mov	fp, r3
 8002360:	44d9      	add	r9, fp
 8002362:	4651      	mov	r1, sl
 8002364:	0409      	lsls	r1, r1, #16
 8002366:	0c09      	lsrs	r1, r1, #16
 8002368:	468a      	mov	sl, r1
 800236a:	4641      	mov	r1, r8
 800236c:	4361      	muls	r1, r4
 800236e:	437c      	muls	r4, r7
 8002370:	0c13      	lsrs	r3, r2, #16
 8002372:	0412      	lsls	r2, r2, #16
 8002374:	444b      	add	r3, r9
 8002376:	4452      	add	r2, sl
 8002378:	46a1      	mov	r9, r4
 800237a:	468a      	mov	sl, r1
 800237c:	003c      	movs	r4, r7
 800237e:	4641      	mov	r1, r8
 8002380:	436c      	muls	r4, r5
 8002382:	434d      	muls	r5, r1
 8002384:	4651      	mov	r1, sl
 8002386:	444d      	add	r5, r9
 8002388:	0c0f      	lsrs	r7, r1, #16
 800238a:	197d      	adds	r5, r7, r5
 800238c:	45a9      	cmp	r9, r5
 800238e:	d903      	bls.n	8002398 <__aeabi_dmul+0x2fc>
 8002390:	2180      	movs	r1, #128	; 0x80
 8002392:	0249      	lsls	r1, r1, #9
 8002394:	4688      	mov	r8, r1
 8002396:	4444      	add	r4, r8
 8002398:	9f04      	ldr	r7, [sp, #16]
 800239a:	9903      	ldr	r1, [sp, #12]
 800239c:	46b8      	mov	r8, r7
 800239e:	4441      	add	r1, r8
 80023a0:	468b      	mov	fp, r1
 80023a2:	4583      	cmp	fp, r0
 80023a4:	4180      	sbcs	r0, r0
 80023a6:	4241      	negs	r1, r0
 80023a8:	4688      	mov	r8, r1
 80023aa:	4651      	mov	r1, sl
 80023ac:	0408      	lsls	r0, r1, #16
 80023ae:	042f      	lsls	r7, r5, #16
 80023b0:	0c00      	lsrs	r0, r0, #16
 80023b2:	183f      	adds	r7, r7, r0
 80023b4:	4658      	mov	r0, fp
 80023b6:	9902      	ldr	r1, [sp, #8]
 80023b8:	1810      	adds	r0, r2, r0
 80023ba:	4689      	mov	r9, r1
 80023bc:	4290      	cmp	r0, r2
 80023be:	4192      	sbcs	r2, r2
 80023c0:	444f      	add	r7, r9
 80023c2:	46ba      	mov	sl, r7
 80023c4:	4252      	negs	r2, r2
 80023c6:	4699      	mov	r9, r3
 80023c8:	4693      	mov	fp, r2
 80023ca:	44c2      	add	sl, r8
 80023cc:	44d1      	add	r9, sl
 80023ce:	44cb      	add	fp, r9
 80023d0:	428f      	cmp	r7, r1
 80023d2:	41bf      	sbcs	r7, r7
 80023d4:	45c2      	cmp	sl, r8
 80023d6:	4189      	sbcs	r1, r1
 80023d8:	4599      	cmp	r9, r3
 80023da:	419b      	sbcs	r3, r3
 80023dc:	4593      	cmp	fp, r2
 80023de:	4192      	sbcs	r2, r2
 80023e0:	427f      	negs	r7, r7
 80023e2:	4249      	negs	r1, r1
 80023e4:	0c2d      	lsrs	r5, r5, #16
 80023e6:	4252      	negs	r2, r2
 80023e8:	430f      	orrs	r7, r1
 80023ea:	425b      	negs	r3, r3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	197f      	adds	r7, r7, r5
 80023f0:	18ff      	adds	r7, r7, r3
 80023f2:	465b      	mov	r3, fp
 80023f4:	193c      	adds	r4, r7, r4
 80023f6:	0ddb      	lsrs	r3, r3, #23
 80023f8:	9a05      	ldr	r2, [sp, #20]
 80023fa:	0264      	lsls	r4, r4, #9
 80023fc:	431c      	orrs	r4, r3
 80023fe:	0243      	lsls	r3, r0, #9
 8002400:	4313      	orrs	r3, r2
 8002402:	1e5d      	subs	r5, r3, #1
 8002404:	41ab      	sbcs	r3, r5
 8002406:	465a      	mov	r2, fp
 8002408:	0dc0      	lsrs	r0, r0, #23
 800240a:	4303      	orrs	r3, r0
 800240c:	0252      	lsls	r2, r2, #9
 800240e:	4313      	orrs	r3, r2
 8002410:	01e2      	lsls	r2, r4, #7
 8002412:	d556      	bpl.n	80024c2 <__aeabi_dmul+0x426>
 8002414:	2001      	movs	r0, #1
 8002416:	085a      	lsrs	r2, r3, #1
 8002418:	4003      	ands	r3, r0
 800241a:	4313      	orrs	r3, r2
 800241c:	07e2      	lsls	r2, r4, #31
 800241e:	4313      	orrs	r3, r2
 8002420:	0864      	lsrs	r4, r4, #1
 8002422:	485a      	ldr	r0, [pc, #360]	; (800258c <__aeabi_dmul+0x4f0>)
 8002424:	4460      	add	r0, ip
 8002426:	2800      	cmp	r0, #0
 8002428:	dd4d      	ble.n	80024c6 <__aeabi_dmul+0x42a>
 800242a:	075a      	lsls	r2, r3, #29
 800242c:	d009      	beq.n	8002442 <__aeabi_dmul+0x3a6>
 800242e:	220f      	movs	r2, #15
 8002430:	401a      	ands	r2, r3
 8002432:	2a04      	cmp	r2, #4
 8002434:	d005      	beq.n	8002442 <__aeabi_dmul+0x3a6>
 8002436:	1d1a      	adds	r2, r3, #4
 8002438:	429a      	cmp	r2, r3
 800243a:	419b      	sbcs	r3, r3
 800243c:	425b      	negs	r3, r3
 800243e:	18e4      	adds	r4, r4, r3
 8002440:	0013      	movs	r3, r2
 8002442:	01e2      	lsls	r2, r4, #7
 8002444:	d504      	bpl.n	8002450 <__aeabi_dmul+0x3b4>
 8002446:	2080      	movs	r0, #128	; 0x80
 8002448:	4a51      	ldr	r2, [pc, #324]	; (8002590 <__aeabi_dmul+0x4f4>)
 800244a:	00c0      	lsls	r0, r0, #3
 800244c:	4014      	ands	r4, r2
 800244e:	4460      	add	r0, ip
 8002450:	4a50      	ldr	r2, [pc, #320]	; (8002594 <__aeabi_dmul+0x4f8>)
 8002452:	4290      	cmp	r0, r2
 8002454:	dd00      	ble.n	8002458 <__aeabi_dmul+0x3bc>
 8002456:	e6e3      	b.n	8002220 <__aeabi_dmul+0x184>
 8002458:	2501      	movs	r5, #1
 800245a:	08db      	lsrs	r3, r3, #3
 800245c:	0762      	lsls	r2, r4, #29
 800245e:	431a      	orrs	r2, r3
 8002460:	0264      	lsls	r4, r4, #9
 8002462:	9b01      	ldr	r3, [sp, #4]
 8002464:	4691      	mov	r9, r2
 8002466:	0b22      	lsrs	r2, r4, #12
 8002468:	0544      	lsls	r4, r0, #21
 800246a:	0d64      	lsrs	r4, r4, #21
 800246c:	401d      	ands	r5, r3
 800246e:	e67c      	b.n	800216a <__aeabi_dmul+0xce>
 8002470:	2280      	movs	r2, #128	; 0x80
 8002472:	4659      	mov	r1, fp
 8002474:	0312      	lsls	r2, r2, #12
 8002476:	4211      	tst	r1, r2
 8002478:	d008      	beq.n	800248c <__aeabi_dmul+0x3f0>
 800247a:	4214      	tst	r4, r2
 800247c:	d106      	bne.n	800248c <__aeabi_dmul+0x3f0>
 800247e:	4322      	orrs	r2, r4
 8002480:	0312      	lsls	r2, r2, #12
 8002482:	0b12      	lsrs	r2, r2, #12
 8002484:	4645      	mov	r5, r8
 8002486:	4699      	mov	r9, r3
 8002488:	4c43      	ldr	r4, [pc, #268]	; (8002598 <__aeabi_dmul+0x4fc>)
 800248a:	e66e      	b.n	800216a <__aeabi_dmul+0xce>
 800248c:	465b      	mov	r3, fp
 800248e:	431a      	orrs	r2, r3
 8002490:	0312      	lsls	r2, r2, #12
 8002492:	0b12      	lsrs	r2, r2, #12
 8002494:	4c40      	ldr	r4, [pc, #256]	; (8002598 <__aeabi_dmul+0x4fc>)
 8002496:	e668      	b.n	800216a <__aeabi_dmul+0xce>
 8002498:	0003      	movs	r3, r0
 800249a:	4654      	mov	r4, sl
 800249c:	3b28      	subs	r3, #40	; 0x28
 800249e:	409c      	lsls	r4, r3
 80024a0:	2300      	movs	r3, #0
 80024a2:	e6b9      	b.n	8002218 <__aeabi_dmul+0x17c>
 80024a4:	f000 fd3a 	bl	8002f1c <__clzsi2>
 80024a8:	3020      	adds	r0, #32
 80024aa:	e6a6      	b.n	80021fa <__aeabi_dmul+0x15e>
 80024ac:	0003      	movs	r3, r0
 80024ae:	3b28      	subs	r3, #40	; 0x28
 80024b0:	409f      	lsls	r7, r3
 80024b2:	2300      	movs	r3, #0
 80024b4:	46bb      	mov	fp, r7
 80024b6:	4699      	mov	r9, r3
 80024b8:	e68a      	b.n	80021d0 <__aeabi_dmul+0x134>
 80024ba:	f000 fd2f 	bl	8002f1c <__clzsi2>
 80024be:	3020      	adds	r0, #32
 80024c0:	e674      	b.n	80021ac <__aeabi_dmul+0x110>
 80024c2:	46b4      	mov	ip, r6
 80024c4:	e7ad      	b.n	8002422 <__aeabi_dmul+0x386>
 80024c6:	2501      	movs	r5, #1
 80024c8:	1a2a      	subs	r2, r5, r0
 80024ca:	2a38      	cmp	r2, #56	; 0x38
 80024cc:	dd06      	ble.n	80024dc <__aeabi_dmul+0x440>
 80024ce:	9b01      	ldr	r3, [sp, #4]
 80024d0:	2400      	movs	r4, #0
 80024d2:	401d      	ands	r5, r3
 80024d4:	2300      	movs	r3, #0
 80024d6:	2200      	movs	r2, #0
 80024d8:	4699      	mov	r9, r3
 80024da:	e646      	b.n	800216a <__aeabi_dmul+0xce>
 80024dc:	2a1f      	cmp	r2, #31
 80024de:	dc21      	bgt.n	8002524 <__aeabi_dmul+0x488>
 80024e0:	2520      	movs	r5, #32
 80024e2:	0020      	movs	r0, r4
 80024e4:	1aad      	subs	r5, r5, r2
 80024e6:	001e      	movs	r6, r3
 80024e8:	40ab      	lsls	r3, r5
 80024ea:	40a8      	lsls	r0, r5
 80024ec:	40d6      	lsrs	r6, r2
 80024ee:	1e5d      	subs	r5, r3, #1
 80024f0:	41ab      	sbcs	r3, r5
 80024f2:	4330      	orrs	r0, r6
 80024f4:	4318      	orrs	r0, r3
 80024f6:	40d4      	lsrs	r4, r2
 80024f8:	0743      	lsls	r3, r0, #29
 80024fa:	d009      	beq.n	8002510 <__aeabi_dmul+0x474>
 80024fc:	230f      	movs	r3, #15
 80024fe:	4003      	ands	r3, r0
 8002500:	2b04      	cmp	r3, #4
 8002502:	d005      	beq.n	8002510 <__aeabi_dmul+0x474>
 8002504:	0003      	movs	r3, r0
 8002506:	1d18      	adds	r0, r3, #4
 8002508:	4298      	cmp	r0, r3
 800250a:	419b      	sbcs	r3, r3
 800250c:	425b      	negs	r3, r3
 800250e:	18e4      	adds	r4, r4, r3
 8002510:	0223      	lsls	r3, r4, #8
 8002512:	d521      	bpl.n	8002558 <__aeabi_dmul+0x4bc>
 8002514:	2501      	movs	r5, #1
 8002516:	9b01      	ldr	r3, [sp, #4]
 8002518:	2401      	movs	r4, #1
 800251a:	401d      	ands	r5, r3
 800251c:	2300      	movs	r3, #0
 800251e:	2200      	movs	r2, #0
 8002520:	4699      	mov	r9, r3
 8002522:	e622      	b.n	800216a <__aeabi_dmul+0xce>
 8002524:	251f      	movs	r5, #31
 8002526:	0021      	movs	r1, r4
 8002528:	426d      	negs	r5, r5
 800252a:	1a28      	subs	r0, r5, r0
 800252c:	40c1      	lsrs	r1, r0
 800252e:	0008      	movs	r0, r1
 8002530:	2a20      	cmp	r2, #32
 8002532:	d01d      	beq.n	8002570 <__aeabi_dmul+0x4d4>
 8002534:	355f      	adds	r5, #95	; 0x5f
 8002536:	1aaa      	subs	r2, r5, r2
 8002538:	4094      	lsls	r4, r2
 800253a:	4323      	orrs	r3, r4
 800253c:	1e5c      	subs	r4, r3, #1
 800253e:	41a3      	sbcs	r3, r4
 8002540:	2507      	movs	r5, #7
 8002542:	4303      	orrs	r3, r0
 8002544:	401d      	ands	r5, r3
 8002546:	2200      	movs	r2, #0
 8002548:	2d00      	cmp	r5, #0
 800254a:	d009      	beq.n	8002560 <__aeabi_dmul+0x4c4>
 800254c:	220f      	movs	r2, #15
 800254e:	2400      	movs	r4, #0
 8002550:	401a      	ands	r2, r3
 8002552:	0018      	movs	r0, r3
 8002554:	2a04      	cmp	r2, #4
 8002556:	d1d6      	bne.n	8002506 <__aeabi_dmul+0x46a>
 8002558:	0003      	movs	r3, r0
 800255a:	0765      	lsls	r5, r4, #29
 800255c:	0264      	lsls	r4, r4, #9
 800255e:	0b22      	lsrs	r2, r4, #12
 8002560:	08db      	lsrs	r3, r3, #3
 8002562:	432b      	orrs	r3, r5
 8002564:	2501      	movs	r5, #1
 8002566:	4699      	mov	r9, r3
 8002568:	9b01      	ldr	r3, [sp, #4]
 800256a:	2400      	movs	r4, #0
 800256c:	401d      	ands	r5, r3
 800256e:	e5fc      	b.n	800216a <__aeabi_dmul+0xce>
 8002570:	2400      	movs	r4, #0
 8002572:	e7e2      	b.n	800253a <__aeabi_dmul+0x49e>
 8002574:	2280      	movs	r2, #128	; 0x80
 8002576:	2501      	movs	r5, #1
 8002578:	0312      	lsls	r2, r2, #12
 800257a:	4322      	orrs	r2, r4
 800257c:	9901      	ldr	r1, [sp, #4]
 800257e:	0312      	lsls	r2, r2, #12
 8002580:	0b12      	lsrs	r2, r2, #12
 8002582:	400d      	ands	r5, r1
 8002584:	4699      	mov	r9, r3
 8002586:	4c04      	ldr	r4, [pc, #16]	; (8002598 <__aeabi_dmul+0x4fc>)
 8002588:	e5ef      	b.n	800216a <__aeabi_dmul+0xce>
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	000003ff 	.word	0x000003ff
 8002590:	feffffff 	.word	0xfeffffff
 8002594:	000007fe 	.word	0x000007fe
 8002598:	000007ff 	.word	0x000007ff

0800259c <__aeabi_dsub>:
 800259c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800259e:	4646      	mov	r6, r8
 80025a0:	46d6      	mov	lr, sl
 80025a2:	464f      	mov	r7, r9
 80025a4:	030c      	lsls	r4, r1, #12
 80025a6:	b5c0      	push	{r6, r7, lr}
 80025a8:	0fcd      	lsrs	r5, r1, #31
 80025aa:	004e      	lsls	r6, r1, #1
 80025ac:	0a61      	lsrs	r1, r4, #9
 80025ae:	0f44      	lsrs	r4, r0, #29
 80025b0:	430c      	orrs	r4, r1
 80025b2:	00c1      	lsls	r1, r0, #3
 80025b4:	0058      	lsls	r0, r3, #1
 80025b6:	0d40      	lsrs	r0, r0, #21
 80025b8:	4684      	mov	ip, r0
 80025ba:	468a      	mov	sl, r1
 80025bc:	000f      	movs	r7, r1
 80025be:	0319      	lsls	r1, r3, #12
 80025c0:	0f50      	lsrs	r0, r2, #29
 80025c2:	0a49      	lsrs	r1, r1, #9
 80025c4:	4301      	orrs	r1, r0
 80025c6:	48c6      	ldr	r0, [pc, #792]	; (80028e0 <__aeabi_dsub+0x344>)
 80025c8:	0d76      	lsrs	r6, r6, #21
 80025ca:	46a8      	mov	r8, r5
 80025cc:	0fdb      	lsrs	r3, r3, #31
 80025ce:	00d2      	lsls	r2, r2, #3
 80025d0:	4584      	cmp	ip, r0
 80025d2:	d100      	bne.n	80025d6 <__aeabi_dsub+0x3a>
 80025d4:	e0d8      	b.n	8002788 <__aeabi_dsub+0x1ec>
 80025d6:	2001      	movs	r0, #1
 80025d8:	4043      	eors	r3, r0
 80025da:	42ab      	cmp	r3, r5
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dsub+0x44>
 80025de:	e0a6      	b.n	800272e <__aeabi_dsub+0x192>
 80025e0:	4660      	mov	r0, ip
 80025e2:	1a35      	subs	r5, r6, r0
 80025e4:	2d00      	cmp	r5, #0
 80025e6:	dc00      	bgt.n	80025ea <__aeabi_dsub+0x4e>
 80025e8:	e105      	b.n	80027f6 <__aeabi_dsub+0x25a>
 80025ea:	2800      	cmp	r0, #0
 80025ec:	d110      	bne.n	8002610 <__aeabi_dsub+0x74>
 80025ee:	000b      	movs	r3, r1
 80025f0:	4313      	orrs	r3, r2
 80025f2:	d100      	bne.n	80025f6 <__aeabi_dsub+0x5a>
 80025f4:	e0d7      	b.n	80027a6 <__aeabi_dsub+0x20a>
 80025f6:	1e6b      	subs	r3, r5, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d000      	beq.n	80025fe <__aeabi_dsub+0x62>
 80025fc:	e14b      	b.n	8002896 <__aeabi_dsub+0x2fa>
 80025fe:	4653      	mov	r3, sl
 8002600:	1a9f      	subs	r7, r3, r2
 8002602:	45ba      	cmp	sl, r7
 8002604:	4180      	sbcs	r0, r0
 8002606:	1a64      	subs	r4, r4, r1
 8002608:	4240      	negs	r0, r0
 800260a:	1a24      	subs	r4, r4, r0
 800260c:	2601      	movs	r6, #1
 800260e:	e01e      	b.n	800264e <__aeabi_dsub+0xb2>
 8002610:	4bb3      	ldr	r3, [pc, #716]	; (80028e0 <__aeabi_dsub+0x344>)
 8002612:	429e      	cmp	r6, r3
 8002614:	d048      	beq.n	80026a8 <__aeabi_dsub+0x10c>
 8002616:	2380      	movs	r3, #128	; 0x80
 8002618:	041b      	lsls	r3, r3, #16
 800261a:	4319      	orrs	r1, r3
 800261c:	2d38      	cmp	r5, #56	; 0x38
 800261e:	dd00      	ble.n	8002622 <__aeabi_dsub+0x86>
 8002620:	e119      	b.n	8002856 <__aeabi_dsub+0x2ba>
 8002622:	2d1f      	cmp	r5, #31
 8002624:	dd00      	ble.n	8002628 <__aeabi_dsub+0x8c>
 8002626:	e14c      	b.n	80028c2 <__aeabi_dsub+0x326>
 8002628:	2320      	movs	r3, #32
 800262a:	000f      	movs	r7, r1
 800262c:	1b5b      	subs	r3, r3, r5
 800262e:	0010      	movs	r0, r2
 8002630:	409a      	lsls	r2, r3
 8002632:	409f      	lsls	r7, r3
 8002634:	40e8      	lsrs	r0, r5
 8002636:	1e53      	subs	r3, r2, #1
 8002638:	419a      	sbcs	r2, r3
 800263a:	40e9      	lsrs	r1, r5
 800263c:	4307      	orrs	r7, r0
 800263e:	4317      	orrs	r7, r2
 8002640:	4653      	mov	r3, sl
 8002642:	1bdf      	subs	r7, r3, r7
 8002644:	1a61      	subs	r1, r4, r1
 8002646:	45ba      	cmp	sl, r7
 8002648:	41a4      	sbcs	r4, r4
 800264a:	4264      	negs	r4, r4
 800264c:	1b0c      	subs	r4, r1, r4
 800264e:	0223      	lsls	r3, r4, #8
 8002650:	d400      	bmi.n	8002654 <__aeabi_dsub+0xb8>
 8002652:	e0c5      	b.n	80027e0 <__aeabi_dsub+0x244>
 8002654:	0264      	lsls	r4, r4, #9
 8002656:	0a65      	lsrs	r5, r4, #9
 8002658:	2d00      	cmp	r5, #0
 800265a:	d100      	bne.n	800265e <__aeabi_dsub+0xc2>
 800265c:	e0f6      	b.n	800284c <__aeabi_dsub+0x2b0>
 800265e:	0028      	movs	r0, r5
 8002660:	f000 fc5c 	bl	8002f1c <__clzsi2>
 8002664:	0003      	movs	r3, r0
 8002666:	3b08      	subs	r3, #8
 8002668:	2b1f      	cmp	r3, #31
 800266a:	dd00      	ble.n	800266e <__aeabi_dsub+0xd2>
 800266c:	e0e9      	b.n	8002842 <__aeabi_dsub+0x2a6>
 800266e:	2220      	movs	r2, #32
 8002670:	003c      	movs	r4, r7
 8002672:	1ad2      	subs	r2, r2, r3
 8002674:	409d      	lsls	r5, r3
 8002676:	40d4      	lsrs	r4, r2
 8002678:	409f      	lsls	r7, r3
 800267a:	4325      	orrs	r5, r4
 800267c:	429e      	cmp	r6, r3
 800267e:	dd00      	ble.n	8002682 <__aeabi_dsub+0xe6>
 8002680:	e0db      	b.n	800283a <__aeabi_dsub+0x29e>
 8002682:	1b9e      	subs	r6, r3, r6
 8002684:	1c73      	adds	r3, r6, #1
 8002686:	2b1f      	cmp	r3, #31
 8002688:	dd00      	ble.n	800268c <__aeabi_dsub+0xf0>
 800268a:	e10a      	b.n	80028a2 <__aeabi_dsub+0x306>
 800268c:	2220      	movs	r2, #32
 800268e:	0038      	movs	r0, r7
 8002690:	1ad2      	subs	r2, r2, r3
 8002692:	0029      	movs	r1, r5
 8002694:	4097      	lsls	r7, r2
 8002696:	002c      	movs	r4, r5
 8002698:	4091      	lsls	r1, r2
 800269a:	40d8      	lsrs	r0, r3
 800269c:	1e7a      	subs	r2, r7, #1
 800269e:	4197      	sbcs	r7, r2
 80026a0:	40dc      	lsrs	r4, r3
 80026a2:	2600      	movs	r6, #0
 80026a4:	4301      	orrs	r1, r0
 80026a6:	430f      	orrs	r7, r1
 80026a8:	077b      	lsls	r3, r7, #29
 80026aa:	d009      	beq.n	80026c0 <__aeabi_dsub+0x124>
 80026ac:	230f      	movs	r3, #15
 80026ae:	403b      	ands	r3, r7
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	d005      	beq.n	80026c0 <__aeabi_dsub+0x124>
 80026b4:	1d3b      	adds	r3, r7, #4
 80026b6:	42bb      	cmp	r3, r7
 80026b8:	41bf      	sbcs	r7, r7
 80026ba:	427f      	negs	r7, r7
 80026bc:	19e4      	adds	r4, r4, r7
 80026be:	001f      	movs	r7, r3
 80026c0:	0223      	lsls	r3, r4, #8
 80026c2:	d525      	bpl.n	8002710 <__aeabi_dsub+0x174>
 80026c4:	4b86      	ldr	r3, [pc, #536]	; (80028e0 <__aeabi_dsub+0x344>)
 80026c6:	3601      	adds	r6, #1
 80026c8:	429e      	cmp	r6, r3
 80026ca:	d100      	bne.n	80026ce <__aeabi_dsub+0x132>
 80026cc:	e0af      	b.n	800282e <__aeabi_dsub+0x292>
 80026ce:	4b85      	ldr	r3, [pc, #532]	; (80028e4 <__aeabi_dsub+0x348>)
 80026d0:	2501      	movs	r5, #1
 80026d2:	401c      	ands	r4, r3
 80026d4:	4643      	mov	r3, r8
 80026d6:	0762      	lsls	r2, r4, #29
 80026d8:	08ff      	lsrs	r7, r7, #3
 80026da:	0264      	lsls	r4, r4, #9
 80026dc:	0576      	lsls	r6, r6, #21
 80026de:	4317      	orrs	r7, r2
 80026e0:	0b24      	lsrs	r4, r4, #12
 80026e2:	0d76      	lsrs	r6, r6, #21
 80026e4:	401d      	ands	r5, r3
 80026e6:	2100      	movs	r1, #0
 80026e8:	0324      	lsls	r4, r4, #12
 80026ea:	0b23      	lsrs	r3, r4, #12
 80026ec:	0d0c      	lsrs	r4, r1, #20
 80026ee:	4a7e      	ldr	r2, [pc, #504]	; (80028e8 <__aeabi_dsub+0x34c>)
 80026f0:	0524      	lsls	r4, r4, #20
 80026f2:	431c      	orrs	r4, r3
 80026f4:	4014      	ands	r4, r2
 80026f6:	0533      	lsls	r3, r6, #20
 80026f8:	4323      	orrs	r3, r4
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	07ed      	lsls	r5, r5, #31
 80026fe:	085b      	lsrs	r3, r3, #1
 8002700:	432b      	orrs	r3, r5
 8002702:	0038      	movs	r0, r7
 8002704:	0019      	movs	r1, r3
 8002706:	bc1c      	pop	{r2, r3, r4}
 8002708:	4690      	mov	r8, r2
 800270a:	4699      	mov	r9, r3
 800270c:	46a2      	mov	sl, r4
 800270e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002710:	2501      	movs	r5, #1
 8002712:	4643      	mov	r3, r8
 8002714:	0762      	lsls	r2, r4, #29
 8002716:	08ff      	lsrs	r7, r7, #3
 8002718:	4317      	orrs	r7, r2
 800271a:	08e4      	lsrs	r4, r4, #3
 800271c:	401d      	ands	r5, r3
 800271e:	4b70      	ldr	r3, [pc, #448]	; (80028e0 <__aeabi_dsub+0x344>)
 8002720:	429e      	cmp	r6, r3
 8002722:	d036      	beq.n	8002792 <__aeabi_dsub+0x1f6>
 8002724:	0324      	lsls	r4, r4, #12
 8002726:	0576      	lsls	r6, r6, #21
 8002728:	0b24      	lsrs	r4, r4, #12
 800272a:	0d76      	lsrs	r6, r6, #21
 800272c:	e7db      	b.n	80026e6 <__aeabi_dsub+0x14a>
 800272e:	4663      	mov	r3, ip
 8002730:	1af3      	subs	r3, r6, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	dc00      	bgt.n	8002738 <__aeabi_dsub+0x19c>
 8002736:	e094      	b.n	8002862 <__aeabi_dsub+0x2c6>
 8002738:	4660      	mov	r0, ip
 800273a:	2800      	cmp	r0, #0
 800273c:	d035      	beq.n	80027aa <__aeabi_dsub+0x20e>
 800273e:	4868      	ldr	r0, [pc, #416]	; (80028e0 <__aeabi_dsub+0x344>)
 8002740:	4286      	cmp	r6, r0
 8002742:	d0b1      	beq.n	80026a8 <__aeabi_dsub+0x10c>
 8002744:	2780      	movs	r7, #128	; 0x80
 8002746:	043f      	lsls	r7, r7, #16
 8002748:	4339      	orrs	r1, r7
 800274a:	2b38      	cmp	r3, #56	; 0x38
 800274c:	dc00      	bgt.n	8002750 <__aeabi_dsub+0x1b4>
 800274e:	e0fd      	b.n	800294c <__aeabi_dsub+0x3b0>
 8002750:	430a      	orrs	r2, r1
 8002752:	0017      	movs	r7, r2
 8002754:	2100      	movs	r1, #0
 8002756:	1e7a      	subs	r2, r7, #1
 8002758:	4197      	sbcs	r7, r2
 800275a:	4457      	add	r7, sl
 800275c:	4557      	cmp	r7, sl
 800275e:	4180      	sbcs	r0, r0
 8002760:	1909      	adds	r1, r1, r4
 8002762:	4244      	negs	r4, r0
 8002764:	190c      	adds	r4, r1, r4
 8002766:	0223      	lsls	r3, r4, #8
 8002768:	d53a      	bpl.n	80027e0 <__aeabi_dsub+0x244>
 800276a:	4b5d      	ldr	r3, [pc, #372]	; (80028e0 <__aeabi_dsub+0x344>)
 800276c:	3601      	adds	r6, #1
 800276e:	429e      	cmp	r6, r3
 8002770:	d100      	bne.n	8002774 <__aeabi_dsub+0x1d8>
 8002772:	e14b      	b.n	8002a0c <__aeabi_dsub+0x470>
 8002774:	2201      	movs	r2, #1
 8002776:	4b5b      	ldr	r3, [pc, #364]	; (80028e4 <__aeabi_dsub+0x348>)
 8002778:	401c      	ands	r4, r3
 800277a:	087b      	lsrs	r3, r7, #1
 800277c:	4017      	ands	r7, r2
 800277e:	431f      	orrs	r7, r3
 8002780:	07e2      	lsls	r2, r4, #31
 8002782:	4317      	orrs	r7, r2
 8002784:	0864      	lsrs	r4, r4, #1
 8002786:	e78f      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002788:	0008      	movs	r0, r1
 800278a:	4310      	orrs	r0, r2
 800278c:	d000      	beq.n	8002790 <__aeabi_dsub+0x1f4>
 800278e:	e724      	b.n	80025da <__aeabi_dsub+0x3e>
 8002790:	e721      	b.n	80025d6 <__aeabi_dsub+0x3a>
 8002792:	0023      	movs	r3, r4
 8002794:	433b      	orrs	r3, r7
 8002796:	d100      	bne.n	800279a <__aeabi_dsub+0x1fe>
 8002798:	e1b9      	b.n	8002b0e <__aeabi_dsub+0x572>
 800279a:	2280      	movs	r2, #128	; 0x80
 800279c:	0312      	lsls	r2, r2, #12
 800279e:	4314      	orrs	r4, r2
 80027a0:	0324      	lsls	r4, r4, #12
 80027a2:	0b24      	lsrs	r4, r4, #12
 80027a4:	e79f      	b.n	80026e6 <__aeabi_dsub+0x14a>
 80027a6:	002e      	movs	r6, r5
 80027a8:	e77e      	b.n	80026a8 <__aeabi_dsub+0x10c>
 80027aa:	0008      	movs	r0, r1
 80027ac:	4310      	orrs	r0, r2
 80027ae:	d100      	bne.n	80027b2 <__aeabi_dsub+0x216>
 80027b0:	e0ca      	b.n	8002948 <__aeabi_dsub+0x3ac>
 80027b2:	1e58      	subs	r0, r3, #1
 80027b4:	4684      	mov	ip, r0
 80027b6:	2800      	cmp	r0, #0
 80027b8:	d000      	beq.n	80027bc <__aeabi_dsub+0x220>
 80027ba:	e0e7      	b.n	800298c <__aeabi_dsub+0x3f0>
 80027bc:	4452      	add	r2, sl
 80027be:	4552      	cmp	r2, sl
 80027c0:	4180      	sbcs	r0, r0
 80027c2:	1864      	adds	r4, r4, r1
 80027c4:	4240      	negs	r0, r0
 80027c6:	1824      	adds	r4, r4, r0
 80027c8:	0017      	movs	r7, r2
 80027ca:	2601      	movs	r6, #1
 80027cc:	0223      	lsls	r3, r4, #8
 80027ce:	d507      	bpl.n	80027e0 <__aeabi_dsub+0x244>
 80027d0:	2602      	movs	r6, #2
 80027d2:	e7cf      	b.n	8002774 <__aeabi_dsub+0x1d8>
 80027d4:	4664      	mov	r4, ip
 80027d6:	432c      	orrs	r4, r5
 80027d8:	d100      	bne.n	80027dc <__aeabi_dsub+0x240>
 80027da:	e1b3      	b.n	8002b44 <__aeabi_dsub+0x5a8>
 80027dc:	002c      	movs	r4, r5
 80027de:	4667      	mov	r7, ip
 80027e0:	077b      	lsls	r3, r7, #29
 80027e2:	d000      	beq.n	80027e6 <__aeabi_dsub+0x24a>
 80027e4:	e762      	b.n	80026ac <__aeabi_dsub+0x110>
 80027e6:	0763      	lsls	r3, r4, #29
 80027e8:	08ff      	lsrs	r7, r7, #3
 80027ea:	431f      	orrs	r7, r3
 80027ec:	2501      	movs	r5, #1
 80027ee:	4643      	mov	r3, r8
 80027f0:	08e4      	lsrs	r4, r4, #3
 80027f2:	401d      	ands	r5, r3
 80027f4:	e793      	b.n	800271e <__aeabi_dsub+0x182>
 80027f6:	2d00      	cmp	r5, #0
 80027f8:	d178      	bne.n	80028ec <__aeabi_dsub+0x350>
 80027fa:	1c75      	adds	r5, r6, #1
 80027fc:	056d      	lsls	r5, r5, #21
 80027fe:	0d6d      	lsrs	r5, r5, #21
 8002800:	2d01      	cmp	r5, #1
 8002802:	dc00      	bgt.n	8002806 <__aeabi_dsub+0x26a>
 8002804:	e0f2      	b.n	80029ec <__aeabi_dsub+0x450>
 8002806:	4650      	mov	r0, sl
 8002808:	1a80      	subs	r0, r0, r2
 800280a:	4582      	cmp	sl, r0
 800280c:	41bf      	sbcs	r7, r7
 800280e:	1a65      	subs	r5, r4, r1
 8002810:	427f      	negs	r7, r7
 8002812:	1bed      	subs	r5, r5, r7
 8002814:	4684      	mov	ip, r0
 8002816:	0228      	lsls	r0, r5, #8
 8002818:	d400      	bmi.n	800281c <__aeabi_dsub+0x280>
 800281a:	e08c      	b.n	8002936 <__aeabi_dsub+0x39a>
 800281c:	4650      	mov	r0, sl
 800281e:	1a17      	subs	r7, r2, r0
 8002820:	42ba      	cmp	r2, r7
 8002822:	4192      	sbcs	r2, r2
 8002824:	1b0c      	subs	r4, r1, r4
 8002826:	4255      	negs	r5, r2
 8002828:	1b65      	subs	r5, r4, r5
 800282a:	4698      	mov	r8, r3
 800282c:	e714      	b.n	8002658 <__aeabi_dsub+0xbc>
 800282e:	2501      	movs	r5, #1
 8002830:	4643      	mov	r3, r8
 8002832:	2400      	movs	r4, #0
 8002834:	401d      	ands	r5, r3
 8002836:	2700      	movs	r7, #0
 8002838:	e755      	b.n	80026e6 <__aeabi_dsub+0x14a>
 800283a:	4c2a      	ldr	r4, [pc, #168]	; (80028e4 <__aeabi_dsub+0x348>)
 800283c:	1af6      	subs	r6, r6, r3
 800283e:	402c      	ands	r4, r5
 8002840:	e732      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002842:	003d      	movs	r5, r7
 8002844:	3828      	subs	r0, #40	; 0x28
 8002846:	4085      	lsls	r5, r0
 8002848:	2700      	movs	r7, #0
 800284a:	e717      	b.n	800267c <__aeabi_dsub+0xe0>
 800284c:	0038      	movs	r0, r7
 800284e:	f000 fb65 	bl	8002f1c <__clzsi2>
 8002852:	3020      	adds	r0, #32
 8002854:	e706      	b.n	8002664 <__aeabi_dsub+0xc8>
 8002856:	430a      	orrs	r2, r1
 8002858:	0017      	movs	r7, r2
 800285a:	2100      	movs	r1, #0
 800285c:	1e7a      	subs	r2, r7, #1
 800285e:	4197      	sbcs	r7, r2
 8002860:	e6ee      	b.n	8002640 <__aeabi_dsub+0xa4>
 8002862:	2b00      	cmp	r3, #0
 8002864:	d000      	beq.n	8002868 <__aeabi_dsub+0x2cc>
 8002866:	e0e5      	b.n	8002a34 <__aeabi_dsub+0x498>
 8002868:	1c73      	adds	r3, r6, #1
 800286a:	469c      	mov	ip, r3
 800286c:	055b      	lsls	r3, r3, #21
 800286e:	0d5b      	lsrs	r3, r3, #21
 8002870:	2b01      	cmp	r3, #1
 8002872:	dc00      	bgt.n	8002876 <__aeabi_dsub+0x2da>
 8002874:	e09f      	b.n	80029b6 <__aeabi_dsub+0x41a>
 8002876:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <__aeabi_dsub+0x344>)
 8002878:	459c      	cmp	ip, r3
 800287a:	d100      	bne.n	800287e <__aeabi_dsub+0x2e2>
 800287c:	e0c5      	b.n	8002a0a <__aeabi_dsub+0x46e>
 800287e:	4452      	add	r2, sl
 8002880:	4552      	cmp	r2, sl
 8002882:	4180      	sbcs	r0, r0
 8002884:	1864      	adds	r4, r4, r1
 8002886:	4240      	negs	r0, r0
 8002888:	1824      	adds	r4, r4, r0
 800288a:	07e7      	lsls	r7, r4, #31
 800288c:	0852      	lsrs	r2, r2, #1
 800288e:	4317      	orrs	r7, r2
 8002890:	0864      	lsrs	r4, r4, #1
 8002892:	4666      	mov	r6, ip
 8002894:	e708      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002896:	4812      	ldr	r0, [pc, #72]	; (80028e0 <__aeabi_dsub+0x344>)
 8002898:	4285      	cmp	r5, r0
 800289a:	d100      	bne.n	800289e <__aeabi_dsub+0x302>
 800289c:	e085      	b.n	80029aa <__aeabi_dsub+0x40e>
 800289e:	001d      	movs	r5, r3
 80028a0:	e6bc      	b.n	800261c <__aeabi_dsub+0x80>
 80028a2:	0029      	movs	r1, r5
 80028a4:	3e1f      	subs	r6, #31
 80028a6:	40f1      	lsrs	r1, r6
 80028a8:	2b20      	cmp	r3, #32
 80028aa:	d100      	bne.n	80028ae <__aeabi_dsub+0x312>
 80028ac:	e07f      	b.n	80029ae <__aeabi_dsub+0x412>
 80028ae:	2240      	movs	r2, #64	; 0x40
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	409d      	lsls	r5, r3
 80028b4:	432f      	orrs	r7, r5
 80028b6:	1e7d      	subs	r5, r7, #1
 80028b8:	41af      	sbcs	r7, r5
 80028ba:	2400      	movs	r4, #0
 80028bc:	430f      	orrs	r7, r1
 80028be:	2600      	movs	r6, #0
 80028c0:	e78e      	b.n	80027e0 <__aeabi_dsub+0x244>
 80028c2:	002b      	movs	r3, r5
 80028c4:	000f      	movs	r7, r1
 80028c6:	3b20      	subs	r3, #32
 80028c8:	40df      	lsrs	r7, r3
 80028ca:	2d20      	cmp	r5, #32
 80028cc:	d071      	beq.n	80029b2 <__aeabi_dsub+0x416>
 80028ce:	2340      	movs	r3, #64	; 0x40
 80028d0:	1b5d      	subs	r5, r3, r5
 80028d2:	40a9      	lsls	r1, r5
 80028d4:	430a      	orrs	r2, r1
 80028d6:	1e51      	subs	r1, r2, #1
 80028d8:	418a      	sbcs	r2, r1
 80028da:	2100      	movs	r1, #0
 80028dc:	4317      	orrs	r7, r2
 80028de:	e6af      	b.n	8002640 <__aeabi_dsub+0xa4>
 80028e0:	000007ff 	.word	0x000007ff
 80028e4:	ff7fffff 	.word	0xff7fffff
 80028e8:	800fffff 	.word	0x800fffff
 80028ec:	2e00      	cmp	r6, #0
 80028ee:	d03e      	beq.n	800296e <__aeabi_dsub+0x3d2>
 80028f0:	4eb3      	ldr	r6, [pc, #716]	; (8002bc0 <__aeabi_dsub+0x624>)
 80028f2:	45b4      	cmp	ip, r6
 80028f4:	d045      	beq.n	8002982 <__aeabi_dsub+0x3e6>
 80028f6:	2680      	movs	r6, #128	; 0x80
 80028f8:	0436      	lsls	r6, r6, #16
 80028fa:	426d      	negs	r5, r5
 80028fc:	4334      	orrs	r4, r6
 80028fe:	2d38      	cmp	r5, #56	; 0x38
 8002900:	dd00      	ble.n	8002904 <__aeabi_dsub+0x368>
 8002902:	e0a8      	b.n	8002a56 <__aeabi_dsub+0x4ba>
 8002904:	2d1f      	cmp	r5, #31
 8002906:	dd00      	ble.n	800290a <__aeabi_dsub+0x36e>
 8002908:	e11f      	b.n	8002b4a <__aeabi_dsub+0x5ae>
 800290a:	2620      	movs	r6, #32
 800290c:	0027      	movs	r7, r4
 800290e:	4650      	mov	r0, sl
 8002910:	1b76      	subs	r6, r6, r5
 8002912:	40b7      	lsls	r7, r6
 8002914:	40e8      	lsrs	r0, r5
 8002916:	4307      	orrs	r7, r0
 8002918:	4650      	mov	r0, sl
 800291a:	40b0      	lsls	r0, r6
 800291c:	1e46      	subs	r6, r0, #1
 800291e:	41b0      	sbcs	r0, r6
 8002920:	40ec      	lsrs	r4, r5
 8002922:	4338      	orrs	r0, r7
 8002924:	1a17      	subs	r7, r2, r0
 8002926:	42ba      	cmp	r2, r7
 8002928:	4192      	sbcs	r2, r2
 800292a:	1b0c      	subs	r4, r1, r4
 800292c:	4252      	negs	r2, r2
 800292e:	1aa4      	subs	r4, r4, r2
 8002930:	4666      	mov	r6, ip
 8002932:	4698      	mov	r8, r3
 8002934:	e68b      	b.n	800264e <__aeabi_dsub+0xb2>
 8002936:	4664      	mov	r4, ip
 8002938:	4667      	mov	r7, ip
 800293a:	432c      	orrs	r4, r5
 800293c:	d000      	beq.n	8002940 <__aeabi_dsub+0x3a4>
 800293e:	e68b      	b.n	8002658 <__aeabi_dsub+0xbc>
 8002940:	2500      	movs	r5, #0
 8002942:	2600      	movs	r6, #0
 8002944:	2700      	movs	r7, #0
 8002946:	e6ea      	b.n	800271e <__aeabi_dsub+0x182>
 8002948:	001e      	movs	r6, r3
 800294a:	e6ad      	b.n	80026a8 <__aeabi_dsub+0x10c>
 800294c:	2b1f      	cmp	r3, #31
 800294e:	dc60      	bgt.n	8002a12 <__aeabi_dsub+0x476>
 8002950:	2720      	movs	r7, #32
 8002952:	1af8      	subs	r0, r7, r3
 8002954:	000f      	movs	r7, r1
 8002956:	4684      	mov	ip, r0
 8002958:	4087      	lsls	r7, r0
 800295a:	0010      	movs	r0, r2
 800295c:	40d8      	lsrs	r0, r3
 800295e:	4307      	orrs	r7, r0
 8002960:	4660      	mov	r0, ip
 8002962:	4082      	lsls	r2, r0
 8002964:	1e50      	subs	r0, r2, #1
 8002966:	4182      	sbcs	r2, r0
 8002968:	40d9      	lsrs	r1, r3
 800296a:	4317      	orrs	r7, r2
 800296c:	e6f5      	b.n	800275a <__aeabi_dsub+0x1be>
 800296e:	0026      	movs	r6, r4
 8002970:	4650      	mov	r0, sl
 8002972:	4306      	orrs	r6, r0
 8002974:	d005      	beq.n	8002982 <__aeabi_dsub+0x3e6>
 8002976:	43ed      	mvns	r5, r5
 8002978:	2d00      	cmp	r5, #0
 800297a:	d0d3      	beq.n	8002924 <__aeabi_dsub+0x388>
 800297c:	4e90      	ldr	r6, [pc, #576]	; (8002bc0 <__aeabi_dsub+0x624>)
 800297e:	45b4      	cmp	ip, r6
 8002980:	d1bd      	bne.n	80028fe <__aeabi_dsub+0x362>
 8002982:	000c      	movs	r4, r1
 8002984:	0017      	movs	r7, r2
 8002986:	4666      	mov	r6, ip
 8002988:	4698      	mov	r8, r3
 800298a:	e68d      	b.n	80026a8 <__aeabi_dsub+0x10c>
 800298c:	488c      	ldr	r0, [pc, #560]	; (8002bc0 <__aeabi_dsub+0x624>)
 800298e:	4283      	cmp	r3, r0
 8002990:	d00b      	beq.n	80029aa <__aeabi_dsub+0x40e>
 8002992:	4663      	mov	r3, ip
 8002994:	e6d9      	b.n	800274a <__aeabi_dsub+0x1ae>
 8002996:	2d00      	cmp	r5, #0
 8002998:	d000      	beq.n	800299c <__aeabi_dsub+0x400>
 800299a:	e096      	b.n	8002aca <__aeabi_dsub+0x52e>
 800299c:	0008      	movs	r0, r1
 800299e:	4310      	orrs	r0, r2
 80029a0:	d100      	bne.n	80029a4 <__aeabi_dsub+0x408>
 80029a2:	e0e2      	b.n	8002b6a <__aeabi_dsub+0x5ce>
 80029a4:	000c      	movs	r4, r1
 80029a6:	0017      	movs	r7, r2
 80029a8:	4698      	mov	r8, r3
 80029aa:	4e85      	ldr	r6, [pc, #532]	; (8002bc0 <__aeabi_dsub+0x624>)
 80029ac:	e67c      	b.n	80026a8 <__aeabi_dsub+0x10c>
 80029ae:	2500      	movs	r5, #0
 80029b0:	e780      	b.n	80028b4 <__aeabi_dsub+0x318>
 80029b2:	2100      	movs	r1, #0
 80029b4:	e78e      	b.n	80028d4 <__aeabi_dsub+0x338>
 80029b6:	0023      	movs	r3, r4
 80029b8:	4650      	mov	r0, sl
 80029ba:	4303      	orrs	r3, r0
 80029bc:	2e00      	cmp	r6, #0
 80029be:	d000      	beq.n	80029c2 <__aeabi_dsub+0x426>
 80029c0:	e0a8      	b.n	8002b14 <__aeabi_dsub+0x578>
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d100      	bne.n	80029c8 <__aeabi_dsub+0x42c>
 80029c6:	e0de      	b.n	8002b86 <__aeabi_dsub+0x5ea>
 80029c8:	000b      	movs	r3, r1
 80029ca:	4313      	orrs	r3, r2
 80029cc:	d100      	bne.n	80029d0 <__aeabi_dsub+0x434>
 80029ce:	e66b      	b.n	80026a8 <__aeabi_dsub+0x10c>
 80029d0:	4452      	add	r2, sl
 80029d2:	4552      	cmp	r2, sl
 80029d4:	4180      	sbcs	r0, r0
 80029d6:	1864      	adds	r4, r4, r1
 80029d8:	4240      	negs	r0, r0
 80029da:	1824      	adds	r4, r4, r0
 80029dc:	0017      	movs	r7, r2
 80029de:	0223      	lsls	r3, r4, #8
 80029e0:	d400      	bmi.n	80029e4 <__aeabi_dsub+0x448>
 80029e2:	e6fd      	b.n	80027e0 <__aeabi_dsub+0x244>
 80029e4:	4b77      	ldr	r3, [pc, #476]	; (8002bc4 <__aeabi_dsub+0x628>)
 80029e6:	4666      	mov	r6, ip
 80029e8:	401c      	ands	r4, r3
 80029ea:	e65d      	b.n	80026a8 <__aeabi_dsub+0x10c>
 80029ec:	0025      	movs	r5, r4
 80029ee:	4650      	mov	r0, sl
 80029f0:	4305      	orrs	r5, r0
 80029f2:	2e00      	cmp	r6, #0
 80029f4:	d1cf      	bne.n	8002996 <__aeabi_dsub+0x3fa>
 80029f6:	2d00      	cmp	r5, #0
 80029f8:	d14f      	bne.n	8002a9a <__aeabi_dsub+0x4fe>
 80029fa:	000c      	movs	r4, r1
 80029fc:	4314      	orrs	r4, r2
 80029fe:	d100      	bne.n	8002a02 <__aeabi_dsub+0x466>
 8002a00:	e0a0      	b.n	8002b44 <__aeabi_dsub+0x5a8>
 8002a02:	000c      	movs	r4, r1
 8002a04:	0017      	movs	r7, r2
 8002a06:	4698      	mov	r8, r3
 8002a08:	e64e      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002a0a:	4666      	mov	r6, ip
 8002a0c:	2400      	movs	r4, #0
 8002a0e:	2700      	movs	r7, #0
 8002a10:	e685      	b.n	800271e <__aeabi_dsub+0x182>
 8002a12:	001f      	movs	r7, r3
 8002a14:	0008      	movs	r0, r1
 8002a16:	3f20      	subs	r7, #32
 8002a18:	40f8      	lsrs	r0, r7
 8002a1a:	0007      	movs	r7, r0
 8002a1c:	2b20      	cmp	r3, #32
 8002a1e:	d100      	bne.n	8002a22 <__aeabi_dsub+0x486>
 8002a20:	e08e      	b.n	8002b40 <__aeabi_dsub+0x5a4>
 8002a22:	2040      	movs	r0, #64	; 0x40
 8002a24:	1ac3      	subs	r3, r0, r3
 8002a26:	4099      	lsls	r1, r3
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	1e51      	subs	r1, r2, #1
 8002a2c:	418a      	sbcs	r2, r1
 8002a2e:	2100      	movs	r1, #0
 8002a30:	4317      	orrs	r7, r2
 8002a32:	e692      	b.n	800275a <__aeabi_dsub+0x1be>
 8002a34:	2e00      	cmp	r6, #0
 8002a36:	d114      	bne.n	8002a62 <__aeabi_dsub+0x4c6>
 8002a38:	0026      	movs	r6, r4
 8002a3a:	4650      	mov	r0, sl
 8002a3c:	4306      	orrs	r6, r0
 8002a3e:	d062      	beq.n	8002b06 <__aeabi_dsub+0x56a>
 8002a40:	43db      	mvns	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d15c      	bne.n	8002b00 <__aeabi_dsub+0x564>
 8002a46:	1887      	adds	r7, r0, r2
 8002a48:	4297      	cmp	r7, r2
 8002a4a:	4192      	sbcs	r2, r2
 8002a4c:	1864      	adds	r4, r4, r1
 8002a4e:	4252      	negs	r2, r2
 8002a50:	18a4      	adds	r4, r4, r2
 8002a52:	4666      	mov	r6, ip
 8002a54:	e687      	b.n	8002766 <__aeabi_dsub+0x1ca>
 8002a56:	4650      	mov	r0, sl
 8002a58:	4320      	orrs	r0, r4
 8002a5a:	1e44      	subs	r4, r0, #1
 8002a5c:	41a0      	sbcs	r0, r4
 8002a5e:	2400      	movs	r4, #0
 8002a60:	e760      	b.n	8002924 <__aeabi_dsub+0x388>
 8002a62:	4e57      	ldr	r6, [pc, #348]	; (8002bc0 <__aeabi_dsub+0x624>)
 8002a64:	45b4      	cmp	ip, r6
 8002a66:	d04e      	beq.n	8002b06 <__aeabi_dsub+0x56a>
 8002a68:	2680      	movs	r6, #128	; 0x80
 8002a6a:	0436      	lsls	r6, r6, #16
 8002a6c:	425b      	negs	r3, r3
 8002a6e:	4334      	orrs	r4, r6
 8002a70:	2b38      	cmp	r3, #56	; 0x38
 8002a72:	dd00      	ble.n	8002a76 <__aeabi_dsub+0x4da>
 8002a74:	e07f      	b.n	8002b76 <__aeabi_dsub+0x5da>
 8002a76:	2b1f      	cmp	r3, #31
 8002a78:	dd00      	ble.n	8002a7c <__aeabi_dsub+0x4e0>
 8002a7a:	e08b      	b.n	8002b94 <__aeabi_dsub+0x5f8>
 8002a7c:	2620      	movs	r6, #32
 8002a7e:	0027      	movs	r7, r4
 8002a80:	4650      	mov	r0, sl
 8002a82:	1af6      	subs	r6, r6, r3
 8002a84:	40b7      	lsls	r7, r6
 8002a86:	40d8      	lsrs	r0, r3
 8002a88:	4307      	orrs	r7, r0
 8002a8a:	4650      	mov	r0, sl
 8002a8c:	40b0      	lsls	r0, r6
 8002a8e:	1e46      	subs	r6, r0, #1
 8002a90:	41b0      	sbcs	r0, r6
 8002a92:	4307      	orrs	r7, r0
 8002a94:	40dc      	lsrs	r4, r3
 8002a96:	18bf      	adds	r7, r7, r2
 8002a98:	e7d6      	b.n	8002a48 <__aeabi_dsub+0x4ac>
 8002a9a:	000d      	movs	r5, r1
 8002a9c:	4315      	orrs	r5, r2
 8002a9e:	d100      	bne.n	8002aa2 <__aeabi_dsub+0x506>
 8002aa0:	e602      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002aa2:	4650      	mov	r0, sl
 8002aa4:	1a80      	subs	r0, r0, r2
 8002aa6:	4582      	cmp	sl, r0
 8002aa8:	41bf      	sbcs	r7, r7
 8002aaa:	1a65      	subs	r5, r4, r1
 8002aac:	427f      	negs	r7, r7
 8002aae:	1bed      	subs	r5, r5, r7
 8002ab0:	4684      	mov	ip, r0
 8002ab2:	0228      	lsls	r0, r5, #8
 8002ab4:	d400      	bmi.n	8002ab8 <__aeabi_dsub+0x51c>
 8002ab6:	e68d      	b.n	80027d4 <__aeabi_dsub+0x238>
 8002ab8:	4650      	mov	r0, sl
 8002aba:	1a17      	subs	r7, r2, r0
 8002abc:	42ba      	cmp	r2, r7
 8002abe:	4192      	sbcs	r2, r2
 8002ac0:	1b0c      	subs	r4, r1, r4
 8002ac2:	4252      	negs	r2, r2
 8002ac4:	1aa4      	subs	r4, r4, r2
 8002ac6:	4698      	mov	r8, r3
 8002ac8:	e5ee      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002aca:	000d      	movs	r5, r1
 8002acc:	4315      	orrs	r5, r2
 8002ace:	d100      	bne.n	8002ad2 <__aeabi_dsub+0x536>
 8002ad0:	e76b      	b.n	80029aa <__aeabi_dsub+0x40e>
 8002ad2:	4650      	mov	r0, sl
 8002ad4:	0767      	lsls	r7, r4, #29
 8002ad6:	08c0      	lsrs	r0, r0, #3
 8002ad8:	4307      	orrs	r7, r0
 8002ada:	2080      	movs	r0, #128	; 0x80
 8002adc:	08e4      	lsrs	r4, r4, #3
 8002ade:	0300      	lsls	r0, r0, #12
 8002ae0:	4204      	tst	r4, r0
 8002ae2:	d007      	beq.n	8002af4 <__aeabi_dsub+0x558>
 8002ae4:	08cd      	lsrs	r5, r1, #3
 8002ae6:	4205      	tst	r5, r0
 8002ae8:	d104      	bne.n	8002af4 <__aeabi_dsub+0x558>
 8002aea:	002c      	movs	r4, r5
 8002aec:	4698      	mov	r8, r3
 8002aee:	08d7      	lsrs	r7, r2, #3
 8002af0:	0749      	lsls	r1, r1, #29
 8002af2:	430f      	orrs	r7, r1
 8002af4:	0f7b      	lsrs	r3, r7, #29
 8002af6:	00e4      	lsls	r4, r4, #3
 8002af8:	431c      	orrs	r4, r3
 8002afa:	00ff      	lsls	r7, r7, #3
 8002afc:	4e30      	ldr	r6, [pc, #192]	; (8002bc0 <__aeabi_dsub+0x624>)
 8002afe:	e5d3      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002b00:	4e2f      	ldr	r6, [pc, #188]	; (8002bc0 <__aeabi_dsub+0x624>)
 8002b02:	45b4      	cmp	ip, r6
 8002b04:	d1b4      	bne.n	8002a70 <__aeabi_dsub+0x4d4>
 8002b06:	000c      	movs	r4, r1
 8002b08:	0017      	movs	r7, r2
 8002b0a:	4666      	mov	r6, ip
 8002b0c:	e5cc      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002b0e:	2700      	movs	r7, #0
 8002b10:	2400      	movs	r4, #0
 8002b12:	e5e8      	b.n	80026e6 <__aeabi_dsub+0x14a>
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d039      	beq.n	8002b8c <__aeabi_dsub+0x5f0>
 8002b18:	000b      	movs	r3, r1
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	d100      	bne.n	8002b20 <__aeabi_dsub+0x584>
 8002b1e:	e744      	b.n	80029aa <__aeabi_dsub+0x40e>
 8002b20:	08c0      	lsrs	r0, r0, #3
 8002b22:	0767      	lsls	r7, r4, #29
 8002b24:	4307      	orrs	r7, r0
 8002b26:	2080      	movs	r0, #128	; 0x80
 8002b28:	08e4      	lsrs	r4, r4, #3
 8002b2a:	0300      	lsls	r0, r0, #12
 8002b2c:	4204      	tst	r4, r0
 8002b2e:	d0e1      	beq.n	8002af4 <__aeabi_dsub+0x558>
 8002b30:	08cb      	lsrs	r3, r1, #3
 8002b32:	4203      	tst	r3, r0
 8002b34:	d1de      	bne.n	8002af4 <__aeabi_dsub+0x558>
 8002b36:	08d7      	lsrs	r7, r2, #3
 8002b38:	0749      	lsls	r1, r1, #29
 8002b3a:	430f      	orrs	r7, r1
 8002b3c:	001c      	movs	r4, r3
 8002b3e:	e7d9      	b.n	8002af4 <__aeabi_dsub+0x558>
 8002b40:	2100      	movs	r1, #0
 8002b42:	e771      	b.n	8002a28 <__aeabi_dsub+0x48c>
 8002b44:	2500      	movs	r5, #0
 8002b46:	2700      	movs	r7, #0
 8002b48:	e5e9      	b.n	800271e <__aeabi_dsub+0x182>
 8002b4a:	002e      	movs	r6, r5
 8002b4c:	0027      	movs	r7, r4
 8002b4e:	3e20      	subs	r6, #32
 8002b50:	40f7      	lsrs	r7, r6
 8002b52:	2d20      	cmp	r5, #32
 8002b54:	d02f      	beq.n	8002bb6 <__aeabi_dsub+0x61a>
 8002b56:	2640      	movs	r6, #64	; 0x40
 8002b58:	1b75      	subs	r5, r6, r5
 8002b5a:	40ac      	lsls	r4, r5
 8002b5c:	4650      	mov	r0, sl
 8002b5e:	4320      	orrs	r0, r4
 8002b60:	1e44      	subs	r4, r0, #1
 8002b62:	41a0      	sbcs	r0, r4
 8002b64:	2400      	movs	r4, #0
 8002b66:	4338      	orrs	r0, r7
 8002b68:	e6dc      	b.n	8002924 <__aeabi_dsub+0x388>
 8002b6a:	2480      	movs	r4, #128	; 0x80
 8002b6c:	2500      	movs	r5, #0
 8002b6e:	0324      	lsls	r4, r4, #12
 8002b70:	4e13      	ldr	r6, [pc, #76]	; (8002bc0 <__aeabi_dsub+0x624>)
 8002b72:	2700      	movs	r7, #0
 8002b74:	e5d3      	b.n	800271e <__aeabi_dsub+0x182>
 8002b76:	4650      	mov	r0, sl
 8002b78:	4320      	orrs	r0, r4
 8002b7a:	0007      	movs	r7, r0
 8002b7c:	1e78      	subs	r0, r7, #1
 8002b7e:	4187      	sbcs	r7, r0
 8002b80:	2400      	movs	r4, #0
 8002b82:	18bf      	adds	r7, r7, r2
 8002b84:	e760      	b.n	8002a48 <__aeabi_dsub+0x4ac>
 8002b86:	000c      	movs	r4, r1
 8002b88:	0017      	movs	r7, r2
 8002b8a:	e58d      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002b8c:	000c      	movs	r4, r1
 8002b8e:	0017      	movs	r7, r2
 8002b90:	4e0b      	ldr	r6, [pc, #44]	; (8002bc0 <__aeabi_dsub+0x624>)
 8002b92:	e589      	b.n	80026a8 <__aeabi_dsub+0x10c>
 8002b94:	001e      	movs	r6, r3
 8002b96:	0027      	movs	r7, r4
 8002b98:	3e20      	subs	r6, #32
 8002b9a:	40f7      	lsrs	r7, r6
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d00c      	beq.n	8002bba <__aeabi_dsub+0x61e>
 8002ba0:	2640      	movs	r6, #64	; 0x40
 8002ba2:	1af3      	subs	r3, r6, r3
 8002ba4:	409c      	lsls	r4, r3
 8002ba6:	4650      	mov	r0, sl
 8002ba8:	4320      	orrs	r0, r4
 8002baa:	1e44      	subs	r4, r0, #1
 8002bac:	41a0      	sbcs	r0, r4
 8002bae:	4307      	orrs	r7, r0
 8002bb0:	2400      	movs	r4, #0
 8002bb2:	18bf      	adds	r7, r7, r2
 8002bb4:	e748      	b.n	8002a48 <__aeabi_dsub+0x4ac>
 8002bb6:	2400      	movs	r4, #0
 8002bb8:	e7d0      	b.n	8002b5c <__aeabi_dsub+0x5c0>
 8002bba:	2400      	movs	r4, #0
 8002bbc:	e7f3      	b.n	8002ba6 <__aeabi_dsub+0x60a>
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	000007ff 	.word	0x000007ff
 8002bc4:	ff7fffff 	.word	0xff7fffff

08002bc8 <__aeabi_dcmpun>:
 8002bc8:	b570      	push	{r4, r5, r6, lr}
 8002bca:	4e0e      	ldr	r6, [pc, #56]	; (8002c04 <__aeabi_dcmpun+0x3c>)
 8002bcc:	030d      	lsls	r5, r1, #12
 8002bce:	031c      	lsls	r4, r3, #12
 8002bd0:	0049      	lsls	r1, r1, #1
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	0b2d      	lsrs	r5, r5, #12
 8002bd6:	0d49      	lsrs	r1, r1, #21
 8002bd8:	0b24      	lsrs	r4, r4, #12
 8002bda:	0d5b      	lsrs	r3, r3, #21
 8002bdc:	42b1      	cmp	r1, r6
 8002bde:	d004      	beq.n	8002bea <__aeabi_dcmpun+0x22>
 8002be0:	4908      	ldr	r1, [pc, #32]	; (8002c04 <__aeabi_dcmpun+0x3c>)
 8002be2:	2000      	movs	r0, #0
 8002be4:	428b      	cmp	r3, r1
 8002be6:	d008      	beq.n	8002bfa <__aeabi_dcmpun+0x32>
 8002be8:	bd70      	pop	{r4, r5, r6, pc}
 8002bea:	4305      	orrs	r5, r0
 8002bec:	2001      	movs	r0, #1
 8002bee:	2d00      	cmp	r5, #0
 8002bf0:	d1fa      	bne.n	8002be8 <__aeabi_dcmpun+0x20>
 8002bf2:	4904      	ldr	r1, [pc, #16]	; (8002c04 <__aeabi_dcmpun+0x3c>)
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	428b      	cmp	r3, r1
 8002bf8:	d1f6      	bne.n	8002be8 <__aeabi_dcmpun+0x20>
 8002bfa:	4314      	orrs	r4, r2
 8002bfc:	0020      	movs	r0, r4
 8002bfe:	1e44      	subs	r4, r0, #1
 8002c00:	41a0      	sbcs	r0, r4
 8002c02:	e7f1      	b.n	8002be8 <__aeabi_dcmpun+0x20>
 8002c04:	000007ff 	.word	0x000007ff

08002c08 <__aeabi_d2iz>:
 8002c08:	b530      	push	{r4, r5, lr}
 8002c0a:	4d13      	ldr	r5, [pc, #76]	; (8002c58 <__aeabi_d2iz+0x50>)
 8002c0c:	030a      	lsls	r2, r1, #12
 8002c0e:	004b      	lsls	r3, r1, #1
 8002c10:	0b12      	lsrs	r2, r2, #12
 8002c12:	0d5b      	lsrs	r3, r3, #21
 8002c14:	0fc9      	lsrs	r1, r1, #31
 8002c16:	2400      	movs	r4, #0
 8002c18:	42ab      	cmp	r3, r5
 8002c1a:	dd10      	ble.n	8002c3e <__aeabi_d2iz+0x36>
 8002c1c:	4c0f      	ldr	r4, [pc, #60]	; (8002c5c <__aeabi_d2iz+0x54>)
 8002c1e:	42a3      	cmp	r3, r4
 8002c20:	dc0f      	bgt.n	8002c42 <__aeabi_d2iz+0x3a>
 8002c22:	2480      	movs	r4, #128	; 0x80
 8002c24:	4d0e      	ldr	r5, [pc, #56]	; (8002c60 <__aeabi_d2iz+0x58>)
 8002c26:	0364      	lsls	r4, r4, #13
 8002c28:	4322      	orrs	r2, r4
 8002c2a:	1aed      	subs	r5, r5, r3
 8002c2c:	2d1f      	cmp	r5, #31
 8002c2e:	dd0b      	ble.n	8002c48 <__aeabi_d2iz+0x40>
 8002c30:	480c      	ldr	r0, [pc, #48]	; (8002c64 <__aeabi_d2iz+0x5c>)
 8002c32:	1ac3      	subs	r3, r0, r3
 8002c34:	40da      	lsrs	r2, r3
 8002c36:	4254      	negs	r4, r2
 8002c38:	2900      	cmp	r1, #0
 8002c3a:	d100      	bne.n	8002c3e <__aeabi_d2iz+0x36>
 8002c3c:	0014      	movs	r4, r2
 8002c3e:	0020      	movs	r0, r4
 8002c40:	bd30      	pop	{r4, r5, pc}
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <__aeabi_d2iz+0x60>)
 8002c44:	18cc      	adds	r4, r1, r3
 8002c46:	e7fa      	b.n	8002c3e <__aeabi_d2iz+0x36>
 8002c48:	4c08      	ldr	r4, [pc, #32]	; (8002c6c <__aeabi_d2iz+0x64>)
 8002c4a:	40e8      	lsrs	r0, r5
 8002c4c:	46a4      	mov	ip, r4
 8002c4e:	4463      	add	r3, ip
 8002c50:	409a      	lsls	r2, r3
 8002c52:	4302      	orrs	r2, r0
 8002c54:	e7ef      	b.n	8002c36 <__aeabi_d2iz+0x2e>
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	000003fe 	.word	0x000003fe
 8002c5c:	0000041d 	.word	0x0000041d
 8002c60:	00000433 	.word	0x00000433
 8002c64:	00000413 	.word	0x00000413
 8002c68:	7fffffff 	.word	0x7fffffff
 8002c6c:	fffffbed 	.word	0xfffffbed

08002c70 <__aeabi_i2d>:
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	2800      	cmp	r0, #0
 8002c74:	d030      	beq.n	8002cd8 <__aeabi_i2d+0x68>
 8002c76:	17c3      	asrs	r3, r0, #31
 8002c78:	18c4      	adds	r4, r0, r3
 8002c7a:	405c      	eors	r4, r3
 8002c7c:	0fc5      	lsrs	r5, r0, #31
 8002c7e:	0020      	movs	r0, r4
 8002c80:	f000 f94c 	bl	8002f1c <__clzsi2>
 8002c84:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <__aeabi_i2d+0x74>)
 8002c86:	4a18      	ldr	r2, [pc, #96]	; (8002ce8 <__aeabi_i2d+0x78>)
 8002c88:	1a1b      	subs	r3, r3, r0
 8002c8a:	1ad2      	subs	r2, r2, r3
 8002c8c:	2a1f      	cmp	r2, #31
 8002c8e:	dd18      	ble.n	8002cc2 <__aeabi_i2d+0x52>
 8002c90:	4a16      	ldr	r2, [pc, #88]	; (8002cec <__aeabi_i2d+0x7c>)
 8002c92:	1ad2      	subs	r2, r2, r3
 8002c94:	4094      	lsls	r4, r2
 8002c96:	2200      	movs	r2, #0
 8002c98:	0324      	lsls	r4, r4, #12
 8002c9a:	055b      	lsls	r3, r3, #21
 8002c9c:	0b24      	lsrs	r4, r4, #12
 8002c9e:	0d5b      	lsrs	r3, r3, #21
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	0010      	movs	r0, r2
 8002ca4:	0324      	lsls	r4, r4, #12
 8002ca6:	0d0a      	lsrs	r2, r1, #20
 8002ca8:	0b24      	lsrs	r4, r4, #12
 8002caa:	0512      	lsls	r2, r2, #20
 8002cac:	4322      	orrs	r2, r4
 8002cae:	4c10      	ldr	r4, [pc, #64]	; (8002cf0 <__aeabi_i2d+0x80>)
 8002cb0:	051b      	lsls	r3, r3, #20
 8002cb2:	4022      	ands	r2, r4
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	07ed      	lsls	r5, r5, #31
 8002cba:	085b      	lsrs	r3, r3, #1
 8002cbc:	432b      	orrs	r3, r5
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	bd70      	pop	{r4, r5, r6, pc}
 8002cc2:	0021      	movs	r1, r4
 8002cc4:	4091      	lsls	r1, r2
 8002cc6:	000a      	movs	r2, r1
 8002cc8:	210b      	movs	r1, #11
 8002cca:	1a08      	subs	r0, r1, r0
 8002ccc:	40c4      	lsrs	r4, r0
 8002cce:	055b      	lsls	r3, r3, #21
 8002cd0:	0324      	lsls	r4, r4, #12
 8002cd2:	0b24      	lsrs	r4, r4, #12
 8002cd4:	0d5b      	lsrs	r3, r3, #21
 8002cd6:	e7e3      	b.n	8002ca0 <__aeabi_i2d+0x30>
 8002cd8:	2500      	movs	r5, #0
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2400      	movs	r4, #0
 8002cde:	2200      	movs	r2, #0
 8002ce0:	e7de      	b.n	8002ca0 <__aeabi_i2d+0x30>
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	0000041e 	.word	0x0000041e
 8002ce8:	00000433 	.word	0x00000433
 8002cec:	00000413 	.word	0x00000413
 8002cf0:	800fffff 	.word	0x800fffff

08002cf4 <__aeabi_ui2d>:
 8002cf4:	b510      	push	{r4, lr}
 8002cf6:	1e04      	subs	r4, r0, #0
 8002cf8:	d028      	beq.n	8002d4c <__aeabi_ui2d+0x58>
 8002cfa:	f000 f90f 	bl	8002f1c <__clzsi2>
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <__aeabi_ui2d+0x60>)
 8002d00:	4a15      	ldr	r2, [pc, #84]	; (8002d58 <__aeabi_ui2d+0x64>)
 8002d02:	1a1b      	subs	r3, r3, r0
 8002d04:	1ad2      	subs	r2, r2, r3
 8002d06:	2a1f      	cmp	r2, #31
 8002d08:	dd15      	ble.n	8002d36 <__aeabi_ui2d+0x42>
 8002d0a:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <__aeabi_ui2d+0x68>)
 8002d0c:	1ad2      	subs	r2, r2, r3
 8002d0e:	4094      	lsls	r4, r2
 8002d10:	2200      	movs	r2, #0
 8002d12:	0324      	lsls	r4, r4, #12
 8002d14:	055b      	lsls	r3, r3, #21
 8002d16:	0b24      	lsrs	r4, r4, #12
 8002d18:	0d5b      	lsrs	r3, r3, #21
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	0010      	movs	r0, r2
 8002d1e:	0324      	lsls	r4, r4, #12
 8002d20:	0d0a      	lsrs	r2, r1, #20
 8002d22:	0b24      	lsrs	r4, r4, #12
 8002d24:	0512      	lsls	r2, r2, #20
 8002d26:	4322      	orrs	r2, r4
 8002d28:	4c0d      	ldr	r4, [pc, #52]	; (8002d60 <__aeabi_ui2d+0x6c>)
 8002d2a:	051b      	lsls	r3, r3, #20
 8002d2c:	4022      	ands	r2, r4
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	0859      	lsrs	r1, r3, #1
 8002d34:	bd10      	pop	{r4, pc}
 8002d36:	0021      	movs	r1, r4
 8002d38:	4091      	lsls	r1, r2
 8002d3a:	000a      	movs	r2, r1
 8002d3c:	210b      	movs	r1, #11
 8002d3e:	1a08      	subs	r0, r1, r0
 8002d40:	40c4      	lsrs	r4, r0
 8002d42:	055b      	lsls	r3, r3, #21
 8002d44:	0324      	lsls	r4, r4, #12
 8002d46:	0b24      	lsrs	r4, r4, #12
 8002d48:	0d5b      	lsrs	r3, r3, #21
 8002d4a:	e7e6      	b.n	8002d1a <__aeabi_ui2d+0x26>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	2400      	movs	r4, #0
 8002d50:	2200      	movs	r2, #0
 8002d52:	e7e2      	b.n	8002d1a <__aeabi_ui2d+0x26>
 8002d54:	0000041e 	.word	0x0000041e
 8002d58:	00000433 	.word	0x00000433
 8002d5c:	00000413 	.word	0x00000413
 8002d60:	800fffff 	.word	0x800fffff

08002d64 <__aeabi_f2d>:
 8002d64:	0041      	lsls	r1, r0, #1
 8002d66:	0e09      	lsrs	r1, r1, #24
 8002d68:	1c4b      	adds	r3, r1, #1
 8002d6a:	b570      	push	{r4, r5, r6, lr}
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	0246      	lsls	r6, r0, #9
 8002d70:	0a75      	lsrs	r5, r6, #9
 8002d72:	0fc4      	lsrs	r4, r0, #31
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	dd14      	ble.n	8002da2 <__aeabi_f2d+0x3e>
 8002d78:	23e0      	movs	r3, #224	; 0xe0
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	076d      	lsls	r5, r5, #29
 8002d7e:	0b36      	lsrs	r6, r6, #12
 8002d80:	18cb      	adds	r3, r1, r3
 8002d82:	2100      	movs	r1, #0
 8002d84:	0d0a      	lsrs	r2, r1, #20
 8002d86:	0028      	movs	r0, r5
 8002d88:	0512      	lsls	r2, r2, #20
 8002d8a:	4d1c      	ldr	r5, [pc, #112]	; (8002dfc <__aeabi_f2d+0x98>)
 8002d8c:	4332      	orrs	r2, r6
 8002d8e:	055b      	lsls	r3, r3, #21
 8002d90:	402a      	ands	r2, r5
 8002d92:	085b      	lsrs	r3, r3, #1
 8002d94:	4313      	orrs	r3, r2
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	07e4      	lsls	r4, r4, #31
 8002d9a:	085b      	lsrs	r3, r3, #1
 8002d9c:	4323      	orrs	r3, r4
 8002d9e:	0019      	movs	r1, r3
 8002da0:	bd70      	pop	{r4, r5, r6, pc}
 8002da2:	2900      	cmp	r1, #0
 8002da4:	d114      	bne.n	8002dd0 <__aeabi_f2d+0x6c>
 8002da6:	2d00      	cmp	r5, #0
 8002da8:	d01e      	beq.n	8002de8 <__aeabi_f2d+0x84>
 8002daa:	0028      	movs	r0, r5
 8002dac:	f000 f8b6 	bl	8002f1c <__clzsi2>
 8002db0:	280a      	cmp	r0, #10
 8002db2:	dc1c      	bgt.n	8002dee <__aeabi_f2d+0x8a>
 8002db4:	230b      	movs	r3, #11
 8002db6:	002a      	movs	r2, r5
 8002db8:	1a1b      	subs	r3, r3, r0
 8002dba:	40da      	lsrs	r2, r3
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	3315      	adds	r3, #21
 8002dc0:	409d      	lsls	r5, r3
 8002dc2:	4b0f      	ldr	r3, [pc, #60]	; (8002e00 <__aeabi_f2d+0x9c>)
 8002dc4:	0312      	lsls	r2, r2, #12
 8002dc6:	1a1b      	subs	r3, r3, r0
 8002dc8:	055b      	lsls	r3, r3, #21
 8002dca:	0b16      	lsrs	r6, r2, #12
 8002dcc:	0d5b      	lsrs	r3, r3, #21
 8002dce:	e7d8      	b.n	8002d82 <__aeabi_f2d+0x1e>
 8002dd0:	2d00      	cmp	r5, #0
 8002dd2:	d006      	beq.n	8002de2 <__aeabi_f2d+0x7e>
 8002dd4:	0b32      	lsrs	r2, r6, #12
 8002dd6:	2680      	movs	r6, #128	; 0x80
 8002dd8:	0336      	lsls	r6, r6, #12
 8002dda:	076d      	lsls	r5, r5, #29
 8002ddc:	4316      	orrs	r6, r2
 8002dde:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <__aeabi_f2d+0xa0>)
 8002de0:	e7cf      	b.n	8002d82 <__aeabi_f2d+0x1e>
 8002de2:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <__aeabi_f2d+0xa0>)
 8002de4:	2600      	movs	r6, #0
 8002de6:	e7cc      	b.n	8002d82 <__aeabi_f2d+0x1e>
 8002de8:	2300      	movs	r3, #0
 8002dea:	2600      	movs	r6, #0
 8002dec:	e7c9      	b.n	8002d82 <__aeabi_f2d+0x1e>
 8002dee:	0003      	movs	r3, r0
 8002df0:	002a      	movs	r2, r5
 8002df2:	3b0b      	subs	r3, #11
 8002df4:	409a      	lsls	r2, r3
 8002df6:	2500      	movs	r5, #0
 8002df8:	e7e3      	b.n	8002dc2 <__aeabi_f2d+0x5e>
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	800fffff 	.word	0x800fffff
 8002e00:	00000389 	.word	0x00000389
 8002e04:	000007ff 	.word	0x000007ff

08002e08 <__aeabi_d2f>:
 8002e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e0a:	004c      	lsls	r4, r1, #1
 8002e0c:	0d64      	lsrs	r4, r4, #21
 8002e0e:	030b      	lsls	r3, r1, #12
 8002e10:	1c62      	adds	r2, r4, #1
 8002e12:	0f45      	lsrs	r5, r0, #29
 8002e14:	0a5b      	lsrs	r3, r3, #9
 8002e16:	0552      	lsls	r2, r2, #21
 8002e18:	432b      	orrs	r3, r5
 8002e1a:	0fc9      	lsrs	r1, r1, #31
 8002e1c:	00c5      	lsls	r5, r0, #3
 8002e1e:	0d52      	lsrs	r2, r2, #21
 8002e20:	2a01      	cmp	r2, #1
 8002e22:	dd28      	ble.n	8002e76 <__aeabi_d2f+0x6e>
 8002e24:	4a3a      	ldr	r2, [pc, #232]	; (8002f10 <__aeabi_d2f+0x108>)
 8002e26:	18a6      	adds	r6, r4, r2
 8002e28:	2efe      	cmp	r6, #254	; 0xfe
 8002e2a:	dc1b      	bgt.n	8002e64 <__aeabi_d2f+0x5c>
 8002e2c:	2e00      	cmp	r6, #0
 8002e2e:	dd3e      	ble.n	8002eae <__aeabi_d2f+0xa6>
 8002e30:	0180      	lsls	r0, r0, #6
 8002e32:	0002      	movs	r2, r0
 8002e34:	1e50      	subs	r0, r2, #1
 8002e36:	4182      	sbcs	r2, r0
 8002e38:	0f6d      	lsrs	r5, r5, #29
 8002e3a:	432a      	orrs	r2, r5
 8002e3c:	00db      	lsls	r3, r3, #3
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	075a      	lsls	r2, r3, #29
 8002e42:	d004      	beq.n	8002e4e <__aeabi_d2f+0x46>
 8002e44:	220f      	movs	r2, #15
 8002e46:	401a      	ands	r2, r3
 8002e48:	2a04      	cmp	r2, #4
 8002e4a:	d000      	beq.n	8002e4e <__aeabi_d2f+0x46>
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	2280      	movs	r2, #128	; 0x80
 8002e50:	04d2      	lsls	r2, r2, #19
 8002e52:	401a      	ands	r2, r3
 8002e54:	d05a      	beq.n	8002f0c <__aeabi_d2f+0x104>
 8002e56:	3601      	adds	r6, #1
 8002e58:	2eff      	cmp	r6, #255	; 0xff
 8002e5a:	d003      	beq.n	8002e64 <__aeabi_d2f+0x5c>
 8002e5c:	019b      	lsls	r3, r3, #6
 8002e5e:	0a5b      	lsrs	r3, r3, #9
 8002e60:	b2f4      	uxtb	r4, r6
 8002e62:	e001      	b.n	8002e68 <__aeabi_d2f+0x60>
 8002e64:	24ff      	movs	r4, #255	; 0xff
 8002e66:	2300      	movs	r3, #0
 8002e68:	0258      	lsls	r0, r3, #9
 8002e6a:	05e4      	lsls	r4, r4, #23
 8002e6c:	0a40      	lsrs	r0, r0, #9
 8002e6e:	07c9      	lsls	r1, r1, #31
 8002e70:	4320      	orrs	r0, r4
 8002e72:	4308      	orrs	r0, r1
 8002e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e76:	2c00      	cmp	r4, #0
 8002e78:	d007      	beq.n	8002e8a <__aeabi_d2f+0x82>
 8002e7a:	431d      	orrs	r5, r3
 8002e7c:	d0f2      	beq.n	8002e64 <__aeabi_d2f+0x5c>
 8002e7e:	2080      	movs	r0, #128	; 0x80
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	0480      	lsls	r0, r0, #18
 8002e84:	4303      	orrs	r3, r0
 8002e86:	26ff      	movs	r6, #255	; 0xff
 8002e88:	e7da      	b.n	8002e40 <__aeabi_d2f+0x38>
 8002e8a:	432b      	orrs	r3, r5
 8002e8c:	d003      	beq.n	8002e96 <__aeabi_d2f+0x8e>
 8002e8e:	2305      	movs	r3, #5
 8002e90:	08db      	lsrs	r3, r3, #3
 8002e92:	2cff      	cmp	r4, #255	; 0xff
 8002e94:	d003      	beq.n	8002e9e <__aeabi_d2f+0x96>
 8002e96:	025b      	lsls	r3, r3, #9
 8002e98:	0a5b      	lsrs	r3, r3, #9
 8002e9a:	b2e4      	uxtb	r4, r4
 8002e9c:	e7e4      	b.n	8002e68 <__aeabi_d2f+0x60>
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d032      	beq.n	8002f08 <__aeabi_d2f+0x100>
 8002ea2:	2080      	movs	r0, #128	; 0x80
 8002ea4:	03c0      	lsls	r0, r0, #15
 8002ea6:	4303      	orrs	r3, r0
 8002ea8:	025b      	lsls	r3, r3, #9
 8002eaa:	0a5b      	lsrs	r3, r3, #9
 8002eac:	e7dc      	b.n	8002e68 <__aeabi_d2f+0x60>
 8002eae:	0032      	movs	r2, r6
 8002eb0:	3217      	adds	r2, #23
 8002eb2:	db14      	blt.n	8002ede <__aeabi_d2f+0xd6>
 8002eb4:	2280      	movs	r2, #128	; 0x80
 8002eb6:	271e      	movs	r7, #30
 8002eb8:	0412      	lsls	r2, r2, #16
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	1bbf      	subs	r7, r7, r6
 8002ebe:	2f1f      	cmp	r7, #31
 8002ec0:	dc0f      	bgt.n	8002ee2 <__aeabi_d2f+0xda>
 8002ec2:	4a14      	ldr	r2, [pc, #80]	; (8002f14 <__aeabi_d2f+0x10c>)
 8002ec4:	4694      	mov	ip, r2
 8002ec6:	4464      	add	r4, ip
 8002ec8:	002a      	movs	r2, r5
 8002eca:	40a5      	lsls	r5, r4
 8002ecc:	002e      	movs	r6, r5
 8002ece:	40a3      	lsls	r3, r4
 8002ed0:	1e75      	subs	r5, r6, #1
 8002ed2:	41ae      	sbcs	r6, r5
 8002ed4:	40fa      	lsrs	r2, r7
 8002ed6:	4333      	orrs	r3, r6
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	2600      	movs	r6, #0
 8002edc:	e7b0      	b.n	8002e40 <__aeabi_d2f+0x38>
 8002ede:	2400      	movs	r4, #0
 8002ee0:	e7d5      	b.n	8002e8e <__aeabi_d2f+0x86>
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	4252      	negs	r2, r2
 8002ee6:	1b96      	subs	r6, r2, r6
 8002ee8:	001a      	movs	r2, r3
 8002eea:	40f2      	lsrs	r2, r6
 8002eec:	2f20      	cmp	r7, #32
 8002eee:	d009      	beq.n	8002f04 <__aeabi_d2f+0xfc>
 8002ef0:	4809      	ldr	r0, [pc, #36]	; (8002f18 <__aeabi_d2f+0x110>)
 8002ef2:	4684      	mov	ip, r0
 8002ef4:	4464      	add	r4, ip
 8002ef6:	40a3      	lsls	r3, r4
 8002ef8:	432b      	orrs	r3, r5
 8002efa:	1e5d      	subs	r5, r3, #1
 8002efc:	41ab      	sbcs	r3, r5
 8002efe:	2600      	movs	r6, #0
 8002f00:	4313      	orrs	r3, r2
 8002f02:	e79d      	b.n	8002e40 <__aeabi_d2f+0x38>
 8002f04:	2300      	movs	r3, #0
 8002f06:	e7f7      	b.n	8002ef8 <__aeabi_d2f+0xf0>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	e7ad      	b.n	8002e68 <__aeabi_d2f+0x60>
 8002f0c:	0034      	movs	r4, r6
 8002f0e:	e7bf      	b.n	8002e90 <__aeabi_d2f+0x88>
 8002f10:	fffffc80 	.word	0xfffffc80
 8002f14:	fffffc82 	.word	0xfffffc82
 8002f18:	fffffca2 	.word	0xfffffca2

08002f1c <__clzsi2>:
 8002f1c:	211c      	movs	r1, #28
 8002f1e:	2301      	movs	r3, #1
 8002f20:	041b      	lsls	r3, r3, #16
 8002f22:	4298      	cmp	r0, r3
 8002f24:	d301      	bcc.n	8002f2a <__clzsi2+0xe>
 8002f26:	0c00      	lsrs	r0, r0, #16
 8002f28:	3910      	subs	r1, #16
 8002f2a:	0a1b      	lsrs	r3, r3, #8
 8002f2c:	4298      	cmp	r0, r3
 8002f2e:	d301      	bcc.n	8002f34 <__clzsi2+0x18>
 8002f30:	0a00      	lsrs	r0, r0, #8
 8002f32:	3908      	subs	r1, #8
 8002f34:	091b      	lsrs	r3, r3, #4
 8002f36:	4298      	cmp	r0, r3
 8002f38:	d301      	bcc.n	8002f3e <__clzsi2+0x22>
 8002f3a:	0900      	lsrs	r0, r0, #4
 8002f3c:	3904      	subs	r1, #4
 8002f3e:	a202      	add	r2, pc, #8	; (adr r2, 8002f48 <__clzsi2+0x2c>)
 8002f40:	5c10      	ldrb	r0, [r2, r0]
 8002f42:	1840      	adds	r0, r0, r1
 8002f44:	4770      	bx	lr
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	02020304 	.word	0x02020304
 8002f4c:	01010101 	.word	0x01010101
	...

08002f58 <__clzdi2>:
 8002f58:	b510      	push	{r4, lr}
 8002f5a:	2900      	cmp	r1, #0
 8002f5c:	d103      	bne.n	8002f66 <__clzdi2+0xe>
 8002f5e:	f7ff ffdd 	bl	8002f1c <__clzsi2>
 8002f62:	3020      	adds	r0, #32
 8002f64:	e002      	b.n	8002f6c <__clzdi2+0x14>
 8002f66:	1c08      	adds	r0, r1, #0
 8002f68:	f7ff ffd8 	bl	8002f1c <__clzsi2>
 8002f6c:	bd10      	pop	{r4, pc}
 8002f6e:	46c0      	nop			; (mov r8, r8)

08002f70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f70:	b570      	push	{r4, r5, r6, lr}
 8002f72:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f74:	20fa      	movs	r0, #250	; 0xfa
 8002f76:	4b0d      	ldr	r3, [pc, #52]	; (8002fac <HAL_InitTick+0x3c>)
 8002f78:	0080      	lsls	r0, r0, #2
 8002f7a:	7819      	ldrb	r1, [r3, #0]
 8002f7c:	f7fd f8ea 	bl	8000154 <__udivsi3>
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_InitTick+0x40>)
 8002f82:	0001      	movs	r1, r0
 8002f84:	6818      	ldr	r0, [r3, #0]
 8002f86:	f7fd f8e5 	bl	8000154 <__udivsi3>
 8002f8a:	f000 fbd1 	bl	8003730 <HAL_SYSTICK_Config>
 8002f8e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002f90:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f92:	2c00      	cmp	r4, #0
 8002f94:	d109      	bne.n	8002faa <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f96:	2d03      	cmp	r5, #3
 8002f98:	d807      	bhi.n	8002faa <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f9a:	3802      	subs	r0, #2
 8002f9c:	0022      	movs	r2, r4
 8002f9e:	0029      	movs	r1, r5
 8002fa0:	f000 fb8c 	bl	80036bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fa4:	0020      	movs	r0, r4
 8002fa6:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <HAL_InitTick+0x44>)
 8002fa8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	20000000 	.word	0x20000000
 8002fb0:	2000005c 	.word	0x2000005c
 8002fb4:	20000004 	.word	0x20000004

08002fb8 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002fb8:	2340      	movs	r3, #64	; 0x40
 8002fba:	4a08      	ldr	r2, [pc, #32]	; (8002fdc <HAL_Init+0x24>)
{
 8002fbc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002fbe:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fc0:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002fc2:	430b      	orrs	r3, r1
 8002fc4:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fc6:	f7ff ffd3 	bl	8002f70 <HAL_InitTick>
 8002fca:	1e04      	subs	r4, r0, #0
 8002fcc:	d103      	bne.n	8002fd6 <HAL_Init+0x1e>
    HAL_MspInit();
 8002fce:	f003 fd9f 	bl	8006b10 <HAL_MspInit>
}
 8002fd2:	0020      	movs	r0, r4
 8002fd4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8002fd6:	2401      	movs	r4, #1
 8002fd8:	e7fb      	b.n	8002fd2 <HAL_Init+0x1a>
 8002fda:	46c0      	nop			; (mov r8, r8)
 8002fdc:	40022000 	.word	0x40022000

08002fe0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002fe0:	4a03      	ldr	r2, [pc, #12]	; (8002ff0 <HAL_IncTick+0x10>)
 8002fe2:	4b04      	ldr	r3, [pc, #16]	; (8002ff4 <HAL_IncTick+0x14>)
 8002fe4:	6811      	ldr	r1, [r2, #0]
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	185b      	adds	r3, r3, r1
 8002fea:	6013      	str	r3, [r2, #0]
}
 8002fec:	4770      	bx	lr
 8002fee:	46c0      	nop			; (mov r8, r8)
 8002ff0:	20000360 	.word	0x20000360
 8002ff4:	20000000 	.word	0x20000000

08002ff8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002ff8:	4b01      	ldr	r3, [pc, #4]	; (8003000 <HAL_GetTick+0x8>)
 8002ffa:	6818      	ldr	r0, [r3, #0]
}
 8002ffc:	4770      	bx	lr
 8002ffe:	46c0      	nop			; (mov r8, r8)
 8003000:	20000360 	.word	0x20000360

08003004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003004:	b570      	push	{r4, r5, r6, lr}
 8003006:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003008:	f7ff fff6 	bl	8002ff8 <HAL_GetTick>
 800300c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800300e:	1c63      	adds	r3, r4, #1
 8003010:	d002      	beq.n	8003018 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003012:	4b04      	ldr	r3, [pc, #16]	; (8003024 <HAL_Delay+0x20>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003018:	f7ff ffee 	bl	8002ff8 <HAL_GetTick>
 800301c:	1b40      	subs	r0, r0, r5
 800301e:	4284      	cmp	r4, r0
 8003020:	d8fa      	bhi.n	8003018 <HAL_Delay+0x14>
  {
  }
}
 8003022:	bd70      	pop	{r4, r5, r6, pc}
 8003024:	20000000 	.word	0x20000000

08003028 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003028:	2102      	movs	r1, #2
 800302a:	4a02      	ldr	r2, [pc, #8]	; (8003034 <HAL_SuspendTick+0xc>)
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	438b      	bics	r3, r1
 8003030:	6013      	str	r3, [r2, #0]
}
 8003032:	4770      	bx	lr
 8003034:	e000e010 	.word	0xe000e010

08003038 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003038:	2302      	movs	r3, #2
 800303a:	4a02      	ldr	r2, [pc, #8]	; (8003044 <HAL_ResumeTick+0xc>)
 800303c:	6811      	ldr	r1, [r2, #0]
 800303e:	430b      	orrs	r3, r1
 8003040:	6013      	str	r3, [r2, #0]
}
 8003042:	4770      	bx	lr
 8003044:	e000e010 	.word	0xe000e010

08003048 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003048:	4b08      	ldr	r3, [pc, #32]	; (800306c <ADC_DelayMicroSecond+0x24>)
{
 800304a:	b513      	push	{r0, r1, r4, lr}
 800304c:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800304e:	4908      	ldr	r1, [pc, #32]	; (8003070 <ADC_DelayMicroSecond+0x28>)
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	f7fd f87f 	bl	8000154 <__udivsi3>
 8003056:	4344      	muls	r4, r0
 8003058:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 800305a:	9b01      	ldr	r3, [sp, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d100      	bne.n	8003062 <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 8003060:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8003062:	9b01      	ldr	r3, [sp, #4]
 8003064:	3b01      	subs	r3, #1
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	e7f7      	b.n	800305a <ADC_DelayMicroSecond+0x12>
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	2000005c 	.word	0x2000005c
 8003070:	000f4240 	.word	0x000f4240

08003074 <ADC_Disable>:
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003074:	2103      	movs	r1, #3
 8003076:	6803      	ldr	r3, [r0, #0]
{
 8003078:	b570      	push	{r4, r5, r6, lr}
 800307a:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800307c:	6898      	ldr	r0, [r3, #8]
 800307e:	4008      	ands	r0, r1
 8003080:	2801      	cmp	r0, #1
 8003082:	d001      	beq.n	8003088 <ADC_Disable+0x14>
  return HAL_OK;
 8003084:	2000      	movs	r0, #0
}
 8003086:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	4202      	tst	r2, r0
 800308c:	d0fa      	beq.n	8003084 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800308e:	2205      	movs	r2, #5
 8003090:	689d      	ldr	r5, [r3, #8]
 8003092:	4015      	ands	r5, r2
 8003094:	2d01      	cmp	r5, #1
 8003096:	d119      	bne.n	80030cc <ADC_Disable+0x58>
      __HAL_ADC_DISABLE(hadc);
 8003098:	2202      	movs	r2, #2
 800309a:	6898      	ldr	r0, [r3, #8]
 800309c:	4302      	orrs	r2, r0
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80030a2:	f7ff ffa9 	bl	8002ff8 <HAL_GetTick>
 80030a6:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80030a8:	6823      	ldr	r3, [r4, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	422b      	tst	r3, r5
 80030ae:	d0e9      	beq.n	8003084 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80030b0:	f7ff ffa2 	bl	8002ff8 <HAL_GetTick>
 80030b4:	1b80      	subs	r0, r0, r6
 80030b6:	280a      	cmp	r0, #10
 80030b8:	d9f6      	bls.n	80030a8 <ADC_Disable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030ba:	2310      	movs	r3, #16
 80030bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 80030be:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c0:	4313      	orrs	r3, r2
 80030c2:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030c6:	431d      	orrs	r5, r3
 80030c8:	65a5      	str	r5, [r4, #88]	; 0x58
        return HAL_ERROR;
 80030ca:	e7dc      	b.n	8003086 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030cc:	2310      	movs	r3, #16
 80030ce:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80030d0:	4313      	orrs	r3, r2
 80030d2:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030d6:	4303      	orrs	r3, r0
 80030d8:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 80030da:	e7d4      	b.n	8003086 <ADC_Disable+0x12>

080030dc <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030dc:	2103      	movs	r1, #3
 80030de:	6803      	ldr	r3, [r0, #0]
{
 80030e0:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030e2:	689a      	ldr	r2, [r3, #8]
{
 80030e4:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030e6:	400a      	ands	r2, r1
 80030e8:	2a01      	cmp	r2, #1
 80030ea:	d10d      	bne.n	8003108 <ADC_Enable+0x2c>
 80030ec:	6819      	ldr	r1, [r3, #0]
 80030ee:	4211      	tst	r1, r2
 80030f0:	d00a      	beq.n	8003108 <ADC_Enable+0x2c>
  return HAL_OK;
 80030f2:	2000      	movs	r0, #0
}
 80030f4:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030f6:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f8:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80030fc:	4313      	orrs	r3, r2
 80030fe:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003100:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003102:	4303      	orrs	r3, r0
 8003104:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8003106:	e7f5      	b.n	80030f4 <ADC_Enable+0x18>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003108:	6899      	ldr	r1, [r3, #8]
 800310a:	4a0f      	ldr	r2, [pc, #60]	; (8003148 <ADC_Enable+0x6c>)
 800310c:	4211      	tst	r1, r2
 800310e:	d1f2      	bne.n	80030f6 <ADC_Enable+0x1a>
    __HAL_ADC_ENABLE(hadc);
 8003110:	2501      	movs	r5, #1
 8003112:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003114:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 8003116:	432a      	orrs	r2, r5
 8003118:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800311a:	f7ff ff95 	bl	8003048 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 800311e:	f7ff ff6b 	bl	8002ff8 <HAL_GetTick>
 8003122:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003124:	6823      	ldr	r3, [r4, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	422b      	tst	r3, r5
 800312a:	d1e2      	bne.n	80030f2 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800312c:	f7ff ff64 	bl	8002ff8 <HAL_GetTick>
 8003130:	1b80      	subs	r0, r0, r6
 8003132:	280a      	cmp	r0, #10
 8003134:	d9f6      	bls.n	8003124 <ADC_Enable+0x48>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003136:	2310      	movs	r3, #16
 8003138:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 800313a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800313c:	4313      	orrs	r3, r2
 800313e:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003140:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003142:	431d      	orrs	r5, r3
 8003144:	65a5      	str	r5, [r4, #88]	; 0x58
        return HAL_ERROR;
 8003146:	e7d5      	b.n	80030f4 <ADC_Enable+0x18>
 8003148:	80000017 	.word	0x80000017

0800314c <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800314c:	2204      	movs	r2, #4
 800314e:	6803      	ldr	r3, [r0, #0]
{
 8003150:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003152:	6899      	ldr	r1, [r3, #8]
{
 8003154:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003156:	4211      	tst	r1, r2
 8003158:	d101      	bne.n	800315e <ADC_ConversionStop+0x12>
  return HAL_OK;
 800315a:	2000      	movs	r0, #0
}
 800315c:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800315e:	6899      	ldr	r1, [r3, #8]
 8003160:	4211      	tst	r1, r2
 8003162:	d006      	beq.n	8003172 <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8003164:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003166:	0792      	lsls	r2, r2, #30
 8003168:	d403      	bmi.n	8003172 <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800316a:	2210      	movs	r2, #16
 800316c:	6899      	ldr	r1, [r3, #8]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003172:	f7ff ff41 	bl	8002ff8 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003176:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8003178:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800317a:	6823      	ldr	r3, [r4, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	422b      	tst	r3, r5
 8003180:	d0eb      	beq.n	800315a <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003182:	f7ff ff39 	bl	8002ff8 <HAL_GetTick>
 8003186:	1b80      	subs	r0, r0, r6
 8003188:	280a      	cmp	r0, #10
 800318a:	d9f6      	bls.n	800317a <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800318c:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003190:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003192:	4313      	orrs	r3, r2
 8003194:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003196:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003198:	4303      	orrs	r3, r0
 800319a:	65a3      	str	r3, [r4, #88]	; 0x58
 800319c:	e7de      	b.n	800315c <ADC_ConversionStop+0x10>
	...

080031a0 <HAL_ADC_Init>:
{
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80031a4:	2001      	movs	r0, #1
  if(hadc == NULL)
 80031a6:	2c00      	cmp	r4, #0
 80031a8:	d019      	beq.n	80031de <HAL_ADC_Init+0x3e>
  if(hadc->State == HAL_ADC_STATE_RESET)
 80031aa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d106      	bne.n	80031be <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 80031b0:	0022      	movs	r2, r4
 80031b2:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 80031b4:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 80031b6:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 80031b8:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 80031ba:	f003 fcb7 	bl	8006b2c <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80031be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031c0:	06db      	lsls	r3, r3, #27
 80031c2:	d404      	bmi.n	80031ce <HAL_ADC_Init+0x2e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80031c4:	2204      	movs	r2, #4
 80031c6:	6823      	ldr	r3, [r4, #0]
 80031c8:	6898      	ldr	r0, [r3, #8]
 80031ca:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80031cc:	d008      	beq.n	80031e0 <HAL_ADC_Init+0x40>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ce:	2310      	movs	r3, #16
 80031d0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 80031d2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d4:	4313      	orrs	r3, r2
 80031d6:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80031d8:	2300      	movs	r3, #0
 80031da:	3450      	adds	r4, #80	; 0x50
 80031dc:	7023      	strb	r3, [r4, #0]
}
 80031de:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 80031e0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80031e2:	4955      	ldr	r1, [pc, #340]	; (8003338 <HAL_ADC_Init+0x198>)
 80031e4:	4011      	ands	r1, r2
 80031e6:	2202      	movs	r2, #2
 80031e8:	430a      	orrs	r2, r1
 80031ea:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031ec:	2203      	movs	r2, #3
 80031ee:	6899      	ldr	r1, [r3, #8]
 80031f0:	4011      	ands	r1, r2
 80031f2:	4a52      	ldr	r2, [pc, #328]	; (800333c <HAL_ADC_Init+0x19c>)
 80031f4:	2901      	cmp	r1, #1
 80031f6:	d102      	bne.n	80031fe <HAL_ADC_Init+0x5e>
 80031f8:	681d      	ldr	r5, [r3, #0]
 80031fa:	420d      	tst	r5, r1
 80031fc:	d119      	bne.n	8003232 <HAL_ADC_Init+0x92>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80031fe:	2680      	movs	r6, #128	; 0x80
 8003200:	6865      	ldr	r5, [r4, #4]
 8003202:	05f6      	lsls	r6, r6, #23
 8003204:	0069      	lsls	r1, r5, #1
 8003206:	0849      	lsrs	r1, r1, #1
 8003208:	42b1      	cmp	r1, r6
 800320a:	d003      	beq.n	8003214 <HAL_ADC_Init+0x74>
 800320c:	2180      	movs	r1, #128	; 0x80
 800320e:	0609      	lsls	r1, r1, #24
 8003210:	428d      	cmp	r5, r1
 8003212:	d176      	bne.n	8003302 <HAL_ADC_Init+0x162>
 8003214:	6919      	ldr	r1, [r3, #16]
 8003216:	0089      	lsls	r1, r1, #2
 8003218:	0889      	lsrs	r1, r1, #2
 800321a:	6119      	str	r1, [r3, #16]
 800321c:	6919      	ldr	r1, [r3, #16]
 800321e:	430d      	orrs	r5, r1
 8003220:	611d      	str	r5, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8003222:	2518      	movs	r5, #24
 8003224:	68d9      	ldr	r1, [r3, #12]
 8003226:	43a9      	bics	r1, r5
 8003228:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800322a:	68d9      	ldr	r1, [r3, #12]
 800322c:	68a5      	ldr	r5, [r4, #8]
 800322e:	4329      	orrs	r1, r5
 8003230:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003232:	6811      	ldr	r1, [r2, #0]
 8003234:	4d42      	ldr	r5, [pc, #264]	; (8003340 <HAL_ADC_Init+0x1a0>)
 8003236:	4029      	ands	r1, r5
 8003238:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 800323a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800323c:	6815      	ldr	r5, [r2, #0]
 800323e:	0649      	lsls	r1, r1, #25
 8003240:	4329      	orrs	r1, r5
 8003242:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003244:	2280      	movs	r2, #128	; 0x80
 8003246:	6899      	ldr	r1, [r3, #8]
 8003248:	0552      	lsls	r2, r2, #21
 800324a:	4211      	tst	r1, r2
 800324c:	d102      	bne.n	8003254 <HAL_ADC_Init+0xb4>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 800324e:	6899      	ldr	r1, [r3, #8]
 8003250:	430a      	orrs	r2, r1
 8003252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003254:	68da      	ldr	r2, [r3, #12]
 8003256:	493b      	ldr	r1, [pc, #236]	; (8003344 <HAL_ADC_Init+0x1a4>)
 8003258:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800325a:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800325c:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800325e:	68dd      	ldr	r5, [r3, #12]
 8003260:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003262:	2902      	cmp	r1, #2
 8003264:	d100      	bne.n	8003268 <HAL_ADC_Init+0xc8>
 8003266:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003268:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800326a:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800326c:	4332      	orrs	r2, r6
 800326e:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003270:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003272:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003274:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003276:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003278:	69e5      	ldr	r5, [r4, #28]
 800327a:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800327c:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800327e:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003280:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003282:	0025      	movs	r5, r4
 8003284:	352c      	adds	r5, #44	; 0x2c
 8003286:	782d      	ldrb	r5, [r5, #0]
 8003288:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800328a:	432a      	orrs	r2, r5
 800328c:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800328e:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003290:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003292:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003294:	30ff      	adds	r0, #255	; 0xff
 8003296:	4282      	cmp	r2, r0
 8003298:	d004      	beq.n	80032a4 <HAL_ADC_Init+0x104>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800329a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800329c:	68d8      	ldr	r0, [r3, #12]
 800329e:	432a      	orrs	r2, r5
 80032a0:	4302      	orrs	r2, r0
 80032a2:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032a4:	1ca2      	adds	r2, r4, #2
 80032a6:	7fd2      	ldrb	r2, [r2, #31]
 80032a8:	2a01      	cmp	r2, #1
 80032aa:	d106      	bne.n	80032ba <HAL_ADC_Init+0x11a>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80032ac:	2900      	cmp	r1, #0
 80032ae:	d134      	bne.n	800331a <HAL_ADC_Init+0x17a>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80032b0:	2280      	movs	r2, #128	; 0x80
 80032b2:	68d9      	ldr	r1, [r3, #12]
 80032b4:	0252      	lsls	r2, r2, #9
 80032b6:	430a      	orrs	r2, r1
 80032b8:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 80032ba:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80032bc:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 80032be:	2901      	cmp	r1, #1
 80032c0:	d133      	bne.n	800332a <HAL_ADC_Init+0x18a>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80032c2:	4821      	ldr	r0, [pc, #132]	; (8003348 <HAL_ADC_Init+0x1a8>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80032c4:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80032c6:	4002      	ands	r2, r0
 80032c8:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80032ca:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80032cc:	6918      	ldr	r0, [r3, #16]
 80032ce:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 80032d0:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80032d2:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80032d4:	4302      	orrs	r2, r0
 80032d6:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	4311      	orrs	r1, r2
 80032dc:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80032de:	2107      	movs	r1, #7
 80032e0:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 80032e2:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80032e4:	438a      	bics	r2, r1
 80032e6:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80032e8:	695a      	ldr	r2, [r3, #20]
 80032ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80032ec:	430a      	orrs	r2, r1
 80032ee:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 80032f0:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 80032f2:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 80032f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80032f6:	4393      	bics	r3, r2
 80032f8:	001a      	movs	r2, r3
 80032fa:	2301      	movs	r3, #1
 80032fc:	4313      	orrs	r3, r2
 80032fe:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8003300:	e76d      	b.n	80031de <HAL_ADC_Init+0x3e>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003302:	6919      	ldr	r1, [r3, #16]
 8003304:	4e11      	ldr	r6, [pc, #68]	; (800334c <HAL_ADC_Init+0x1ac>)
 8003306:	0089      	lsls	r1, r1, #2
 8003308:	0889      	lsrs	r1, r1, #2
 800330a:	6119      	str	r1, [r3, #16]
 800330c:	6811      	ldr	r1, [r2, #0]
 800330e:	4031      	ands	r1, r6
 8003310:	6011      	str	r1, [r2, #0]
 8003312:	6811      	ldr	r1, [r2, #0]
 8003314:	430d      	orrs	r5, r1
 8003316:	6015      	str	r5, [r2, #0]
 8003318:	e783      	b.n	8003222 <HAL_ADC_Init+0x82>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800331a:	2120      	movs	r1, #32
 800331c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800331e:	4301      	orrs	r1, r0
 8003320:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003322:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003324:	430a      	orrs	r2, r1
 8003326:	65a2      	str	r2, [r4, #88]	; 0x58
 8003328:	e7c7      	b.n	80032ba <HAL_ADC_Init+0x11a>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800332a:	2101      	movs	r1, #1
 800332c:	420a      	tst	r2, r1
 800332e:	d0d6      	beq.n	80032de <HAL_ADC_Init+0x13e>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	438a      	bics	r2, r1
 8003334:	611a      	str	r2, [r3, #16]
 8003336:	e7d2      	b.n	80032de <HAL_ADC_Init+0x13e>
 8003338:	fffffefd 	.word	0xfffffefd
 800333c:	40012708 	.word	0x40012708
 8003340:	fdffffff 	.word	0xfdffffff
 8003344:	fffe0219 	.word	0xfffe0219
 8003348:	fffffc03 	.word	0xfffffc03
 800334c:	ffc3ffff 	.word	0xffc3ffff

08003350 <HAL_ADC_DeInit>:
{
 8003350:	b570      	push	{r4, r5, r6, lr}
 8003352:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003354:	2501      	movs	r5, #1
  if(hadc == NULL)
 8003356:	2800      	cmp	r0, #0
 8003358:	d011      	beq.n	800337e <HAL_ADC_DeInit+0x2e>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800335a:	2302      	movs	r3, #2
 800335c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800335e:	4313      	orrs	r3, r2
 8003360:	6543      	str	r3, [r0, #84]	; 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003362:	f7ff fef3 	bl	800314c <ADC_ConversionStop>
 8003366:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 8003368:	d137      	bne.n	80033da <HAL_ADC_DeInit+0x8a>
    tmp_hal_status = ADC_Disable(hadc);
 800336a:	0020      	movs	r0, r4
 800336c:	f7ff fe82 	bl	8003074 <ADC_Disable>
 8003370:	0005      	movs	r5, r0
    if (tmp_hal_status != HAL_ERROR)
 8003372:	2801      	cmp	r0, #1
 8003374:	d105      	bne.n	8003382 <HAL_ADC_DeInit+0x32>
{
 8003376:	2501      	movs	r5, #1
  __HAL_UNLOCK(hadc);
 8003378:	2300      	movs	r3, #0
 800337a:	3450      	adds	r4, #80	; 0x50
 800337c:	7023      	strb	r3, [r4, #0]
}
 800337e:	0028      	movs	r0, r5
 8003380:	bd70      	pop	{r4, r5, r6, pc}
      hadc->State = HAL_ADC_STATE_READY;
 8003382:	2301      	movs	r3, #1
 8003384:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	4915      	ldr	r1, [pc, #84]	; (80033e0 <HAL_ADC_DeInit+0x90>)
 800338a:	685a      	ldr	r2, [r3, #4]
    HAL_ADC_MspDeInit(hadc);
 800338c:	0020      	movs	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 800338e:	400a      	ands	r2, r1
 8003390:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8003392:	4a14      	ldr	r2, [pc, #80]	; (80033e4 <HAL_ADC_DeInit+0x94>)
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8003394:	4914      	ldr	r1, [pc, #80]	; (80033e8 <HAL_ADC_DeInit+0x98>)
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 8003396:	601a      	str	r2, [r3, #0]
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 8003398:	689a      	ldr	r2, [r3, #8]
 800339a:	400a      	ands	r2, r1
 800339c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH  | ADC_CFGR1_AWDEN  | ADC_CFGR1_AWDSGL | \
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	4912      	ldr	r1, [pc, #72]	; (80033ec <HAL_ADC_DeInit+0x9c>)
 80033a2:	400a      	ands	r2, r1
 80033a4:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	4911      	ldr	r1, [pc, #68]	; (80033f0 <HAL_ADC_DeInit+0xa0>)
 80033aa:	400a      	ands	r2, r1
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 80033ac:	2107      	movs	r1, #7
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 80033ae:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 80033b0:	695a      	ldr	r2, [r3, #20]
 80033b2:	438a      	bics	r2, r1
 80033b4:	615a      	str	r2, [r3, #20]
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 80033b6:	6a1a      	ldr	r2, [r3, #32]
 80033b8:	490e      	ldr	r1, [pc, #56]	; (80033f4 <HAL_ADC_DeInit+0xa4>)
 80033ba:	400a      	ands	r2, r1
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80033bc:	217f      	movs	r1, #127	; 0x7f
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 80033be:	621a      	str	r2, [r3, #32]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80033c0:	33b4      	adds	r3, #180	; 0xb4
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	438a      	bics	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	438a      	bics	r2, r1
 80033cc:	601a      	str	r2, [r3, #0]
    HAL_ADC_MspDeInit(hadc);
 80033ce:	f003 fbd7 	bl	8006b80 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80033d2:	2300      	movs	r3, #0
 80033d4:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->State = HAL_ADC_STATE_RESET;
 80033d6:	6563      	str	r3, [r4, #84]	; 0x54
 80033d8:	e7ce      	b.n	8003378 <HAL_ADC_DeInit+0x28>
  if (tmp_hal_status != HAL_ERROR)
 80033da:	2801      	cmp	r0, #1
 80033dc:	d0cb      	beq.n	8003376 <HAL_ADC_DeInit+0x26>
 80033de:	e7d2      	b.n	8003386 <HAL_ADC_DeInit+0x36>
 80033e0:	fffff760 	.word	0xfffff760
 80033e4:	0000089f 	.word	0x0000089f
 80033e8:	efffffff 	.word	0xefffffff
 80033ec:	833e0200 	.word	0x833e0200
 80033f0:	3ffffc02 	.word	0x3ffffc02
 80033f4:	f000f000 	.word	0xf000f000

080033f8 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80033f8:	6803      	ldr	r3, [r0, #0]
{
 80033fa:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80033fc:	689b      	ldr	r3, [r3, #8]
{
 80033fe:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8003400:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003402:	075b      	lsls	r3, r3, #29
 8003404:	d41a      	bmi.n	800343c <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8003406:	0025      	movs	r5, r4
 8003408:	3550      	adds	r5, #80	; 0x50
 800340a:	782b      	ldrb	r3, [r5, #0]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d015      	beq.n	800343c <HAL_ADC_Start+0x44>
 8003410:	2301      	movs	r3, #1
 8003412:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003414:	69e3      	ldr	r3, [r4, #28]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d111      	bne.n	800343e <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 800341a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800341c:	4a0b      	ldr	r2, [pc, #44]	; (800344c <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 800341e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003420:	401a      	ands	r2, r3
 8003422:	2380      	movs	r3, #128	; 0x80
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003428:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 800342a:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800342c:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 800342e:	65a0      	str	r0, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 8003430:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003432:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003434:	6899      	ldr	r1, [r3, #8]
 8003436:	3a18      	subs	r2, #24
 8003438:	430a      	orrs	r2, r1
 800343a:	609a      	str	r2, [r3, #8]
}
 800343c:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 800343e:	0020      	movs	r0, r4
 8003440:	f7ff fe4c 	bl	80030dc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003444:	2800      	cmp	r0, #0
 8003446:	d1f9      	bne.n	800343c <HAL_ADC_Start+0x44>
 8003448:	e7e7      	b.n	800341a <HAL_ADC_Start+0x22>
 800344a:	46c0      	nop			; (mov r8, r8)
 800344c:	fffff0fe 	.word	0xfffff0fe

08003450 <HAL_ADC_Stop>:
{
 8003450:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8003452:	0006      	movs	r6, r0
 8003454:	3650      	adds	r6, #80	; 0x50
 8003456:	7833      	ldrb	r3, [r6, #0]
{
 8003458:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 800345a:	2002      	movs	r0, #2
 800345c:	2b01      	cmp	r3, #1
 800345e:	d012      	beq.n	8003486 <HAL_ADC_Stop+0x36>
 8003460:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003462:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 8003464:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003466:	f7ff fe71 	bl	800314c <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800346a:	2800      	cmp	r0, #0
 800346c:	d109      	bne.n	8003482 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 800346e:	0020      	movs	r0, r4
 8003470:	f7ff fe00 	bl	8003074 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003474:	2800      	cmp	r0, #0
 8003476:	d104      	bne.n	8003482 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8003478:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800347a:	4a03      	ldr	r2, [pc, #12]	; (8003488 <HAL_ADC_Stop+0x38>)
 800347c:	4013      	ands	r3, r2
 800347e:	431d      	orrs	r5, r3
 8003480:	6565      	str	r5, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003482:	2300      	movs	r3, #0
 8003484:	7033      	strb	r3, [r6, #0]
}
 8003486:	bd70      	pop	{r4, r5, r6, pc}
 8003488:	fffffefe 	.word	0xfffffefe

0800348c <HAL_ADC_PollForConversion>:
{
 800348c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800348e:	6945      	ldr	r5, [r0, #20]
{
 8003490:	0004      	movs	r4, r0
 8003492:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003494:	2d08      	cmp	r5, #8
 8003496:	d00d      	beq.n	80034b4 <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003498:	6803      	ldr	r3, [r0, #0]
 800349a:	2001      	movs	r0, #1
 800349c:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800349e:	250c      	movs	r5, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80034a0:	4203      	tst	r3, r0
 80034a2:	d007      	beq.n	80034b4 <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034a4:	2320      	movs	r3, #32
 80034a6:	6d62      	ldr	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hadc);
 80034a8:	3450      	adds	r4, #80	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034aa:	4313      	orrs	r3, r2
 80034ac:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 80034ae:	2300      	movs	r3, #0
 80034b0:	7023      	strb	r3, [r4, #0]
}
 80034b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 80034b4:	f7ff fda0 	bl	8002ff8 <HAL_GetTick>
 80034b8:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	422a      	tst	r2, r5
 80034c0:	d024      	beq.n	800350c <HAL_ADC_PollForConversion+0x80>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034c2:	2280      	movs	r2, #128	; 0x80
 80034c4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80034c6:	0092      	lsls	r2, r2, #2
 80034c8:	430a      	orrs	r2, r1
 80034ca:	6562      	str	r2, [r4, #84]	; 0x54
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034cc:	22c0      	movs	r2, #192	; 0xc0
 80034ce:	68d9      	ldr	r1, [r3, #12]
 80034d0:	0112      	lsls	r2, r2, #4
 80034d2:	4211      	tst	r1, r2
 80034d4:	d113      	bne.n	80034fe <HAL_ADC_PollForConversion+0x72>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80034d6:	1c62      	adds	r2, r4, #1
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034d8:	7fd2      	ldrb	r2, [r2, #31]
 80034da:	2a00      	cmp	r2, #0
 80034dc:	d10f      	bne.n	80034fe <HAL_ADC_PollForConversion+0x72>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	0712      	lsls	r2, r2, #28
 80034e2:	d50c      	bpl.n	80034fe <HAL_ADC_PollForConversion+0x72>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	0752      	lsls	r2, r2, #29
 80034e8:	d423      	bmi.n	8003532 <HAL_ADC_PollForConversion+0xa6>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80034ea:	210c      	movs	r1, #12
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	438a      	bics	r2, r1
 80034f0:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 80034f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80034f4:	4913      	ldr	r1, [pc, #76]	; (8003544 <HAL_ADC_PollForConversion+0xb8>)
 80034f6:	4011      	ands	r1, r2
 80034f8:	2201      	movs	r2, #1
 80034fa:	430a      	orrs	r2, r1
 80034fc:	6562      	str	r2, [r4, #84]	; 0x54
  return HAL_OK;
 80034fe:	2000      	movs	r0, #0
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003500:	69a2      	ldr	r2, [r4, #24]
 8003502:	4282      	cmp	r2, r0
 8003504:	d1d5      	bne.n	80034b2 <HAL_ADC_PollForConversion+0x26>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003506:	220c      	movs	r2, #12
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	e7d2      	b.n	80034b2 <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 800350c:	1c72      	adds	r2, r6, #1
 800350e:	d0d5      	beq.n	80034bc <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003510:	2e00      	cmp	r6, #0
 8003512:	d108      	bne.n	8003526 <HAL_ADC_PollForConversion+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003514:	2304      	movs	r3, #4
 8003516:	6d62      	ldr	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8003518:	3450      	adds	r4, #80	; 0x50
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800351a:	4313      	orrs	r3, r2
 800351c:	6063      	str	r3, [r4, #4]
        __HAL_UNLOCK(hadc);
 800351e:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003520:	2003      	movs	r0, #3
        __HAL_UNLOCK(hadc);
 8003522:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003524:	e7c5      	b.n	80034b2 <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003526:	f7ff fd67 	bl	8002ff8 <HAL_GetTick>
 800352a:	1bc0      	subs	r0, r0, r7
 800352c:	4286      	cmp	r6, r0
 800352e:	d2c4      	bcs.n	80034ba <HAL_ADC_PollForConversion+0x2e>
 8003530:	e7f0      	b.n	8003514 <HAL_ADC_PollForConversion+0x88>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003532:	2220      	movs	r2, #32
 8003534:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003536:	430a      	orrs	r2, r1
 8003538:	6562      	str	r2, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800353a:	2201      	movs	r2, #1
 800353c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800353e:	430a      	orrs	r2, r1
 8003540:	65a2      	str	r2, [r4, #88]	; 0x58
 8003542:	e7dc      	b.n	80034fe <HAL_ADC_PollForConversion+0x72>
 8003544:	fffffefe 	.word	0xfffffefe

08003548 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8003548:	6803      	ldr	r3, [r0, #0]
 800354a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 800354c:	4770      	bx	lr
	...

08003550 <HAL_ADC_ConfigChannel>:
{
 8003550:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8003552:	0004      	movs	r4, r0
 8003554:	3450      	adds	r4, #80	; 0x50
 8003556:	7823      	ldrb	r3, [r4, #0]
{
 8003558:	0006      	movs	r6, r0
 800355a:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 800355c:	2002      	movs	r0, #2
 800355e:	2b01      	cmp	r3, #1
 8003560:	d00b      	beq.n	800357a <HAL_ADC_ConfigChannel+0x2a>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003562:	6832      	ldr	r2, [r6, #0]
  __HAL_LOCK(hadc);
 8003564:	3801      	subs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003566:	6891      	ldr	r1, [r2, #8]
  __HAL_LOCK(hadc);
 8003568:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800356a:	074b      	lsls	r3, r1, #29
 800356c:	d506      	bpl.n	800357c <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800356e:	2220      	movs	r2, #32
 8003570:	6d71      	ldr	r1, [r6, #84]	; 0x54
 8003572:	430a      	orrs	r2, r1
 8003574:	6572      	str	r2, [r6, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8003576:	2200      	movs	r2, #0
 8003578:	7022      	strb	r2, [r4, #0]
}
 800357a:	bd70      	pop	{r4, r5, r6, pc}
 800357c:	2080      	movs	r0, #128	; 0x80
  if (sConfig->Rank != ADC_RANK_NONE)
 800357e:	4922      	ldr	r1, [pc, #136]	; (8003608 <HAL_ADC_ConfigChannel+0xb8>)
 8003580:	686e      	ldr	r6, [r5, #4]
 8003582:	682b      	ldr	r3, [r5, #0]
 8003584:	02c0      	lsls	r0, r0, #11
 8003586:	428e      	cmp	r6, r1
 8003588:	d023      	beq.n	80035d2 <HAL_ADC_ConfigChannel+0x82>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800358a:	6a96      	ldr	r6, [r2, #40]	; 0x28
 800358c:	0359      	lsls	r1, r3, #13
 800358e:	0b49      	lsrs	r1, r1, #13
 8003590:	4331      	orrs	r1, r6
 8003592:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003594:	4203      	tst	r3, r0
 8003596:	d008      	beq.n	80035aa <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR |= ADC_CCR_TSEN;   
 8003598:	2380      	movs	r3, #128	; 0x80
 800359a:	4a1c      	ldr	r2, [pc, #112]	; (800360c <HAL_ADC_ConfigChannel+0xbc>)
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80035a0:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 80035a2:	430b      	orrs	r3, r1
 80035a4:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80035a6:	f7ff fd4f 	bl	8003048 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80035aa:	682a      	ldr	r2, [r5, #0]
 80035ac:	0393      	lsls	r3, r2, #14
 80035ae:	d505      	bpl.n	80035bc <HAL_ADC_ConfigChannel+0x6c>
      ADC->CCR |= ADC_CCR_VREFEN;   
 80035b0:	2380      	movs	r3, #128	; 0x80
 80035b2:	4916      	ldr	r1, [pc, #88]	; (800360c <HAL_ADC_ConfigChannel+0xbc>)
 80035b4:	03db      	lsls	r3, r3, #15
 80035b6:	6808      	ldr	r0, [r1, #0]
 80035b8:	4303      	orrs	r3, r0
 80035ba:	600b      	str	r3, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80035bc:	03d3      	lsls	r3, r2, #15
 80035be:	d505      	bpl.n	80035cc <HAL_ADC_ConfigChannel+0x7c>
      ADC->CCR |= ADC_CCR_VLCDEN;   
 80035c0:	2380      	movs	r3, #128	; 0x80
 80035c2:	4a12      	ldr	r2, [pc, #72]	; (800360c <HAL_ADC_ConfigChannel+0xbc>)
 80035c4:	045b      	lsls	r3, r3, #17
 80035c6:	6811      	ldr	r1, [r2, #0]
 80035c8:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 80035ca:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 80035cc:	2000      	movs	r0, #0
 80035ce:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80035d0:	e7d3      	b.n	800357a <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80035d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80035d4:	035d      	lsls	r5, r3, #13
 80035d6:	0b6d      	lsrs	r5, r5, #13
 80035d8:	43a9      	bics	r1, r5
 80035da:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80035dc:	4203      	tst	r3, r0
 80035de:	d004      	beq.n	80035ea <HAL_ADC_ConfigChannel+0x9a>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80035e0:	490a      	ldr	r1, [pc, #40]	; (800360c <HAL_ADC_ConfigChannel+0xbc>)
 80035e2:	480b      	ldr	r0, [pc, #44]	; (8003610 <HAL_ADC_ConfigChannel+0xc0>)
 80035e4:	680a      	ldr	r2, [r1, #0]
 80035e6:	4002      	ands	r2, r0
 80035e8:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80035ea:	039a      	lsls	r2, r3, #14
 80035ec:	d504      	bpl.n	80035f8 <HAL_ADC_ConfigChannel+0xa8>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80035ee:	4907      	ldr	r1, [pc, #28]	; (800360c <HAL_ADC_ConfigChannel+0xbc>)
 80035f0:	4808      	ldr	r0, [pc, #32]	; (8003614 <HAL_ADC_ConfigChannel+0xc4>)
 80035f2:	680a      	ldr	r2, [r1, #0]
 80035f4:	4002      	ands	r2, r0
 80035f6:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80035f8:	03db      	lsls	r3, r3, #15
 80035fa:	d5e7      	bpl.n	80035cc <HAL_ADC_ConfigChannel+0x7c>
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 80035fc:	4a03      	ldr	r2, [pc, #12]	; (800360c <HAL_ADC_ConfigChannel+0xbc>)
 80035fe:	4906      	ldr	r1, [pc, #24]	; (8003618 <HAL_ADC_ConfigChannel+0xc8>)
 8003600:	6813      	ldr	r3, [r2, #0]
 8003602:	400b      	ands	r3, r1
 8003604:	e7e1      	b.n	80035ca <HAL_ADC_ConfigChannel+0x7a>
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	00001001 	.word	0x00001001
 800360c:	40012708 	.word	0x40012708
 8003610:	ff7fffff 	.word	0xff7fffff
 8003614:	ffbfffff 	.word	0xffbfffff
 8003618:	feffffff 	.word	0xfeffffff

0800361c <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800361c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800361e:	0005      	movs	r5, r0
 8003620:	3550      	adds	r5, #80	; 0x50
 8003622:	782b      	ldrb	r3, [r5, #0]
{
 8003624:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8003626:	2002      	movs	r0, #2
 8003628:	2b01      	cmp	r3, #1
 800362a:	d03f      	beq.n	80036ac <HAL_ADCEx_Calibration_Start+0x90>
 800362c:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800362e:	2203      	movs	r2, #3
  __HAL_LOCK(hadc);
 8003630:	702b      	strb	r3, [r5, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	6898      	ldr	r0, [r3, #8]
 8003636:	4010      	ands	r0, r2
 8003638:	2801      	cmp	r0, #1
 800363a:	d102      	bne.n	8003642 <HAL_ADCEx_Calibration_Start+0x26>
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	4202      	tst	r2, r0
 8003640:	d135      	bne.n	80036ae <HAL_ADCEx_Calibration_Start+0x92>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8003642:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003644:	491c      	ldr	r1, [pc, #112]	; (80036b8 <HAL_ADCEx_Calibration_Start+0x9c>)
 8003646:	4011      	ands	r1, r2
 8003648:	2202      	movs	r2, #2
 800364a:	430a      	orrs	r2, r1
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800364c:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 800364e:	6562      	str	r2, [r4, #84]	; 0x54
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003650:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	438a      	bics	r2, r1
 8003656:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003658:	2280      	movs	r2, #128	; 0x80
 800365a:	6899      	ldr	r1, [r3, #8]
 800365c:	0612      	lsls	r2, r2, #24
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003662:	f7ff fcc9 	bl	8002ff8 <HAL_GetTick>
 8003666:	0007      	movs	r7, r0
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	2a00      	cmp	r2, #0
 800366e:	db0e      	blt.n	800368e <HAL_ADCEx_Calibration_Start+0x72>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003670:	2203      	movs	r2, #3
        return HAL_ERROR;
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003672:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003674:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003676:	430e      	orrs	r6, r1
 8003678:	60de      	str	r6, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800367a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800367c:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 800367e:	4393      	bics	r3, r2
 8003680:	001a      	movs	r2, r3
 8003682:	2301      	movs	r3, #1
 8003684:	4313      	orrs	r3, r2
 8003686:	6563      	str	r3, [r4, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003688:	2300      	movs	r3, #0
 800368a:	702b      	strb	r3, [r5, #0]
  
  /* Return function status */
  return tmp_hal_status;
 800368c:	e00e      	b.n	80036ac <HAL_ADCEx_Calibration_Start+0x90>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800368e:	f7ff fcb3 	bl	8002ff8 <HAL_GetTick>
 8003692:	1bc0      	subs	r0, r0, r7
 8003694:	280a      	cmp	r0, #10
 8003696:	d9e7      	bls.n	8003668 <HAL_ADCEx_Calibration_Start+0x4c>
        ADC_STATE_CLR_SET(hadc->State,
 8003698:	2212      	movs	r2, #18
 800369a:	6d63      	ldr	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 800369c:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800369e:	4393      	bics	r3, r2
 80036a0:	001a      	movs	r2, r3
 80036a2:	2310      	movs	r3, #16
 80036a4:	4313      	orrs	r3, r2
 80036a6:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 80036a8:	2300      	movs	r3, #0
 80036aa:	702b      	strb	r3, [r5, #0]
}
 80036ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036ae:	2320      	movs	r3, #32
 80036b0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80036b2:	4313      	orrs	r3, r2
 80036b4:	6563      	str	r3, [r4, #84]	; 0x54
 80036b6:	e7e7      	b.n	8003688 <HAL_ADCEx_Calibration_Start+0x6c>
 80036b8:	fffffefd 	.word	0xfffffefd

080036bc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036bc:	b570      	push	{r4, r5, r6, lr}
 80036be:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80036c0:	2800      	cmp	r0, #0
 80036c2:	da14      	bge.n	80036ee <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036c4:	230f      	movs	r3, #15
 80036c6:	b2c0      	uxtb	r0, r0
 80036c8:	4003      	ands	r3, r0
 80036ca:	3b08      	subs	r3, #8
 80036cc:	4a11      	ldr	r2, [pc, #68]	; (8003714 <HAL_NVIC_SetPriority+0x58>)
 80036ce:	089b      	lsrs	r3, r3, #2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	189b      	adds	r3, r3, r2
 80036d4:	2203      	movs	r2, #3
 80036d6:	4010      	ands	r0, r2
 80036d8:	4090      	lsls	r0, r2
 80036da:	32fc      	adds	r2, #252	; 0xfc
 80036dc:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036de:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036e0:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036e2:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036e4:	69dc      	ldr	r4, [r3, #28]
 80036e6:	43ac      	bics	r4, r5
 80036e8:	4321      	orrs	r1, r4
 80036ea:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80036ec:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036ee:	2503      	movs	r5, #3
 80036f0:	0883      	lsrs	r3, r0, #2
 80036f2:	4028      	ands	r0, r5
 80036f4:	40a8      	lsls	r0, r5
 80036f6:	35fc      	adds	r5, #252	; 0xfc
 80036f8:	002e      	movs	r6, r5
 80036fa:	4a07      	ldr	r2, [pc, #28]	; (8003718 <HAL_NVIC_SetPriority+0x5c>)
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	189b      	adds	r3, r3, r2
 8003700:	22c0      	movs	r2, #192	; 0xc0
 8003702:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003704:	4029      	ands	r1, r5
 8003706:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003708:	0092      	lsls	r2, r2, #2
 800370a:	589c      	ldr	r4, [r3, r2]
 800370c:	43b4      	bics	r4, r6
 800370e:	4321      	orrs	r1, r4
 8003710:	5099      	str	r1, [r3, r2]
 8003712:	e7eb      	b.n	80036ec <HAL_NVIC_SetPriority+0x30>
 8003714:	e000ed00 	.word	0xe000ed00
 8003718:	e000e100 	.word	0xe000e100

0800371c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800371c:	231f      	movs	r3, #31
 800371e:	4018      	ands	r0, r3
 8003720:	3b1e      	subs	r3, #30
 8003722:	4083      	lsls	r3, r0
 8003724:	4a01      	ldr	r2, [pc, #4]	; (800372c <HAL_NVIC_EnableIRQ+0x10>)
 8003726:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003728:	4770      	bx	lr
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	e000e100 	.word	0xe000e100

08003730 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003730:	4a09      	ldr	r2, [pc, #36]	; (8003758 <HAL_SYSTICK_Config+0x28>)
 8003732:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8003734:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003736:	4293      	cmp	r3, r2
 8003738:	d80d      	bhi.n	8003756 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800373a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800373c:	4a07      	ldr	r2, [pc, #28]	; (800375c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800373e:	4808      	ldr	r0, [pc, #32]	; (8003760 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003740:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003742:	6a03      	ldr	r3, [r0, #32]
 8003744:	0609      	lsls	r1, r1, #24
 8003746:	021b      	lsls	r3, r3, #8
 8003748:	0a1b      	lsrs	r3, r3, #8
 800374a:	430b      	orrs	r3, r1
 800374c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800374e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003750:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003752:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003754:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003756:	4770      	bx	lr
 8003758:	00ffffff 	.word	0x00ffffff
 800375c:	e000e010 	.word	0xe000e010
 8003760:	e000ed00 	.word	0xe000ed00

08003764 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003764:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003766:	4a58      	ldr	r2, [pc, #352]	; (80038c8 <HAL_GPIO_Init+0x164>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8003768:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800376a:	1882      	adds	r2, r0, r2
 800376c:	1e54      	subs	r4, r2, #1
 800376e:	41a2      	sbcs	r2, r4
{
 8003770:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0)
 8003772:	9304      	str	r3, [sp, #16]
  uint32_t position = 0x00U;
 8003774:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003776:	3205      	adds	r2, #5
{
 8003778:	9103      	str	r1, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800377a:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800377c:	9a04      	ldr	r2, [sp, #16]
 800377e:	40da      	lsrs	r2, r3
 8003780:	d101      	bne.n	8003786 <HAL_GPIO_Init+0x22>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8003782:	b007      	add	sp, #28
 8003784:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003786:	2601      	movs	r6, #1
 8003788:	0037      	movs	r7, r6
 800378a:	409f      	lsls	r7, r3
 800378c:	9a04      	ldr	r2, [sp, #16]
 800378e:	403a      	ands	r2, r7
 8003790:	9202      	str	r2, [sp, #8]
    if (iocurrent)
 8003792:	d100      	bne.n	8003796 <HAL_GPIO_Init+0x32>
 8003794:	e095      	b.n	80038c2 <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003796:	9a03      	ldr	r2, [sp, #12]
 8003798:	6852      	ldr	r2, [r2, #4]
 800379a:	9201      	str	r2, [sp, #4]
 800379c:	2210      	movs	r2, #16
 800379e:	9d01      	ldr	r5, [sp, #4]
 80037a0:	4395      	bics	r5, r2
 80037a2:	1e6a      	subs	r2, r5, #1
 80037a4:	42b2      	cmp	r2, r6
 80037a6:	d813      	bhi.n	80037d0 <HAL_GPIO_Init+0x6c>
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80037a8:	2403      	movs	r4, #3
 80037aa:	0059      	lsls	r1, r3, #1
 80037ac:	408c      	lsls	r4, r1
 80037ae:	468c      	mov	ip, r1
        temp = GPIOx->OSPEEDR;
 80037b0:	6882      	ldr	r2, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037b2:	9903      	ldr	r1, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80037b4:	43a2      	bics	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037b6:	68cc      	ldr	r4, [r1, #12]
 80037b8:	4661      	mov	r1, ip
 80037ba:	408c      	lsls	r4, r1
 80037bc:	4322      	orrs	r2, r4
        GPIOx->OSPEEDR = temp;
 80037be:	6082      	str	r2, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037c0:	9a01      	ldr	r2, [sp, #4]
        temp = GPIOx->OTYPER;
 80037c2:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037c4:	0912      	lsrs	r2, r2, #4
 80037c6:	4032      	ands	r2, r6
 80037c8:	409a      	lsls	r2, r3
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037ca:	43bc      	bics	r4, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037cc:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80037ce:	6042      	str	r2, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037d0:	2203      	movs	r2, #3
 80037d2:	005f      	lsls	r7, r3, #1
 80037d4:	40ba      	lsls	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037d6:	9903      	ldr	r1, [sp, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037d8:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037da:	688c      	ldr	r4, [r1, #8]
      temp = GPIOx->PUPDR;
 80037dc:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037de:	40bc      	lsls	r4, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037e0:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037e2:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 80037e4:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037e6:	2d02      	cmp	r5, #2
 80037e8:	d10e      	bne.n	8003808 <HAL_GPIO_Init+0xa4>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80037ea:	210f      	movs	r1, #15
 80037ec:	3505      	adds	r5, #5
 80037ee:	401d      	ands	r5, r3
 80037f0:	00ad      	lsls	r5, r5, #2
 80037f2:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 80037f4:	08dc      	lsrs	r4, r3, #3
 80037f6:	00a4      	lsls	r4, r4, #2
 80037f8:	1904      	adds	r4, r0, r4
 80037fa:	6a26      	ldr	r6, [r4, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80037fc:	438e      	bics	r6, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80037fe:	9903      	ldr	r1, [sp, #12]
 8003800:	6909      	ldr	r1, [r1, #16]
 8003802:	40a9      	lsls	r1, r5
 8003804:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3U] = temp;
 8003806:	6226      	str	r6, [r4, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003808:	2603      	movs	r6, #3
      temp = GPIOx->MODER;
 800380a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800380c:	4022      	ands	r2, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800380e:	9c01      	ldr	r4, [sp, #4]
 8003810:	4034      	ands	r4, r6
 8003812:	40bc      	lsls	r4, r7
 8003814:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8003816:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003818:	9a01      	ldr	r2, [sp, #4]
 800381a:	00d2      	lsls	r2, r2, #3
 800381c:	d551      	bpl.n	80038c2 <HAL_GPIO_Init+0x15e>
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800381e:	001d      	movs	r5, r3
 8003820:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003822:	2101      	movs	r1, #1
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003824:	4035      	ands	r5, r6
 8003826:	00ad      	lsls	r5, r5, #2
 8003828:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382a:	4c28      	ldr	r4, [pc, #160]	; (80038cc <HAL_GPIO_Init+0x168>)
 800382c:	468c      	mov	ip, r1
 800382e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003830:	430a      	orrs	r2, r1
 8003832:	6362      	str	r2, [r4, #52]	; 0x34
 8003834:	4a26      	ldr	r2, [pc, #152]	; (80038d0 <HAL_GPIO_Init+0x16c>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8003836:	089c      	lsrs	r4, r3, #2
 8003838:	00a4      	lsls	r4, r4, #2
 800383a:	18a4      	adds	r4, r4, r2
 800383c:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800383e:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003840:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003842:	0011      	movs	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003844:	05ff      	lsls	r7, r7, #23
 8003846:	2200      	movs	r2, #0
 8003848:	42b8      	cmp	r0, r7
 800384a:	d010      	beq.n	800386e <HAL_GPIO_Init+0x10a>
 800384c:	4f21      	ldr	r7, [pc, #132]	; (80038d4 <HAL_GPIO_Init+0x170>)
 800384e:	4662      	mov	r2, ip
 8003850:	42b8      	cmp	r0, r7
 8003852:	d00c      	beq.n	800386e <HAL_GPIO_Init+0x10a>
 8003854:	4f20      	ldr	r7, [pc, #128]	; (80038d8 <HAL_GPIO_Init+0x174>)
 8003856:	1892      	adds	r2, r2, r2
 8003858:	42b8      	cmp	r0, r7
 800385a:	d008      	beq.n	800386e <HAL_GPIO_Init+0x10a>
 800385c:	4f1f      	ldr	r7, [pc, #124]	; (80038dc <HAL_GPIO_Init+0x178>)
 800385e:	0032      	movs	r2, r6
 8003860:	42b8      	cmp	r0, r7
 8003862:	d004      	beq.n	800386e <HAL_GPIO_Init+0x10a>
 8003864:	4e1e      	ldr	r6, [pc, #120]	; (80038e0 <HAL_GPIO_Init+0x17c>)
 8003866:	4462      	add	r2, ip
 8003868:	42b0      	cmp	r0, r6
 800386a:	d000      	beq.n	800386e <HAL_GPIO_Init+0x10a>
 800386c:	9a05      	ldr	r2, [sp, #20]
 800386e:	40aa      	lsls	r2, r5
 8003870:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 8003872:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003874:	60a2      	str	r2, [r4, #8]
          temp |= iocurrent;
 8003876:	000d      	movs	r5, r1
        temp = EXTI->IMR;
 8003878:	4a1a      	ldr	r2, [pc, #104]	; (80038e4 <HAL_GPIO_Init+0x180>)
        temp &= ~((uint32_t)iocurrent);
 800387a:	43cc      	mvns	r4, r1
        temp = EXTI->IMR;
 800387c:	6816      	ldr	r6, [r2, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800387e:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8003880:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003882:	03c9      	lsls	r1, r1, #15
 8003884:	d401      	bmi.n	800388a <HAL_GPIO_Init+0x126>
        temp &= ~((uint32_t)iocurrent);
 8003886:	0035      	movs	r5, r6
 8003888:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 800388a:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 800388c:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800388e:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003890:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8003892:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003894:	0389      	lsls	r1, r1, #14
 8003896:	d401      	bmi.n	800389c <HAL_GPIO_Init+0x138>
        temp &= ~((uint32_t)iocurrent);
 8003898:	0035      	movs	r5, r6
 800389a:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 800389c:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 800389e:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80038a0:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038a2:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80038a4:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038a6:	02c9      	lsls	r1, r1, #11
 80038a8:	d401      	bmi.n	80038ae <HAL_GPIO_Init+0x14a>
        temp &= ~((uint32_t)iocurrent);
 80038aa:	0035      	movs	r5, r6
 80038ac:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80038ae:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80038b0:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 80038b2:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038b4:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80038b6:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038b8:	0289      	lsls	r1, r1, #10
 80038ba:	d401      	bmi.n	80038c0 <HAL_GPIO_Init+0x15c>
        temp &= ~((uint32_t)iocurrent);
 80038bc:	4025      	ands	r5, r4
 80038be:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80038c0:	60d6      	str	r6, [r2, #12]
    position++;
 80038c2:	3301      	adds	r3, #1
 80038c4:	e75a      	b.n	800377c <HAL_GPIO_Init+0x18>
 80038c6:	46c0      	nop			; (mov r8, r8)
 80038c8:	afffe400 	.word	0xafffe400
 80038cc:	40021000 	.word	0x40021000
 80038d0:	40010000 	.word	0x40010000
 80038d4:	50000400 	.word	0x50000400
 80038d8:	50000800 	.word	0x50000800
 80038dc:	50000c00 	.word	0x50000c00
 80038e0:	50001000 	.word	0x50001000
 80038e4:	40010400 	.word	0x40010400

080038e8 <HAL_GPIO_DeInit>:
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80038e8:	4a38      	ldr	r2, [pc, #224]	; (80039cc <HAL_GPIO_DeInit+0xe4>)
{
 80038ea:	b5f0      	push	{r4, r5, r6, r7, lr}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80038ec:	1882      	adds	r2, r0, r2
 80038ee:	1e54      	subs	r4, r2, #1
 80038f0:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 80038f2:	2300      	movs	r3, #0
{
 80038f4:	b087      	sub	sp, #28
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80038f6:	3205      	adds	r2, #5
 80038f8:	9205      	str	r2, [sp, #20]
  while ((GPIO_Pin >> position) != 0)
 80038fa:	000a      	movs	r2, r1
 80038fc:	40da      	lsrs	r2, r3
 80038fe:	d101      	bne.n	8003904 <HAL_GPIO_DeInit+0x1c>
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
    }
    position++;
  }
}
 8003900:	b007      	add	sp, #28
 8003902:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 8003904:	2701      	movs	r7, #1
 8003906:	003a      	movs	r2, r7
 8003908:	409a      	lsls	r2, r3
 800390a:	9201      	str	r2, [sp, #4]
 800390c:	400a      	ands	r2, r1
 800390e:	9202      	str	r2, [sp, #8]
    if (iocurrent)
 8003910:	d059      	beq.n	80039c6 <HAL_GPIO_DeInit+0xde>
 8003912:	4a2f      	ldr	r2, [pc, #188]	; (80039d0 <HAL_GPIO_DeInit+0xe8>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003914:	089c      	lsrs	r4, r3, #2
 8003916:	00a4      	lsls	r4, r4, #2
 8003918:	18a4      	adds	r4, r4, r2
 800391a:	68a2      	ldr	r2, [r4, #8]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800391c:	001d      	movs	r5, r3
      tmp = SYSCFG->EXTICR[position >> 2U];
 800391e:	0016      	movs	r6, r2
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003920:	2203      	movs	r2, #3
 8003922:	4015      	ands	r5, r2
 8003924:	00ad      	lsls	r5, r5, #2
 8003926:	320c      	adds	r2, #12
 8003928:	40aa      	lsls	r2, r5
 800392a:	9203      	str	r2, [sp, #12]
 800392c:	4032      	ands	r2, r6
 800392e:	9204      	str	r2, [sp, #16]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003930:	22a0      	movs	r2, #160	; 0xa0
 8003932:	05d2      	lsls	r2, r2, #23
 8003934:	4694      	mov	ip, r2
 8003936:	2200      	movs	r2, #0
 8003938:	4560      	cmp	r0, ip
 800393a:	d011      	beq.n	8003960 <HAL_GPIO_DeInit+0x78>
 800393c:	4a25      	ldr	r2, [pc, #148]	; (80039d4 <HAL_GPIO_DeInit+0xec>)
 800393e:	4694      	mov	ip, r2
 8003940:	003a      	movs	r2, r7
 8003942:	4560      	cmp	r0, ip
 8003944:	d00c      	beq.n	8003960 <HAL_GPIO_DeInit+0x78>
 8003946:	4f24      	ldr	r7, [pc, #144]	; (80039d8 <HAL_GPIO_DeInit+0xf0>)
 8003948:	1892      	adds	r2, r2, r2
 800394a:	42b8      	cmp	r0, r7
 800394c:	d008      	beq.n	8003960 <HAL_GPIO_DeInit+0x78>
 800394e:	4f23      	ldr	r7, [pc, #140]	; (80039dc <HAL_GPIO_DeInit+0xf4>)
 8003950:	3201      	adds	r2, #1
 8003952:	42b8      	cmp	r0, r7
 8003954:	d004      	beq.n	8003960 <HAL_GPIO_DeInit+0x78>
 8003956:	4e22      	ldr	r6, [pc, #136]	; (80039e0 <HAL_GPIO_DeInit+0xf8>)
 8003958:	3201      	adds	r2, #1
 800395a:	42b0      	cmp	r0, r6
 800395c:	d000      	beq.n	8003960 <HAL_GPIO_DeInit+0x78>
 800395e:	9a05      	ldr	r2, [sp, #20]
 8003960:	40aa      	lsls	r2, r5
 8003962:	9d04      	ldr	r5, [sp, #16]
 8003964:	4295      	cmp	r5, r2
 8003966:	d112      	bne.n	800398e <HAL_GPIO_DeInit+0xa6>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003968:	9e02      	ldr	r6, [sp, #8]
 800396a:	4a1e      	ldr	r2, [pc, #120]	; (80039e4 <HAL_GPIO_DeInit+0xfc>)
 800396c:	43f6      	mvns	r6, r6
 800396e:	6815      	ldr	r5, [r2, #0]
 8003970:	4035      	ands	r5, r6
 8003972:	6015      	str	r5, [r2, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003974:	6855      	ldr	r5, [r2, #4]
 8003976:	4035      	ands	r5, r6
 8003978:	6055      	str	r5, [r2, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800397a:	6895      	ldr	r5, [r2, #8]
 800397c:	4035      	ands	r5, r6
 800397e:	6095      	str	r5, [r2, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003980:	68d5      	ldr	r5, [r2, #12]
 8003982:	402e      	ands	r6, r5
 8003984:	60d6      	str	r6, [r2, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003986:	68a2      	ldr	r2, [r4, #8]
 8003988:	9d03      	ldr	r5, [sp, #12]
 800398a:	43aa      	bics	r2, r5
 800398c:	60a2      	str	r2, [r4, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800398e:	2203      	movs	r2, #3
 8003990:	005d      	lsls	r5, r3, #1
 8003992:	40aa      	lsls	r2, r5
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 8003994:	2507      	movs	r5, #7
 8003996:	270f      	movs	r7, #15
 8003998:	401d      	ands	r5, r3
 800399a:	00ad      	lsls	r5, r5, #2
 800399c:	40af      	lsls	r7, r5
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800399e:	43d5      	mvns	r5, r2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80039a0:	6804      	ldr	r4, [r0, #0]
 80039a2:	4314      	orrs	r4, r2
 80039a4:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80039a6:	08dc      	lsrs	r4, r3, #3
 80039a8:	00a4      	lsls	r4, r4, #2
 80039aa:	1904      	adds	r4, r0, r4
 80039ac:	6a26      	ldr	r6, [r4, #32]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 80039ae:	9a01      	ldr	r2, [sp, #4]
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80039b0:	43be      	bics	r6, r7
 80039b2:	6226      	str	r6, [r4, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039b4:	68c4      	ldr	r4, [r0, #12]
 80039b6:	402c      	ands	r4, r5
 80039b8:	60c4      	str	r4, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 80039ba:	6844      	ldr	r4, [r0, #4]
 80039bc:	4394      	bics	r4, r2
 80039be:	6044      	str	r4, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80039c0:	6882      	ldr	r2, [r0, #8]
 80039c2:	402a      	ands	r2, r5
 80039c4:	6082      	str	r2, [r0, #8]
    position++;
 80039c6:	3301      	adds	r3, #1
 80039c8:	e797      	b.n	80038fa <HAL_GPIO_DeInit+0x12>
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	afffe400 	.word	0xafffe400
 80039d0:	40010000 	.word	0x40010000
 80039d4:	50000400 	.word	0x50000400
 80039d8:	50000800 	.word	0x50000800
 80039dc:	50000c00 	.word	0x50000c00
 80039e0:	50001000 	.word	0x50001000
 80039e4:	40010400 	.word	0x40010400

080039e8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039e8:	6900      	ldr	r0, [r0, #16]
 80039ea:	4008      	ands	r0, r1
 80039ec:	1e41      	subs	r1, r0, #1
 80039ee:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80039f0:	b2c0      	uxtb	r0, r0
}
 80039f2:	4770      	bx	lr

080039f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039f4:	2a00      	cmp	r2, #0
 80039f6:	d001      	beq.n	80039fc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039f8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80039fa:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80039fc:	6281      	str	r1, [r0, #40]	; 0x28
}
 80039fe:	e7fc      	b.n	80039fa <HAL_GPIO_WritePin+0x6>

08003a00 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a00:	4b04      	ldr	r3, [pc, #16]	; (8003a14 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8003a02:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	4210      	tst	r0, r2
 8003a08:	d002      	beq.n	8003a10 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a0a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a0c:	f003 f872 	bl	8006af4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a10:	bd10      	pop	{r4, pc}
 8003a12:	46c0      	nop			; (mov r8, r8)
 8003a14:	40010400 	.word	0x40010400

08003a18 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a18:	6803      	ldr	r3, [r0, #0]
 8003a1a:	699a      	ldr	r2, [r3, #24]
 8003a1c:	0792      	lsls	r2, r2, #30
 8003a1e:	d501      	bpl.n	8003a24 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a20:	2200      	movs	r2, #0
 8003a22:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a24:	2201      	movs	r2, #1
 8003a26:	6999      	ldr	r1, [r3, #24]
 8003a28:	4211      	tst	r1, r2
 8003a2a:	d102      	bne.n	8003a32 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a2c:	6999      	ldr	r1, [r3, #24]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	619a      	str	r2, [r3, #24]
  }
}
 8003a32:	4770      	bx	lr

08003a34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	9e04      	ldr	r6, [sp, #16]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003a38:	0589      	lsls	r1, r1, #22
 8003a3a:	4333      	orrs	r3, r6
 8003a3c:	0d89      	lsrs	r1, r1, #22
 8003a3e:	4319      	orrs	r1, r3
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	6804      	ldr	r4, [r0, #0]
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	0d70      	lsrs	r0, r6, #21
 8003a48:	4018      	ands	r0, r3
 8003a4a:	4b04      	ldr	r3, [pc, #16]	; (8003a5c <I2C_TransferConfig+0x28>)
 8003a4c:	6865      	ldr	r5, [r4, #4]
 8003a4e:	0412      	lsls	r2, r2, #16
 8003a50:	4318      	orrs	r0, r3
 8003a52:	4385      	bics	r5, r0
 8003a54:	4311      	orrs	r1, r2
 8003a56:	4329      	orrs	r1, r5
 8003a58:	6061      	str	r1, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003a5a:	bd70      	pop	{r4, r5, r6, pc}
 8003a5c:	03ff63ff 	.word	0x03ff63ff

08003a60 <I2C_WaitOnFlagUntilTimeout>:
{
 8003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a62:	0004      	movs	r4, r0
 8003a64:	000e      	movs	r6, r1
 8003a66:	0017      	movs	r7, r2
 8003a68:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a6a:	6822      	ldr	r2, [r4, #0]
 8003a6c:	6993      	ldr	r3, [r2, #24]
 8003a6e:	4033      	ands	r3, r6
 8003a70:	1b9b      	subs	r3, r3, r6
 8003a72:	4259      	negs	r1, r3
 8003a74:	414b      	adcs	r3, r1
 8003a76:	42bb      	cmp	r3, r7
 8003a78:	d001      	beq.n	8003a7e <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	e017      	b.n	8003aae <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8003a7e:	1c6b      	adds	r3, r5, #1
 8003a80:	d0f4      	beq.n	8003a6c <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7ff fab9 	bl	8002ff8 <HAL_GetTick>
 8003a86:	9b06      	ldr	r3, [sp, #24]
 8003a88:	1ac0      	subs	r0, r0, r3
 8003a8a:	4285      	cmp	r5, r0
 8003a8c:	d301      	bcc.n	8003a92 <I2C_WaitOnFlagUntilTimeout+0x32>
 8003a8e:	2d00      	cmp	r5, #0
 8003a90:	d1eb      	bne.n	8003a6a <I2C_WaitOnFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a92:	2220      	movs	r2, #32
 8003a94:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8003a96:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003a9c:	0023      	movs	r3, r4
 8003a9e:	3341      	adds	r3, #65	; 0x41
 8003aa0:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa2:	0022      	movs	r2, r4
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8003aa8:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aaa:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8003aac:	7023      	strb	r3, [r4, #0]
}
 8003aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ab0 <I2C_IsAcknowledgeFailed>:
{
 8003ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ab2:	6803      	ldr	r3, [r0, #0]
{
 8003ab4:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ab6:	6998      	ldr	r0, [r3, #24]
 8003ab8:	2310      	movs	r3, #16
{
 8003aba:	000e      	movs	r6, r1
 8003abc:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003abe:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ac0:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ac2:	2800      	cmp	r0, #0
 8003ac4:	d118      	bne.n	8003af8 <I2C_IsAcknowledgeFailed+0x48>
}
 8003ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 8003ac8:	1c72      	adds	r2, r6, #1
 8003aca:	d016      	beq.n	8003afa <I2C_IsAcknowledgeFailed+0x4a>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003acc:	f7ff fa94 	bl	8002ff8 <HAL_GetTick>
 8003ad0:	1bc0      	subs	r0, r0, r7
 8003ad2:	4286      	cmp	r6, r0
 8003ad4:	d301      	bcc.n	8003ada <I2C_IsAcknowledgeFailed+0x2a>
 8003ad6:	2e00      	cmp	r6, #0
 8003ad8:	d10e      	bne.n	8003af8 <I2C_IsAcknowledgeFailed+0x48>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ada:	2220      	movs	r2, #32
 8003adc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ae2:	0023      	movs	r3, r4
 8003ae4:	3341      	adds	r3, #65	; 0x41
 8003ae6:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae8:	0022      	movs	r2, r4
 8003aea:	2300      	movs	r3, #0
 8003aec:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8003aee:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af0:	7013      	strb	r3, [r2, #0]
    return HAL_ERROR;
 8003af2:	2001      	movs	r0, #1
    __HAL_UNLOCK(hi2c);
 8003af4:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 8003af6:	e7e6      	b.n	8003ac6 <I2C_IsAcknowledgeFailed+0x16>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	699a      	ldr	r2, [r3, #24]
 8003afc:	422a      	tst	r2, r5
 8003afe:	d0e3      	beq.n	8003ac8 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b00:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 8003b02:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b04:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b06:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8003b08:	f7ff ff86 	bl	8003a18 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003b0c:	6822      	ldr	r2, [r4, #0]
 8003b0e:	4906      	ldr	r1, [pc, #24]	; (8003b28 <I2C_IsAcknowledgeFailed+0x78>)
 8003b10:	6853      	ldr	r3, [r2, #4]
 8003b12:	400b      	ands	r3, r1
 8003b14:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b16:	2304      	movs	r3, #4
 8003b18:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b1e:	0023      	movs	r3, r4
 8003b20:	3341      	adds	r3, #65	; 0x41
 8003b22:	701d      	strb	r5, [r3, #0]
 8003b24:	e7e0      	b.n	8003ae8 <I2C_IsAcknowledgeFailed+0x38>
 8003b26:	46c0      	nop			; (mov r8, r8)
 8003b28:	fe00e800 	.word	0xfe00e800

08003b2c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2e:	0004      	movs	r4, r0
 8003b30:	000d      	movs	r5, r1
 8003b32:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b34:	2702      	movs	r7, #2
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	423b      	tst	r3, r7
 8003b3c:	d001      	beq.n	8003b42 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8003b3e:	2000      	movs	r0, #0
}
 8003b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b42:	0032      	movs	r2, r6
 8003b44:	0029      	movs	r1, r5
 8003b46:	0020      	movs	r0, r4
 8003b48:	f7ff ffb2 	bl	8003ab0 <I2C_IsAcknowledgeFailed>
 8003b4c:	2800      	cmp	r0, #0
 8003b4e:	d115      	bne.n	8003b7c <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003b50:	1c6b      	adds	r3, r5, #1
 8003b52:	d0f0      	beq.n	8003b36 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b54:	f7ff fa50 	bl	8002ff8 <HAL_GetTick>
 8003b58:	1b80      	subs	r0, r0, r6
 8003b5a:	4285      	cmp	r5, r0
 8003b5c:	d301      	bcc.n	8003b62 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8003b5e:	2d00      	cmp	r5, #0
 8003b60:	d1e9      	bne.n	8003b36 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b62:	2220      	movs	r2, #32
 8003b64:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b66:	4313      	orrs	r3, r2
 8003b68:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b6a:	0023      	movs	r3, r4
 8003b6c:	3341      	adds	r3, #65	; 0x41
 8003b6e:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b70:	0022      	movs	r2, r4
 8003b72:	2300      	movs	r3, #0
 8003b74:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8003b76:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b78:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8003b7a:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003b7c:	2001      	movs	r0, #1
 8003b7e:	e7df      	b.n	8003b40 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08003b80 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b82:	0004      	movs	r4, r0
 8003b84:	000d      	movs	r5, r1
 8003b86:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b88:	2720      	movs	r7, #32
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	423b      	tst	r3, r7
 8003b90:	d001      	beq.n	8003b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003b92:	2000      	movs	r0, #0
}
 8003b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b96:	0032      	movs	r2, r6
 8003b98:	0029      	movs	r1, r5
 8003b9a:	0020      	movs	r0, r4
 8003b9c:	f7ff ff88 	bl	8003ab0 <I2C_IsAcknowledgeFailed>
 8003ba0:	2800      	cmp	r0, #0
 8003ba2:	d113      	bne.n	8003bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ba4:	f7ff fa28 	bl	8002ff8 <HAL_GetTick>
 8003ba8:	1b80      	subs	r0, r0, r6
 8003baa:	4285      	cmp	r5, r0
 8003bac:	d301      	bcc.n	8003bb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8003bae:	2d00      	cmp	r5, #0
 8003bb0:	d1eb      	bne.n	8003b8a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003bba:	0023      	movs	r3, r4
 8003bbc:	3341      	adds	r3, #65	; 0x41
 8003bbe:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc0:	0022      	movs	r2, r4
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8003bc6:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc8:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8003bca:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003bcc:	2001      	movs	r0, #1
 8003bce:	e7e1      	b.n	8003b94 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08003bd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd2:	0004      	movs	r4, r0
 8003bd4:	000d      	movs	r5, r1
 8003bd6:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bd8:	2604      	movs	r6, #4
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	4233      	tst	r3, r6
 8003be0:	d111      	bne.n	8003c06 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be2:	003a      	movs	r2, r7
 8003be4:	0029      	movs	r1, r5
 8003be6:	0020      	movs	r0, r4
 8003be8:	f7ff ff62 	bl	8003ab0 <I2C_IsAcknowledgeFailed>
 8003bec:	2800      	cmp	r0, #0
 8003bee:	d11a      	bne.n	8003c26 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bf0:	2120      	movs	r1, #32
 8003bf2:	6823      	ldr	r3, [r4, #0]
 8003bf4:	699a      	ldr	r2, [r3, #24]
 8003bf6:	420a      	tst	r2, r1
 8003bf8:	d017      	beq.n	8003c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003bfa:	699a      	ldr	r2, [r3, #24]
 8003bfc:	4232      	tst	r2, r6
 8003bfe:	d004      	beq.n	8003c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8003c00:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003c02:	2a00      	cmp	r2, #0
 8003c04:	d001      	beq.n	8003c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 8003c06:	2000      	movs	r0, #0
}
 8003c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c0a:	2120      	movs	r1, #32
 8003c0c:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	480e      	ldr	r0, [pc, #56]	; (8003c4c <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>)
 8003c12:	4002      	ands	r2, r0
 8003c14:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8003c16:	0022      	movs	r2, r4
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c18:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003c1a:	3241      	adds	r2, #65	; 0x41
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c1c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c1e:	7011      	strb	r1, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8003c20:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c22:	7053      	strb	r3, [r2, #1]
      __HAL_UNLOCK(hi2c);
 8003c24:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003c26:	2001      	movs	r0, #1
 8003c28:	e7ee      	b.n	8003c08 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2a:	f7ff f9e5 	bl	8002ff8 <HAL_GetTick>
 8003c2e:	1bc0      	subs	r0, r0, r7
 8003c30:	4285      	cmp	r5, r0
 8003c32:	d301      	bcc.n	8003c38 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8003c34:	2d00      	cmp	r5, #0
 8003c36:	d1d0      	bne.n	8003bda <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c38:	2220      	movs	r2, #32
 8003c3a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c40:	0023      	movs	r3, r4
 8003c42:	3341      	adds	r3, #65	; 0x41
 8003c44:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 8003c46:	3440      	adds	r4, #64	; 0x40
 8003c48:	2300      	movs	r3, #0
 8003c4a:	e7eb      	b.n	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003c4c:	fe00e800 	.word	0xfe00e800

08003c50 <HAL_I2C_Init>:
{
 8003c50:	b570      	push	{r4, r5, r6, lr}
 8003c52:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003c54:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003c56:	2c00      	cmp	r4, #0
 8003c58:	d03f      	beq.n	8003cda <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c5a:	0025      	movs	r5, r4
 8003c5c:	3541      	adds	r5, #65	; 0x41
 8003c5e:	782b      	ldrb	r3, [r5, #0]
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d105      	bne.n	8003c72 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8003c66:	0022      	movs	r2, r4
 8003c68:	3240      	adds	r2, #64	; 0x40
 8003c6a:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 8003c6c:	0020      	movs	r0, r4
 8003c6e:	f002 ff9d 	bl	8006bac <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c72:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003c74:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c76:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003c78:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c7a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	68a6      	ldr	r6, [r4, #8]
 8003c80:	438a      	bics	r2, r1
 8003c82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c84:	6861      	ldr	r1, [r4, #4]
 8003c86:	4a1a      	ldr	r2, [pc, #104]	; (8003cf0 <HAL_I2C_Init+0xa0>)
 8003c88:	400a      	ands	r2, r1
 8003c8a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c8c:	6899      	ldr	r1, [r3, #8]
 8003c8e:	4a19      	ldr	r2, [pc, #100]	; (8003cf4 <HAL_I2C_Init+0xa4>)
 8003c90:	4011      	ands	r1, r2
 8003c92:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c94:	2801      	cmp	r0, #1
 8003c96:	d121      	bne.n	8003cdc <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c98:	2180      	movs	r1, #128	; 0x80
 8003c9a:	0209      	lsls	r1, r1, #8
 8003c9c:	4331      	orrs	r1, r6
 8003c9e:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ca0:	6858      	ldr	r0, [r3, #4]
 8003ca2:	4915      	ldr	r1, [pc, #84]	; (8003cf8 <HAL_I2C_Init+0xa8>)
 8003ca4:	4301      	orrs	r1, r0
 8003ca6:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ca8:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003caa:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cac:	400a      	ands	r2, r1
 8003cae:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003cb0:	6961      	ldr	r1, [r4, #20]
 8003cb2:	6922      	ldr	r2, [r4, #16]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	69a1      	ldr	r1, [r4, #24]
 8003cb8:	0209      	lsls	r1, r1, #8
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cbe:	6a21      	ldr	r1, [r4, #32]
 8003cc0:	69e2      	ldr	r2, [r4, #28]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	6819      	ldr	r1, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003cce:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd0:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cd2:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cd4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd6:	3442      	adds	r4, #66	; 0x42
 8003cd8:	7020      	strb	r0, [r4, #0]
}
 8003cda:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003cdc:	2184      	movs	r1, #132	; 0x84
 8003cde:	0209      	lsls	r1, r1, #8
 8003ce0:	4331      	orrs	r1, r6
 8003ce2:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ce4:	2802      	cmp	r0, #2
 8003ce6:	d1db      	bne.n	8003ca0 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ce8:	2180      	movs	r1, #128	; 0x80
 8003cea:	0109      	lsls	r1, r1, #4
 8003cec:	6059      	str	r1, [r3, #4]
 8003cee:	e7d7      	b.n	8003ca0 <HAL_I2C_Init+0x50>
 8003cf0:	f0ffffff 	.word	0xf0ffffff
 8003cf4:	ffff7fff 	.word	0xffff7fff
 8003cf8:	02008000 	.word	0x02008000

08003cfc <HAL_I2C_DeInit>:
{
 8003cfc:	b570      	push	{r4, r5, r6, lr}
 8003cfe:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003d00:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003d02:	2c00      	cmp	r4, #0
 8003d04:	d013      	beq.n	8003d2e <HAL_I2C_DeInit+0x32>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d06:	0025      	movs	r5, r4
 8003d08:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003d0a:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d0c:	3541      	adds	r5, #65	; 0x41
 8003d0e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003d10:	6813      	ldr	r3, [r2, #0]
 8003d12:	4383      	bics	r3, r0
 8003d14:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8003d16:	0020      	movs	r0, r4
 8003d18:	f002 ff7a 	bl	8006c10 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d1c:	2000      	movs	r0, #0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1e:	0023      	movs	r3, r4
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d20:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d22:	3342      	adds	r3, #66	; 0x42
  hi2c->State = HAL_I2C_STATE_RESET;
 8003d24:	7028      	strb	r0, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d26:	6320      	str	r0, [r4, #48]	; 0x30
  __HAL_UNLOCK(hi2c);
 8003d28:	3440      	adds	r4, #64	; 0x40
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d2a:	7018      	strb	r0, [r3, #0]
  __HAL_UNLOCK(hi2c);
 8003d2c:	7020      	strb	r0, [r4, #0]
}
 8003d2e:	bd70      	pop	{r4, r5, r6, pc}

08003d30 <HAL_I2C_Master_Transmit>:
{
 8003d30:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d32:	0005      	movs	r5, r0
{
 8003d34:	b087      	sub	sp, #28
 8003d36:	9103      	str	r1, [sp, #12]
 8003d38:	9204      	str	r2, [sp, #16]
 8003d3a:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d3c:	3541      	adds	r5, #65	; 0x41
 8003d3e:	782b      	ldrb	r3, [r5, #0]
{
 8003d40:	0004      	movs	r4, r0
    return HAL_BUSY;
 8003d42:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d114      	bne.n	8003d72 <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8003d48:	0023      	movs	r3, r4
 8003d4a:	3340      	adds	r3, #64	; 0x40
 8003d4c:	781a      	ldrb	r2, [r3, #0]
 8003d4e:	2a01      	cmp	r2, #1
 8003d50:	d00f      	beq.n	8003d72 <HAL_I2C_Master_Transmit+0x42>
 8003d52:	2601      	movs	r6, #1
 8003d54:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003d56:	f7ff f94f 	bl	8002ff8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d5a:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003d5c:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d5e:	9000      	str	r0, [sp, #0]
 8003d60:	2319      	movs	r3, #25
 8003d62:	0032      	movs	r2, r6
 8003d64:	0209      	lsls	r1, r1, #8
 8003d66:	0020      	movs	r0, r4
 8003d68:	f7ff fe7a 	bl	8003a60 <I2C_WaitOnFlagUntilTimeout>
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	d002      	beq.n	8003d76 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 8003d70:	2001      	movs	r0, #1
}
 8003d72:	b007      	add	sp, #28
 8003d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d76:	2321      	movs	r3, #33	; 0x21
 8003d78:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003d7a:	0025      	movs	r5, r4
 8003d7c:	3b11      	subs	r3, #17
 8003d7e:	3542      	adds	r5, #66	; 0x42
 8003d80:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 8003d82:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d84:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003d86:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003d88:	466b      	mov	r3, sp
 8003d8a:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8003d8c:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003d8e:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d90:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d92:	4b30      	ldr	r3, [pc, #192]	; (8003e54 <HAL_I2C_Master_Transmit+0x124>)
 8003d94:	2aff      	cmp	r2, #255	; 0xff
 8003d96:	d921      	bls.n	8003ddc <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d98:	22ff      	movs	r2, #255	; 0xff
 8003d9a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	2380      	movs	r3, #128	; 0x80
 8003da0:	045b      	lsls	r3, r3, #17
 8003da2:	9903      	ldr	r1, [sp, #12]
 8003da4:	0020      	movs	r0, r4
 8003da6:	f7ff fe45 	bl	8003a34 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003daa:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8003dac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dae:	003a      	movs	r2, r7
 8003db0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003db2:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d119      	bne.n	8003dec <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003db8:	f7ff fee2 	bl	8003b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003dbc:	2800      	cmp	r0, #0
 8003dbe:	d1d7      	bne.n	8003d70 <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dc0:	2120      	movs	r1, #32
 8003dc2:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003dc4:	4e24      	ldr	r6, [pc, #144]	; (8003e58 <HAL_I2C_Master_Transmit+0x128>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dc6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	4032      	ands	r2, r6
 8003dcc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003dce:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003dd0:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003dd2:	3341      	adds	r3, #65	; 0x41
 8003dd4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dd6:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8003dd8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003dda:	e7ca      	b.n	8003d72 <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8003ddc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003dde:	b292      	uxth	r2, r2
 8003de0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	2380      	movs	r3, #128	; 0x80
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	049b      	lsls	r3, r3, #18
 8003dea:	e7da      	b.n	8003da2 <HAL_I2C_Master_Transmit+0x72>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dec:	f7ff fe9e 	bl	8003b2c <I2C_WaitOnTXISFlagUntilTimeout>
 8003df0:	2800      	cmp	r0, #0
 8003df2:	d1bd      	bne.n	8003d70 <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003df4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003df6:	6822      	ldr	r2, [r4, #0]
 8003df8:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003dfa:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dfc:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003dfe:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003e00:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003e02:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003e0a:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e0c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003e0e:	b292      	uxth	r2, r2
 8003e10:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0ca      	beq.n	8003dac <HAL_I2C_Master_Transmit+0x7c>
 8003e16:	2a00      	cmp	r2, #0
 8003e18:	d1c8      	bne.n	8003dac <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e1a:	9700      	str	r7, [sp, #0]
 8003e1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e1e:	2180      	movs	r1, #128	; 0x80
 8003e20:	0020      	movs	r0, r4
 8003e22:	f7ff fe1d 	bl	8003a60 <I2C_WaitOnFlagUntilTimeout>
 8003e26:	2800      	cmp	r0, #0
 8003e28:	d1a2      	bne.n	8003d70 <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e2a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003e2c:	2bff      	cmp	r3, #255	; 0xff
 8003e2e:	d909      	bls.n	8003e44 <HAL_I2C_Master_Transmit+0x114>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003e30:	2380      	movs	r3, #128	; 0x80
 8003e32:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e34:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003e36:	045b      	lsls	r3, r3, #17
 8003e38:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e3a:	9903      	ldr	r1, [sp, #12]
 8003e3c:	0020      	movs	r0, r4
 8003e3e:	f7ff fdf9 	bl	8003a34 <I2C_TransferConfig>
 8003e42:	e7b3      	b.n	8003dac <HAL_I2C_Master_Transmit+0x7c>
 8003e44:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003e46:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e48:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003e4a:	b292      	uxth	r2, r2
 8003e4c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	9000      	str	r0, [sp, #0]
 8003e52:	e7f2      	b.n	8003e3a <HAL_I2C_Master_Transmit+0x10a>
 8003e54:	80002000 	.word	0x80002000
 8003e58:	fe00e800 	.word	0xfe00e800

08003e5c <HAL_I2C_Master_Receive>:
{
 8003e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5e:	0005      	movs	r5, r0
{
 8003e60:	b087      	sub	sp, #28
 8003e62:	9103      	str	r1, [sp, #12]
 8003e64:	9204      	str	r2, [sp, #16]
 8003e66:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e68:	3541      	adds	r5, #65	; 0x41
 8003e6a:	782b      	ldrb	r3, [r5, #0]
{
 8003e6c:	0004      	movs	r4, r0
    return HAL_BUSY;
 8003e6e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	d114      	bne.n	8003e9e <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8003e74:	0023      	movs	r3, r4
 8003e76:	3340      	adds	r3, #64	; 0x40
 8003e78:	781a      	ldrb	r2, [r3, #0]
 8003e7a:	2a01      	cmp	r2, #1
 8003e7c:	d00f      	beq.n	8003e9e <HAL_I2C_Master_Receive+0x42>
 8003e7e:	2601      	movs	r6, #1
 8003e80:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8003e82:	f7ff f8b9 	bl	8002ff8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e86:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003e88:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e8a:	9000      	str	r0, [sp, #0]
 8003e8c:	2319      	movs	r3, #25
 8003e8e:	0032      	movs	r2, r6
 8003e90:	0209      	lsls	r1, r1, #8
 8003e92:	0020      	movs	r0, r4
 8003e94:	f7ff fde4 	bl	8003a60 <I2C_WaitOnFlagUntilTimeout>
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	d002      	beq.n	8003ea2 <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8003e9c:	2001      	movs	r0, #1
}
 8003e9e:	b007      	add	sp, #28
 8003ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ea2:	2322      	movs	r3, #34	; 0x22
 8003ea4:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ea6:	0025      	movs	r5, r4
 8003ea8:	3b12      	subs	r3, #18
 8003eaa:	3542      	adds	r5, #66	; 0x42
 8003eac:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 8003eae:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003eb2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003eb4:	466b      	mov	r3, sp
 8003eb6:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8003eb8:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8003eba:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ebc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ebe:	4b31      	ldr	r3, [pc, #196]	; (8003f84 <HAL_I2C_Master_Receive+0x128>)
 8003ec0:	2aff      	cmp	r2, #255	; 0xff
 8003ec2:	d921      	bls.n	8003f08 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ec4:	22ff      	movs	r2, #255	; 0xff
 8003ec6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	2380      	movs	r3, #128	; 0x80
 8003ecc:	045b      	lsls	r3, r3, #17
 8003ece:	9903      	ldr	r1, [sp, #12]
 8003ed0:	0020      	movs	r0, r4
 8003ed2:	f7ff fdaf 	bl	8003a34 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ed6:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8003ed8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eda:	003a      	movs	r2, r7
 8003edc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003ede:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d119      	bne.n	8003f18 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee4:	f7ff fe4c 	bl	8003b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ee8:	2800      	cmp	r0, #0
 8003eea:	d1d7      	bne.n	8003e9c <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003eec:	2120      	movs	r1, #32
 8003eee:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003ef0:	4e25      	ldr	r6, [pc, #148]	; (8003f88 <HAL_I2C_Master_Receive+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ef2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	4032      	ands	r2, r6
 8003ef8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003efa:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003efc:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003efe:	3341      	adds	r3, #65	; 0x41
 8003f00:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f02:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8003f04:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003f06:	e7ca      	b.n	8003e9e <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8003f08:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f0a:	b292      	uxth	r2, r2
 8003f0c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	2380      	movs	r3, #128	; 0x80
 8003f12:	b2d2      	uxtb	r2, r2
 8003f14:	049b      	lsls	r3, r3, #18
 8003f16:	e7da      	b.n	8003ece <HAL_I2C_Master_Receive+0x72>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f18:	f7ff fe5a 	bl	8003bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	d1bd      	bne.n	8003e9c <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003f28:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003f2a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003f30:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003f32:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f3a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003f3c:	b292      	uxth	r2, r2
 8003f3e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0c9      	beq.n	8003ed8 <HAL_I2C_Master_Receive+0x7c>
 8003f44:	2a00      	cmp	r2, #0
 8003f46:	d1c7      	bne.n	8003ed8 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f48:	9700      	str	r7, [sp, #0]
 8003f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f4c:	2180      	movs	r1, #128	; 0x80
 8003f4e:	0020      	movs	r0, r4
 8003f50:	f7ff fd86 	bl	8003a60 <I2C_WaitOnFlagUntilTimeout>
 8003f54:	2800      	cmp	r0, #0
 8003f56:	d1a1      	bne.n	8003e9c <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f58:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f5a:	2bff      	cmp	r3, #255	; 0xff
 8003f5c:	d909      	bls.n	8003f72 <HAL_I2C_Master_Receive+0x116>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f5e:	2380      	movs	r3, #128	; 0x80
 8003f60:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f62:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f64:	045b      	lsls	r3, r3, #17
 8003f66:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f68:	9903      	ldr	r1, [sp, #12]
 8003f6a:	0020      	movs	r0, r4
 8003f6c:	f7ff fd62 	bl	8003a34 <I2C_TransferConfig>
 8003f70:	e7b2      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x7c>
 8003f72:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003f74:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f76:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	9000      	str	r0, [sp, #0]
 8003f80:	e7f2      	b.n	8003f68 <HAL_I2C_Master_Receive+0x10c>
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	80002400 	.word	0x80002400
 8003f88:	fe00e800 	.word	0xfe00e800

08003f8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f8e:	0004      	movs	r4, r0
 8003f90:	3441      	adds	r4, #65	; 0x41
 8003f92:	7822      	ldrb	r2, [r4, #0]
{
 8003f94:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f96:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003f98:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f9a:	2a20      	cmp	r2, #32
 8003f9c:	d118      	bne.n	8003fd0 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8003f9e:	001d      	movs	r5, r3
 8003fa0:	3540      	adds	r5, #64	; 0x40
 8003fa2:	782e      	ldrb	r6, [r5, #0]
 8003fa4:	2e01      	cmp	r6, #1
 8003fa6:	d013      	beq.n	8003fd0 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8003fa8:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003faa:	3022      	adds	r0, #34	; 0x22
 8003fac:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003fae:	681e      	ldr	r6, [r3, #0]
 8003fb0:	3823      	subs	r0, #35	; 0x23
 8003fb2:	4386      	bics	r6, r0
 8003fb4:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003fb6:	681e      	ldr	r6, [r3, #0]
 8003fb8:	4f06      	ldr	r7, [pc, #24]	; (8003fd4 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8003fba:	403e      	ands	r6, r7
 8003fbc:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003fbe:	681e      	ldr	r6, [r3, #0]
 8003fc0:	4331      	orrs	r1, r6
 8003fc2:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003fc4:	6819      	ldr	r1, [r3, #0]
 8003fc6:	4308      	orrs	r0, r1
 8003fc8:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003fca:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003fcc:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003fce:	7028      	strb	r0, [r5, #0]
  }
}
 8003fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	ffffefff 	.word	0xffffefff

08003fd8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fd8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fda:	0005      	movs	r5, r0
 8003fdc:	3541      	adds	r5, #65	; 0x41
 8003fde:	782a      	ldrb	r2, [r5, #0]
{
 8003fe0:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe2:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003fe4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe6:	2a20      	cmp	r2, #32
 8003fe8:	d117      	bne.n	800401a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003fea:	001c      	movs	r4, r3
 8003fec:	3440      	adds	r4, #64	; 0x40
 8003fee:	7826      	ldrb	r6, [r4, #0]
 8003ff0:	2e01      	cmp	r6, #1
 8003ff2:	d012      	beq.n	800401a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8003ff4:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff6:	3022      	adds	r0, #34	; 0x22
 8003ff8:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003ffa:	681e      	ldr	r6, [r3, #0]
 8003ffc:	3823      	subs	r0, #35	; 0x23
 8003ffe:	4386      	bics	r6, r0
 8004000:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8004002:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8004004:	4f05      	ldr	r7, [pc, #20]	; (800401c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8004006:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8004008:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800400a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 800400c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800400e:	6819      	ldr	r1, [r3, #0]
 8004010:	4308      	orrs	r0, r1
 8004012:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8004014:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004016:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8004018:	7020      	strb	r0, [r4, #0]
  }
}
 800401a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800401c:	fffff0ff 	.word	0xfffff0ff

08004020 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8004020:	2380      	movs	r3, #128	; 0x80
 8004022:	4a03      	ldr	r2, [pc, #12]	; (8004030 <HAL_PWR_EnableBkUpAccess+0x10>)
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	6811      	ldr	r1, [r2, #0]
 8004028:	430b      	orrs	r3, r1
 800402a:	6013      	str	r3, [r2, #0]
}
 800402c:	4770      	bx	lr
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	40007000 	.word	0x40007000

08004034 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 8004034:	2110      	movs	r1, #16
 8004036:	4a02      	ldr	r2, [pc, #8]	; (8004040 <HAL_PWR_DisablePVD+0xc>)
 8004038:	6813      	ldr	r3, [r2, #0]
 800403a:	438b      	bics	r3, r1
 800403c:	6013      	str	r3, [r2, #0]
}
 800403e:	4770      	bx	lr
 8004040:	40007000 	.word	0x40007000

08004044 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004044:	b510      	push	{r4, lr}

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8004046:	2403      	movs	r4, #3
  tmpreg = PWR->CR;
 8004048:	4a0a      	ldr	r2, [pc, #40]	; (8004074 <HAL_PWR_EnterSTOPMode+0x30>)
 800404a:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 800404c:	43a3      	bics	r3, r4

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 800404e:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004050:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004052:	2204      	movs	r2, #4
 8004054:	4b08      	ldr	r3, [pc, #32]	; (8004078 <HAL_PWR_EnterSTOPMode+0x34>)
 8004056:	6918      	ldr	r0, [r3, #16]
 8004058:	4302      	orrs	r2, r0
 800405a:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800405c:	2901      	cmp	r1, #1
 800405e:	d105      	bne.n	800406c <HAL_PWR_EnterSTOPMode+0x28>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8004060:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004062:	2104      	movs	r1, #4
 8004064:	691a      	ldr	r2, [r3, #16]
 8004066:	438a      	bics	r2, r1
 8004068:	611a      	str	r2, [r3, #16]

}
 800406a:	bd10      	pop	{r4, pc}
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 800406c:	bf40      	sev
  __ASM volatile ("wfe");
 800406e:	bf20      	wfe
 8004070:	bf20      	wfe
 8004072:	e7f6      	b.n	8004062 <HAL_PWR_EnterSTOPMode+0x1e>
 8004074:	40007000 	.word	0x40007000
 8004078:	e000ed00 	.word	0xe000ed00

0800407c <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800407c:	2302      	movs	r3, #2
 800407e:	4a05      	ldr	r2, [pc, #20]	; (8004094 <HAL_PWR_EnterSTANDBYMode+0x18>)
 8004080:	6811      	ldr	r1, [r2, #0]
 8004082:	430b      	orrs	r3, r1
 8004084:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004086:	2304      	movs	r3, #4
 8004088:	4a03      	ldr	r2, [pc, #12]	; (8004098 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 800408a:	6911      	ldr	r1, [r2, #16]
 800408c:	430b      	orrs	r3, r1
 800408e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8004090:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8004092:	4770      	bx	lr
 8004094:	40007000 	.word	0x40007000
 8004098:	e000ed00 	.word	0xe000ed00

0800409c <HAL_PWREx_EnableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 800409c:	2380      	movs	r3, #128	; 0x80
 800409e:	4a03      	ldr	r2, [pc, #12]	; (80040ac <HAL_PWREx_EnableUltraLowPower+0x10>)
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	6811      	ldr	r1, [r2, #0]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	6013      	str	r3, [r2, #0]
}
 80040a8:	4770      	bx	lr
 80040aa:	46c0      	nop			; (mov r8, r8)
 80040ac:	40007000 	.word	0x40007000

080040b0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040b0:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80040b2:	4b16      	ldr	r3, [pc, #88]	; (800410c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 80040b4:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80040b6:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80040b8:	400a      	ands	r2, r1
 80040ba:	2a08      	cmp	r2, #8
 80040bc:	d024      	beq.n	8004108 <HAL_RCC_GetSysClockFreq+0x58>
 80040be:	2a0c      	cmp	r2, #12
 80040c0:	d006      	beq.n	80040d0 <HAL_RCC_GetSysClockFreq+0x20>
 80040c2:	2a04      	cmp	r2, #4
 80040c4:	d118      	bne.n	80040f8 <HAL_RCC_GetSysClockFreq+0x48>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	06db      	lsls	r3, r3, #27
 80040ca:	d41d      	bmi.n	8004108 <HAL_RCC_GetSysClockFreq+0x58>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 80040cc:	4810      	ldr	r0, [pc, #64]	; (8004110 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80040ce:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040d0:	028a      	lsls	r2, r1, #10
 80040d2:	4810      	ldr	r0, [pc, #64]	; (8004114 <HAL_RCC_GetSysClockFreq+0x64>)
 80040d4:	0f12      	lsrs	r2, r2, #28
 80040d6:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80040d8:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040da:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80040dc:	0f89      	lsrs	r1, r1, #30
 80040de:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040e0:	03c0      	lsls	r0, r0, #15
 80040e2:	d504      	bpl.n	80040ee <HAL_RCC_GetSysClockFreq+0x3e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80040e4:	480c      	ldr	r0, [pc, #48]	; (8004118 <HAL_RCC_GetSysClockFreq+0x68>)
         pllvco = (HSI_VALUE * pllm) / plld;
 80040e6:	4350      	muls	r0, r2
 80040e8:	f7fc f834 	bl	8000154 <__udivsi3>
 80040ec:	e7ef      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	06db      	lsls	r3, r3, #27
 80040f2:	d4f7      	bmi.n	80040e4 <HAL_RCC_GetSysClockFreq+0x34>
         pllvco = (HSI_VALUE * pllm) / plld;
 80040f4:	4806      	ldr	r0, [pc, #24]	; (8004110 <HAL_RCC_GetSysClockFreq+0x60>)
 80040f6:	e7f6      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80040f8:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80040fa:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80040fc:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80040fe:	041b      	lsls	r3, r3, #16
 8004100:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004102:	3301      	adds	r3, #1
 8004104:	4098      	lsls	r0, r3
 8004106:	e7e2      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8004108:	4803      	ldr	r0, [pc, #12]	; (8004118 <HAL_RCC_GetSysClockFreq+0x68>)
  return sysclockfreq;
 800410a:	e7e0      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0x1e>
 800410c:	40021000 	.word	0x40021000
 8004110:	00f42400 	.word	0x00f42400
 8004114:	0800b562 	.word	0x0800b562
 8004118:	003d0900 	.word	0x003d0900

0800411c <HAL_RCC_OscConfig>:
{
 800411c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800411e:	0005      	movs	r5, r0
 8004120:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8004122:	2800      	cmp	r0, #0
 8004124:	d102      	bne.n	800412c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8004126:	2001      	movs	r0, #1
}
 8004128:	b007      	add	sp, #28
 800412a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800412c:	230c      	movs	r3, #12
 800412e:	4cc2      	ldr	r4, [pc, #776]	; (8004438 <HAL_RCC_OscConfig+0x31c>)
 8004130:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004132:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004134:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004136:	2380      	movs	r3, #128	; 0x80
 8004138:	025b      	lsls	r3, r3, #9
 800413a:	401a      	ands	r2, r3
 800413c:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800413e:	6802      	ldr	r2, [r0, #0]
 8004140:	07d2      	lsls	r2, r2, #31
 8004142:	d441      	bmi.n	80041c8 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004144:	682b      	ldr	r3, [r5, #0]
 8004146:	079b      	lsls	r3, r3, #30
 8004148:	d500      	bpl.n	800414c <HAL_RCC_OscConfig+0x30>
 800414a:	e087      	b.n	800425c <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	06db      	lsls	r3, r3, #27
 8004150:	d528      	bpl.n	80041a4 <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8004152:	2e00      	cmp	r6, #0
 8004154:	d000      	beq.n	8004158 <HAL_RCC_OscConfig+0x3c>
 8004156:	e0e1      	b.n	800431c <HAL_RCC_OscConfig+0x200>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	059b      	lsls	r3, r3, #22
 800415c:	d502      	bpl.n	8004164 <HAL_RCC_OscConfig+0x48>
 800415e:	69eb      	ldr	r3, [r5, #28]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d0e0      	beq.n	8004126 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004164:	6862      	ldr	r2, [r4, #4]
 8004166:	49b5      	ldr	r1, [pc, #724]	; (800443c <HAL_RCC_OscConfig+0x320>)
 8004168:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800416a:	400a      	ands	r2, r1
 800416c:	431a      	orrs	r2, r3
 800416e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004170:	6861      	ldr	r1, [r4, #4]
 8004172:	6a2a      	ldr	r2, [r5, #32]
 8004174:	0209      	lsls	r1, r1, #8
 8004176:	0a09      	lsrs	r1, r1, #8
 8004178:	0612      	lsls	r2, r2, #24
 800417a:	430a      	orrs	r2, r1
 800417c:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800417e:	2280      	movs	r2, #128	; 0x80
 8004180:	0b5b      	lsrs	r3, r3, #13
 8004182:	3301      	adds	r3, #1
 8004184:	0212      	lsls	r2, r2, #8
 8004186:	409a      	lsls	r2, r3
 8004188:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800418a:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800418c:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800418e:	060a      	lsls	r2, r1, #24
 8004190:	49ab      	ldr	r1, [pc, #684]	; (8004440 <HAL_RCC_OscConfig+0x324>)
 8004192:	0f12      	lsrs	r2, r2, #28
 8004194:	5c8a      	ldrb	r2, [r1, r2]
 8004196:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004198:	4aaa      	ldr	r2, [pc, #680]	; (8004444 <HAL_RCC_OscConfig+0x328>)
 800419a:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800419c:	f7fe fee8 	bl	8002f70 <HAL_InitTick>
        if(status != HAL_OK)
 80041a0:	2800      	cmp	r0, #0
 80041a2:	d1c1      	bne.n	8004128 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041a4:	682b      	ldr	r3, [r5, #0]
 80041a6:	071b      	lsls	r3, r3, #28
 80041a8:	d500      	bpl.n	80041ac <HAL_RCC_OscConfig+0x90>
 80041aa:	e0ee      	b.n	800438a <HAL_RCC_OscConfig+0x26e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ac:	682b      	ldr	r3, [r5, #0]
 80041ae:	075b      	lsls	r3, r3, #29
 80041b0:	d500      	bpl.n	80041b4 <HAL_RCC_OscConfig+0x98>
 80041b2:	e110      	b.n	80043d6 <HAL_RCC_OscConfig+0x2ba>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041b4:	682b      	ldr	r3, [r5, #0]
 80041b6:	069b      	lsls	r3, r3, #26
 80041b8:	d500      	bpl.n	80041bc <HAL_RCC_OscConfig+0xa0>
 80041ba:	e195      	b.n	80044e8 <HAL_RCC_OscConfig+0x3cc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041bc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d000      	beq.n	80041c4 <HAL_RCC_OscConfig+0xa8>
 80041c2:	e1c4      	b.n	800454e <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 80041c4:	2000      	movs	r0, #0
 80041c6:	e7af      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041c8:	2e08      	cmp	r6, #8
 80041ca:	d004      	beq.n	80041d6 <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80041cc:	2e0c      	cmp	r6, #12
 80041ce:	d109      	bne.n	80041e4 <HAL_RCC_OscConfig+0xc8>
 80041d0:	9a01      	ldr	r2, [sp, #4]
 80041d2:	2a00      	cmp	r2, #0
 80041d4:	d006      	beq.n	80041e4 <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d6:	6823      	ldr	r3, [r4, #0]
 80041d8:	039b      	lsls	r3, r3, #14
 80041da:	d5b3      	bpl.n	8004144 <HAL_RCC_OscConfig+0x28>
 80041dc:	686b      	ldr	r3, [r5, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1b0      	bne.n	8004144 <HAL_RCC_OscConfig+0x28>
 80041e2:	e7a0      	b.n	8004126 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041e4:	686a      	ldr	r2, [r5, #4]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d111      	bne.n	800420e <HAL_RCC_OscConfig+0xf2>
 80041ea:	6822      	ldr	r2, [r4, #0]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80041f0:	f7fe ff02 	bl	8002ff8 <HAL_GetTick>
 80041f4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041f6:	2280      	movs	r2, #128	; 0x80
 80041f8:	6823      	ldr	r3, [r4, #0]
 80041fa:	0292      	lsls	r2, r2, #10
 80041fc:	4213      	tst	r3, r2
 80041fe:	d1a1      	bne.n	8004144 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004200:	f7fe fefa 	bl	8002ff8 <HAL_GetTick>
 8004204:	1bc0      	subs	r0, r0, r7
 8004206:	2864      	cmp	r0, #100	; 0x64
 8004208:	d9f5      	bls.n	80041f6 <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 800420a:	2003      	movs	r0, #3
 800420c:	e78c      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800420e:	21a0      	movs	r1, #160	; 0xa0
 8004210:	02c9      	lsls	r1, r1, #11
 8004212:	428a      	cmp	r2, r1
 8004214:	d105      	bne.n	8004222 <HAL_RCC_OscConfig+0x106>
 8004216:	2280      	movs	r2, #128	; 0x80
 8004218:	6821      	ldr	r1, [r4, #0]
 800421a:	02d2      	lsls	r2, r2, #11
 800421c:	430a      	orrs	r2, r1
 800421e:	6022      	str	r2, [r4, #0]
 8004220:	e7e3      	b.n	80041ea <HAL_RCC_OscConfig+0xce>
 8004222:	6821      	ldr	r1, [r4, #0]
 8004224:	4888      	ldr	r0, [pc, #544]	; (8004448 <HAL_RCC_OscConfig+0x32c>)
 8004226:	4001      	ands	r1, r0
 8004228:	6021      	str	r1, [r4, #0]
 800422a:	6821      	ldr	r1, [r4, #0]
 800422c:	400b      	ands	r3, r1
 800422e:	9305      	str	r3, [sp, #20]
 8004230:	9b05      	ldr	r3, [sp, #20]
 8004232:	4986      	ldr	r1, [pc, #536]	; (800444c <HAL_RCC_OscConfig+0x330>)
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	400b      	ands	r3, r1
 8004238:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800423a:	2a00      	cmp	r2, #0
 800423c:	d1d8      	bne.n	80041f0 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 800423e:	f7fe fedb 	bl	8002ff8 <HAL_GetTick>
 8004242:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004244:	2280      	movs	r2, #128	; 0x80
 8004246:	6823      	ldr	r3, [r4, #0]
 8004248:	0292      	lsls	r2, r2, #10
 800424a:	4213      	tst	r3, r2
 800424c:	d100      	bne.n	8004250 <HAL_RCC_OscConfig+0x134>
 800424e:	e779      	b.n	8004144 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004250:	f7fe fed2 	bl	8002ff8 <HAL_GetTick>
 8004254:	1bc0      	subs	r0, r0, r7
 8004256:	2864      	cmp	r0, #100	; 0x64
 8004258:	d9f4      	bls.n	8004244 <HAL_RCC_OscConfig+0x128>
 800425a:	e7d6      	b.n	800420a <HAL_RCC_OscConfig+0xee>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800425c:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 800425e:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004260:	4213      	tst	r3, r2
 8004262:	d003      	beq.n	800426c <HAL_RCC_OscConfig+0x150>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004264:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004266:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004268:	4311      	orrs	r1, r2
 800426a:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800426c:	2e04      	cmp	r6, #4
 800426e:	d004      	beq.n	800427a <HAL_RCC_OscConfig+0x15e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004270:	2e0c      	cmp	r6, #12
 8004272:	d125      	bne.n	80042c0 <HAL_RCC_OscConfig+0x1a4>
 8004274:	9a01      	ldr	r2, [sp, #4]
 8004276:	2a00      	cmp	r2, #0
 8004278:	d122      	bne.n	80042c0 <HAL_RCC_OscConfig+0x1a4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800427a:	6822      	ldr	r2, [r4, #0]
 800427c:	0752      	lsls	r2, r2, #29
 800427e:	d502      	bpl.n	8004286 <HAL_RCC_OscConfig+0x16a>
 8004280:	2b00      	cmp	r3, #0
 8004282:	d100      	bne.n	8004286 <HAL_RCC_OscConfig+0x16a>
 8004284:	e74f      	b.n	8004126 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004286:	6861      	ldr	r1, [r4, #4]
 8004288:	692a      	ldr	r2, [r5, #16]
 800428a:	4871      	ldr	r0, [pc, #452]	; (8004450 <HAL_RCC_OscConfig+0x334>)
 800428c:	0212      	lsls	r2, r2, #8
 800428e:	4001      	ands	r1, r0
 8004290:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004292:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004294:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004296:	6822      	ldr	r2, [r4, #0]
 8004298:	438a      	bics	r2, r1
 800429a:	4313      	orrs	r3, r2
 800429c:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800429e:	f7ff ff07 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 80042a2:	68e3      	ldr	r3, [r4, #12]
 80042a4:	4a66      	ldr	r2, [pc, #408]	; (8004440 <HAL_RCC_OscConfig+0x324>)
 80042a6:	061b      	lsls	r3, r3, #24
 80042a8:	0f1b      	lsrs	r3, r3, #28
 80042aa:	5cd3      	ldrb	r3, [r2, r3]
 80042ac:	40d8      	lsrs	r0, r3
 80042ae:	4b65      	ldr	r3, [pc, #404]	; (8004444 <HAL_RCC_OscConfig+0x328>)
 80042b0:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80042b2:	2000      	movs	r0, #0
 80042b4:	f7fe fe5c 	bl	8002f70 <HAL_InitTick>
      if(status != HAL_OK)
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d100      	bne.n	80042be <HAL_RCC_OscConfig+0x1a2>
 80042bc:	e746      	b.n	800414c <HAL_RCC_OscConfig+0x30>
 80042be:	e733      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d019      	beq.n	80042f8 <HAL_RCC_OscConfig+0x1dc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80042c4:	2109      	movs	r1, #9
 80042c6:	6822      	ldr	r2, [r4, #0]
 80042c8:	438a      	bics	r2, r1
 80042ca:	4313      	orrs	r3, r2
 80042cc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042ce:	f7fe fe93 	bl	8002ff8 <HAL_GetTick>
 80042d2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042d4:	2204      	movs	r2, #4
 80042d6:	6823      	ldr	r3, [r4, #0]
 80042d8:	4213      	tst	r3, r2
 80042da:	d007      	beq.n	80042ec <HAL_RCC_OscConfig+0x1d0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042dc:	6862      	ldr	r2, [r4, #4]
 80042de:	692b      	ldr	r3, [r5, #16]
 80042e0:	495b      	ldr	r1, [pc, #364]	; (8004450 <HAL_RCC_OscConfig+0x334>)
 80042e2:	021b      	lsls	r3, r3, #8
 80042e4:	400a      	ands	r2, r1
 80042e6:	4313      	orrs	r3, r2
 80042e8:	6063      	str	r3, [r4, #4]
 80042ea:	e72f      	b.n	800414c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042ec:	f7fe fe84 	bl	8002ff8 <HAL_GetTick>
 80042f0:	1bc0      	subs	r0, r0, r7
 80042f2:	2802      	cmp	r0, #2
 80042f4:	d9ee      	bls.n	80042d4 <HAL_RCC_OscConfig+0x1b8>
 80042f6:	e788      	b.n	800420a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 80042f8:	2201      	movs	r2, #1
 80042fa:	6823      	ldr	r3, [r4, #0]
 80042fc:	4393      	bics	r3, r2
 80042fe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004300:	f7fe fe7a 	bl	8002ff8 <HAL_GetTick>
 8004304:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004306:	2204      	movs	r2, #4
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	4213      	tst	r3, r2
 800430c:	d100      	bne.n	8004310 <HAL_RCC_OscConfig+0x1f4>
 800430e:	e71d      	b.n	800414c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004310:	f7fe fe72 	bl	8002ff8 <HAL_GetTick>
 8004314:	1bc0      	subs	r0, r0, r7
 8004316:	2802      	cmp	r0, #2
 8004318:	d9f5      	bls.n	8004306 <HAL_RCC_OscConfig+0x1ea>
 800431a:	e776      	b.n	800420a <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800431c:	69eb      	ldr	r3, [r5, #28]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d020      	beq.n	8004364 <HAL_RCC_OscConfig+0x248>
        __HAL_RCC_MSI_ENABLE();
 8004322:	2380      	movs	r3, #128	; 0x80
 8004324:	6822      	ldr	r2, [r4, #0]
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	4313      	orrs	r3, r2
 800432a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800432c:	f7fe fe64 	bl	8002ff8 <HAL_GetTick>
 8004330:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004332:	2280      	movs	r2, #128	; 0x80
 8004334:	6823      	ldr	r3, [r4, #0]
 8004336:	0092      	lsls	r2, r2, #2
 8004338:	4213      	tst	r3, r2
 800433a:	d00d      	beq.n	8004358 <HAL_RCC_OscConfig+0x23c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800433c:	6863      	ldr	r3, [r4, #4]
 800433e:	4a3f      	ldr	r2, [pc, #252]	; (800443c <HAL_RCC_OscConfig+0x320>)
 8004340:	4013      	ands	r3, r2
 8004342:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004344:	4313      	orrs	r3, r2
 8004346:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004348:	6862      	ldr	r2, [r4, #4]
 800434a:	6a2b      	ldr	r3, [r5, #32]
 800434c:	0212      	lsls	r2, r2, #8
 800434e:	061b      	lsls	r3, r3, #24
 8004350:	0a12      	lsrs	r2, r2, #8
 8004352:	4313      	orrs	r3, r2
 8004354:	6063      	str	r3, [r4, #4]
 8004356:	e725      	b.n	80041a4 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004358:	f7fe fe4e 	bl	8002ff8 <HAL_GetTick>
 800435c:	1bc0      	subs	r0, r0, r7
 800435e:	2802      	cmp	r0, #2
 8004360:	d9e7      	bls.n	8004332 <HAL_RCC_OscConfig+0x216>
 8004362:	e752      	b.n	800420a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 8004364:	6823      	ldr	r3, [r4, #0]
 8004366:	4a3b      	ldr	r2, [pc, #236]	; (8004454 <HAL_RCC_OscConfig+0x338>)
 8004368:	4013      	ands	r3, r2
 800436a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800436c:	f7fe fe44 	bl	8002ff8 <HAL_GetTick>
 8004370:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004372:	2280      	movs	r2, #128	; 0x80
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	0092      	lsls	r2, r2, #2
 8004378:	4213      	tst	r3, r2
 800437a:	d100      	bne.n	800437e <HAL_RCC_OscConfig+0x262>
 800437c:	e712      	b.n	80041a4 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800437e:	f7fe fe3b 	bl	8002ff8 <HAL_GetTick>
 8004382:	1bc0      	subs	r0, r0, r7
 8004384:	2802      	cmp	r0, #2
 8004386:	d9f4      	bls.n	8004372 <HAL_RCC_OscConfig+0x256>
 8004388:	e73f      	b.n	800420a <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800438a:	696a      	ldr	r2, [r5, #20]
 800438c:	2301      	movs	r3, #1
 800438e:	2a00      	cmp	r2, #0
 8004390:	d010      	beq.n	80043b4 <HAL_RCC_OscConfig+0x298>
      __HAL_RCC_LSI_ENABLE();
 8004392:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004394:	4313      	orrs	r3, r2
 8004396:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004398:	f7fe fe2e 	bl	8002ff8 <HAL_GetTick>
 800439c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800439e:	2202      	movs	r2, #2
 80043a0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043a2:	4213      	tst	r3, r2
 80043a4:	d000      	beq.n	80043a8 <HAL_RCC_OscConfig+0x28c>
 80043a6:	e701      	b.n	80041ac <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043a8:	f7fe fe26 	bl	8002ff8 <HAL_GetTick>
 80043ac:	1bc0      	subs	r0, r0, r7
 80043ae:	2802      	cmp	r0, #2
 80043b0:	d9f5      	bls.n	800439e <HAL_RCC_OscConfig+0x282>
 80043b2:	e72a      	b.n	800420a <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 80043b4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80043b6:	439a      	bics	r2, r3
 80043b8:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80043ba:	f7fe fe1d 	bl	8002ff8 <HAL_GetTick>
 80043be:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043c0:	2202      	movs	r2, #2
 80043c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043c4:	4213      	tst	r3, r2
 80043c6:	d100      	bne.n	80043ca <HAL_RCC_OscConfig+0x2ae>
 80043c8:	e6f0      	b.n	80041ac <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ca:	f7fe fe15 	bl	8002ff8 <HAL_GetTick>
 80043ce:	1bc0      	subs	r0, r0, r7
 80043d0:	2802      	cmp	r0, #2
 80043d2:	d9f5      	bls.n	80043c0 <HAL_RCC_OscConfig+0x2a4>
 80043d4:	e719      	b.n	800420a <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d6:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80043d8:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80043dc:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80043de:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043e0:	421a      	tst	r2, r3
 80043e2:	d104      	bne.n	80043ee <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80043e6:	4313      	orrs	r3, r2
 80043e8:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80043ea:	2301      	movs	r3, #1
 80043ec:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ee:	2280      	movs	r2, #128	; 0x80
 80043f0:	4f19      	ldr	r7, [pc, #100]	; (8004458 <HAL_RCC_OscConfig+0x33c>)
 80043f2:	0052      	lsls	r2, r2, #1
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	4213      	tst	r3, r2
 80043f8:	d008      	beq.n	800440c <HAL_RCC_OscConfig+0x2f0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043fa:	2280      	movs	r2, #128	; 0x80
 80043fc:	68ab      	ldr	r3, [r5, #8]
 80043fe:	0052      	lsls	r2, r2, #1
 8004400:	4293      	cmp	r3, r2
 8004402:	d12b      	bne.n	800445c <HAL_RCC_OscConfig+0x340>
 8004404:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004406:	4313      	orrs	r3, r2
 8004408:	6523      	str	r3, [r4, #80]	; 0x50
 800440a:	e04c      	b.n	80044a6 <HAL_RCC_OscConfig+0x38a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800440c:	2280      	movs	r2, #128	; 0x80
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	0052      	lsls	r2, r2, #1
 8004412:	4313      	orrs	r3, r2
 8004414:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8004416:	f7fe fdef 	bl	8002ff8 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	2380      	movs	r3, #128	; 0x80
 800441c:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 800441e:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004420:	9303      	str	r3, [sp, #12]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	9a03      	ldr	r2, [sp, #12]
 8004426:	4213      	tst	r3, r2
 8004428:	d1e7      	bne.n	80043fa <HAL_RCC_OscConfig+0x2de>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442a:	f7fe fde5 	bl	8002ff8 <HAL_GetTick>
 800442e:	9b02      	ldr	r3, [sp, #8]
 8004430:	1ac0      	subs	r0, r0, r3
 8004432:	2864      	cmp	r0, #100	; 0x64
 8004434:	d9f5      	bls.n	8004422 <HAL_RCC_OscConfig+0x306>
 8004436:	e6e8      	b.n	800420a <HAL_RCC_OscConfig+0xee>
 8004438:	40021000 	.word	0x40021000
 800443c:	ffff1fff 	.word	0xffff1fff
 8004440:	0800b54a 	.word	0x0800b54a
 8004444:	2000005c 	.word	0x2000005c
 8004448:	fffeffff 	.word	0xfffeffff
 800444c:	fffbffff 	.word	0xfffbffff
 8004450:	ffffe0ff 	.word	0xffffe0ff
 8004454:	fffffeff 	.word	0xfffffeff
 8004458:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800445c:	2b00      	cmp	r3, #0
 800445e:	d116      	bne.n	800448e <HAL_RCC_OscConfig+0x372>
 8004460:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004462:	4a6c      	ldr	r2, [pc, #432]	; (8004614 <HAL_RCC_OscConfig+0x4f8>)
 8004464:	4013      	ands	r3, r2
 8004466:	6523      	str	r3, [r4, #80]	; 0x50
 8004468:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800446a:	4a6b      	ldr	r2, [pc, #428]	; (8004618 <HAL_RCC_OscConfig+0x4fc>)
 800446c:	4013      	ands	r3, r2
 800446e:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8004470:	f7fe fdc2 	bl	8002ff8 <HAL_GetTick>
 8004474:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004476:	2280      	movs	r2, #128	; 0x80
 8004478:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800447a:	0092      	lsls	r2, r2, #2
 800447c:	4213      	tst	r3, r2
 800447e:	d02a      	beq.n	80044d6 <HAL_RCC_OscConfig+0x3ba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004480:	f7fe fdba 	bl	8002ff8 <HAL_GetTick>
 8004484:	4b65      	ldr	r3, [pc, #404]	; (800461c <HAL_RCC_OscConfig+0x500>)
 8004486:	1bc0      	subs	r0, r0, r7
 8004488:	4298      	cmp	r0, r3
 800448a:	d9f4      	bls.n	8004476 <HAL_RCC_OscConfig+0x35a>
 800448c:	e6bd      	b.n	800420a <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800448e:	21a0      	movs	r1, #160	; 0xa0
 8004490:	00c9      	lsls	r1, r1, #3
 8004492:	428b      	cmp	r3, r1
 8004494:	d10b      	bne.n	80044ae <HAL_RCC_OscConfig+0x392>
 8004496:	2380      	movs	r3, #128	; 0x80
 8004498:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	430b      	orrs	r3, r1
 800449e:	6523      	str	r3, [r4, #80]	; 0x50
 80044a0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80044a2:	431a      	orrs	r2, r3
 80044a4:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80044a6:	f7fe fda7 	bl	8002ff8 <HAL_GetTick>
 80044aa:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044ac:	e00e      	b.n	80044cc <HAL_RCC_OscConfig+0x3b0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044ae:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80044b0:	4a58      	ldr	r2, [pc, #352]	; (8004614 <HAL_RCC_OscConfig+0x4f8>)
 80044b2:	4013      	ands	r3, r2
 80044b4:	6523      	str	r3, [r4, #80]	; 0x50
 80044b6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80044b8:	4a57      	ldr	r2, [pc, #348]	; (8004618 <HAL_RCC_OscConfig+0x4fc>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	e7a4      	b.n	8004408 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044be:	f7fe fd9b 	bl	8002ff8 <HAL_GetTick>
 80044c2:	4b56      	ldr	r3, [pc, #344]	; (800461c <HAL_RCC_OscConfig+0x500>)
 80044c4:	1bc0      	subs	r0, r0, r7
 80044c6:	4298      	cmp	r0, r3
 80044c8:	d900      	bls.n	80044cc <HAL_RCC_OscConfig+0x3b0>
 80044ca:	e69e      	b.n	800420a <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044cc:	2280      	movs	r2, #128	; 0x80
 80044ce:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80044d0:	0092      	lsls	r2, r2, #2
 80044d2:	4213      	tst	r3, r2
 80044d4:	d0f3      	beq.n	80044be <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 80044d6:	9b01      	ldr	r3, [sp, #4]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d000      	beq.n	80044de <HAL_RCC_OscConfig+0x3c2>
 80044dc:	e66a      	b.n	80041b4 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 80044de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80044e0:	4a4f      	ldr	r2, [pc, #316]	; (8004620 <HAL_RCC_OscConfig+0x504>)
 80044e2:	4013      	ands	r3, r2
 80044e4:	63a3      	str	r3, [r4, #56]	; 0x38
 80044e6:	e665      	b.n	80041b4 <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80044e8:	69a9      	ldr	r1, [r5, #24]
 80044ea:	2301      	movs	r3, #1
 80044ec:	4a4d      	ldr	r2, [pc, #308]	; (8004624 <HAL_RCC_OscConfig+0x508>)
 80044ee:	2900      	cmp	r1, #0
 80044f0:	d018      	beq.n	8004524 <HAL_RCC_OscConfig+0x408>
        __HAL_RCC_HSI48_ENABLE();
 80044f2:	68a1      	ldr	r1, [r4, #8]
 80044f4:	4319      	orrs	r1, r3
 80044f6:	60a1      	str	r1, [r4, #8]
 80044f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044fa:	430b      	orrs	r3, r1
 80044fc:	6363      	str	r3, [r4, #52]	; 0x34
 80044fe:	2380      	movs	r3, #128	; 0x80
 8004500:	6a11      	ldr	r1, [r2, #32]
 8004502:	019b      	lsls	r3, r3, #6
 8004504:	430b      	orrs	r3, r1
 8004506:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8004508:	f7fe fd76 	bl	8002ff8 <HAL_GetTick>
 800450c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800450e:	2202      	movs	r2, #2
 8004510:	68a3      	ldr	r3, [r4, #8]
 8004512:	4213      	tst	r3, r2
 8004514:	d000      	beq.n	8004518 <HAL_RCC_OscConfig+0x3fc>
 8004516:	e651      	b.n	80041bc <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004518:	f7fe fd6e 	bl	8002ff8 <HAL_GetTick>
 800451c:	1bc0      	subs	r0, r0, r7
 800451e:	2802      	cmp	r0, #2
 8004520:	d9f5      	bls.n	800450e <HAL_RCC_OscConfig+0x3f2>
 8004522:	e672      	b.n	800420a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 8004524:	68a1      	ldr	r1, [r4, #8]
 8004526:	4399      	bics	r1, r3
 8004528:	60a1      	str	r1, [r4, #8]
 800452a:	6a13      	ldr	r3, [r2, #32]
 800452c:	493e      	ldr	r1, [pc, #248]	; (8004628 <HAL_RCC_OscConfig+0x50c>)
 800452e:	400b      	ands	r3, r1
 8004530:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8004532:	f7fe fd61 	bl	8002ff8 <HAL_GetTick>
 8004536:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004538:	2202      	movs	r2, #2
 800453a:	68a3      	ldr	r3, [r4, #8]
 800453c:	4213      	tst	r3, r2
 800453e:	d100      	bne.n	8004542 <HAL_RCC_OscConfig+0x426>
 8004540:	e63c      	b.n	80041bc <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004542:	f7fe fd59 	bl	8002ff8 <HAL_GetTick>
 8004546:	1bc0      	subs	r0, r0, r7
 8004548:	2802      	cmp	r0, #2
 800454a:	d9f5      	bls.n	8004538 <HAL_RCC_OscConfig+0x41c>
 800454c:	e65d      	b.n	800420a <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800454e:	2e0c      	cmp	r6, #12
 8004550:	d043      	beq.n	80045da <HAL_RCC_OscConfig+0x4be>
 8004552:	4a36      	ldr	r2, [pc, #216]	; (800462c <HAL_RCC_OscConfig+0x510>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004554:	2b02      	cmp	r3, #2
 8004556:	d12e      	bne.n	80045b6 <HAL_RCC_OscConfig+0x49a>
        __HAL_RCC_PLL_DISABLE();
 8004558:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800455a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800455c:	4013      	ands	r3, r2
 800455e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004560:	f7fe fd4a 	bl	8002ff8 <HAL_GetTick>
 8004564:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004566:	04b6      	lsls	r6, r6, #18
 8004568:	6823      	ldr	r3, [r4, #0]
 800456a:	4233      	tst	r3, r6
 800456c:	d11d      	bne.n	80045aa <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800456e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8004570:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004572:	68e2      	ldr	r2, [r4, #12]
 8004574:	430b      	orrs	r3, r1
 8004576:	492e      	ldr	r1, [pc, #184]	; (8004630 <HAL_RCC_OscConfig+0x514>)
 8004578:	400a      	ands	r2, r1
 800457a:	4313      	orrs	r3, r2
 800457c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800457e:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004580:	4313      	orrs	r3, r2
 8004582:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8004584:	2380      	movs	r3, #128	; 0x80
 8004586:	6822      	ldr	r2, [r4, #0]
 8004588:	045b      	lsls	r3, r3, #17
 800458a:	4313      	orrs	r3, r2
 800458c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800458e:	f7fe fd33 	bl	8002ff8 <HAL_GetTick>
 8004592:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004594:	04ad      	lsls	r5, r5, #18
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	422b      	tst	r3, r5
 800459a:	d000      	beq.n	800459e <HAL_RCC_OscConfig+0x482>
 800459c:	e612      	b.n	80041c4 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800459e:	f7fe fd2b 	bl	8002ff8 <HAL_GetTick>
 80045a2:	1b80      	subs	r0, r0, r6
 80045a4:	2802      	cmp	r0, #2
 80045a6:	d9f6      	bls.n	8004596 <HAL_RCC_OscConfig+0x47a>
 80045a8:	e62f      	b.n	800420a <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045aa:	f7fe fd25 	bl	8002ff8 <HAL_GetTick>
 80045ae:	1bc0      	subs	r0, r0, r7
 80045b0:	2802      	cmp	r0, #2
 80045b2:	d9d9      	bls.n	8004568 <HAL_RCC_OscConfig+0x44c>
 80045b4:	e629      	b.n	800420a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 80045b6:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80045b8:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80045ba:	4013      	ands	r3, r2
 80045bc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80045be:	f7fe fd1b 	bl	8002ff8 <HAL_GetTick>
 80045c2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80045c4:	04ad      	lsls	r5, r5, #18
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	422b      	tst	r3, r5
 80045ca:	d100      	bne.n	80045ce <HAL_RCC_OscConfig+0x4b2>
 80045cc:	e5fa      	b.n	80041c4 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045ce:	f7fe fd13 	bl	8002ff8 <HAL_GetTick>
 80045d2:	1b80      	subs	r0, r0, r6
 80045d4:	2802      	cmp	r0, #2
 80045d6:	d9f6      	bls.n	80045c6 <HAL_RCC_OscConfig+0x4aa>
 80045d8:	e617      	b.n	800420a <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 80045da:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d100      	bne.n	80045e2 <HAL_RCC_OscConfig+0x4c6>
 80045e0:	e5a2      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e2:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80045e4:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e6:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80045e8:	0252      	lsls	r2, r2, #9
 80045ea:	401a      	ands	r2, r3
        return HAL_ERROR;
 80045ec:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ee:	428a      	cmp	r2, r1
 80045f0:	d000      	beq.n	80045f4 <HAL_RCC_OscConfig+0x4d8>
 80045f2:	e599      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045f4:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045f6:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045f8:	0392      	lsls	r2, r2, #14
 80045fa:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fc:	428a      	cmp	r2, r1
 80045fe:	d000      	beq.n	8004602 <HAL_RCC_OscConfig+0x4e6>
 8004600:	e592      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004602:	20c0      	movs	r0, #192	; 0xc0
 8004604:	0400      	lsls	r0, r0, #16
 8004606:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004608:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800460a:	1a18      	subs	r0, r3, r0
 800460c:	1e43      	subs	r3, r0, #1
 800460e:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8004610:	b2c0      	uxtb	r0, r0
 8004612:	e589      	b.n	8004128 <HAL_RCC_OscConfig+0xc>
 8004614:	fffffeff 	.word	0xfffffeff
 8004618:	fffffbff 	.word	0xfffffbff
 800461c:	00001388 	.word	0x00001388
 8004620:	efffffff 	.word	0xefffffff
 8004624:	40010000 	.word	0x40010000
 8004628:	ffffdfff 	.word	0xffffdfff
 800462c:	feffffff 	.word	0xfeffffff
 8004630:	ff02ffff 	.word	0xff02ffff

08004634 <HAL_RCC_ClockConfig>:
{
 8004634:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004636:	1e06      	subs	r6, r0, #0
 8004638:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 800463a:	d101      	bne.n	8004640 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 800463c:	2001      	movs	r0, #1
}
 800463e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004640:	2201      	movs	r2, #1
 8004642:	4c51      	ldr	r4, [pc, #324]	; (8004788 <HAL_RCC_ClockConfig+0x154>)
 8004644:	9901      	ldr	r1, [sp, #4]
 8004646:	6823      	ldr	r3, [r4, #0]
 8004648:	4013      	ands	r3, r2
 800464a:	428b      	cmp	r3, r1
 800464c:	d327      	bcc.n	800469e <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800464e:	6832      	ldr	r2, [r6, #0]
 8004650:	0793      	lsls	r3, r2, #30
 8004652:	d42f      	bmi.n	80046b4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004654:	07d3      	lsls	r3, r2, #31
 8004656:	d435      	bmi.n	80046c4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004658:	2301      	movs	r3, #1
 800465a:	6822      	ldr	r2, [r4, #0]
 800465c:	9901      	ldr	r1, [sp, #4]
 800465e:	401a      	ands	r2, r3
 8004660:	4291      	cmp	r1, r2
 8004662:	d200      	bcs.n	8004666 <HAL_RCC_ClockConfig+0x32>
 8004664:	e081      	b.n	800476a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004666:	6832      	ldr	r2, [r6, #0]
 8004668:	4c48      	ldr	r4, [pc, #288]	; (800478c <HAL_RCC_ClockConfig+0x158>)
 800466a:	0753      	lsls	r3, r2, #29
 800466c:	d500      	bpl.n	8004670 <HAL_RCC_ClockConfig+0x3c>
 800466e:	e084      	b.n	800477a <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004670:	0713      	lsls	r3, r2, #28
 8004672:	d506      	bpl.n	8004682 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004674:	68e2      	ldr	r2, [r4, #12]
 8004676:	6933      	ldr	r3, [r6, #16]
 8004678:	4945      	ldr	r1, [pc, #276]	; (8004790 <HAL_RCC_ClockConfig+0x15c>)
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	400a      	ands	r2, r1
 800467e:	4313      	orrs	r3, r2
 8004680:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004682:	f7ff fd15 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 8004686:	68e3      	ldr	r3, [r4, #12]
 8004688:	4a42      	ldr	r2, [pc, #264]	; (8004794 <HAL_RCC_ClockConfig+0x160>)
 800468a:	061b      	lsls	r3, r3, #24
 800468c:	0f1b      	lsrs	r3, r3, #28
 800468e:	5cd3      	ldrb	r3, [r2, r3]
 8004690:	40d8      	lsrs	r0, r3
 8004692:	4b41      	ldr	r3, [pc, #260]	; (8004798 <HAL_RCC_ClockConfig+0x164>)
 8004694:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8004696:	2000      	movs	r0, #0
 8004698:	f7fe fc6a 	bl	8002f70 <HAL_InitTick>
 800469c:	e7cf      	b.n	800463e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	9901      	ldr	r1, [sp, #4]
 80046a2:	4393      	bics	r3, r2
 80046a4:	430b      	orrs	r3, r1
 80046a6:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	4013      	ands	r3, r2
 80046ac:	9a01      	ldr	r2, [sp, #4]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d1c4      	bne.n	800463c <HAL_RCC_ClockConfig+0x8>
 80046b2:	e7cc      	b.n	800464e <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046b4:	20f0      	movs	r0, #240	; 0xf0
 80046b6:	4935      	ldr	r1, [pc, #212]	; (800478c <HAL_RCC_ClockConfig+0x158>)
 80046b8:	68cb      	ldr	r3, [r1, #12]
 80046ba:	4383      	bics	r3, r0
 80046bc:	68b0      	ldr	r0, [r6, #8]
 80046be:	4303      	orrs	r3, r0
 80046c0:	60cb      	str	r3, [r1, #12]
 80046c2:	e7c7      	b.n	8004654 <HAL_RCC_ClockConfig+0x20>
 80046c4:	4d31      	ldr	r5, [pc, #196]	; (800478c <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c6:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046c8:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ca:	2a02      	cmp	r2, #2
 80046cc:	d119      	bne.n	8004702 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046ce:	039b      	lsls	r3, r3, #14
 80046d0:	d5b4      	bpl.n	800463c <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046d2:	2103      	movs	r1, #3
 80046d4:	68eb      	ldr	r3, [r5, #12]
 80046d6:	438b      	bics	r3, r1
 80046d8:	4313      	orrs	r3, r2
 80046da:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80046dc:	f7fe fc8c 	bl	8002ff8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046e0:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80046e2:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d119      	bne.n	800471c <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046e8:	220c      	movs	r2, #12
 80046ea:	68eb      	ldr	r3, [r5, #12]
 80046ec:	4013      	ands	r3, r2
 80046ee:	2b08      	cmp	r3, #8
 80046f0:	d0b2      	beq.n	8004658 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046f2:	f7fe fc81 	bl	8002ff8 <HAL_GetTick>
 80046f6:	4b29      	ldr	r3, [pc, #164]	; (800479c <HAL_RCC_ClockConfig+0x168>)
 80046f8:	1bc0      	subs	r0, r0, r7
 80046fa:	4298      	cmp	r0, r3
 80046fc:	d9f4      	bls.n	80046e8 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 80046fe:	2003      	movs	r0, #3
 8004700:	e79d      	b.n	800463e <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004702:	2a03      	cmp	r2, #3
 8004704:	d102      	bne.n	800470c <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004706:	019b      	lsls	r3, r3, #6
 8004708:	d4e3      	bmi.n	80046d2 <HAL_RCC_ClockConfig+0x9e>
 800470a:	e797      	b.n	800463c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800470c:	2a01      	cmp	r2, #1
 800470e:	d102      	bne.n	8004716 <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004710:	075b      	lsls	r3, r3, #29
 8004712:	d4de      	bmi.n	80046d2 <HAL_RCC_ClockConfig+0x9e>
 8004714:	e792      	b.n	800463c <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004716:	059b      	lsls	r3, r3, #22
 8004718:	d4db      	bmi.n	80046d2 <HAL_RCC_ClockConfig+0x9e>
 800471a:	e78f      	b.n	800463c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800471c:	2b03      	cmp	r3, #3
 800471e:	d10b      	bne.n	8004738 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004720:	220c      	movs	r2, #12
 8004722:	68eb      	ldr	r3, [r5, #12]
 8004724:	4013      	ands	r3, r2
 8004726:	4293      	cmp	r3, r2
 8004728:	d096      	beq.n	8004658 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472a:	f7fe fc65 	bl	8002ff8 <HAL_GetTick>
 800472e:	4b1b      	ldr	r3, [pc, #108]	; (800479c <HAL_RCC_ClockConfig+0x168>)
 8004730:	1bc0      	subs	r0, r0, r7
 8004732:	4298      	cmp	r0, r3
 8004734:	d9f4      	bls.n	8004720 <HAL_RCC_ClockConfig+0xec>
 8004736:	e7e2      	b.n	80046fe <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004738:	2b01      	cmp	r3, #1
 800473a:	d010      	beq.n	800475e <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800473c:	220c      	movs	r2, #12
 800473e:	68eb      	ldr	r3, [r5, #12]
 8004740:	4213      	tst	r3, r2
 8004742:	d089      	beq.n	8004658 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004744:	f7fe fc58 	bl	8002ff8 <HAL_GetTick>
 8004748:	4b14      	ldr	r3, [pc, #80]	; (800479c <HAL_RCC_ClockConfig+0x168>)
 800474a:	1bc0      	subs	r0, r0, r7
 800474c:	4298      	cmp	r0, r3
 800474e:	d9f5      	bls.n	800473c <HAL_RCC_ClockConfig+0x108>
 8004750:	e7d5      	b.n	80046fe <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004752:	f7fe fc51 	bl	8002ff8 <HAL_GetTick>
 8004756:	4b11      	ldr	r3, [pc, #68]	; (800479c <HAL_RCC_ClockConfig+0x168>)
 8004758:	1bc0      	subs	r0, r0, r7
 800475a:	4298      	cmp	r0, r3
 800475c:	d8cf      	bhi.n	80046fe <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800475e:	220c      	movs	r2, #12
 8004760:	68eb      	ldr	r3, [r5, #12]
 8004762:	4013      	ands	r3, r2
 8004764:	2b04      	cmp	r3, #4
 8004766:	d1f4      	bne.n	8004752 <HAL_RCC_ClockConfig+0x11e>
 8004768:	e776      	b.n	8004658 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800476a:	6822      	ldr	r2, [r4, #0]
 800476c:	439a      	bics	r2, r3
 800476e:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004770:	6822      	ldr	r2, [r4, #0]
 8004772:	421a      	tst	r2, r3
 8004774:	d000      	beq.n	8004778 <HAL_RCC_ClockConfig+0x144>
 8004776:	e761      	b.n	800463c <HAL_RCC_ClockConfig+0x8>
 8004778:	e775      	b.n	8004666 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800477a:	68e3      	ldr	r3, [r4, #12]
 800477c:	4908      	ldr	r1, [pc, #32]	; (80047a0 <HAL_RCC_ClockConfig+0x16c>)
 800477e:	400b      	ands	r3, r1
 8004780:	68f1      	ldr	r1, [r6, #12]
 8004782:	430b      	orrs	r3, r1
 8004784:	60e3      	str	r3, [r4, #12]
 8004786:	e773      	b.n	8004670 <HAL_RCC_ClockConfig+0x3c>
 8004788:	40022000 	.word	0x40022000
 800478c:	40021000 	.word	0x40021000
 8004790:	ffffc7ff 	.word	0xffffc7ff
 8004794:	0800b54a 	.word	0x0800b54a
 8004798:	2000005c 	.word	0x2000005c
 800479c:	00001388 	.word	0x00001388
 80047a0:	fffff8ff 	.word	0xfffff8ff

080047a4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047a4:	4b04      	ldr	r3, [pc, #16]	; (80047b8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80047a6:	4a05      	ldr	r2, [pc, #20]	; (80047bc <HAL_RCC_GetPCLK1Freq+0x18>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	055b      	lsls	r3, r3, #21
 80047ac:	0f5b      	lsrs	r3, r3, #29
 80047ae:	5cd3      	ldrb	r3, [r2, r3]
 80047b0:	4a03      	ldr	r2, [pc, #12]	; (80047c0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80047b2:	6810      	ldr	r0, [r2, #0]
 80047b4:	40d8      	lsrs	r0, r3
}
 80047b6:	4770      	bx	lr
 80047b8:	40021000 	.word	0x40021000
 80047bc:	0800b55a 	.word	0x0800b55a
 80047c0:	2000005c 	.word	0x2000005c

080047c4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047c4:	4b04      	ldr	r3, [pc, #16]	; (80047d8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80047c6:	4a05      	ldr	r2, [pc, #20]	; (80047dc <HAL_RCC_GetPCLK2Freq+0x18>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	049b      	lsls	r3, r3, #18
 80047cc:	0f5b      	lsrs	r3, r3, #29
 80047ce:	5cd3      	ldrb	r3, [r2, r3]
 80047d0:	4a03      	ldr	r2, [pc, #12]	; (80047e0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80047d2:	6810      	ldr	r0, [r2, #0]
 80047d4:	40d8      	lsrs	r0, r3
}
 80047d6:	4770      	bx	lr
 80047d8:	40021000 	.word	0x40021000
 80047dc:	0800b55a 	.word	0x0800b55a
 80047e0:	2000005c 	.word	0x2000005c

080047e4 <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80047e4:	2382      	movs	r3, #130	; 0x82
{
 80047e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047e8:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80047ea:	011b      	lsls	r3, r3, #4
{
 80047ec:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047ee:	421a      	tst	r2, r3
 80047f0:	d048      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047f2:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80047f4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047f6:	4c65      	ldr	r4, [pc, #404]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80047f8:	055b      	lsls	r3, r3, #21
 80047fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 80047fc:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047fe:	421a      	tst	r2, r3
 8004800:	d104      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004802:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004804:	4313      	orrs	r3, r2
 8004806:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8004808:	2301      	movs	r3, #1
 800480a:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800480c:	2780      	movs	r7, #128	; 0x80
 800480e:	4e60      	ldr	r6, [pc, #384]	; (8004990 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004810:	007f      	lsls	r7, r7, #1
 8004812:	6833      	ldr	r3, [r6, #0]
 8004814:	423b      	tst	r3, r7
 8004816:	d077      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x124>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004818:	6869      	ldr	r1, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800481a:	22c0      	movs	r2, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800481c:	0008      	movs	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800481e:	6823      	ldr	r3, [r4, #0]
 8004820:	0392      	lsls	r2, r2, #14
 8004822:	4013      	ands	r3, r2
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004824:	4010      	ands	r0, r2
 8004826:	4283      	cmp	r3, r0
 8004828:	d103      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800482a:	68a8      	ldr	r0, [r5, #8]
 800482c:	4002      	ands	r2, r0
 800482e:	4293      	cmp	r3, r2
 8004830:	d009      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004832:	23c0      	movs	r3, #192	; 0xc0
 8004834:	000a      	movs	r2, r1
 8004836:	029b      	lsls	r3, r3, #10
 8004838:	401a      	ands	r2, r3
 800483a:	429a      	cmp	r2, r3
 800483c:	d103      	bne.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800483e:	6823      	ldr	r3, [r4, #0]
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004840:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004842:	039b      	lsls	r3, r3, #14
 8004844:	d471      	bmi.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x146>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004846:	22c0      	movs	r2, #192	; 0xc0
 8004848:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800484a:	0292      	lsls	r2, r2, #10
 800484c:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800484e:	d000      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8004850:	e06c      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x148>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004852:	6869      	ldr	r1, [r5, #4]
 8004854:	23c0      	movs	r3, #192	; 0xc0
 8004856:	000a      	movs	r2, r1
 8004858:	029b      	lsls	r3, r3, #10
 800485a:	401a      	ands	r2, r3
 800485c:	429a      	cmp	r2, r3
 800485e:	d107      	bne.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8004860:	6823      	ldr	r3, [r4, #0]
 8004862:	484c      	ldr	r0, [pc, #304]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004864:	4003      	ands	r3, r0
 8004866:	20c0      	movs	r0, #192	; 0xc0
 8004868:	0380      	lsls	r0, r0, #14
 800486a:	4001      	ands	r1, r0
 800486c:	430b      	orrs	r3, r1
 800486e:	6023      	str	r3, [r4, #0]
 8004870:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004872:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004874:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004876:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8004878:	2b01      	cmp	r3, #1
 800487a:	d103      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800487c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800487e:	4a46      	ldr	r2, [pc, #280]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004880:	4013      	ands	r3, r2
 8004882:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004884:	682b      	ldr	r3, [r5, #0]
 8004886:	07da      	lsls	r2, r3, #31
 8004888:	d506      	bpl.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800488a:	2003      	movs	r0, #3
 800488c:	493f      	ldr	r1, [pc, #252]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800488e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8004890:	4382      	bics	r2, r0
 8004892:	68e8      	ldr	r0, [r5, #12]
 8004894:	4302      	orrs	r2, r0
 8004896:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004898:	079a      	lsls	r2, r3, #30
 800489a:	d506      	bpl.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800489c:	200c      	movs	r0, #12
 800489e:	493b      	ldr	r1, [pc, #236]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048a0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80048a2:	4382      	bics	r2, r0
 80048a4:	6928      	ldr	r0, [r5, #16]
 80048a6:	4302      	orrs	r2, r0
 80048a8:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048aa:	075a      	lsls	r2, r3, #29
 80048ac:	d506      	bpl.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048ae:	4937      	ldr	r1, [pc, #220]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048b0:	483a      	ldr	r0, [pc, #232]	; (800499c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80048b2:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80048b4:	4002      	ands	r2, r0
 80048b6:	6968      	ldr	r0, [r5, #20]
 80048b8:	4302      	orrs	r2, r0
 80048ba:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048bc:	071a      	lsls	r2, r3, #28
 80048be:	d506      	bpl.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048c0:	4932      	ldr	r1, [pc, #200]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048c2:	4837      	ldr	r0, [pc, #220]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80048c4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80048c6:	4002      	ands	r2, r0
 80048c8:	69a8      	ldr	r0, [r5, #24]
 80048ca:	4302      	orrs	r2, r0
 80048cc:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048ce:	05da      	lsls	r2, r3, #23
 80048d0:	d506      	bpl.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048d2:	492e      	ldr	r1, [pc, #184]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048d4:	4833      	ldr	r0, [pc, #204]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80048d6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80048d8:	4002      	ands	r2, r0
 80048da:	69e8      	ldr	r0, [r5, #28]
 80048dc:	4302      	orrs	r2, r0
 80048de:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80048e0:	065a      	lsls	r2, r3, #25
 80048e2:	d506      	bpl.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048e4:	4929      	ldr	r1, [pc, #164]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048e6:	4830      	ldr	r0, [pc, #192]	; (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80048e8:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80048ea:	4002      	ands	r2, r0
 80048ec:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80048ee:	4302      	orrs	r2, r0
 80048f0:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80048f2:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048f4:	061b      	lsls	r3, r3, #24
 80048f6:	d518      	bpl.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x146>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80048f8:	4a24      	ldr	r2, [pc, #144]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048fa:	492c      	ldr	r1, [pc, #176]	; (80049ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80048fc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80048fe:	400b      	ands	r3, r1
 8004900:	6a29      	ldr	r1, [r5, #32]
 8004902:	430b      	orrs	r3, r1
 8004904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004906:	e010      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x146>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004908:	6833      	ldr	r3, [r6, #0]
 800490a:	433b      	orrs	r3, r7
 800490c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800490e:	f7fe fb73 	bl	8002ff8 <HAL_GetTick>
 8004912:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004914:	6833      	ldr	r3, [r6, #0]
 8004916:	423b      	tst	r3, r7
 8004918:	d000      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x138>
 800491a:	e77d      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800491c:	f7fe fb6c 	bl	8002ff8 <HAL_GetTick>
 8004920:	9b01      	ldr	r3, [sp, #4]
 8004922:	1ac0      	subs	r0, r0, r3
 8004924:	2864      	cmp	r0, #100	; 0x64
 8004926:	d9f5      	bls.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x130>
          return HAL_TIMEOUT;
 8004928:	2003      	movs	r0, #3
}
 800492a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800492c:	4011      	ands	r1, r2
 800492e:	428b      	cmp	r3, r1
 8004930:	d002      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x154>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004932:	6829      	ldr	r1, [r5, #0]
 8004934:	0689      	lsls	r1, r1, #26
 8004936:	d408      	bmi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x166>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004938:	68a9      	ldr	r1, [r5, #8]
 800493a:	400a      	ands	r2, r1
 800493c:	4293      	cmp	r3, r2
 800493e:	d100      	bne.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004940:	e787      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x6e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004942:	682b      	ldr	r3, [r5, #0]
 8004944:	051b      	lsls	r3, r3, #20
 8004946:	d400      	bmi.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004948:	e783      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_BACKUPRESET_FORCE();
 800494a:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800494c:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 800494e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8004950:	0312      	lsls	r2, r2, #12
 8004952:	4302      	orrs	r2, r0
 8004954:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004956:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004958:	4b12      	ldr	r3, [pc, #72]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 800495a:	4815      	ldr	r0, [pc, #84]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800495c:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 800495e:	4002      	ands	r2, r0
 8004960:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8004962:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004964:	05cb      	lsls	r3, r1, #23
 8004966:	d400      	bmi.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004968:	e773      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        tickstart = HAL_GetTick();
 800496a:	f7fe fb45 	bl	8002ff8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800496e:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8004970:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004972:	00bf      	lsls	r7, r7, #2
 8004974:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004976:	423b      	tst	r3, r7
 8004978:	d000      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x198>
 800497a:	e76a      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800497c:	f7fe fb3c 	bl	8002ff8 <HAL_GetTick>
 8004980:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004982:	1b80      	subs	r0, r0, r6
 8004984:	4298      	cmp	r0, r3
 8004986:	d9f5      	bls.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004988:	e7ce      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x144>
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	40021000 	.word	0x40021000
 8004990:	40007000 	.word	0x40007000
 8004994:	ffcfffff 	.word	0xffcfffff
 8004998:	efffffff 	.word	0xefffffff
 800499c:	fffff3ff 	.word	0xfffff3ff
 80049a0:	ffffcfff 	.word	0xffffcfff
 80049a4:	fffcffff 	.word	0xfffcffff
 80049a8:	fbffffff 	.word	0xfbffffff
 80049ac:	fff3ffff 	.word	0xfff3ffff
 80049b0:	fff7ffff 	.word	0xfff7ffff
 80049b4:	00001388 	.word	0x00001388

080049b8 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80049b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049ba:	2702      	movs	r7, #2

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80049bc:	1c45      	adds	r5, r0, #1
 80049be:	7feb      	ldrb	r3, [r5, #31]
{
 80049c0:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 80049c2:	0038      	movs	r0, r7
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d024      	beq.n	8004a12 <HAL_RTC_DeactivateAlarm+0x5a>
 80049c8:	2301      	movs	r3, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80049ca:	22ca      	movs	r2, #202	; 0xca
  __HAL_LOCK(hrtc);
 80049cc:	77eb      	strb	r3, [r5, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80049ce:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80049d0:	19e6      	adds	r6, r4, r7
 80049d2:	77f7      	strb	r7, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80049d4:	625a      	str	r2, [r3, #36]	; 0x24
 80049d6:	3a77      	subs	r2, #119	; 0x77
 80049d8:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80049da:	32ad      	adds	r2, #173	; 0xad
 80049dc:	4291      	cmp	r1, r2
 80049de:	d128      	bne.n	8004a32 <HAL_RTC_DeactivateAlarm+0x7a>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	4921      	ldr	r1, [pc, #132]	; (8004a68 <HAL_RTC_DeactivateAlarm+0xb0>)
 80049e4:	400a      	ands	r2, r1
 80049e6:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80049e8:	689a      	ldr	r2, [r3, #8]
 80049ea:	4920      	ldr	r1, [pc, #128]	; (8004a6c <HAL_RTC_DeactivateAlarm+0xb4>)
 80049ec:	400a      	ands	r2, r1
 80049ee:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80049f0:	f7fe fb02 	bl	8002ff8 <HAL_GetTick>

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80049f4:	2301      	movs	r3, #1
    tickstart = HAL_GetTick();
 80049f6:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80049f8:	9301      	str	r3, [sp, #4]
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	68df      	ldr	r7, [r3, #12]
 80049fe:	9b01      	ldr	r3, [sp, #4]
 8004a00:	401f      	ands	r7, r3
 8004a02:	d007      	beq.n	8004a14 <HAL_RTC_DeactivateAlarm+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a04:	22ff      	movs	r2, #255	; 0xff
 8004a06:	6823      	ldr	r3, [r4, #0]

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004a08:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a0a:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hrtc);
 8004a10:	77e8      	strb	r0, [r5, #31]

  return HAL_OK;
}
 8004a12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004a14:	f7fe faf0 	bl	8002ff8 <HAL_GetTick>
 8004a18:	9b00      	ldr	r3, [sp, #0]
 8004a1a:	1ac0      	subs	r0, r0, r3
 8004a1c:	23fa      	movs	r3, #250	; 0xfa
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4298      	cmp	r0, r3
 8004a22:	d9ea      	bls.n	80049fa <HAL_RTC_DeactivateAlarm+0x42>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a24:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a26:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a2c:	77f0      	strb	r0, [r6, #31]
        __HAL_UNLOCK(hrtc);
 8004a2e:	77ef      	strb	r7, [r5, #31]
        return HAL_TIMEOUT;
 8004a30:	e7ef      	b.n	8004a12 <HAL_RTC_DeactivateAlarm+0x5a>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	490e      	ldr	r1, [pc, #56]	; (8004a70 <HAL_RTC_DeactivateAlarm+0xb8>)
 8004a36:	400a      	ands	r2, r1
 8004a38:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8004a3a:	689a      	ldr	r2, [r3, #8]
 8004a3c:	490d      	ldr	r1, [pc, #52]	; (8004a74 <HAL_RTC_DeactivateAlarm+0xbc>)
 8004a3e:	400a      	ands	r2, r1
 8004a40:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8004a42:	f7fe fad9 	bl	8002ff8 <HAL_GetTick>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004a46:	9701      	str	r7, [sp, #4]
    tickstart = HAL_GetTick();
 8004a48:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	68df      	ldr	r7, [r3, #12]
 8004a4e:	9b01      	ldr	r3, [sp, #4]
 8004a50:	401f      	ands	r7, r3
 8004a52:	d1d7      	bne.n	8004a04 <HAL_RTC_DeactivateAlarm+0x4c>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004a54:	f7fe fad0 	bl	8002ff8 <HAL_GetTick>
 8004a58:	9b00      	ldr	r3, [sp, #0]
 8004a5a:	1ac0      	subs	r0, r0, r3
 8004a5c:	23fa      	movs	r3, #250	; 0xfa
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4298      	cmp	r0, r3
 8004a62:	d9f2      	bls.n	8004a4a <HAL_RTC_DeactivateAlarm+0x92>
 8004a64:	e7de      	b.n	8004a24 <HAL_RTC_DeactivateAlarm+0x6c>
 8004a66:	46c0      	nop			; (mov r8, r8)
 8004a68:	fffffeff 	.word	0xfffffeff
 8004a6c:	ffffefff 	.word	0xffffefff
 8004a70:	fffffdff 	.word	0xfffffdff
 8004a74:	ffffdfff 	.word	0xffffdfff

08004a78 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004a78:	6803      	ldr	r3, [r0, #0]
{
 8004a7a:	b510      	push	{r4, lr}
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004a7c:	689a      	ldr	r2, [r3, #8]
{
 8004a7e:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004a80:	04d2      	lsls	r2, r2, #19
 8004a82:	d50a      	bpl.n	8004a9a <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	05db      	lsls	r3, r3, #23
 8004a88:	d507      	bpl.n	8004a9a <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004a8a:	f002 f83b 	bl	8006b04 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004a8e:	6821      	ldr	r1, [r4, #0]
 8004a90:	4b0e      	ldr	r3, [pc, #56]	; (8004acc <HAL_RTC_AlarmIRQHandler+0x54>)
 8004a92:	68ca      	ldr	r2, [r1, #12]
 8004a94:	b2d2      	uxtb	r2, r2
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60cb      	str	r3, [r1, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	689a      	ldr	r2, [r3, #8]
 8004a9e:	0492      	lsls	r2, r2, #18
 8004aa0:	d50b      	bpl.n	8004aba <HAL_RTC_AlarmIRQHandler+0x42>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	059b      	lsls	r3, r3, #22
 8004aa6:	d508      	bpl.n	8004aba <HAL_RTC_AlarmIRQHandler+0x42>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004aa8:	0020      	movs	r0, r4
 8004aaa:	f000 fabb 	bl	8005024 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004aae:	6821      	ldr	r1, [r4, #0]
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <HAL_RTC_AlarmIRQHandler+0x58>)
 8004ab2:	68ca      	ldr	r2, [r1, #12]
 8004ab4:	b2d2      	uxtb	r2, r2
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60cb      	str	r3, [r1, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004aba:	2280      	movs	r2, #128	; 0x80
 8004abc:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <HAL_RTC_AlarmIRQHandler+0x5c>)
 8004abe:	0292      	lsls	r2, r2, #10
 8004ac0:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	3402      	adds	r4, #2
 8004ac6:	77e3      	strb	r3, [r4, #31]
}
 8004ac8:	bd10      	pop	{r4, pc}
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	fffffe7f 	.word	0xfffffe7f
 8004ad0:	fffffd7f 	.word	0xfffffd7f
 8004ad4:	40010400 	.word	0x40010400

08004ad8 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004ad8:	21a0      	movs	r1, #160	; 0xa0
 8004ada:	6802      	ldr	r2, [r0, #0]
{
 8004adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004ade:	68d3      	ldr	r3, [r2, #12]
{
 8004ae0:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004ae2:	438b      	bics	r3, r1
 8004ae4:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8004ae6:	f7fe fa87 	bl	8002ff8 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004aea:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 8004aec:	0006      	movs	r6, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004aee:	2520      	movs	r5, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004af0:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	422b      	tst	r3, r5
 8004af8:	d001      	beq.n	8004afe <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8004afa:	2000      	movs	r0, #0
}
 8004afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004afe:	f7fe fa7b 	bl	8002ff8 <HAL_GetTick>
 8004b02:	1b80      	subs	r0, r0, r6
 8004b04:	42b8      	cmp	r0, r7
 8004b06:	d9f4      	bls.n	8004af2 <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8004b08:	2003      	movs	r0, #3
 8004b0a:	e7f7      	b.n	8004afc <HAL_RTC_WaitForSynchro+0x24>

08004b0c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004b0e:	2440      	movs	r4, #64	; 0x40
 8004b10:	6803      	ldr	r3, [r0, #0]
{
 8004b12:	0005      	movs	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	4222      	tst	r2, r4
 8004b18:	d001      	beq.n	8004b1e <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8004b1a:	2000      	movs	r0, #0
}
 8004b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004b1e:	2201      	movs	r2, #1
 8004b20:	4252      	negs	r2, r2
 8004b22:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004b24:	f7fe fa68 	bl	8002ff8 <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004b28:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 8004b2a:	0006      	movs	r6, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004b2c:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004b2e:	682b      	ldr	r3, [r5, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	4223      	tst	r3, r4
 8004b34:	d1f1      	bne.n	8004b1a <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004b36:	f7fe fa5f 	bl	8002ff8 <HAL_GetTick>
 8004b3a:	1b80      	subs	r0, r0, r6
 8004b3c:	42b8      	cmp	r0, r7
 8004b3e:	d9f6      	bls.n	8004b2e <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8004b40:	2003      	movs	r0, #3
 8004b42:	e7eb      	b.n	8004b1c <RTC_EnterInitMode+0x10>

08004b44 <HAL_RTC_Init>:
{
 8004b44:	b570      	push	{r4, r5, r6, lr}
 8004b46:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004b48:	2501      	movs	r5, #1
  if (hrtc == NULL)
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d01a      	beq.n	8004b84 <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004b4e:	1c86      	adds	r6, r0, #2
 8004b50:	7ff3      	ldrb	r3, [r6, #31]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d103      	bne.n	8004b60 <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 8004b58:	1942      	adds	r2, r0, r5
 8004b5a:	77d3      	strb	r3, [r2, #31]
    HAL_RTC_MspInit(hrtc);
 8004b5c:	f002 f870 	bl	8006c40 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b60:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b62:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b64:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b66:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b68:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b6a:	625a      	str	r2, [r3, #36]	; 0x24
 8004b6c:	3a77      	subs	r2, #119	; 0x77
 8004b6e:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b70:	f7ff ffcc 	bl	8004b0c <RTC_EnterInitMode>
 8004b74:	6823      	ldr	r3, [r4, #0]
 8004b76:	1e05      	subs	r5, r0, #0
 8004b78:	d006      	beq.n	8004b88 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b7a:	22ff      	movs	r2, #255	; 0xff
 8004b7c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b7e:	2304      	movs	r3, #4
 8004b80:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 8004b82:	2501      	movs	r5, #1
}
 8004b84:	0028      	movs	r0, r5
 8004b86:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	491b      	ldr	r1, [pc, #108]	; (8004bf8 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b8c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004b8e:	400a      	ands	r2, r1
 8004b90:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b92:	6862      	ldr	r2, [r4, #4]
 8004b94:	6899      	ldr	r1, [r3, #8]
 8004b96:	4302      	orrs	r2, r0
 8004b98:	69a0      	ldr	r0, [r4, #24]
 8004b9a:	4302      	orrs	r2, r0
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004ba0:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004ba2:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004ba4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004ba6:	68a2      	ldr	r2, [r4, #8]
 8004ba8:	6919      	ldr	r1, [r3, #16]
 8004baa:	0412      	lsls	r2, r2, #16
 8004bac:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004bae:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004bb0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	438a      	bics	r2, r1
 8004bb6:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004bb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bba:	397d      	subs	r1, #125	; 0x7d
 8004bbc:	438a      	bics	r2, r1
 8004bbe:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004bc0:	69e2      	ldr	r2, [r4, #28]
 8004bc2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004bc4:	4302      	orrs	r2, r0
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	069b      	lsls	r3, r3, #26
 8004bce:	d40c      	bmi.n	8004bea <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004bd0:	0020      	movs	r0, r4
 8004bd2:	f7ff ff81 	bl	8004ad8 <HAL_RTC_WaitForSynchro>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d007      	beq.n	8004bea <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bda:	22ff      	movs	r2, #255	; 0xff
 8004bdc:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 8004bde:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004be0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004be2:	2304      	movs	r3, #4
 8004be4:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 8004be6:	77e5      	strb	r5, [r4, #31]
 8004be8:	e7cb      	b.n	8004b82 <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004bea:	22ff      	movs	r2, #255	; 0xff
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 8004bf4:	e7c6      	b.n	8004b84 <HAL_RTC_Init+0x40>
 8004bf6:	46c0      	nop			; (mov r8, r8)
 8004bf8:	ff8fffbf 	.word	0xff8fffbf

08004bfc <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8004bfc:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 8004bfe:	2809      	cmp	r0, #9
 8004c00:	d803      	bhi.n	8004c0a <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Param -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	4318      	orrs	r0, r3
 8004c06:	b2c0      	uxtb	r0, r0
}
 8004c08:	4770      	bx	lr
    Param -= 10U;
 8004c0a:	380a      	subs	r0, #10
    bcdhigh++;
 8004c0c:	3301      	adds	r3, #1
    Param -= 10U;
 8004c0e:	b2c0      	uxtb	r0, r0
 8004c10:	e7f5      	b.n	8004bfe <RTC_ByteToBcd2+0x2>
	...

08004c14 <HAL_RTC_SetTime>:
{
 8004c14:	2302      	movs	r3, #2
 8004c16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8004c18:	1c47      	adds	r7, r0, #1
{
 8004c1a:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 8004c1c:	7ff9      	ldrb	r1, [r7, #31]
{
 8004c1e:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 8004c20:	001e      	movs	r6, r3
 8004c22:	2901      	cmp	r1, #1
 8004c24:	d036      	beq.n	8004c94 <HAL_RTC_SetTime+0x80>
 8004c26:	2101      	movs	r1, #1
 8004c28:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c2a:	18c1      	adds	r1, r0, r3
 8004c2c:	77cb      	strb	r3, [r1, #31]
 8004c2e:	9100      	str	r1, [sp, #0]
 8004c30:	2140      	movs	r1, #64	; 0x40
 8004c32:	6803      	ldr	r3, [r0, #0]
 8004c34:	7866      	ldrb	r6, [r4, #1]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	7820      	ldrb	r0, [r4, #0]
 8004c3a:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8004c3c:	2a00      	cmp	r2, #0
 8004c3e:	d12b      	bne.n	8004c98 <HAL_RTC_SetTime+0x84>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d100      	bne.n	8004c46 <HAL_RTC_SetTime+0x32>
      sTime->TimeFormat = 0x00U;
 8004c44:	70e3      	strb	r3, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004c46:	f7ff ffd9 	bl	8004bfc <RTC_ByteToBcd2>
 8004c4a:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004c4c:	0030      	movs	r0, r6
 8004c4e:	f7ff ffd5 	bl	8004bfc <RTC_ByteToBcd2>
 8004c52:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004c54:	78a0      	ldrb	r0, [r4, #2]
 8004c56:	f7ff ffd1 	bl	8004bfc <RTC_ByteToBcd2>
 8004c5a:	0003      	movs	r3, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004c5c:	78e0      	ldrb	r0, [r4, #3]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004c5e:	0236      	lsls	r6, r6, #8
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004c60:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004c62:	4318      	orrs	r0, r3
 8004c64:	9b01      	ldr	r3, [sp, #4]
 8004c66:	041b      	lsls	r3, r3, #16
 8004c68:	4318      	orrs	r0, r3
 8004c6a:	4330      	orrs	r0, r6
 8004c6c:	9001      	str	r0, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c6e:	22ca      	movs	r2, #202	; 0xca
 8004c70:	682b      	ldr	r3, [r5, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c72:	0028      	movs	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c74:	625a      	str	r2, [r3, #36]	; 0x24
 8004c76:	3a77      	subs	r2, #119	; 0x77
 8004c78:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004c7a:	f7ff ff47 	bl	8004b0c <RTC_EnterInitMode>
 8004c7e:	682b      	ldr	r3, [r5, #0]
 8004c80:	1e06      	subs	r6, r0, #0
 8004c82:	d016      	beq.n	8004cb2 <HAL_RTC_SetTime+0x9e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c84:	22ff      	movs	r2, #255	; 0xff
 8004c86:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004c88:	2304      	movs	r3, #4
 8004c8a:	9a00      	ldr	r2, [sp, #0]
 8004c8c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004c8e:	2300      	movs	r3, #0
 8004c90:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8004c92:	2601      	movs	r6, #1
}
 8004c94:	0030      	movs	r0, r6
 8004c96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d100      	bne.n	8004c9e <HAL_RTC_SetTime+0x8a>
      sTime->TimeFormat = 0x00U;
 8004c9c:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004c9e:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004ca0:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004ca2:	4306      	orrs	r6, r0
              ((uint32_t)sTime->Seconds) | \
 8004ca4:	78a0      	ldrb	r0, [r4, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004ca6:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004ca8:	78e0      	ldrb	r0, [r4, #3]
 8004caa:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004cac:	4306      	orrs	r6, r0
 8004cae:	9601      	str	r6, [sp, #4]
 8004cb0:	e7dd      	b.n	8004c6e <HAL_RTC_SetTime+0x5a>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004cb2:	4815      	ldr	r0, [pc, #84]	; (8004d08 <HAL_RTC_SetTime+0xf4>)
 8004cb4:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004cb6:	4915      	ldr	r1, [pc, #84]	; (8004d0c <HAL_RTC_SetTime+0xf8>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004cb8:	4002      	ands	r2, r0
 8004cba:	601a      	str	r2, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004cbc:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004cbe:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004cc0:	400a      	ands	r2, r1
 8004cc2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004cc4:	68e2      	ldr	r2, [r4, #12]
 8004cc6:	6899      	ldr	r1, [r3, #8]
 8004cc8:	4302      	orrs	r2, r0
 8004cca:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004ccc:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004cce:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	438a      	bics	r2, r1
 8004cd4:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	069b      	lsls	r3, r3, #26
 8004cda:	d40c      	bmi.n	8004cf6 <HAL_RTC_SetTime+0xe2>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004cdc:	0028      	movs	r0, r5
 8004cde:	f7ff fefb 	bl	8004ad8 <HAL_RTC_WaitForSynchro>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d007      	beq.n	8004cf6 <HAL_RTC_SetTime+0xe2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ce6:	22ff      	movs	r2, #255	; 0xff
 8004ce8:	682b      	ldr	r3, [r5, #0]
 8004cea:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004cec:	2304      	movs	r3, #4
 8004cee:	9a00      	ldr	r2, [sp, #0]
 8004cf0:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8004cf2:	77fe      	strb	r6, [r7, #31]
 8004cf4:	e7cd      	b.n	8004c92 <HAL_RTC_SetTime+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cf6:	22ff      	movs	r2, #255	; 0xff
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	9a00      	ldr	r2, [sp, #0]
 8004d00:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004d02:	2300      	movs	r3, #0
 8004d04:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 8004d06:	e7c5      	b.n	8004c94 <HAL_RTC_SetTime+0x80>
 8004d08:	007f7f7f 	.word	0x007f7f7f
 8004d0c:	fffbffff 	.word	0xfffbffff

08004d10 <HAL_RTC_SetDate>:
{
 8004d10:	2302      	movs	r3, #2
 8004d12:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8004d14:	1c47      	adds	r7, r0, #1
{
 8004d16:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8004d18:	7ff9      	ldrb	r1, [r7, #31]
{
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8004d1e:	001e      	movs	r6, r3
 8004d20:	2901      	cmp	r1, #1
 8004d22:	d035      	beq.n	8004d90 <HAL_RTC_SetDate+0x80>
 8004d24:	2101      	movs	r1, #1
 8004d26:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d28:	18c1      	adds	r1, r0, r3
 8004d2a:	9101      	str	r1, [sp, #4]
 8004d2c:	77cb      	strb	r3, [r1, #31]
 8004d2e:	786b      	ldrb	r3, [r5, #1]
 8004d30:	78e8      	ldrb	r0, [r5, #3]
 8004d32:	78ae      	ldrb	r6, [r5, #2]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004d34:	2a00      	cmp	r2, #0
 8004d36:	d14e      	bne.n	8004dd6 <HAL_RTC_SetDate+0xc6>
 8004d38:	3210      	adds	r2, #16
 8004d3a:	4213      	tst	r3, r2
 8004d3c:	d002      	beq.n	8004d44 <HAL_RTC_SetDate+0x34>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004d3e:	4393      	bics	r3, r2
 8004d40:	330a      	adds	r3, #10
 8004d42:	706b      	strb	r3, [r5, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d44:	f7ff ff5a 	bl	8004bfc <RTC_ByteToBcd2>
 8004d48:	9002      	str	r0, [sp, #8]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004d4a:	7868      	ldrb	r0, [r5, #1]
 8004d4c:	f7ff ff56 	bl	8004bfc <RTC_ByteToBcd2>
 8004d50:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004d52:	0030      	movs	r0, r6
 8004d54:	f7ff ff52 	bl	8004bfc <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d58:	9b02      	ldr	r3, [sp, #8]
                  ((uint32_t)sDate->WeekDay << 13U));
 8004d5a:	782d      	ldrb	r5, [r5, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d5c:	041e      	lsls	r6, r3, #16
                  ((uint32_t)sDate->WeekDay << 13U));
 8004d5e:	036d      	lsls	r5, r5, #13
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004d60:	9b03      	ldr	r3, [sp, #12]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d62:	4305      	orrs	r5, r0
 8004d64:	4335      	orrs	r5, r6
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004d66:	021e      	lsls	r6, r3, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d68:	22ca      	movs	r2, #202	; 0xca
 8004d6a:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d6c:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d6e:	625a      	str	r2, [r3, #36]	; 0x24
 8004d70:	3a77      	subs	r2, #119	; 0x77
 8004d72:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d74:	f7ff feca 	bl	8004b0c <RTC_EnterInitMode>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004d78:	4335      	orrs	r5, r6
 8004d7a:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d7c:	1e06      	subs	r6, r0, #0
 8004d7e:	d00a      	beq.n	8004d96 <HAL_RTC_SetDate+0x86>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d80:	22ff      	movs	r2, #255	; 0xff
 8004d82:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d84:	2304      	movs	r3, #4
 8004d86:	9a01      	ldr	r2, [sp, #4]
 8004d88:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8004d8e:	2601      	movs	r6, #1
}
 8004d90:	0030      	movs	r0, r6
 8004d92:	b005      	add	sp, #20
 8004d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004d96:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004d98:	4812      	ldr	r0, [pc, #72]	; (8004de4 <HAL_RTC_SetDate+0xd4>)
 8004d9a:	4005      	ands	r5, r0
 8004d9c:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	438a      	bics	r2, r1
 8004da2:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	069b      	lsls	r3, r3, #26
 8004da8:	d40c      	bmi.n	8004dc4 <HAL_RTC_SetDate+0xb4>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004daa:	0020      	movs	r0, r4
 8004dac:	f7ff fe94 	bl	8004ad8 <HAL_RTC_WaitForSynchro>
 8004db0:	2800      	cmp	r0, #0
 8004db2:	d007      	beq.n	8004dc4 <HAL_RTC_SetDate+0xb4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004db4:	22ff      	movs	r2, #255	; 0xff
 8004db6:	6823      	ldr	r3, [r4, #0]
 8004db8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004dba:	2304      	movs	r3, #4
 8004dbc:	9a01      	ldr	r2, [sp, #4]
 8004dbe:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8004dc0:	77fe      	strb	r6, [r7, #31]
 8004dc2:	e7e4      	b.n	8004d8e <HAL_RTC_SetDate+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dc4:	22ff      	movs	r2, #255	; 0xff
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	9a01      	ldr	r2, [sp, #4]
 8004dce:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 8004dd4:	e7dc      	b.n	8004d90 <HAL_RTC_SetDate+0x80>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004dd6:	0400      	lsls	r0, r0, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004dd8:	021b      	lsls	r3, r3, #8
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004dda:	782d      	ldrb	r5, [r5, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004ddc:	4303      	orrs	r3, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 8004dde:	431e      	orrs	r6, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004de0:	036d      	lsls	r5, r5, #13
 8004de2:	e7c1      	b.n	8004d68 <HAL_RTC_SetDate+0x58>
 8004de4:	00ffff3f 	.word	0x00ffff3f

08004de8 <HAL_RTC_SetAlarm_IT>:
{
 8004de8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8004dea:	1c43      	adds	r3, r0, #1
 8004dec:	9300      	str	r3, [sp, #0]
{
 8004dee:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8004df0:	7fd9      	ldrb	r1, [r3, #31]
 8004df2:	2302      	movs	r3, #2
{
 8004df4:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8004df6:	0018      	movs	r0, r3
 8004df8:	2901      	cmp	r1, #1
 8004dfa:	d100      	bne.n	8004dfe <HAL_RTC_SetAlarm_IT+0x16>
 8004dfc:	e08d      	b.n	8004f1a <HAL_RTC_SetAlarm_IT+0x132>
 8004dfe:	2101      	movs	r1, #1
 8004e00:	1860      	adds	r0, r4, r1
 8004e02:	77c1      	strb	r1, [r0, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e04:	18e1      	adds	r1, r4, r3
 8004e06:	77cb      	strb	r3, [r1, #31]
 8004e08:	2140      	movs	r1, #64	; 0x40
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	7828      	ldrb	r0, [r5, #0]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	786e      	ldrb	r6, [r5, #1]
 8004e12:	78af      	ldrb	r7, [r5, #2]
 8004e14:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8004e16:	2a00      	cmp	r2, #0
 8004e18:	d15d      	bne.n	8004ed6 <HAL_RTC_SetAlarm_IT+0xee>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d100      	bne.n	8004e20 <HAL_RTC_SetAlarm_IT+0x38>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004e1e:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004e20:	f7ff feec 	bl	8004bfc <RTC_ByteToBcd2>
 8004e24:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004e26:	0030      	movs	r0, r6
 8004e28:	f7ff fee8 	bl	8004bfc <RTC_ByteToBcd2>
 8004e2c:	0006      	movs	r6, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8004e2e:	0038      	movs	r0, r7
 8004e30:	f7ff fee4 	bl	8004bfc <RTC_ByteToBcd2>
 8004e34:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004e36:	1c6b      	adds	r3, r5, #1
 8004e38:	7fd8      	ldrb	r0, [r3, #31]
 8004e3a:	f7ff fedf 	bl	8004bfc <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004e3e:	696a      	ldr	r2, [r5, #20]
 8004e40:	69eb      	ldr	r3, [r5, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004e42:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004e44:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004e46:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004e48:	0600      	lsls	r0, r0, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004e4a:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	431f      	orrs	r7, r3
 8004e50:	9b01      	ldr	r3, [sp, #4]
 8004e52:	041b      	lsls	r3, r3, #16
 8004e54:	431f      	orrs	r7, r3
 8004e56:	4337      	orrs	r7, r6
 8004e58:	4307      	orrs	r7, r0
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004e5a:	69aa      	ldr	r2, [r5, #24]
 8004e5c:	686b      	ldr	r3, [r5, #4]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004e5e:	6a69      	ldr	r1, [r5, #36]	; 0x24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004e60:	4313      	orrs	r3, r2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e62:	22ca      	movs	r2, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004e64:	9301      	str	r3, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e66:	6823      	ldr	r3, [r4, #0]
 8004e68:	625a      	str	r2, [r3, #36]	; 0x24
 8004e6a:	3a77      	subs	r2, #119	; 0x77
 8004e6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004e6e:	32ad      	adds	r2, #173	; 0xad
 8004e70:	4291      	cmp	r1, r2
 8004e72:	d153      	bne.n	8004f1c <HAL_RTC_SetAlarm_IT+0x134>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004e74:	689a      	ldr	r2, [r3, #8]
 8004e76:	493c      	ldr	r1, [pc, #240]	; (8004f68 <HAL_RTC_SetAlarm_IT+0x180>)
 8004e78:	400a      	ands	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004e7c:	68d9      	ldr	r1, [r3, #12]
 8004e7e:	4a3b      	ldr	r2, [pc, #236]	; (8004f6c <HAL_RTC_SetAlarm_IT+0x184>)
 8004e80:	b2c9      	uxtb	r1, r1
 8004e82:	430a      	orrs	r2, r1
 8004e84:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004e86:	f7fe f8b7 	bl	8002ff8 <HAL_GetTick>
 8004e8a:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	68dd      	ldr	r5, [r3, #12]
 8004e92:	4015      	ands	r5, r2
 8004e94:	d032      	beq.n	8004efc <HAL_RTC_SetAlarm_IT+0x114>
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004e96:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004e98:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004e9a:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004e9c:	2280      	movs	r2, #128	; 0x80
 8004e9e:	6899      	ldr	r1, [r3, #8]
 8004ea0:	0052      	lsls	r2, r2, #1
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004ea6:	2280      	movs	r2, #128	; 0x80
 8004ea8:	6899      	ldr	r1, [r3, #8]
 8004eaa:	0152      	lsls	r2, r2, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004eac:	430a      	orrs	r2, r1
 8004eae:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004eb0:	2280      	movs	r2, #128	; 0x80
 8004eb2:	4b2f      	ldr	r3, [pc, #188]	; (8004f70 <HAL_RTC_SetAlarm_IT+0x188>)
 8004eb4:	0292      	lsls	r2, r2, #10
 8004eb6:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 8004eb8:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004eba:	4311      	orrs	r1, r2
 8004ebc:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004ebe:	6899      	ldr	r1, [r3, #8]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ec4:	22ff      	movs	r2, #255	; 0xff
 8004ec6:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_READY;
 8004ec8:	3402      	adds	r4, #2
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004eca:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	77e3      	strb	r3, [r4, #31]
  __HAL_UNLOCK(hrtc);
 8004ed0:	9b00      	ldr	r3, [sp, #0]
 8004ed2:	77d8      	strb	r0, [r3, #31]
  return HAL_OK;
 8004ed4:	e021      	b.n	8004f1a <HAL_RTC_SetAlarm_IT+0x132>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d100      	bne.n	8004edc <HAL_RTC_SetAlarm_IT+0xf4>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004eda:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004edc:	69eb      	ldr	r3, [r5, #28]
 8004ede:	696a      	ldr	r2, [r5, #20]
 8004ee0:	0400      	lsls	r0, r0, #16
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8004ee6:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004ee8:	4307      	orrs	r7, r0
 8004eea:	4337      	orrs	r7, r6
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004eec:	78ee      	ldrb	r6, [r5, #3]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004eee:	1c6b      	adds	r3, r5, #1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004ef0:	0436      	lsls	r6, r6, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004ef2:	4337      	orrs	r7, r6
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004ef4:	7fde      	ldrb	r6, [r3, #31]
 8004ef6:	0636      	lsls	r6, r6, #24
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004ef8:	4337      	orrs	r7, r6
 8004efa:	e7ae      	b.n	8004e5a <HAL_RTC_SetAlarm_IT+0x72>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004efc:	f7fe f87c 	bl	8002ff8 <HAL_GetTick>
 8004f00:	23fa      	movs	r3, #250	; 0xfa
 8004f02:	1b80      	subs	r0, r0, r6
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4298      	cmp	r0, r3
 8004f08:	d9c0      	bls.n	8004e8c <HAL_RTC_SetAlarm_IT+0xa4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f0a:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f0c:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f0e:	6823      	ldr	r3, [r4, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f10:	3402      	adds	r4, #2
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8004f14:	9b00      	ldr	r3, [sp, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f16:	77e0      	strb	r0, [r4, #31]
        __HAL_UNLOCK(hrtc);
 8004f18:	77dd      	strb	r5, [r3, #31]
}
 8004f1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004f1c:	689a      	ldr	r2, [r3, #8]
 8004f1e:	4915      	ldr	r1, [pc, #84]	; (8004f74 <HAL_RTC_SetAlarm_IT+0x18c>)
 8004f20:	400a      	ands	r2, r1
 8004f22:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004f24:	68d9      	ldr	r1, [r3, #12]
 8004f26:	4a14      	ldr	r2, [pc, #80]	; (8004f78 <HAL_RTC_SetAlarm_IT+0x190>)
 8004f28:	b2c9      	uxtb	r1, r1
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004f2e:	f7fe f863 	bl	8002ff8 <HAL_GetTick>
 8004f32:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004f34:	2202      	movs	r2, #2
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	68dd      	ldr	r5, [r3, #12]
 8004f3a:	4015      	ands	r5, r2
 8004f3c:	d00b      	beq.n	8004f56 <HAL_RTC_SetAlarm_IT+0x16e>
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004f3e:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004f40:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004f42:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004f44:	2280      	movs	r2, #128	; 0x80
 8004f46:	6899      	ldr	r1, [r3, #8]
 8004f48:	0092      	lsls	r2, r2, #2
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004f4e:	2280      	movs	r2, #128	; 0x80
 8004f50:	6899      	ldr	r1, [r3, #8]
 8004f52:	0192      	lsls	r2, r2, #6
 8004f54:	e7aa      	b.n	8004eac <HAL_RTC_SetAlarm_IT+0xc4>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f56:	f7fe f84f 	bl	8002ff8 <HAL_GetTick>
 8004f5a:	23fa      	movs	r3, #250	; 0xfa
 8004f5c:	1b80      	subs	r0, r0, r6
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4298      	cmp	r0, r3
 8004f62:	d9e7      	bls.n	8004f34 <HAL_RTC_SetAlarm_IT+0x14c>
 8004f64:	e7d1      	b.n	8004f0a <HAL_RTC_SetAlarm_IT+0x122>
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	fffffeff 	.word	0xfffffeff
 8004f6c:	fffffe7f 	.word	0xfffffe7f
 8004f70:	40010400 	.word	0x40010400
 8004f74:	fffffdff 	.word	0xfffffdff
 8004f78:	fffffd7f 	.word	0xfffffd7f

08004f7c <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004f7c:	230a      	movs	r3, #10
 8004f7e:	0902      	lsrs	r2, r0, #4
 8004f80:	4353      	muls	r3, r2
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004f82:	220f      	movs	r2, #15
 8004f84:	4010      	ands	r0, r2
 8004f86:	1818      	adds	r0, r3, r0
 8004f88:	b2c0      	uxtb	r0, r0
}
 8004f8a:	4770      	bx	lr

08004f8c <HAL_RTC_GetTime>:
{
 8004f8c:	b570      	push	{r4, r5, r6, lr}
 8004f8e:	000c      	movs	r4, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004f90:	257f      	movs	r5, #127	; 0x7f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004f92:	6801      	ldr	r1, [r0, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004f94:	203f      	movs	r0, #63	; 0x3f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004f96:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004f98:	6063      	str	r3, [r4, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004f9a:	690b      	ldr	r3, [r1, #16]
 8004f9c:	045b      	lsls	r3, r3, #17
 8004f9e:	0c5b      	lsrs	r3, r3, #17
 8004fa0:	60a3      	str	r3, [r4, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004fa2:	680b      	ldr	r3, [r1, #0]
 8004fa4:	490d      	ldr	r1, [pc, #52]	; (8004fdc <HAL_RTC_GetTime+0x50>)
 8004fa6:	400b      	ands	r3, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004fa8:	0a1e      	lsrs	r6, r3, #8
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004faa:	0c19      	lsrs	r1, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004fac:	402e      	ands	r6, r5
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004fae:	401d      	ands	r5, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004fb0:	2340      	movs	r3, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004fb2:	4008      	ands	r0, r1
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004fb4:	4019      	ands	r1, r3
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004fb6:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004fb8:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004fba:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004fbc:	70e1      	strb	r1, [r4, #3]
  if (Format == RTC_FORMAT_BIN)
 8004fbe:	2a00      	cmp	r2, #0
 8004fc0:	d10a      	bne.n	8004fd8 <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004fc2:	f7ff ffdb 	bl	8004f7c <RTC_Bcd2ToByte>
 8004fc6:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004fc8:	0030      	movs	r0, r6
 8004fca:	f7ff ffd7 	bl	8004f7c <RTC_Bcd2ToByte>
 8004fce:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004fd0:	0028      	movs	r0, r5
 8004fd2:	f7ff ffd3 	bl	8004f7c <RTC_Bcd2ToByte>
 8004fd6:	70a0      	strb	r0, [r4, #2]
}
 8004fd8:	2000      	movs	r0, #0
 8004fda:	bd70      	pop	{r4, r5, r6, pc}
 8004fdc:	007f7f7f 	.word	0x007f7f7f

08004fe0 <HAL_RTC_GetDate>:
{
 8004fe0:	b570      	push	{r4, r5, r6, lr}
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004fe2:	253f      	movs	r5, #63	; 0x3f
{
 8004fe4:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004fe6:	6803      	ldr	r3, [r0, #0]
 8004fe8:	490d      	ldr	r1, [pc, #52]	; (8005020 <HAL_RTC_GetDate+0x40>)
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004fee:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ff0:	04de      	lsls	r6, r3, #19
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ff2:	401d      	ands	r5, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ff4:	041b      	lsls	r3, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ff6:	0ef6      	lsrs	r6, r6, #27
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004ff8:	0f5b      	lsrs	r3, r3, #29
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004ffa:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004ffc:	7066      	strb	r6, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ffe:	70a5      	strb	r5, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005000:	7023      	strb	r3, [r4, #0]
  if (Format == RTC_FORMAT_BIN)
 8005002:	2a00      	cmp	r2, #0
 8005004:	d10a      	bne.n	800501c <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005006:	f7ff ffb9 	bl	8004f7c <RTC_Bcd2ToByte>
 800500a:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800500c:	0030      	movs	r0, r6
 800500e:	f7ff ffb5 	bl	8004f7c <RTC_Bcd2ToByte>
 8005012:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005014:	0028      	movs	r0, r5
 8005016:	f7ff ffb1 	bl	8004f7c <RTC_Bcd2ToByte>
 800501a:	70a0      	strb	r0, [r4, #2]
}
 800501c:	2000      	movs	r0, #0
 800501e:	bd70      	pop	{r4, r5, r6, pc}
 8005020:	00ffff3f 	.word	0x00ffff3f

08005024 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005024:	4770      	bx	lr
	...

08005028 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	0004      	movs	r4, r0
 800502c:	000d      	movs	r5, r1
 800502e:	0016      	movs	r6, r2
 8005030:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005032:	6822      	ldr	r2, [r4, #0]
 8005034:	6893      	ldr	r3, [r2, #8]
 8005036:	402b      	ands	r3, r5
 8005038:	429d      	cmp	r5, r3
 800503a:	d001      	beq.n	8005040 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800503c:	2000      	movs	r0, #0
 800503e:	e031      	b.n	80050a4 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8005040:	1c73      	adds	r3, r6, #1
 8005042:	d0f7      	beq.n	8005034 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005044:	f7fd ffd8 	bl	8002ff8 <HAL_GetTick>
 8005048:	1bc0      	subs	r0, r0, r7
 800504a:	4286      	cmp	r6, r0
 800504c:	d8f1      	bhi.n	8005032 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800504e:	21e0      	movs	r1, #224	; 0xe0
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	438a      	bics	r2, r1
 8005056:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005058:	2282      	movs	r2, #130	; 0x82
 800505a:	6861      	ldr	r1, [r4, #4]
 800505c:	0052      	lsls	r2, r2, #1
 800505e:	4291      	cmp	r1, r2
 8005060:	d10c      	bne.n	800507c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x54>
 8005062:	2180      	movs	r1, #128	; 0x80
 8005064:	68a2      	ldr	r2, [r4, #8]
 8005066:	0209      	lsls	r1, r1, #8
 8005068:	428a      	cmp	r2, r1
 800506a:	d003      	beq.n	8005074 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800506c:	2180      	movs	r1, #128	; 0x80
 800506e:	00c9      	lsls	r1, r1, #3
 8005070:	428a      	cmp	r2, r1
 8005072:	d103      	bne.n	800507c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x54>
          __HAL_SPI_DISABLE(hspi);
 8005074:	2140      	movs	r1, #64	; 0x40
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	438a      	bics	r2, r1
 800507a:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800507c:	2180      	movs	r1, #128	; 0x80
 800507e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005080:	0189      	lsls	r1, r1, #6
 8005082:	428a      	cmp	r2, r1
 8005084:	d106      	bne.n	8005094 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x6c>
          SPI_RESET_CRC(hspi);
 8005086:	6819      	ldr	r1, [r3, #0]
 8005088:	4807      	ldr	r0, [pc, #28]	; (80050a8 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x80>)
 800508a:	4001      	ands	r1, r0
 800508c:	6019      	str	r1, [r3, #0]
 800508e:	6819      	ldr	r1, [r3, #0]
 8005090:	430a      	orrs	r2, r1
 8005092:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005094:	0023      	movs	r3, r4
 8005096:	2201      	movs	r2, #1
 8005098:	3351      	adds	r3, #81	; 0x51
 800509a:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 800509c:	2300      	movs	r3, #0
 800509e:	2003      	movs	r0, #3
 80050a0:	3450      	adds	r4, #80	; 0x50
 80050a2:	7023      	strb	r3, [r4, #0]
}
 80050a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050a6:	46c0      	nop			; (mov r8, r8)
 80050a8:	ffffdfff 	.word	0xffffdfff

080050ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80050ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ae:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050b0:	2282      	movs	r2, #130	; 0x82
{
 80050b2:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050b4:	6840      	ldr	r0, [r0, #4]
 80050b6:	0052      	lsls	r2, r2, #1
 80050b8:	4290      	cmp	r0, r2
 80050ba:	d11e      	bne.n	80050fa <SPI_EndRxTransaction+0x4e>
 80050bc:	2080      	movs	r0, #128	; 0x80
 80050be:	2580      	movs	r5, #128	; 0x80
 80050c0:	68a2      	ldr	r2, [r4, #8]
 80050c2:	0200      	lsls	r0, r0, #8
 80050c4:	00ed      	lsls	r5, r5, #3
 80050c6:	4282      	cmp	r2, r0
 80050c8:	d001      	beq.n	80050ce <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050ca:	42aa      	cmp	r2, r5
 80050cc:	d106      	bne.n	80050dc <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80050ce:	2740      	movs	r7, #64	; 0x40
 80050d0:	6826      	ldr	r6, [r4, #0]
 80050d2:	6830      	ldr	r0, [r6, #0]
 80050d4:	43b8      	bics	r0, r7
 80050d6:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80050d8:	42aa      	cmp	r2, r5
 80050da:	d00e      	beq.n	80050fa <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050dc:	000a      	movs	r2, r1
 80050de:	2180      	movs	r1, #128	; 0x80
 80050e0:	0020      	movs	r0, r4
 80050e2:	f7ff ffa1 	bl	8005028 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 80050e6:	2800      	cmp	r0, #0
 80050e8:	d101      	bne.n	80050ee <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80050ea:	2000      	movs	r0, #0
}
 80050ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ee:	2320      	movs	r3, #32
 80050f0:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80050f2:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050f4:	4313      	orrs	r3, r2
 80050f6:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80050f8:	e7f8      	b.n	80050ec <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050fa:	000a      	movs	r2, r1
 80050fc:	2101      	movs	r1, #1
 80050fe:	e7ef      	b.n	80050e0 <SPI_EndRxTransaction+0x34>

08005100 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005100:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005102:	2282      	movs	r2, #130	; 0x82
{
 8005104:	b510      	push	{r4, lr}
 8005106:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005108:	6840      	ldr	r0, [r0, #4]
 800510a:	0052      	lsls	r2, r2, #1
 800510c:	4290      	cmp	r0, r2
 800510e:	d108      	bne.n	8005122 <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005110:	000a      	movs	r2, r1
 8005112:	2180      	movs	r1, #128	; 0x80
 8005114:	0020      	movs	r0, r4
 8005116:	f7ff ff87 	bl	8005028 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 800511a:	2800      	cmp	r0, #0
 800511c:	d109      	bne.n	8005132 <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800511e:	2000      	movs	r0, #0
}
 8005120:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8005122:	0022      	movs	r2, r4
 8005124:	3251      	adds	r2, #81	; 0x51
 8005126:	7812      	ldrb	r2, [r2, #0]
 8005128:	2a05      	cmp	r2, #5
 800512a:	d1f8      	bne.n	800511e <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800512c:	000a      	movs	r2, r1
 800512e:	2101      	movs	r1, #1
 8005130:	e7f0      	b.n	8005114 <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005132:	2320      	movs	r3, #32
 8005134:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8005136:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005138:	4313      	orrs	r3, r2
 800513a:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 800513c:	e7f0      	b.n	8005120 <SPI_EndRxTxTransaction+0x20>
	...

08005140 <HAL_SPI_Init>:
{
 8005140:	b570      	push	{r4, r5, r6, lr}
 8005142:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005144:	2001      	movs	r0, #1
  if (hspi == NULL)
 8005146:	2c00      	cmp	r4, #0
 8005148:	d037      	beq.n	80051ba <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800514a:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800514c:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800514e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005150:	3551      	adds	r5, #81	; 0x51
 8005152:	782b      	ldrb	r3, [r5, #0]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d105      	bne.n	8005166 <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 800515a:	0022      	movs	r2, r4
 800515c:	3250      	adds	r2, #80	; 0x50
 800515e:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 8005160:	0020      	movs	r0, r4
 8005162:	f001 fd85 	bl	8006c70 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8005166:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8005168:	2240      	movs	r2, #64	; 0x40
 800516a:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800516c:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 800516e:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005170:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8005172:	4393      	bics	r3, r2
 8005174:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005176:	6863      	ldr	r3, [r4, #4]
 8005178:	69a2      	ldr	r2, [r4, #24]
 800517a:	4303      	orrs	r3, r0
 800517c:	68e0      	ldr	r0, [r4, #12]
 800517e:	4303      	orrs	r3, r0
 8005180:	6920      	ldr	r0, [r4, #16]
 8005182:	4303      	orrs	r3, r0
 8005184:	6960      	ldr	r0, [r4, #20]
 8005186:	4303      	orrs	r3, r0
 8005188:	69e0      	ldr	r0, [r4, #28]
 800518a:	4303      	orrs	r3, r0
 800518c:	6a20      	ldr	r0, [r4, #32]
 800518e:	4303      	orrs	r3, r0
 8005190:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005192:	4303      	orrs	r3, r0
 8005194:	2080      	movs	r0, #128	; 0x80
 8005196:	0080      	lsls	r0, r0, #2
 8005198:	4010      	ands	r0, r2
 800519a:	4303      	orrs	r3, r0
 800519c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800519e:	2304      	movs	r3, #4
 80051a0:	0c12      	lsrs	r2, r2, #16
 80051a2:	401a      	ands	r2, r3
 80051a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051a6:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80051a8:	431a      	orrs	r2, r3
 80051aa:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051ac:	69cb      	ldr	r3, [r1, #28]
 80051ae:	4a03      	ldr	r2, [pc, #12]	; (80051bc <HAL_SPI_Init+0x7c>)
 80051b0:	4013      	ands	r3, r2
 80051b2:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80051b4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051b6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051b8:	702b      	strb	r3, [r5, #0]
}
 80051ba:	bd70      	pop	{r4, r5, r6, pc}
 80051bc:	fffff7ff 	.word	0xfffff7ff

080051c0 <HAL_SPI_DeInit>:
{
 80051c0:	b570      	push	{r4, r5, r6, lr}
 80051c2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80051c4:	2001      	movs	r0, #1
  if (hspi == NULL)
 80051c6:	2c00      	cmp	r4, #0
 80051c8:	d010      	beq.n	80051ec <HAL_SPI_DeInit+0x2c>
  hspi->State = HAL_SPI_STATE_BUSY;
 80051ca:	0025      	movs	r5, r4
 80051cc:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80051ce:	2140      	movs	r1, #64	; 0x40
 80051d0:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80051d2:	3551      	adds	r5, #81	; 0x51
 80051d4:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80051d6:	6813      	ldr	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 80051d8:	0020      	movs	r0, r4
  __HAL_SPI_DISABLE(hspi);
 80051da:	438b      	bics	r3, r1
 80051dc:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 80051de:	f001 fd73 	bl	8006cc8 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051e2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hspi);
 80051e4:	3450      	adds	r4, #80	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051e6:	6060      	str	r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_RESET;
 80051e8:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 80051ea:	7020      	strb	r0, [r4, #0]
}
 80051ec:	bd70      	pop	{r4, r5, r6, pc}

080051ee <HAL_SPI_Transmit>:
{
 80051ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051f0:	b087      	sub	sp, #28
 80051f2:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hspi);
 80051f4:	0003      	movs	r3, r0
 80051f6:	3350      	adds	r3, #80	; 0x50
 80051f8:	9303      	str	r3, [sp, #12]
 80051fa:	781b      	ldrb	r3, [r3, #0]
{
 80051fc:	0004      	movs	r4, r0
 80051fe:	000e      	movs	r6, r1
 8005200:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8005202:	2502      	movs	r5, #2
 8005204:	2b01      	cmp	r3, #1
 8005206:	d079      	beq.n	80052fc <HAL_SPI_Transmit+0x10e>
 8005208:	2301      	movs	r3, #1
 800520a:	9a03      	ldr	r2, [sp, #12]
 800520c:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800520e:	f7fd fef3 	bl	8002ff8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8005212:	0022      	movs	r2, r4
  tickstart = HAL_GetTick();
 8005214:	9002      	str	r0, [sp, #8]
  if (hspi->State != HAL_SPI_STATE_READY)
 8005216:	3251      	adds	r2, #81	; 0x51
 8005218:	7813      	ldrb	r3, [r2, #0]
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d167      	bne.n	80052f0 <HAL_SPI_Transmit+0x102>
    errorcode = HAL_ERROR;
 8005220:	001d      	movs	r5, r3
  if ((pData == NULL) || (Size == 0U))
 8005222:	2e00      	cmp	r6, #0
 8005224:	d064      	beq.n	80052f0 <HAL_SPI_Transmit+0x102>
 8005226:	2f00      	cmp	r7, #0
 8005228:	d062      	beq.n	80052f0 <HAL_SPI_Transmit+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800522a:	3302      	adds	r3, #2
 800522c:	7013      	strb	r3, [r2, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800522e:	2300      	movs	r3, #0
 8005230:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005232:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005234:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8005236:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005238:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800523a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800523c:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800523e:	2380      	movs	r3, #128	; 0x80
 8005240:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005242:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005244:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005246:	021b      	lsls	r3, r3, #8
 8005248:	429a      	cmp	r2, r3
 800524a:	d105      	bne.n	8005258 <HAL_SPI_Transmit+0x6a>
    SPI_1LINE_TX(hspi);
 800524c:	2380      	movs	r3, #128	; 0x80
 800524e:	6822      	ldr	r2, [r4, #0]
 8005250:	01db      	lsls	r3, r3, #7
 8005252:	6811      	ldr	r1, [r2, #0]
 8005254:	430b      	orrs	r3, r1
 8005256:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005258:	2240      	movs	r2, #64	; 0x40
 800525a:	6823      	ldr	r3, [r4, #0]
 800525c:	6819      	ldr	r1, [r3, #0]
 800525e:	4211      	tst	r1, r2
 8005260:	d102      	bne.n	8005268 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8005262:	6819      	ldr	r1, [r3, #0]
 8005264:	430a      	orrs	r2, r1
 8005266:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005268:	2180      	movs	r1, #128	; 0x80
 800526a:	68e0      	ldr	r0, [r4, #12]
 800526c:	0109      	lsls	r1, r1, #4
 800526e:	6862      	ldr	r2, [r4, #4]
 8005270:	4288      	cmp	r0, r1
 8005272:	d146      	bne.n	8005302 <HAL_SPI_Transmit+0x114>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005274:	2a00      	cmp	r2, #0
 8005276:	d001      	beq.n	800527c <HAL_SPI_Transmit+0x8e>
 8005278:	2f01      	cmp	r7, #1
 800527a:	d107      	bne.n	800528c <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800527c:	8832      	ldrh	r2, [r6, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800527e:	3602      	adds	r6, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005280:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005282:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005284:	6326      	str	r6, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005286:	3b01      	subs	r3, #1
 8005288:	b29b      	uxth	r3, r3
 800528a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800528c:	2502      	movs	r5, #2
    while (hspi->TxXferCount > 0U)
 800528e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005290:	2b00      	cmp	r3, #0
 8005292:	d115      	bne.n	80052c0 <HAL_SPI_Transmit+0xd2>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005294:	9a02      	ldr	r2, [sp, #8]
 8005296:	9901      	ldr	r1, [sp, #4]
 8005298:	0020      	movs	r0, r4
 800529a:	f7ff ff31 	bl	8005100 <SPI_EndRxTxTransaction>
 800529e:	2800      	cmp	r0, #0
 80052a0:	d159      	bne.n	8005356 <HAL_SPI_Transmit+0x168>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052a2:	68a3      	ldr	r3, [r4, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d106      	bne.n	80052b6 <HAL_SPI_Transmit+0xc8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052a8:	9305      	str	r3, [sp, #20]
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	68da      	ldr	r2, [r3, #12]
 80052ae:	9205      	str	r2, [sp, #20]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	9305      	str	r3, [sp, #20]
 80052b4:	9b05      	ldr	r3, [sp, #20]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052b6:	6d65      	ldr	r5, [r4, #84]	; 0x54
 80052b8:	1e6b      	subs	r3, r5, #1
 80052ba:	419d      	sbcs	r5, r3
    errorcode = HAL_BUSY;
 80052bc:	b2ed      	uxtb	r5, r5
 80052be:	e017      	b.n	80052f0 <HAL_SPI_Transmit+0x102>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052c0:	6822      	ldr	r2, [r4, #0]
 80052c2:	6893      	ldr	r3, [r2, #8]
 80052c4:	422b      	tst	r3, r5
 80052c6:	d009      	beq.n	80052dc <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80052ca:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052cc:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052ce:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052d0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80052d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	86e3      	strh	r3, [r4, #54]	; 0x36
 80052da:	e7d8      	b.n	800528e <HAL_SPI_Transmit+0xa0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052dc:	f7fd fe8c 	bl	8002ff8 <HAL_GetTick>
 80052e0:	9b02      	ldr	r3, [sp, #8]
 80052e2:	1ac0      	subs	r0, r0, r3
 80052e4:	9b01      	ldr	r3, [sp, #4]
 80052e6:	4298      	cmp	r0, r3
 80052e8:	d3d1      	bcc.n	800528e <HAL_SPI_Transmit+0xa0>
 80052ea:	3301      	adds	r3, #1
 80052ec:	d0cf      	beq.n	800528e <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 80052ee:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 80052f0:	2301      	movs	r3, #1
 80052f2:	3451      	adds	r4, #81	; 0x51
 80052f4:	7023      	strb	r3, [r4, #0]
  __HAL_UNLOCK(hspi);
 80052f6:	2300      	movs	r3, #0
 80052f8:	9a03      	ldr	r2, [sp, #12]
 80052fa:	7013      	strb	r3, [r2, #0]
}
 80052fc:	0028      	movs	r0, r5
 80052fe:	b007      	add	sp, #28
 8005300:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005302:	2a00      	cmp	r2, #0
 8005304:	d001      	beq.n	800530a <HAL_SPI_Transmit+0x11c>
 8005306:	2f01      	cmp	r7, #1
 8005308:	d108      	bne.n	800531c <HAL_SPI_Transmit+0x12e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800530a:	7832      	ldrb	r2, [r6, #0]
 800530c:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800530e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005310:	3301      	adds	r3, #1
 8005312:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005314:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005316:	3b01      	subs	r3, #1
 8005318:	b29b      	uxth	r3, r3
 800531a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800531c:	2502      	movs	r5, #2
    while (hspi->TxXferCount > 0U)
 800531e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0b7      	beq.n	8005294 <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005324:	6823      	ldr	r3, [r4, #0]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	422a      	tst	r2, r5
 800532a:	d00a      	beq.n	8005342 <HAL_SPI_Transmit+0x154>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800532c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800532e:	7812      	ldrb	r2, [r2, #0]
 8005330:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005332:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005334:	3301      	adds	r3, #1
 8005336:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005338:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800533a:	3b01      	subs	r3, #1
 800533c:	b29b      	uxth	r3, r3
 800533e:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005340:	e7ed      	b.n	800531e <HAL_SPI_Transmit+0x130>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005342:	f7fd fe59 	bl	8002ff8 <HAL_GetTick>
 8005346:	9b02      	ldr	r3, [sp, #8]
 8005348:	1ac0      	subs	r0, r0, r3
 800534a:	9b01      	ldr	r3, [sp, #4]
 800534c:	4283      	cmp	r3, r0
 800534e:	d8e6      	bhi.n	800531e <HAL_SPI_Transmit+0x130>
 8005350:	3301      	adds	r3, #1
 8005352:	d0e4      	beq.n	800531e <HAL_SPI_Transmit+0x130>
 8005354:	e7cb      	b.n	80052ee <HAL_SPI_Transmit+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005356:	2320      	movs	r3, #32
 8005358:	6563      	str	r3, [r4, #84]	; 0x54
 800535a:	e7a2      	b.n	80052a2 <HAL_SPI_Transmit+0xb4>

0800535c <HAL_SPI_TransmitReceive>:
{
 800535c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800535e:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8005360:	0003      	movs	r3, r0
{
 8005362:	b085      	sub	sp, #20
 8005364:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hspi);
 8005366:	3350      	adds	r3, #80	; 0x50
 8005368:	781a      	ldrb	r2, [r3, #0]
{
 800536a:	0004      	movs	r4, r0
 800536c:	000e      	movs	r6, r1
  __HAL_LOCK(hspi);
 800536e:	2502      	movs	r5, #2
 8005370:	2a01      	cmp	r2, #1
 8005372:	d100      	bne.n	8005376 <HAL_SPI_TransmitReceive+0x1a>
 8005374:	e09b      	b.n	80054ae <HAL_SPI_TransmitReceive+0x152>
 8005376:	2201      	movs	r2, #1
 8005378:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800537a:	f7fd fe3d 	bl	8002ff8 <HAL_GetTick>
  tmp_state           = hspi->State;
 800537e:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8005380:	9000      	str	r0, [sp, #0]
  tmp_state           = hspi->State;
 8005382:	3351      	adds	r3, #81	; 0x51
 8005384:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005386:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8005388:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800538a:	2b01      	cmp	r3, #1
 800538c:	d00b      	beq.n	80053a6 <HAL_SPI_TransmitReceive+0x4a>
 800538e:	2282      	movs	r2, #130	; 0x82
 8005390:	0052      	lsls	r2, r2, #1
 8005392:	4291      	cmp	r1, r2
 8005394:	d000      	beq.n	8005398 <HAL_SPI_TransmitReceive+0x3c>
 8005396:	e083      	b.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005398:	68a2      	ldr	r2, [r4, #8]
 800539a:	2a00      	cmp	r2, #0
 800539c:	d000      	beq.n	80053a0 <HAL_SPI_TransmitReceive+0x44>
 800539e:	e07f      	b.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
 80053a0:	2b04      	cmp	r3, #4
 80053a2:	d000      	beq.n	80053a6 <HAL_SPI_TransmitReceive+0x4a>
 80053a4:	e07c      	b.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
    errorcode = HAL_ERROR;
 80053a6:	2501      	movs	r5, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80053a8:	2e00      	cmp	r6, #0
 80053aa:	d100      	bne.n	80053ae <HAL_SPI_TransmitReceive+0x52>
 80053ac:	e078      	b.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
 80053ae:	9b01      	ldr	r3, [sp, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d075      	beq.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
 80053b4:	2f00      	cmp	r7, #0
 80053b6:	d073      	beq.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80053b8:	0023      	movs	r3, r4
 80053ba:	3351      	adds	r3, #81	; 0x51
 80053bc:	781a      	ldrb	r2, [r3, #0]
 80053be:	2a04      	cmp	r2, #4
 80053c0:	d001      	beq.n	80053c6 <HAL_SPI_TransmitReceive+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80053c2:	2205      	movs	r2, #5
 80053c4:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053c6:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053c8:	9a01      	ldr	r2, [sp, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053ca:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053cc:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053ce:	2240      	movs	r2, #64	; 0x40
  hspi->RxISR       = NULL;
 80053d0:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80053d2:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053d4:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80053d6:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80053d8:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053da:	6818      	ldr	r0, [r3, #0]
  hspi->RxXferSize  = Size;
 80053dc:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80053de:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80053e0:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053e2:	4210      	tst	r0, r2
 80053e4:	d102      	bne.n	80053ec <HAL_SPI_TransmitReceive+0x90>
    __HAL_SPI_ENABLE(hspi);
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	4302      	orrs	r2, r0
 80053ea:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053ec:	2280      	movs	r2, #128	; 0x80
 80053ee:	68e0      	ldr	r0, [r4, #12]
 80053f0:	0112      	lsls	r2, r2, #4
 80053f2:	4290      	cmp	r0, r2
 80053f4:	d15e      	bne.n	80054b4 <HAL_SPI_TransmitReceive+0x158>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053f6:	2900      	cmp	r1, #0
 80053f8:	d001      	beq.n	80053fe <HAL_SPI_TransmitReceive+0xa2>
 80053fa:	2f01      	cmp	r7, #1
 80053fc:	d107      	bne.n	800540e <HAL_SPI_TransmitReceive+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053fe:	8832      	ldrh	r2, [r6, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005400:	3602      	adds	r6, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005402:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005404:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005406:	6326      	str	r6, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005408:	3b01      	subs	r3, #1
 800540a:	b29b      	uxth	r3, r3
 800540c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800540e:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005410:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005412:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005414:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005416:	2b00      	cmp	r3, #0
 8005418:	d115      	bne.n	8005446 <HAL_SPI_TransmitReceive+0xea>
 800541a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800541c:	2b00      	cmp	r3, #0
 800541e:	d112      	bne.n	8005446 <HAL_SPI_TransmitReceive+0xea>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005420:	9a00      	ldr	r2, [sp, #0]
 8005422:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005424:	0020      	movs	r0, r4
 8005426:	f7ff fe6b 	bl	8005100 <SPI_EndRxTxTransaction>
 800542a:	1e05      	subs	r5, r0, #0
 800542c:	d000      	beq.n	8005430 <HAL_SPI_TransmitReceive+0xd4>
 800542e:	e087      	b.n	8005540 <HAL_SPI_TransmitReceive+0x1e4>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005430:	68a3      	ldr	r3, [r4, #8]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d134      	bne.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	9003      	str	r0, [sp, #12]
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	9203      	str	r2, [sp, #12]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	9303      	str	r3, [sp, #12]
 8005442:	9b03      	ldr	r3, [sp, #12]
 8005444:	e02c      	b.n	80054a0 <HAL_SPI_TransmitReceive+0x144>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	6893      	ldr	r3, [r2, #8]
 800544a:	423b      	tst	r3, r7
 800544c:	d00e      	beq.n	800546c <HAL_SPI_TransmitReceive+0x110>
 800544e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00b      	beq.n	800546c <HAL_SPI_TransmitReceive+0x110>
 8005454:	2d01      	cmp	r5, #1
 8005456:	d109      	bne.n	800546c <HAL_SPI_TransmitReceive+0x110>
        txallowed = 0U;
 8005458:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800545a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800545c:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800545e:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005460:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005462:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005464:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005466:	3b01      	subs	r3, #1
 8005468:	b29b      	uxth	r3, r3
 800546a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800546c:	6893      	ldr	r3, [r2, #8]
 800546e:	4233      	tst	r3, r6
 8005470:	d00c      	beq.n	800548c <HAL_SPI_TransmitReceive+0x130>
 8005472:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005474:	2b00      	cmp	r3, #0
 8005476:	d009      	beq.n	800548c <HAL_SPI_TransmitReceive+0x130>
        txallowed = 1U;
 8005478:	0035      	movs	r5, r6
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800547a:	68d2      	ldr	r2, [r2, #12]
 800547c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800547e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005480:	3302      	adds	r3, #2
 8005482:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005484:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005486:	3b01      	subs	r3, #1
 8005488:	b29b      	uxth	r3, r3
 800548a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800548c:	f7fd fdb4 	bl	8002ff8 <HAL_GetTick>
 8005490:	9b00      	ldr	r3, [sp, #0]
 8005492:	1ac0      	subs	r0, r0, r3
 8005494:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005496:	4283      	cmp	r3, r0
 8005498:	d8bc      	bhi.n	8005414 <HAL_SPI_TransmitReceive+0xb8>
 800549a:	3301      	adds	r3, #1
 800549c:	d0ba      	beq.n	8005414 <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 800549e:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 80054a0:	0023      	movs	r3, r4
 80054a2:	2201      	movs	r2, #1
 80054a4:	3351      	adds	r3, #81	; 0x51
 80054a6:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80054a8:	2300      	movs	r3, #0
 80054aa:	3450      	adds	r4, #80	; 0x50
 80054ac:	7023      	strb	r3, [r4, #0]
}
 80054ae:	0028      	movs	r0, r5
 80054b0:	b005      	add	sp, #20
 80054b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054b4:	2900      	cmp	r1, #0
 80054b6:	d001      	beq.n	80054bc <HAL_SPI_TransmitReceive+0x160>
 80054b8:	2f01      	cmp	r7, #1
 80054ba:	d108      	bne.n	80054ce <HAL_SPI_TransmitReceive+0x172>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054bc:	7832      	ldrb	r2, [r6, #0]
 80054be:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80054c2:	3301      	adds	r3, #1
 80054c4:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80054c6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80054c8:	3b01      	subs	r3, #1
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80054ce:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054d0:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054d2:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054d4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d102      	bne.n	80054e0 <HAL_SPI_TransmitReceive+0x184>
 80054da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d09f      	beq.n	8005420 <HAL_SPI_TransmitReceive+0xc4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	423a      	tst	r2, r7
 80054e6:	d00f      	beq.n	8005508 <HAL_SPI_TransmitReceive+0x1ac>
 80054e8:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80054ea:	2a00      	cmp	r2, #0
 80054ec:	d00c      	beq.n	8005508 <HAL_SPI_TransmitReceive+0x1ac>
 80054ee:	2d01      	cmp	r5, #1
 80054f0:	d10a      	bne.n	8005508 <HAL_SPI_TransmitReceive+0x1ac>
        txallowed = 0U;
 80054f2:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80054f4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80054f6:	7812      	ldrb	r2, [r2, #0]
 80054f8:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80054fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80054fc:	3301      	adds	r3, #1
 80054fe:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005500:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005502:	3b01      	subs	r3, #1
 8005504:	b29b      	uxth	r3, r3
 8005506:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	4232      	tst	r2, r6
 800550e:	d00d      	beq.n	800552c <HAL_SPI_TransmitReceive+0x1d0>
 8005510:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005512:	2a00      	cmp	r2, #0
 8005514:	d00a      	beq.n	800552c <HAL_SPI_TransmitReceive+0x1d0>
        txallowed = 1U;
 8005516:	0035      	movs	r5, r6
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800551c:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 800551e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005520:	3301      	adds	r3, #1
 8005522:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005524:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005526:	3b01      	subs	r3, #1
 8005528:	b29b      	uxth	r3, r3
 800552a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800552c:	f7fd fd64 	bl	8002ff8 <HAL_GetTick>
 8005530:	9b00      	ldr	r3, [sp, #0]
 8005532:	1ac0      	subs	r0, r0, r3
 8005534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005536:	4283      	cmp	r3, r0
 8005538:	d8cc      	bhi.n	80054d4 <HAL_SPI_TransmitReceive+0x178>
 800553a:	3301      	adds	r3, #1
 800553c:	d0ca      	beq.n	80054d4 <HAL_SPI_TransmitReceive+0x178>
 800553e:	e7ae      	b.n	800549e <HAL_SPI_TransmitReceive+0x142>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005540:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8005542:	2501      	movs	r5, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005544:	6563      	str	r3, [r4, #84]	; 0x54
 8005546:	e7ab      	b.n	80054a0 <HAL_SPI_TransmitReceive+0x144>

08005548 <HAL_SPI_Receive>:
{
 8005548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800554a:	001e      	movs	r6, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800554c:	2382      	movs	r3, #130	; 0x82
{
 800554e:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005550:	6842      	ldr	r2, [r0, #4]
{
 8005552:	b087      	sub	sp, #28
 8005554:	0004      	movs	r4, r0
 8005556:	9102      	str	r1, [sp, #8]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	429a      	cmp	r2, r3
 800555c:	d10f      	bne.n	800557e <HAL_SPI_Receive+0x36>
 800555e:	6883      	ldr	r3, [r0, #8]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10c      	bne.n	800557e <HAL_SPI_Receive+0x36>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005564:	0003      	movs	r3, r0
 8005566:	2204      	movs	r2, #4
 8005568:	3351      	adds	r3, #81	; 0x51
 800556a:	701a      	strb	r2, [r3, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800556c:	9600      	str	r6, [sp, #0]
 800556e:	003b      	movs	r3, r7
 8005570:	000a      	movs	r2, r1
 8005572:	f7ff fef3 	bl	800535c <HAL_SPI_TransmitReceive>
 8005576:	0005      	movs	r5, r0
}
 8005578:	0028      	movs	r0, r5
 800557a:	b007      	add	sp, #28
 800557c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 800557e:	0023      	movs	r3, r4
 8005580:	3350      	adds	r3, #80	; 0x50
 8005582:	9304      	str	r3, [sp, #16]
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2502      	movs	r5, #2
 8005588:	2b01      	cmp	r3, #1
 800558a:	d0f5      	beq.n	8005578 <HAL_SPI_Receive+0x30>
 800558c:	2301      	movs	r3, #1
 800558e:	9a04      	ldr	r2, [sp, #16]
 8005590:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8005592:	f7fd fd31 	bl	8002ff8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8005596:	0023      	movs	r3, r4
 8005598:	3351      	adds	r3, #81	; 0x51
  tickstart = HAL_GetTick();
 800559a:	9003      	str	r0, [sp, #12]
  if (hspi->State != HAL_SPI_STATE_READY)
 800559c:	9305      	str	r3, [sp, #20]
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d14f      	bne.n	8005646 <HAL_SPI_Receive+0xfe>
  if ((pData == NULL) || (Size == 0U))
 80055a6:	9a02      	ldr	r2, [sp, #8]
    errorcode = HAL_ERROR;
 80055a8:	001d      	movs	r5, r3
  if ((pData == NULL) || (Size == 0U))
 80055aa:	2a00      	cmp	r2, #0
 80055ac:	d04b      	beq.n	8005646 <HAL_SPI_Receive+0xfe>
 80055ae:	2f00      	cmp	r7, #0
 80055b0:	d049      	beq.n	8005646 <HAL_SPI_Receive+0xfe>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055b2:	9a05      	ldr	r2, [sp, #20]
 80055b4:	3303      	adds	r3, #3
 80055b6:	7013      	strb	r3, [r2, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055b8:	9a02      	ldr	r2, [sp, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ba:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055bc:	63a2      	str	r2, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055be:	2280      	movs	r2, #128	; 0x80
 80055c0:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c2:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80055c4:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 80055c6:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 80055c8:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80055ca:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 80055cc:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80055ce:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferSize  = Size;
 80055d0:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055d2:	0212      	lsls	r2, r2, #8
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	4291      	cmp	r1, r2
 80055d8:	d103      	bne.n	80055e2 <HAL_SPI_Receive+0x9a>
    SPI_1LINE_RX(hspi);
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	492c      	ldr	r1, [pc, #176]	; (8005690 <HAL_SPI_Receive+0x148>)
 80055de:	400a      	ands	r2, r1
 80055e0:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055e2:	2240      	movs	r2, #64	; 0x40
 80055e4:	6819      	ldr	r1, [r3, #0]
 80055e6:	4211      	tst	r1, r2
 80055e8:	d102      	bne.n	80055f0 <HAL_SPI_Receive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 80055ea:	6819      	ldr	r1, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055f0:	68e3      	ldr	r3, [r4, #12]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055f2:	2501      	movs	r5, #1
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d13a      	bne.n	800566e <HAL_SPI_Receive+0x126>
    while (hspi->RxXferCount > 0U)
 80055f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10b      	bne.n	8005616 <HAL_SPI_Receive+0xce>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055fe:	9a03      	ldr	r2, [sp, #12]
 8005600:	0031      	movs	r1, r6
 8005602:	0020      	movs	r0, r4
 8005604:	f7ff fd52 	bl	80050ac <SPI_EndRxTransaction>
 8005608:	2800      	cmp	r0, #0
 800560a:	d13d      	bne.n	8005688 <HAL_SPI_Receive+0x140>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800560c:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800560e:	1e6b      	subs	r3, r5, #1
 8005610:	419d      	sbcs	r5, r3
    errorcode = HAL_BUSY;
 8005612:	b2ed      	uxtb	r5, r5
 8005614:	e017      	b.n	8005646 <HAL_SPI_Receive+0xfe>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	689a      	ldr	r2, [r3, #8]
 800561a:	422a      	tst	r2, r5
 800561c:	d00a      	beq.n	8005634 <HAL_SPI_Receive+0xec>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800561e:	7b1b      	ldrb	r3, [r3, #12]
 8005620:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005622:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005624:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005626:	3301      	adds	r3, #1
 8005628:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800562a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800562c:	3b01      	subs	r3, #1
 800562e:	b29b      	uxth	r3, r3
 8005630:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005632:	e7e1      	b.n	80055f8 <HAL_SPI_Receive+0xb0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005634:	f7fd fce0 	bl	8002ff8 <HAL_GetTick>
 8005638:	9b03      	ldr	r3, [sp, #12]
 800563a:	1ac0      	subs	r0, r0, r3
 800563c:	4286      	cmp	r6, r0
 800563e:	d8db      	bhi.n	80055f8 <HAL_SPI_Receive+0xb0>
 8005640:	1c73      	adds	r3, r6, #1
 8005642:	d0d9      	beq.n	80055f8 <HAL_SPI_Receive+0xb0>
          errorcode = HAL_TIMEOUT;
 8005644:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 8005646:	2301      	movs	r3, #1
 8005648:	9a05      	ldr	r2, [sp, #20]
 800564a:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 800564c:	2300      	movs	r3, #0
 800564e:	9a04      	ldr	r2, [sp, #16]
 8005650:	7013      	strb	r3, [r2, #0]
  return errorcode;
 8005652:	e791      	b.n	8005578 <HAL_SPI_Receive+0x30>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	6893      	ldr	r3, [r2, #8]
 8005658:	422b      	tst	r3, r5
 800565a:	d00c      	beq.n	8005676 <HAL_SPI_Receive+0x12e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800565c:	68d2      	ldr	r2, [r2, #12]
 800565e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005660:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005662:	3302      	adds	r3, #2
 8005664:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005666:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005668:	3b01      	subs	r3, #1
 800566a:	b29b      	uxth	r3, r3
 800566c:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800566e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1ef      	bne.n	8005654 <HAL_SPI_Receive+0x10c>
 8005674:	e7c3      	b.n	80055fe <HAL_SPI_Receive+0xb6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005676:	f7fd fcbf 	bl	8002ff8 <HAL_GetTick>
 800567a:	9b03      	ldr	r3, [sp, #12]
 800567c:	1ac0      	subs	r0, r0, r3
 800567e:	4286      	cmp	r6, r0
 8005680:	d8f5      	bhi.n	800566e <HAL_SPI_Receive+0x126>
 8005682:	1c73      	adds	r3, r6, #1
 8005684:	d0f3      	beq.n	800566e <HAL_SPI_Receive+0x126>
 8005686:	e7dd      	b.n	8005644 <HAL_SPI_Receive+0xfc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005688:	2320      	movs	r3, #32
 800568a:	6563      	str	r3, [r4, #84]	; 0x54
 800568c:	e7be      	b.n	800560c <HAL_SPI_Receive+0xc4>
 800568e:	46c0      	nop			; (mov r8, r8)
 8005690:	ffffbfff 	.word	0xffffbfff

08005694 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005694:	2280      	movs	r2, #128	; 0x80
  tmpcr1 = TIMx->CR1;
 8005696:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005698:	05d2      	lsls	r2, r2, #23
 800569a:	4290      	cmp	r0, r2
 800569c:	d008      	beq.n	80056b0 <TIM_Base_SetConfig+0x1c>
 800569e:	4a15      	ldr	r2, [pc, #84]	; (80056f4 <TIM_Base_SetConfig+0x60>)
 80056a0:	4290      	cmp	r0, r2
 80056a2:	d005      	beq.n	80056b0 <TIM_Base_SetConfig+0x1c>
 80056a4:	4a14      	ldr	r2, [pc, #80]	; (80056f8 <TIM_Base_SetConfig+0x64>)
 80056a6:	4290      	cmp	r0, r2
 80056a8:	d002      	beq.n	80056b0 <TIM_Base_SetConfig+0x1c>
 80056aa:	4a14      	ldr	r2, [pc, #80]	; (80056fc <TIM_Base_SetConfig+0x68>)
 80056ac:	4290      	cmp	r0, r2
 80056ae:	d114      	bne.n	80056da <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b0:	2270      	movs	r2, #112	; 0x70
 80056b2:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80056b4:	684a      	ldr	r2, [r1, #4]
 80056b6:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056b8:	2280      	movs	r2, #128	; 0x80
 80056ba:	05d2      	lsls	r2, r2, #23
 80056bc:	4290      	cmp	r0, r2
 80056be:	d008      	beq.n	80056d2 <TIM_Base_SetConfig+0x3e>
 80056c0:	4a0c      	ldr	r2, [pc, #48]	; (80056f4 <TIM_Base_SetConfig+0x60>)
 80056c2:	4290      	cmp	r0, r2
 80056c4:	d005      	beq.n	80056d2 <TIM_Base_SetConfig+0x3e>
 80056c6:	4a0c      	ldr	r2, [pc, #48]	; (80056f8 <TIM_Base_SetConfig+0x64>)
 80056c8:	4290      	cmp	r0, r2
 80056ca:	d002      	beq.n	80056d2 <TIM_Base_SetConfig+0x3e>
 80056cc:	4a0b      	ldr	r2, [pc, #44]	; (80056fc <TIM_Base_SetConfig+0x68>)
 80056ce:	4290      	cmp	r0, r2
 80056d0:	d103      	bne.n	80056da <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056d2:	4a0b      	ldr	r2, [pc, #44]	; (8005700 <TIM_Base_SetConfig+0x6c>)
 80056d4:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056d6:	68ca      	ldr	r2, [r1, #12]
 80056d8:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056da:	2280      	movs	r2, #128	; 0x80
 80056dc:	4393      	bics	r3, r2
 80056de:	690a      	ldr	r2, [r1, #16]
 80056e0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80056e2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e4:	688b      	ldr	r3, [r1, #8]
 80056e6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056e8:	680b      	ldr	r3, [r1, #0]
 80056ea:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056ec:	2301      	movs	r3, #1
 80056ee:	6143      	str	r3, [r0, #20]
}
 80056f0:	4770      	bx	lr
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	40000400 	.word	0x40000400
 80056f8:	40010800 	.word	0x40010800
 80056fc:	40011400 	.word	0x40011400
 8005700:	fffffcff 	.word	0xfffffcff

08005704 <HAL_TIM_Base_Init>:
{
 8005704:	b570      	push	{r4, r5, r6, lr}
 8005706:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005708:	2001      	movs	r0, #1
  if (htim == NULL)
 800570a:	2c00      	cmp	r4, #0
 800570c:	d014      	beq.n	8005738 <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 800570e:	0025      	movs	r5, r4
 8005710:	3539      	adds	r5, #57	; 0x39
 8005712:	782b      	ldrb	r3, [r5, #0]
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d105      	bne.n	8005726 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800571a:	0022      	movs	r2, r4
 800571c:	3238      	adds	r2, #56	; 0x38
 800571e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8005720:	0020      	movs	r0, r4
 8005722:	f001 fae7 	bl	8006cf4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005726:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005728:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800572a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800572c:	1d21      	adds	r1, r4, #4
 800572e:	f7ff ffb1 	bl	8005694 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8005732:	2301      	movs	r3, #1
  return HAL_OK;
 8005734:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005736:	702b      	strb	r3, [r5, #0]
}
 8005738:	bd70      	pop	{r4, r5, r6, pc}

0800573a <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 800573a:	0001      	movs	r1, r0
 800573c:	2302      	movs	r3, #2
 800573e:	3139      	adds	r1, #57	; 0x39
 8005740:	700b      	strb	r3, [r1, #0]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005742:	6803      	ldr	r3, [r0, #0]
 8005744:	2007      	movs	r0, #7
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	4002      	ands	r2, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574a:	2a06      	cmp	r2, #6
 800574c:	d003      	beq.n	8005756 <HAL_TIM_Base_Start+0x1c>
    __HAL_TIM_ENABLE(htim);
 800574e:	2201      	movs	r2, #1
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	4302      	orrs	r2, r0
 8005754:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005756:	2301      	movs	r3, #1
}
 8005758:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800575a:	700b      	strb	r3, [r1, #0]
}
 800575c:	4770      	bx	lr
	...

08005760 <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 8005760:	0001      	movs	r1, r0
 8005762:	2302      	movs	r3, #2
 8005764:	3139      	adds	r1, #57	; 0x39
 8005766:	700b      	strb	r3, [r1, #0]
  __HAL_TIM_DISABLE(htim);
 8005768:	6803      	ldr	r3, [r0, #0]
 800576a:	4a06      	ldr	r2, [pc, #24]	; (8005784 <HAL_TIM_Base_Stop+0x24>)
 800576c:	6a18      	ldr	r0, [r3, #32]
 800576e:	4210      	tst	r0, r2
 8005770:	d103      	bne.n	800577a <HAL_TIM_Base_Stop+0x1a>
 8005772:	2001      	movs	r0, #1
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	4382      	bics	r2, r0
 8005778:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800577a:	2301      	movs	r3, #1
}
 800577c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800577e:	700b      	strb	r3, [r1, #0]
}
 8005780:	4770      	bx	lr
 8005782:	46c0      	nop			; (mov r8, r8)
 8005784:	00001111 	.word	0x00001111

08005788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005788:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800578a:	0004      	movs	r4, r0
 800578c:	3438      	adds	r4, #56	; 0x38
 800578e:	7822      	ldrb	r2, [r4, #0]
{
 8005790:	0003      	movs	r3, r0
 8005792:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8005794:	2a01      	cmp	r2, #1
 8005796:	d013      	beq.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005798:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800579a:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800579c:	3539      	adds	r5, #57	; 0x39
 800579e:	7028      	strb	r0, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 80057a0:	6818      	ldr	r0, [r3, #0]
 80057a2:	6842      	ldr	r2, [r0, #4]
  tmpsmcr = htim->Instance->SMCR;
 80057a4:	6883      	ldr	r3, [r0, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80057a6:	43b2      	bics	r2, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057a8:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057aa:	6849      	ldr	r1, [r1, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057ac:	4332      	orrs	r2, r6
  tmpsmcr &= ~TIM_SMCR_MSM;
 80057ae:	2680      	movs	r6, #128	; 0x80
 80057b0:	43b3      	bics	r3, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057b2:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057b4:	6042      	str	r2, [r0, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80057b6:	6083      	str	r3, [r0, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057b8:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80057ba:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80057bc:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80057be:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80057c0:	bd70      	pop	{r4, r5, r6, pc}

080057c2 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80057c2:	b570      	push	{r4, r5, r6, lr}
 80057c4:	0005      	movs	r5, r0
  /* Check the UART handle allocation */
  if (huart == NULL)
  {
    return HAL_ERROR;
 80057c6:	2001      	movs	r0, #1
  if (huart == NULL)
 80057c8:	2d00      	cmp	r5, #0
 80057ca:	d012      	beq.n	80057f2 <HAL_UART_DeInit+0x30>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80057cc:	2324      	movs	r3, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);

  huart->Instance->CR1 = 0x0U;
 80057ce:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 80057d0:	676b      	str	r3, [r5, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80057d2:	682b      	ldr	r3, [r5, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	4382      	bics	r2, r0
 80057d8:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80057da:	0028      	movs	r0, r5
  huart->Instance->CR1 = 0x0U;
 80057dc:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80057de:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80057e0:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 80057e2:	f001 fac3 	bl	8006d6c <HAL_UART_MspDeInit>
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 80057e6:	0020      	movs	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057e8:	67ec      	str	r4, [r5, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 80057ea:	676c      	str	r4, [r5, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 80057ec:	67ac      	str	r4, [r5, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80057ee:	3570      	adds	r5, #112	; 0x70
 80057f0:	702c      	strb	r4, [r5, #0]
}
 80057f2:	bd70      	pop	{r4, r5, r6, pc}

080057f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f6:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057f8:	6925      	ldr	r5, [r4, #16]
 80057fa:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 80057fc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057fe:	432a      	orrs	r2, r5
 8005800:	6965      	ldr	r5, [r4, #20]
 8005802:	69c1      	ldr	r1, [r0, #28]
 8005804:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005806:	6818      	ldr	r0, [r3, #0]
 8005808:	4d81      	ldr	r5, [pc, #516]	; (8005a10 <UART_SetConfig+0x21c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800580a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800580c:	4028      	ands	r0, r5
 800580e:	4302      	orrs	r2, r0
 8005810:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	487f      	ldr	r0, [pc, #508]	; (8005a14 <UART_SetConfig+0x220>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005816:	4d80      	ldr	r5, [pc, #512]	; (8005a18 <UART_SetConfig+0x224>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005818:	4002      	ands	r2, r0
 800581a:	68e0      	ldr	r0, [r4, #12]
 800581c:	4302      	orrs	r2, r0
 800581e:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005820:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005822:	42ab      	cmp	r3, r5
 8005824:	d001      	beq.n	800582a <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005826:	6a22      	ldr	r2, [r4, #32]
 8005828:	4310      	orrs	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800582a:	689a      	ldr	r2, [r3, #8]
 800582c:	4e7b      	ldr	r6, [pc, #492]	; (8005a1c <UART_SetConfig+0x228>)
 800582e:	4032      	ands	r2, r6
 8005830:	4302      	orrs	r2, r0
 8005832:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005834:	4a7a      	ldr	r2, [pc, #488]	; (8005a20 <UART_SetConfig+0x22c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d113      	bne.n	8005862 <UART_SetConfig+0x6e>
 800583a:	2203      	movs	r2, #3
 800583c:	4b79      	ldr	r3, [pc, #484]	; (8005a24 <UART_SetConfig+0x230>)
 800583e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005840:	4013      	ands	r3, r2
 8005842:	4a79      	ldr	r2, [pc, #484]	; (8005a28 <UART_SetConfig+0x234>)
 8005844:	5cd0      	ldrb	r0, [r2, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005846:	2380      	movs	r3, #128	; 0x80
 8005848:	021b      	lsls	r3, r3, #8
 800584a:	4299      	cmp	r1, r3
 800584c:	d100      	bne.n	8005850 <UART_SetConfig+0x5c>
 800584e:	e0d1      	b.n	80059f4 <UART_SetConfig+0x200>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8005850:	2808      	cmp	r0, #8
 8005852:	d826      	bhi.n	80058a2 <UART_SetConfig+0xae>
 8005854:	f7fa fc6a 	bl	800012c <__gnu_thumb1_case_uqi>
 8005858:	259996c0 	.word	0x259996c0
 800585c:	252525b4 	.word	0x252525b4
 8005860:	b7          	.byte	0xb7
 8005861:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005862:	4a72      	ldr	r2, [pc, #456]	; (8005a2c <UART_SetConfig+0x238>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d105      	bne.n	8005874 <UART_SetConfig+0x80>
 8005868:	220c      	movs	r2, #12
 800586a:	4b6e      	ldr	r3, [pc, #440]	; (8005a24 <UART_SetConfig+0x230>)
 800586c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800586e:	4013      	ands	r3, r2
 8005870:	4a6f      	ldr	r2, [pc, #444]	; (8005a30 <UART_SetConfig+0x23c>)
 8005872:	e7e7      	b.n	8005844 <UART_SetConfig+0x50>
 8005874:	4a6f      	ldr	r2, [pc, #444]	; (8005a34 <UART_SetConfig+0x240>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d100      	bne.n	800587c <UART_SetConfig+0x88>
 800587a:	e0a9      	b.n	80059d0 <UART_SetConfig+0x1dc>
 800587c:	4a6e      	ldr	r2, [pc, #440]	; (8005a38 <UART_SetConfig+0x244>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d100      	bne.n	8005884 <UART_SetConfig+0x90>
 8005882:	e0a5      	b.n	80059d0 <UART_SetConfig+0x1dc>
 8005884:	42ab      	cmp	r3, r5
 8005886:	d000      	beq.n	800588a <UART_SetConfig+0x96>
 8005888:	e0ad      	b.n	80059e6 <UART_SetConfig+0x1f2>
 800588a:	21c0      	movs	r1, #192	; 0xc0
 800588c:	2080      	movs	r0, #128	; 0x80
 800588e:	4a65      	ldr	r2, [pc, #404]	; (8005a24 <UART_SetConfig+0x230>)
 8005890:	0109      	lsls	r1, r1, #4
 8005892:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005894:	00c0      	lsls	r0, r0, #3
 8005896:	400b      	ands	r3, r1
 8005898:	4283      	cmp	r3, r0
 800589a:	d038      	beq.n	800590e <UART_SetConfig+0x11a>
 800589c:	d803      	bhi.n	80058a6 <UART_SetConfig+0xb2>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00a      	beq.n	80058b8 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 80058a2:	2501      	movs	r5, #1
 80058a4:	e00d      	b.n	80058c2 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058a6:	2080      	movs	r0, #128	; 0x80
 80058a8:	0100      	lsls	r0, r0, #4
 80058aa:	4283      	cmp	r3, r0
 80058ac:	d00e      	beq.n	80058cc <UART_SetConfig+0xd8>
 80058ae:	428b      	cmp	r3, r1
 80058b0:	d1f7      	bne.n	80058a2 <UART_SetConfig+0xae>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80058b2:	2080      	movs	r0, #128	; 0x80
 80058b4:	0200      	lsls	r0, r0, #8
 80058b6:	e00d      	b.n	80058d4 <UART_SetConfig+0xe0>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80058b8:	f7fe ff74 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 80058bc:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 80058be:	42a8      	cmp	r0, r5
 80058c0:	d108      	bne.n	80058d4 <UART_SetConfig+0xe0>
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058c2:	2300      	movs	r3, #0
  huart->TxISR = NULL;

  return ret;
}
 80058c4:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 80058c6:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80058c8:	6663      	str	r3, [r4, #100]	; 0x64
}
 80058ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058cc:	6813      	ldr	r3, [r2, #0]
 80058ce:	06db      	lsls	r3, r3, #27
 80058d0:	d520      	bpl.n	8005914 <UART_SetConfig+0x120>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 80058d2:	485a      	ldr	r0, [pc, #360]	; (8005a3c <UART_SetConfig+0x248>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058d4:	2203      	movs	r2, #3
 80058d6:	6863      	ldr	r3, [r4, #4]
 80058d8:	435a      	muls	r2, r3
 80058da:	4282      	cmp	r2, r0
 80058dc:	d8e1      	bhi.n	80058a2 <UART_SetConfig+0xae>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80058de:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058e0:	4282      	cmp	r2, r0
 80058e2:	d3de      	bcc.n	80058a2 <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 80058e4:	2700      	movs	r7, #0
 80058e6:	0e02      	lsrs	r2, r0, #24
 80058e8:	0201      	lsls	r1, r0, #8
 80058ea:	085e      	lsrs	r6, r3, #1
 80058ec:	1989      	adds	r1, r1, r6
 80058ee:	417a      	adcs	r2, r7
 80058f0:	0008      	movs	r0, r1
 80058f2:	0011      	movs	r1, r2
 80058f4:	001a      	movs	r2, r3
 80058f6:	003b      	movs	r3, r7
 80058f8:	f7fa fe1a 	bl	8000530 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058fc:	4b50      	ldr	r3, [pc, #320]	; (8005a40 <UART_SetConfig+0x24c>)
 80058fe:	18c2      	adds	r2, r0, r3
 8005900:	4b50      	ldr	r3, [pc, #320]	; (8005a44 <UART_SetConfig+0x250>)
 8005902:	429a      	cmp	r2, r3
 8005904:	d8cd      	bhi.n	80058a2 <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	003d      	movs	r5, r7
 800590a:	60d8      	str	r0, [r3, #12]
 800590c:	e7d9      	b.n	80058c2 <UART_SetConfig+0xce>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800590e:	f7fe fbcf 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
        break;
 8005912:	e7d3      	b.n	80058bc <UART_SetConfig+0xc8>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005914:	484c      	ldr	r0, [pc, #304]	; (8005a48 <UART_SetConfig+0x254>)
 8005916:	e7dd      	b.n	80058d4 <UART_SetConfig+0xe0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005918:	f7fe ff44 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800591c:	6863      	ldr	r3, [r4, #4]
 800591e:	0040      	lsls	r0, r0, #1
 8005920:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005922:	18c0      	adds	r0, r0, r3
 8005924:	6861      	ldr	r1, [r4, #4]
 8005926:	e00b      	b.n	8005940 <UART_SetConfig+0x14c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005928:	f7fe ff4c 	bl	80047c4 <HAL_RCC_GetPCLK2Freq>
 800592c:	e7f6      	b.n	800591c <UART_SetConfig+0x128>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800592e:	2510      	movs	r5, #16
 8005930:	4b3c      	ldr	r3, [pc, #240]	; (8005a24 <UART_SetConfig+0x230>)
 8005932:	6861      	ldr	r1, [r4, #4]
 8005934:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005936:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005938:	4015      	ands	r5, r2
 800593a:	d006      	beq.n	800594a <UART_SetConfig+0x156>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800593c:	4b43      	ldr	r3, [pc, #268]	; (8005a4c <UART_SetConfig+0x258>)
 800593e:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005940:	f7fa fc08 	bl	8000154 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8005944:	2500      	movs	r5, #0
 8005946:	b283      	uxth	r3, r0
        break;
 8005948:	e004      	b.n	8005954 <UART_SetConfig+0x160>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800594a:	4b41      	ldr	r3, [pc, #260]	; (8005a50 <UART_SetConfig+0x25c>)
 800594c:	18c0      	adds	r0, r0, r3
 800594e:	f7fa fc01 	bl	8000154 <__udivsi3>
 8005952:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005954:	0019      	movs	r1, r3
 8005956:	483f      	ldr	r0, [pc, #252]	; (8005a54 <UART_SetConfig+0x260>)
 8005958:	3910      	subs	r1, #16
 800595a:	4281      	cmp	r1, r0
 800595c:	d8a1      	bhi.n	80058a2 <UART_SetConfig+0xae>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800595e:	210f      	movs	r1, #15
 8005960:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005962:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005964:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005966:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8005968:	6821      	ldr	r1, [r4, #0]
 800596a:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 800596c:	60cb      	str	r3, [r1, #12]
 800596e:	e7a8      	b.n	80058c2 <UART_SetConfig+0xce>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005970:	f7fe fb9e 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 8005974:	e7d2      	b.n	800591c <UART_SetConfig+0x128>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005976:	6863      	ldr	r3, [r4, #4]
 8005978:	0858      	lsrs	r0, r3, #1
 800597a:	2380      	movs	r3, #128	; 0x80
 800597c:	025b      	lsls	r3, r3, #9
 800597e:	e7d0      	b.n	8005922 <UART_SetConfig+0x12e>
  uint32_t usartdiv                   = 0x00000000U;
 8005980:	2300      	movs	r3, #0
 8005982:	e7e7      	b.n	8005954 <UART_SetConfig+0x160>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005984:	f7fe ff1e 	bl	80047c4 <HAL_RCC_GetPCLK2Freq>
 8005988:	e028      	b.n	80059dc <UART_SetConfig+0x1e8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800598a:	2510      	movs	r5, #16
 800598c:	4b25      	ldr	r3, [pc, #148]	; (8005a24 <UART_SetConfig+0x230>)
 800598e:	6861      	ldr	r1, [r4, #4]
 8005990:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005992:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005994:	4015      	ands	r5, r2
 8005996:	d006      	beq.n	80059a6 <UART_SetConfig+0x1b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8005998:	4b28      	ldr	r3, [pc, #160]	; (8005a3c <UART_SetConfig+0x248>)
 800599a:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800599c:	f7fa fbda 	bl	8000154 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 80059a0:	2500      	movs	r5, #0
 80059a2:	b283      	uxth	r3, r0
        break;
 80059a4:	e004      	b.n	80059b0 <UART_SetConfig+0x1bc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80059a6:	4b28      	ldr	r3, [pc, #160]	; (8005a48 <UART_SetConfig+0x254>)
 80059a8:	18c0      	adds	r0, r0, r3
 80059aa:	f7fa fbd3 	bl	8000154 <__udivsi3>
 80059ae:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b0:	0019      	movs	r1, r3
 80059b2:	4828      	ldr	r0, [pc, #160]	; (8005a54 <UART_SetConfig+0x260>)
 80059b4:	3910      	subs	r1, #16
 80059b6:	4281      	cmp	r1, r0
 80059b8:	d900      	bls.n	80059bc <UART_SetConfig+0x1c8>
 80059ba:	e772      	b.n	80058a2 <UART_SetConfig+0xae>
      huart->Instance->BRR = usartdiv;
 80059bc:	6821      	ldr	r1, [r4, #0]
 80059be:	e7d5      	b.n	800596c <UART_SetConfig+0x178>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80059c0:	f7fe fb76 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 80059c4:	e00a      	b.n	80059dc <UART_SetConfig+0x1e8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80059c6:	6863      	ldr	r3, [r4, #4]
 80059c8:	0858      	lsrs	r0, r3, #1
 80059ca:	2380      	movs	r3, #128	; 0x80
 80059cc:	021b      	lsls	r3, r3, #8
 80059ce:	e007      	b.n	80059e0 <UART_SetConfig+0x1ec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059d0:	2380      	movs	r3, #128	; 0x80
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	4299      	cmp	r1, r3
 80059d6:	d09f      	beq.n	8005918 <UART_SetConfig+0x124>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80059d8:	f7fe fee4 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80059dc:	6863      	ldr	r3, [r4, #4]
 80059de:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80059e0:	18c0      	adds	r0, r0, r3
 80059e2:	6861      	ldr	r1, [r4, #4]
 80059e4:	e7da      	b.n	800599c <UART_SetConfig+0x1a8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059e6:	2380      	movs	r3, #128	; 0x80
        ret = HAL_ERROR;
 80059e8:	2501      	movs	r5, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	4299      	cmp	r1, r3
 80059ee:	d0c7      	beq.n	8005980 <UART_SetConfig+0x18c>
  uint32_t usartdiv                   = 0x00000000U;
 80059f0:	2300      	movs	r3, #0
 80059f2:	e7dd      	b.n	80059b0 <UART_SetConfig+0x1bc>
    switch (clocksource)
 80059f4:	2808      	cmp	r0, #8
 80059f6:	d900      	bls.n	80059fa <UART_SetConfig+0x206>
 80059f8:	e753      	b.n	80058a2 <UART_SetConfig+0xae>
 80059fa:	f7fa fba1 	bl	8000140 <__gnu_thumb1_case_shi>
 80059fe:	ff8d      	.short	0xff8d
 8005a00:	ff98ff95 	.word	0xff98ff95
 8005a04:	ffb9ff52 	.word	0xffb9ff52
 8005a08:	ff52ff52 	.word	0xff52ff52
 8005a0c:	ffbcff52 	.word	0xffbcff52
 8005a10:	efff69f3 	.word	0xefff69f3
 8005a14:	ffffcfff 	.word	0xffffcfff
 8005a18:	40004800 	.word	0x40004800
 8005a1c:	fffff4ff 	.word	0xfffff4ff
 8005a20:	40013800 	.word	0x40013800
 8005a24:	40021000 	.word	0x40021000
 8005a28:	0800b47c 	.word	0x0800b47c
 8005a2c:	40004400 	.word	0x40004400
 8005a30:	0800b480 	.word	0x0800b480
 8005a34:	40004c00 	.word	0x40004c00
 8005a38:	40005000 	.word	0x40005000
 8005a3c:	003d0900 	.word	0x003d0900
 8005a40:	fffffd00 	.word	0xfffffd00
 8005a44:	000ffcff 	.word	0x000ffcff
 8005a48:	00f42400 	.word	0x00f42400
 8005a4c:	007a1200 	.word	0x007a1200
 8005a50:	01e84800 	.word	0x01e84800
 8005a54:	0000ffef 	.word	0x0000ffef

08005a58 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a58:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8005a5a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a5c:	07da      	lsls	r2, r3, #31
 8005a5e:	d506      	bpl.n	8005a6e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a60:	6801      	ldr	r1, [r0, #0]
 8005a62:	4c28      	ldr	r4, [pc, #160]	; (8005b04 <UART_AdvFeatureConfig+0xac>)
 8005a64:	684a      	ldr	r2, [r1, #4]
 8005a66:	4022      	ands	r2, r4
 8005a68:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8005a6a:	4322      	orrs	r2, r4
 8005a6c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a6e:	079a      	lsls	r2, r3, #30
 8005a70:	d506      	bpl.n	8005a80 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a72:	6801      	ldr	r1, [r0, #0]
 8005a74:	4c24      	ldr	r4, [pc, #144]	; (8005b08 <UART_AdvFeatureConfig+0xb0>)
 8005a76:	684a      	ldr	r2, [r1, #4]
 8005a78:	4022      	ands	r2, r4
 8005a7a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8005a7c:	4322      	orrs	r2, r4
 8005a7e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a80:	075a      	lsls	r2, r3, #29
 8005a82:	d506      	bpl.n	8005a92 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a84:	6801      	ldr	r1, [r0, #0]
 8005a86:	4c21      	ldr	r4, [pc, #132]	; (8005b0c <UART_AdvFeatureConfig+0xb4>)
 8005a88:	684a      	ldr	r2, [r1, #4]
 8005a8a:	4022      	ands	r2, r4
 8005a8c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005a8e:	4322      	orrs	r2, r4
 8005a90:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a92:	071a      	lsls	r2, r3, #28
 8005a94:	d506      	bpl.n	8005aa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a96:	6801      	ldr	r1, [r0, #0]
 8005a98:	4c1d      	ldr	r4, [pc, #116]	; (8005b10 <UART_AdvFeatureConfig+0xb8>)
 8005a9a:	684a      	ldr	r2, [r1, #4]
 8005a9c:	4022      	ands	r2, r4
 8005a9e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005aa0:	4322      	orrs	r2, r4
 8005aa2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005aa4:	06da      	lsls	r2, r3, #27
 8005aa6:	d506      	bpl.n	8005ab6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa8:	6801      	ldr	r1, [r0, #0]
 8005aaa:	4c1a      	ldr	r4, [pc, #104]	; (8005b14 <UART_AdvFeatureConfig+0xbc>)
 8005aac:	688a      	ldr	r2, [r1, #8]
 8005aae:	4022      	ands	r2, r4
 8005ab0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005ab2:	4322      	orrs	r2, r4
 8005ab4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ab6:	069a      	lsls	r2, r3, #26
 8005ab8:	d506      	bpl.n	8005ac8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aba:	6801      	ldr	r1, [r0, #0]
 8005abc:	4c16      	ldr	r4, [pc, #88]	; (8005b18 <UART_AdvFeatureConfig+0xc0>)
 8005abe:	688a      	ldr	r2, [r1, #8]
 8005ac0:	4022      	ands	r2, r4
 8005ac2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005ac4:	4322      	orrs	r2, r4
 8005ac6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ac8:	065a      	lsls	r2, r3, #25
 8005aca:	d510      	bpl.n	8005aee <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005acc:	6801      	ldr	r1, [r0, #0]
 8005ace:	4d13      	ldr	r5, [pc, #76]	; (8005b1c <UART_AdvFeatureConfig+0xc4>)
 8005ad0:	684a      	ldr	r2, [r1, #4]
 8005ad2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005ad4:	402a      	ands	r2, r5
 8005ad6:	4322      	orrs	r2, r4
 8005ad8:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ada:	2280      	movs	r2, #128	; 0x80
 8005adc:	0352      	lsls	r2, r2, #13
 8005ade:	4294      	cmp	r4, r2
 8005ae0:	d105      	bne.n	8005aee <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ae2:	684a      	ldr	r2, [r1, #4]
 8005ae4:	4c0e      	ldr	r4, [pc, #56]	; (8005b20 <UART_AdvFeatureConfig+0xc8>)
 8005ae6:	4022      	ands	r2, r4
 8005ae8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005aea:	4322      	orrs	r2, r4
 8005aec:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005aee:	061b      	lsls	r3, r3, #24
 8005af0:	d506      	bpl.n	8005b00 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005af2:	6802      	ldr	r2, [r0, #0]
 8005af4:	490b      	ldr	r1, [pc, #44]	; (8005b24 <UART_AdvFeatureConfig+0xcc>)
 8005af6:	6853      	ldr	r3, [r2, #4]
 8005af8:	400b      	ands	r3, r1
 8005afa:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005afc:	430b      	orrs	r3, r1
 8005afe:	6053      	str	r3, [r2, #4]
  }
}
 8005b00:	bd30      	pop	{r4, r5, pc}
 8005b02:	46c0      	nop			; (mov r8, r8)
 8005b04:	fffdffff 	.word	0xfffdffff
 8005b08:	fffeffff 	.word	0xfffeffff
 8005b0c:	fffbffff 	.word	0xfffbffff
 8005b10:	ffff7fff 	.word	0xffff7fff
 8005b14:	ffffefff 	.word	0xffffefff
 8005b18:	ffffdfff 	.word	0xffffdfff
 8005b1c:	ffefffff 	.word	0xffefffff
 8005b20:	ff9fffff 	.word	0xff9fffff
 8005b24:	fff7ffff 	.word	0xfff7ffff

08005b28 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b2a:	0004      	movs	r4, r0
 8005b2c:	000e      	movs	r6, r1
 8005b2e:	0015      	movs	r5, r2
 8005b30:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b32:	6822      	ldr	r2, [r4, #0]
 8005b34:	69d3      	ldr	r3, [r2, #28]
 8005b36:	4033      	ands	r3, r6
 8005b38:	1b9b      	subs	r3, r3, r6
 8005b3a:	4259      	negs	r1, r3
 8005b3c:	414b      	adcs	r3, r1
 8005b3e:	42ab      	cmp	r3, r5
 8005b40:	d001      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8005b42:	2000      	movs	r0, #0
 8005b44:	e01b      	b.n	8005b7e <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8005b46:	9b06      	ldr	r3, [sp, #24]
 8005b48:	3301      	adds	r3, #1
 8005b4a:	d0f3      	beq.n	8005b34 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b4c:	f7fd fa54 	bl	8002ff8 <HAL_GetTick>
 8005b50:	9b06      	ldr	r3, [sp, #24]
 8005b52:	1bc0      	subs	r0, r0, r7
 8005b54:	4283      	cmp	r3, r0
 8005b56:	d301      	bcc.n	8005b5c <UART_WaitOnFlagUntilTimeout+0x34>
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1ea      	bne.n	8005b32 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	4908      	ldr	r1, [pc, #32]	; (8005b80 <UART_WaitOnFlagUntilTimeout+0x58>)
 8005b60:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8005b62:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b64:	400a      	ands	r2, r1
 8005b66:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b68:	689a      	ldr	r2, [r3, #8]
 8005b6a:	31a3      	adds	r1, #163	; 0xa3
 8005b6c:	31ff      	adds	r1, #255	; 0xff
 8005b6e:	438a      	bics	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8005b72:	2320      	movs	r3, #32
 8005b74:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005b76:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8005b78:	2300      	movs	r3, #0
 8005b7a:	3470      	adds	r4, #112	; 0x70
 8005b7c:	7023      	strb	r3, [r4, #0]
}
 8005b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b80:	fffffe5f 	.word	0xfffffe5f

08005b84 <UART_CheckIdleState>:
{
 8005b84:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b86:	2600      	movs	r6, #0
{
 8005b88:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8a:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8005b8c:	f7fd fa34 	bl	8002ff8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b90:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8005b92:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	071b      	lsls	r3, r3, #28
 8005b98:	d415      	bmi.n	8005bc6 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b9a:	6823      	ldr	r3, [r4, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	075b      	lsls	r3, r3, #29
 8005ba0:	d50a      	bpl.n	8005bb8 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba2:	2180      	movs	r1, #128	; 0x80
 8005ba4:	4b0e      	ldr	r3, [pc, #56]	; (8005be0 <UART_CheckIdleState+0x5c>)
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	03c9      	lsls	r1, r1, #15
 8005bac:	002b      	movs	r3, r5
 8005bae:	0020      	movs	r0, r4
 8005bb0:	f7ff ffba 	bl	8005b28 <UART_WaitOnFlagUntilTimeout>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d111      	bne.n	8005bdc <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8005bb8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8005bba:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005bbc:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005bbe:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8005bc0:	3470      	adds	r4, #112	; 0x70
 8005bc2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8005bc4:	e00b      	b.n	8005bde <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bc6:	2180      	movs	r1, #128	; 0x80
 8005bc8:	4b05      	ldr	r3, [pc, #20]	; (8005be0 <UART_CheckIdleState+0x5c>)
 8005bca:	0032      	movs	r2, r6
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	0389      	lsls	r1, r1, #14
 8005bd0:	0003      	movs	r3, r0
 8005bd2:	0020      	movs	r0, r4
 8005bd4:	f7ff ffa8 	bl	8005b28 <UART_WaitOnFlagUntilTimeout>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	d0de      	beq.n	8005b9a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8005bdc:	2003      	movs	r0, #3
}
 8005bde:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8005be0:	01ffffff 	.word	0x01ffffff

08005be4 <HAL_UART_Init>:
{
 8005be4:	b510      	push	{r4, lr}
 8005be6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005be8:	d101      	bne.n	8005bee <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8005bea:	2001      	movs	r0, #1
}
 8005bec:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8005bee:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8005bf4:	0002      	movs	r2, r0
 8005bf6:	3270      	adds	r2, #112	; 0x70
 8005bf8:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8005bfa:	f001 f889 	bl	8006d10 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8005bfe:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8005c00:	2101      	movs	r1, #1
 8005c02:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005c04:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8005c06:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c08:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8005c0a:	438b      	bics	r3, r1
 8005c0c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c0e:	f7ff fdf1 	bl	80057f4 <UART_SetConfig>
 8005c12:	2801      	cmp	r0, #1
 8005c14:	d0e9      	beq.n	8005bea <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8005c1c:	0020      	movs	r0, r4
 8005c1e:	f7ff ff1b 	bl	8005a58 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	4907      	ldr	r1, [pc, #28]	; (8005c44 <HAL_UART_Init+0x60>)
 8005c26:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8005c28:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c2a:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c2c:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	438a      	bics	r2, r1
 8005c34:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005c36:	2201      	movs	r2, #1
 8005c38:	6819      	ldr	r1, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8005c3e:	f7ff ffa1 	bl	8005b84 <UART_CheckIdleState>
 8005c42:	e7d3      	b.n	8005bec <HAL_UART_Init+0x8>
 8005c44:	ffffb7ff 	.word	0xffffb7ff

08005c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005c48:	b530      	push	{r4, r5, lr}
 8005c4a:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005c4c:	2238      	movs	r2, #56	; 0x38
 8005c4e:	2100      	movs	r1, #0
 8005c50:	a810      	add	r0, sp, #64	; 0x40
 8005c52:	f002 fbe8 	bl	8008426 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005c56:	2214      	movs	r2, #20
 8005c58:	2100      	movs	r1, #0
 8005c5a:	a801      	add	r0, sp, #4
 8005c5c:	f002 fbe3 	bl	8008426 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005c60:	2228      	movs	r2, #40	; 0x28
 8005c62:	2100      	movs	r1, #0
 8005c64:	a806      	add	r0, sp, #24
 8005c66:	f002 fbde 	bl	8008426 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c6a:	491a      	ldr	r1, [pc, #104]	; (8005cd4 <SystemClock_Config+0x8c>)
 8005c6c:	4a1a      	ldr	r2, [pc, #104]	; (8005cd8 <SystemClock_Config+0x90>)
 8005c6e:	680b      	ldr	r3, [r1, #0]
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005c70:	2580      	movs	r5, #128	; 0x80
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c72:	401a      	ands	r2, r3
 8005c74:	2380      	movs	r3, #128	; 0x80
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	600b      	str	r3, [r1, #0]
  HAL_PWR_EnableBkUpAccess();
 8005c7c:	f7fe f9d0 	bl	8004020 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8005c80:	23c0      	movs	r3, #192	; 0xc0
 8005c82:	4a16      	ldr	r2, [pc, #88]	; (8005cdc <SystemClock_Config+0x94>)
 8005c84:	015b      	lsls	r3, r3, #5
 8005c86:	6d11      	ldr	r1, [r2, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005c88:	2400      	movs	r4, #0
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8005c8a:	430b      	orrs	r3, r1
 8005c8c:	6513      	str	r3, [r2, #80]	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8005c8e:	2307      	movs	r3, #7
 8005c90:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8005c92:	33f9      	adds	r3, #249	; 0xf9
 8005c94:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005c96:	3bff      	subs	r3, #255	; 0xff
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005c98:	026d      	lsls	r5, r5, #9
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005c9a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005c9c:	a810      	add	r0, sp, #64	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005c9e:	330f      	adds	r3, #15
 8005ca0:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005ca2:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005ca4:	941a      	str	r4, [sp, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ca6:	f7fe fa39 	bl	800411c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005caa:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005cac:	0021      	movs	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005cae:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005cb0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8005cb2:	3b0d      	subs	r3, #13
 8005cb4:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005cb6:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005cb8:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005cba:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005cbc:	f7fe fcba 	bl	8004634 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8005cc0:	232a      	movs	r3, #42	; 0x2a
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005cc2:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8005cc4:	9306      	str	r3, [sp, #24]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005cc6:	940a      	str	r4, [sp, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005cc8:	940c      	str	r4, [sp, #48]	; 0x30
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005cca:	9507      	str	r5, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ccc:	f7fe fd8a 	bl	80047e4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8005cd0:	b01f      	add	sp, #124	; 0x7c
 8005cd2:	bd30      	pop	{r4, r5, pc}
 8005cd4:	40007000 	.word	0x40007000
 8005cd8:	ffffe7ff 	.word	0xffffe7ff
 8005cdc:	40021000 	.word	0x40021000

08005ce0 <writeError>:

}

/* USER CODE BEGIN 4 */
void writeError(uint8_t _e, uint8_t _forceSleep)
{
 8005ce0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ce2:	0002      	movs	r2, r0
 8005ce4:	000c      	movs	r4, r1
  char _c[9];
  sprintf(_c, errStr, _e);
 8005ce6:	a801      	add	r0, sp, #4
 8005ce8:	4907      	ldr	r1, [pc, #28]	; (8005d08 <writeError+0x28>)
 8005cea:	f002 feb5 	bl	8008a58 <siprintf>
  glassLCD_WriteData(_c);
 8005cee:	a801      	add	r0, sp, #4
 8005cf0:	f002 f8e4 	bl	8007ebc <glassLCD_WriteData>
  glassLCD_Update();
 8005cf4:	f002 f892 	bl	8007e1c <glassLCD_Update>
  HAL_Delay(50);
 8005cf8:	2032      	movs	r0, #50	; 0x32
 8005cfa:	f7fd f983 	bl	8003004 <HAL_Delay>
  if (_forceSleep) HAL_PWR_EnterSTANDBYMode();
 8005cfe:	2c00      	cmp	r4, #0
 8005d00:	d001      	beq.n	8005d06 <writeError+0x26>
 8005d02:	f7fe f9bb 	bl	800407c <HAL_PWR_EnterSTANDBYMode>
}
 8005d06:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8005d08:	0800b48d 	.word	0x0800b48d

08005d0c <getADC>:
  *_energy = current / 40E-3 * 1000;
  *_energyJ = (1 / 1E4) * (*_energy) * 600;
}

uint32_t getADC(uint32_t _ch)
{
 8005d0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t _result;
  ADC_ChannelConfTypeDef ch = {0};
 8005d0e:	2208      	movs	r2, #8
{
 8005d10:	0005      	movs	r5, r0
  ADC_ChannelConfTypeDef ch = {0};
 8005d12:	2100      	movs	r1, #0
 8005d14:	4668      	mov	r0, sp
 8005d16:	f002 fb86 	bl	8008426 <memset>

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8005d1a:	4c12      	ldr	r4, [pc, #72]	; (8005d64 <getADC+0x58>)
 8005d1c:	2100      	movs	r1, #0
 8005d1e:	0020      	movs	r0, r4
 8005d20:	f7fd fc7c 	bl	800361c <HAL_ADCEx_Calibration_Start>

  // Select the channel (in order to work properly, on all channels ranks have to be set on RANK_NONE!)
  ch.Channel = _ch;
  ch.Rank = ADC_RANK_CHANNEL_NUMBER;
 8005d24:	2380      	movs	r3, #128	; 0x80
  HAL_ADC_ConfigChannel(&hadc, &ch);
 8005d26:	4669      	mov	r1, sp
  ch.Rank = ADC_RANK_CHANNEL_NUMBER;
 8005d28:	015b      	lsls	r3, r3, #5
  HAL_ADC_ConfigChannel(&hadc, &ch);
 8005d2a:	0020      	movs	r0, r4
  ch.Rank = ADC_RANK_CHANNEL_NUMBER;
 8005d2c:	9301      	str	r3, [sp, #4]
  ch.Channel = _ch;
 8005d2e:	9500      	str	r5, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc, &ch);
 8005d30:	f7fd fc0e 	bl	8003550 <HAL_ADC_ConfigChannel>

  // Start ADC conversion of selected channel
  HAL_ADC_Start(&hadc);
 8005d34:	0020      	movs	r0, r4
 8005d36:	f7fd fb5f 	bl	80033f8 <HAL_ADC_Start>

  // Wait for conversion to be complete
  HAL_ADC_PollForConversion(&hadc, 1000);
 8005d3a:	21fa      	movs	r1, #250	; 0xfa
 8005d3c:	0020      	movs	r0, r4
 8005d3e:	0089      	lsls	r1, r1, #2
 8005d40:	f7fd fba4 	bl	800348c <HAL_ADC_PollForConversion>

  // Get the RAW ADC value
  _result = HAL_ADC_GetValue(&hadc);
 8005d44:	0020      	movs	r0, r4
 8005d46:	f7fd fbff 	bl	8003548 <HAL_ADC_GetValue>
 8005d4a:	0005      	movs	r5, r0

  // Stop the ADC
  HAL_ADC_Stop(&hadc);
 8005d4c:	0020      	movs	r0, r4
 8005d4e:	f7fd fb7f 	bl	8003450 <HAL_ADC_Stop>

  // Remove channel from rank
  ch.Rank = ADC_RANK_NONE;
 8005d52:	4b05      	ldr	r3, [pc, #20]	; (8005d68 <getADC+0x5c>)
  HAL_ADC_ConfigChannel(&hadc, &ch);
 8005d54:	4669      	mov	r1, sp
 8005d56:	0020      	movs	r0, r4
  ch.Rank = ADC_RANK_NONE;
 8005d58:	9301      	str	r3, [sp, #4]
  HAL_ADC_ConfigChannel(&hadc, &ch);
 8005d5a:	f7fd fbf9 	bl	8003550 <HAL_ADC_ConfigChannel>

  // Return the result
  return _result;
}
 8005d5e:	0028      	movs	r0, r5
 8005d60:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	200005bc 	.word	0x200005bc
 8005d68:	00001001 	.word	0x00001001

08005d6c <getSolarData>:
{
 8005d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d6e:	000f      	movs	r7, r1
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_SET);
 8005d70:	2180      	movs	r1, #128	; 0x80
 8005d72:	2201      	movs	r2, #1
 8005d74:	0109      	lsls	r1, r1, #4
{
 8005d76:	0006      	movs	r6, r0
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_SET);
 8005d78:	4821      	ldr	r0, [pc, #132]	; (8005e00 <getSolarData+0x94>)
 8005d7a:	f7fd fe3b 	bl	80039f4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8005d7e:	200a      	movs	r0, #10
 8005d80:	f7fd f940 	bl	8003004 <HAL_Delay>
  rawAdc = getADC(ADC_CHANNEL_0);
 8005d84:	2001      	movs	r0, #1
 8005d86:	f7ff ffc1 	bl	8005d0c <getADC>
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_RESET);
 8005d8a:	2180      	movs	r1, #128	; 0x80
  rawAdc = getADC(ADC_CHANNEL_0);
 8005d8c:	0004      	movs	r4, r0
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_RESET);
 8005d8e:	2200      	movs	r2, #0
 8005d90:	0109      	lsls	r1, r1, #4
 8005d92:	481b      	ldr	r0, [pc, #108]	; (8005e00 <getSolarData+0x94>)
 8005d94:	f7fd fe2e 	bl	80039f4 <HAL_GPIO_WritePin>
  voltage = (rawAdc / 4095.0 * 3.3) - 0.004;
 8005d98:	0020      	movs	r0, r4
 8005d9a:	f7fc ffab 	bl	8002cf4 <__aeabi_ui2d>
 8005d9e:	2200      	movs	r2, #0
 8005da0:	4b18      	ldr	r3, [pc, #96]	; (8005e04 <getSolarData+0x98>)
 8005da2:	f7fb fd47 	bl	8001834 <__aeabi_ddiv>
 8005da6:	4a18      	ldr	r2, [pc, #96]	; (8005e08 <getSolarData+0x9c>)
 8005da8:	4b18      	ldr	r3, [pc, #96]	; (8005e0c <getSolarData+0xa0>)
 8005daa:	f7fc f977 	bl	800209c <__aeabi_dmul>
 8005dae:	4a18      	ldr	r2, [pc, #96]	; (8005e10 <getSolarData+0xa4>)
 8005db0:	4b18      	ldr	r3, [pc, #96]	; (8005e14 <getSolarData+0xa8>)
 8005db2:	f7fc fbf3 	bl	800259c <__aeabi_dsub>
  if (voltage < 0) voltage = 0;
 8005db6:	2200      	movs	r2, #0
 8005db8:	2300      	movs	r3, #0
  voltage = (rawAdc / 4095.0 * 3.3) - 0.004;
 8005dba:	0004      	movs	r4, r0
 8005dbc:	000d      	movs	r5, r1
  if (voltage < 0) voltage = 0;
 8005dbe:	f7fa fb55 	bl	800046c <__aeabi_dcmplt>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d001      	beq.n	8005dca <getSolarData+0x5e>
 8005dc6:	2400      	movs	r4, #0
 8005dc8:	2500      	movs	r5, #0
  current = voltage / (220 / 4.7);
 8005dca:	0029      	movs	r1, r5
 8005dcc:	4a12      	ldr	r2, [pc, #72]	; (8005e18 <getSolarData+0xac>)
 8005dce:	4b13      	ldr	r3, [pc, #76]	; (8005e1c <getSolarData+0xb0>)
 8005dd0:	0020      	movs	r0, r4
 8005dd2:	f7fb fd2f 	bl	8001834 <__aeabi_ddiv>
  *_energy = current / 40E-3 * 1000;
 8005dd6:	4a12      	ldr	r2, [pc, #72]	; (8005e20 <getSolarData+0xb4>)
 8005dd8:	4b12      	ldr	r3, [pc, #72]	; (8005e24 <getSolarData+0xb8>)
 8005dda:	f7fb fd2b 	bl	8001834 <__aeabi_ddiv>
 8005dde:	2200      	movs	r2, #0
 8005de0:	4b11      	ldr	r3, [pc, #68]	; (8005e28 <getSolarData+0xbc>)
 8005de2:	f7fc f95b 	bl	800209c <__aeabi_dmul>
  *_energyJ = (1 / 1E4) * (*_energy) * 600;
 8005de6:	4a11      	ldr	r2, [pc, #68]	; (8005e2c <getSolarData+0xc0>)
  *_energy = current / 40E-3 * 1000;
 8005de8:	6038      	str	r0, [r7, #0]
 8005dea:	6079      	str	r1, [r7, #4]
  *_energyJ = (1 / 1E4) * (*_energy) * 600;
 8005dec:	4b10      	ldr	r3, [pc, #64]	; (8005e30 <getSolarData+0xc4>)
 8005dee:	f7fc f955 	bl	800209c <__aeabi_dmul>
 8005df2:	2200      	movs	r2, #0
 8005df4:	4b0f      	ldr	r3, [pc, #60]	; (8005e34 <getSolarData+0xc8>)
 8005df6:	f7fc f951 	bl	800209c <__aeabi_dmul>
 8005dfa:	6030      	str	r0, [r6, #0]
 8005dfc:	6071      	str	r1, [r6, #4]
}
 8005dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e00:	50000400 	.word	0x50000400
 8005e04:	40affe00 	.word	0x40affe00
 8005e08:	66666666 	.word	0x66666666
 8005e0c:	400a6666 	.word	0x400a6666
 8005e10:	d2f1a9fc 	.word	0xd2f1a9fc
 8005e14:	3f70624d 	.word	0x3f70624d
 8005e18:	46cefa8d 	.word	0x46cefa8d
 8005e1c:	4047677d 	.word	0x4047677d
 8005e20:	47ae147b 	.word	0x47ae147b
 8005e24:	3fa47ae1 	.word	0x3fa47ae1
 8005e28:	408f4000 	.word	0x408f4000
 8005e2c:	eb1c432d 	.word	0xeb1c432d
 8005e30:	3f1a36e2 	.word	0x3f1a36e2
 8005e34:	4082c000 	.word	0x4082c000

08005e38 <getWindSpeed>:

float getWindSpeed()
{
 8005e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  // Calculation for frequency to wind speed  y = A * pow(x, B) (x = Frequency, y = wind speed in m/s)
  double Acoef = 1.1249364477950286674867526;
  double Bcoef = 0.62892385639582774267667054;

  // Turn on supply to the wind speed sensor
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_SET);
 8005e3a:	2180      	movs	r1, #128	; 0x80
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	0109      	lsls	r1, r1, #4
 8005e40:	483e      	ldr	r0, [pc, #248]	; (8005f3c <getWindSpeed+0x104>)
 8005e42:	f7fd fdd7 	bl	80039f4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8005e46:	2005      	movs	r0, #5
 8005e48:	f7fd f8dc 	bl	8003004 <HAL_Delay>

  // Activate the timer
  HAL_TIM_Base_Start(&htim6);
 8005e4c:	4c3c      	ldr	r4, [pc, #240]	; (8005f40 <getWindSpeed+0x108>)
 8005e4e:	0020      	movs	r0, r4
 8005e50:	f7ff fc73 	bl	800573a <HAL_TIM_Base_Start>

  // Get inital state of the pin
  uint8_t _initState = HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin);
 8005e54:	2180      	movs	r1, #128	; 0x80
 8005e56:	20a0      	movs	r0, #160	; 0xa0
 8005e58:	00c9      	lsls	r1, r1, #3
 8005e5a:	05c0      	lsls	r0, r0, #23
 8005e5c:	f7fd fdc4 	bl	80039e8 <HAL_GPIO_ReadPin>
 8005e60:	0005      	movs	r5, r0

  // Get the current sysTick time (needed for timeout)
  uint32_t _timeout = HAL_GetTick();
 8005e62:	f7fd f8c9 	bl	8002ff8 <HAL_GetTick>
 8005e66:	0006      	movs	r6, r0
  uint32_t _period = 0;

  // Wait for the edge of the signal (doesn't matter if is rising or falling)
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) == _initState) && ((HAL_GetTick() - _timeout) < 1500));
 8005e68:	2180      	movs	r1, #128	; 0x80
 8005e6a:	20a0      	movs	r0, #160	; 0xa0
 8005e6c:	00c9      	lsls	r1, r1, #3
 8005e6e:	05c0      	lsls	r0, r0, #23
 8005e70:	f7fd fdba 	bl	80039e8 <HAL_GPIO_ReadPin>
 8005e74:	4f33      	ldr	r7, [pc, #204]	; (8005f44 <getWindSpeed+0x10c>)
 8005e76:	4285      	cmp	r5, r0
 8005e78:	d006      	beq.n	8005e88 <getWindSpeed+0x50>
  if ((HAL_GetTick() - _timeout) >= 1500) return 0;
 8005e7a:	f7fd f8bd 	bl	8002ff8 <HAL_GetTick>
 8005e7e:	1b86      	subs	r6, r0, r6
 8005e80:	42be      	cmp	r6, r7
 8005e82:	d907      	bls.n	8005e94 <getWindSpeed+0x5c>
 8005e84:	2000      	movs	r0, #0
 8005e86:	e057      	b.n	8005f38 <getWindSpeed+0x100>
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) == _initState) && ((HAL_GetTick() - _timeout) < 1500));
 8005e88:	f7fd f8b6 	bl	8002ff8 <HAL_GetTick>
 8005e8c:	1b80      	subs	r0, r0, r6
 8005e8e:	42b8      	cmp	r0, r7
 8005e90:	d9ea      	bls.n	8005e68 <getWindSpeed+0x30>
 8005e92:	e7f2      	b.n	8005e7a <getWindSpeed+0x42>

  // Reset the timer counter and measure the time until next edge of the signal
  htim6.Instance->CNT = 0;
 8005e94:	2200      	movs	r2, #0
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) != _initState) && (htim6.Instance->CNT < 65530));
 8005e96:	2680      	movs	r6, #128	; 0x80
 8005e98:	27a0      	movs	r7, #160	; 0xa0
  htim6.Instance->CNT = 0;
 8005e9a:	6823      	ldr	r3, [r4, #0]
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) != _initState) && (htim6.Instance->CNT < 65530));
 8005e9c:	00f6      	lsls	r6, r6, #3
  htim6.Instance->CNT = 0;
 8005e9e:	625a      	str	r2, [r3, #36]	; 0x24
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) != _initState) && (htim6.Instance->CNT < 65530));
 8005ea0:	05ff      	lsls	r7, r7, #23
 8005ea2:	0031      	movs	r1, r6
 8005ea4:	0038      	movs	r0, r7
 8005ea6:	f7fd fd9f 	bl	80039e8 <HAL_GPIO_ReadPin>
 8005eaa:	4285      	cmp	r5, r0
 8005eac:	d004      	beq.n	8005eb8 <getWindSpeed+0x80>
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eb2:	4b25      	ldr	r3, [pc, #148]	; (8005f48 <getWindSpeed+0x110>)
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d9f4      	bls.n	8005ea2 <getWindSpeed+0x6a>
  _period += (htim6.Instance->CNT);
 8005eb8:	6823      	ldr	r3, [r4, #0]

  // Reset the timer counter and measure the time until next edge of the signal
  htim6.Instance->CNT = 0;
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) == _initState) && (htim6.Instance->CNT < 65530));
 8005eba:	2680      	movs	r6, #128	; 0x80
  _period += (htim6.Instance->CNT);
 8005ebc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) == _initState) && (htim6.Instance->CNT < 65530));
 8005ebe:	27a0      	movs	r7, #160	; 0xa0
  _period += (htim6.Instance->CNT);
 8005ec0:	9201      	str	r2, [sp, #4]
  htim6.Instance->CNT = 0;
 8005ec2:	2200      	movs	r2, #0
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) == _initState) && (htim6.Instance->CNT < 65530));
 8005ec4:	00f6      	lsls	r6, r6, #3
  htim6.Instance->CNT = 0;
 8005ec6:	625a      	str	r2, [r3, #36]	; 0x24
  while ((HAL_GPIO_ReadPin(WS_DIN_GPIO_Port, WS_DIN_Pin) == _initState) && (htim6.Instance->CNT < 65530));
 8005ec8:	05ff      	lsls	r7, r7, #23
 8005eca:	0031      	movs	r1, r6
 8005ecc:	0038      	movs	r0, r7
 8005ece:	f7fd fd8b 	bl	80039e8 <HAL_GPIO_ReadPin>
 8005ed2:	4285      	cmp	r5, r0
 8005ed4:	d104      	bne.n	8005ee0 <getWindSpeed+0xa8>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eda:	4b1b      	ldr	r3, [pc, #108]	; (8005f48 <getWindSpeed+0x110>)
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d9f4      	bls.n	8005eca <getWindSpeed+0x92>
  _period += (htim6.Instance->CNT);
 8005ee0:	6823      	ldr	r3, [r4, #0]

  // Stop the timer
  HAL_TIM_Base_Stop(&htim6);
 8005ee2:	0020      	movs	r0, r4
  _period += (htim6.Instance->CNT);
 8005ee4:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8005ee6:	9b01      	ldr	r3, [sp, #4]
 8005ee8:	195d      	adds	r5, r3, r5
  HAL_TIM_Base_Stop(&htim6);
 8005eea:	f7ff fc39 	bl	8005760 <HAL_TIM_Base_Stop>

  // Turn on supply to the wind speed sensor
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_RESET);
 8005eee:	2180      	movs	r1, #128	; 0x80
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	0109      	lsls	r1, r1, #4
 8005ef4:	4811      	ldr	r0, [pc, #68]	; (8005f3c <getWindSpeed+0x104>)
 8005ef6:	f7fd fd7d 	bl	80039f4 <HAL_GPIO_WritePin>

  // Calculate the frequency in hertz and return the result
  double freqHz = ((double)(1 / (_period * 1E-6 * 15.25))) / 2;
 8005efa:	0028      	movs	r0, r5
 8005efc:	f7fc fefa 	bl	8002cf4 <__aeabi_ui2d>
 8005f00:	4a12      	ldr	r2, [pc, #72]	; (8005f4c <getWindSpeed+0x114>)
 8005f02:	4b13      	ldr	r3, [pc, #76]	; (8005f50 <getWindSpeed+0x118>)
 8005f04:	f7fc f8ca 	bl	800209c <__aeabi_dmul>
 8005f08:	2200      	movs	r2, #0
 8005f0a:	4b12      	ldr	r3, [pc, #72]	; (8005f54 <getWindSpeed+0x11c>)
 8005f0c:	f7fc f8c6 	bl	800209c <__aeabi_dmul>
 8005f10:	0002      	movs	r2, r0
 8005f12:	000b      	movs	r3, r1
 8005f14:	2000      	movs	r0, #0
 8005f16:	4910      	ldr	r1, [pc, #64]	; (8005f58 <getWindSpeed+0x120>)
 8005f18:	f7fb fc8c 	bl	8001834 <__aeabi_ddiv>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4b0f      	ldr	r3, [pc, #60]	; (8005f5c <getWindSpeed+0x124>)
 8005f20:	f7fc f8bc 	bl	800209c <__aeabi_dmul>

  // Calculate and return wind speed in m/s
  return (Acoef * pow(freqHz, Bcoef));
 8005f24:	4a0e      	ldr	r2, [pc, #56]	; (8005f60 <getWindSpeed+0x128>)
 8005f26:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <getWindSpeed+0x12c>)
 8005f28:	f004 f9fa 	bl	800a320 <pow>
 8005f2c:	4a0e      	ldr	r2, [pc, #56]	; (8005f68 <getWindSpeed+0x130>)
 8005f2e:	4b0f      	ldr	r3, [pc, #60]	; (8005f6c <getWindSpeed+0x134>)
 8005f30:	f7fc f8b4 	bl	800209c <__aeabi_dmul>
 8005f34:	f7fc ff68 	bl	8002e08 <__aeabi_d2f>
}
 8005f38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f3a:	46c0      	nop			; (mov r8, r8)
 8005f3c:	50000400 	.word	0x50000400
 8005f40:	20000484 	.word	0x20000484
 8005f44:	000005db 	.word	0x000005db
 8005f48:	0000fff9 	.word	0x0000fff9
 8005f4c:	a0b5ed8d 	.word	0xa0b5ed8d
 8005f50:	3eb0c6f7 	.word	0x3eb0c6f7
 8005f54:	402e8000 	.word	0x402e8000
 8005f58:	3ff00000 	.word	0x3ff00000
 8005f5c:	3fe00000 	.word	0x3fe00000
 8005f60:	ec5c9df2 	.word	0xec5c9df2
 8005f64:	3fe42024 	.word	0x3fe42024
 8005f68:	5c55ba9d 	.word	0x5c55ba9d
 8005f6c:	3ff1ffbd 	.word	0x3ff1ffbd

08005f70 <getWindDir>:

int16_t getWindDir(uint32_t _pin, int16_t _offset)
{
 8005f70:	b570      	push	{r4, r5, r6, lr}
 8005f72:	000c      	movs	r4, r1
  // Turn on the supply to the wind direction sensor (AS5600)
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_SET);
 8005f74:	2180      	movs	r1, #128	; 0x80
{
 8005f76:	0005      	movs	r5, r0
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_SET);
 8005f78:	2201      	movs	r2, #1
 8005f7a:	0109      	lsls	r1, r1, #4
 8005f7c:	4817      	ldr	r0, [pc, #92]	; (8005fdc <getWindDir+0x6c>)
 8005f7e:	f7fd fd39 	bl	80039f4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8005f82:	200a      	movs	r0, #10
 8005f84:	f7fd f83e 	bl	8003004 <HAL_Delay>

  int16_t _voltage = getADC(_pin);
 8005f88:	0028      	movs	r0, r5
 8005f8a:	f7ff febf 	bl	8005d0c <getADC>
  int16_t _angle;
  _voltage = 1 / 4095.0 * _voltage * 3300;
 8005f8e:	b200      	sxth	r0, r0
 8005f90:	f7fc fe6e 	bl	8002c70 <__aeabi_i2d>
 8005f94:	4a12      	ldr	r2, [pc, #72]	; (8005fe0 <getWindDir+0x70>)
 8005f96:	4b13      	ldr	r3, [pc, #76]	; (8005fe4 <getWindDir+0x74>)
 8005f98:	f7fc f880 	bl	800209c <__aeabi_dmul>
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	4b12      	ldr	r3, [pc, #72]	; (8005fe8 <getWindDir+0x78>)
 8005fa0:	f7fc f87c 	bl	800209c <__aeabi_dmul>
 8005fa4:	f7fc fe30 	bl	8002c08 <__aeabi_d2iz>
  _angle = (int16_t) ((360.0 / 3300.0) * _voltage);
 8005fa8:	b200      	sxth	r0, r0
 8005faa:	f7fc fe61 	bl	8002c70 <__aeabi_i2d>
 8005fae:	4a0f      	ldr	r2, [pc, #60]	; (8005fec <getWindDir+0x7c>)
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <getWindDir+0x80>)
 8005fb2:	f7fc f873 	bl	800209c <__aeabi_dmul>
 8005fb6:	f7fc fe27 	bl	8002c08 <__aeabi_d2iz>
  _angle = _angle - _offset;
 8005fba:	1b00      	subs	r0, r0, r4
 8005fbc:	b280      	uxth	r0, r0
 8005fbe:	b204      	sxth	r4, r0
  if (_angle < 0)
 8005fc0:	2c00      	cmp	r4, #0
 8005fc2:	da02      	bge.n	8005fca <getWindDir+0x5a>
    _angle = 360 + _angle;
 8005fc4:	3069      	adds	r0, #105	; 0x69
 8005fc6:	30ff      	adds	r0, #255	; 0xff
 8005fc8:	b204      	sxth	r4, r0

  // Turn off the supply to the wind direction sensor (AS5600)
  HAL_GPIO_WritePin(EN_3V3SW_GPIO_Port, EN_3V3SW_Pin, GPIO_PIN_RESET);
 8005fca:	2180      	movs	r1, #128	; 0x80
 8005fcc:	2200      	movs	r2, #0
 8005fce:	0109      	lsls	r1, r1, #4
 8005fd0:	4802      	ldr	r0, [pc, #8]	; (8005fdc <getWindDir+0x6c>)
 8005fd2:	f7fd fd0f 	bl	80039f4 <HAL_GPIO_WritePin>

  return _angle;
}
 8005fd6:	0020      	movs	r0, r4
 8005fd8:	bd70      	pop	{r4, r5, r6, pc}
 8005fda:	46c0      	nop			; (mov r8, r8)
 8005fdc:	50000400 	.word	0x50000400
 8005fe0:	10010010 	.word	0x10010010
 8005fe4:	3f300100 	.word	0x3f300100
 8005fe8:	40a9c800 	.word	0x40a9c800
 8005fec:	bed61bed 	.word	0xbed61bed
 8005ff0:	3fbbed61 	.word	0x3fbbed61

08005ff4 <getBatteryVoltage>:

float getBatteryVoltage()
{
 8005ff4:	b570      	push	{r4, r5, r6, lr}
  float _result;
  HAL_GPIO_WritePin(BAT_M_EN_GPIO_Port, BAT_M_EN_Pin, GPIO_PIN_SET);
 8005ff6:	2580      	movs	r5, #128	; 0x80
 8005ff8:	24a0      	movs	r4, #160	; 0xa0
 8005ffa:	00ad      	lsls	r5, r5, #2
 8005ffc:	05e4      	lsls	r4, r4, #23
 8005ffe:	0029      	movs	r1, r5
 8006000:	2201      	movs	r2, #1
 8006002:	0020      	movs	r0, r4
 8006004:	f7fd fcf6 	bl	80039f4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8006008:	200a      	movs	r0, #10
 800600a:	f7fc fffb 	bl	8003004 <HAL_Delay>
  _result = getADC(ADC_CHANNEL_4) * 1 / 4095.0 * 3.3 * 2;
 800600e:	480d      	ldr	r0, [pc, #52]	; (8006044 <getBatteryVoltage+0x50>)
 8006010:	f7ff fe7c 	bl	8005d0c <getADC>
 8006014:	0006      	movs	r6, r0
  HAL_GPIO_WritePin(BAT_M_EN_GPIO_Port, BAT_M_EN_Pin, GPIO_PIN_RESET);
 8006016:	0029      	movs	r1, r5
 8006018:	2200      	movs	r2, #0
 800601a:	0020      	movs	r0, r4
 800601c:	f7fd fcea 	bl	80039f4 <HAL_GPIO_WritePin>
  _result = getADC(ADC_CHANNEL_4) * 1 / 4095.0 * 3.3 * 2;
 8006020:	0030      	movs	r0, r6
 8006022:	f7fc fe67 	bl	8002cf4 <__aeabi_ui2d>
 8006026:	2200      	movs	r2, #0
 8006028:	4b07      	ldr	r3, [pc, #28]	; (8006048 <getBatteryVoltage+0x54>)
 800602a:	f7fb fc03 	bl	8001834 <__aeabi_ddiv>
 800602e:	4a07      	ldr	r2, [pc, #28]	; (800604c <getBatteryVoltage+0x58>)
 8006030:	4b07      	ldr	r3, [pc, #28]	; (8006050 <getBatteryVoltage+0x5c>)
 8006032:	f7fc f833 	bl	800209c <__aeabi_dmul>
 8006036:	0002      	movs	r2, r0
 8006038:	000b      	movs	r3, r1
 800603a:	f7fb f8eb 	bl	8001214 <__aeabi_dadd>
 800603e:	f7fc fee3 	bl	8002e08 <__aeabi_d2f>
  return _result;
}
 8006042:	bd70      	pop	{r4, r5, r6, pc}
 8006044:	10000010 	.word	0x10000010
 8006048:	40affe00 	.word	0x40affe00
 800604c:	66666666 	.word	0x66666666
 8006050:	400a6666 	.word	0x400a6666

08006054 <readWeatherData>:
{
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	0004      	movs	r4, r0
 8006058:	000d      	movs	r5, r1
  if (_flags & TEMP_MEASUREMENT) _w->tempSHT = SHT21_ReadTemperature();
 800605a:	07cb      	lsls	r3, r1, #31
 800605c:	d502      	bpl.n	8006064 <readWeatherData+0x10>
 800605e:	f001 fd5b 	bl	8007b18 <SHT21_ReadTemperature>
 8006062:	60a0      	str	r0, [r4, #8]
  if (_flags & HUMIDITY_MEASUREMENT)
 8006064:	07ab      	lsls	r3, r5, #30
 8006066:	d509      	bpl.n	800607c <readWeatherData+0x28>
	  _w->humidity = SHT21_ReadHumidity();
 8006068:	f001 fd3c 	bl	8007ae4 <SHT21_ReadHumidity>
	  if (_w->humidity > 100) _w->humidity = 100;
 800606c:	4e29      	ldr	r6, [pc, #164]	; (8006114 <readWeatherData+0xc0>)
	  _w->humidity = SHT21_ReadHumidity();
 800606e:	1c07      	adds	r7, r0, #0
	  if (_w->humidity > 100) _w->humidity = 100;
 8006070:	1c31      	adds	r1, r6, #0
 8006072:	f7fa fa49 	bl	8000508 <__aeabi_fcmpgt>
 8006076:	2800      	cmp	r0, #0
 8006078:	d14a      	bne.n	8006110 <readWeatherData+0xbc>
	  _w->humidity = SHT21_ReadHumidity();
 800607a:	6127      	str	r7, [r4, #16]
  if (_flags & PRESSURE_MEASUREMENT)
 800607c:	2604      	movs	r6, #4
 800607e:	4235      	tst	r5, r6
 8006080:	d00f      	beq.n	80060a2 <readWeatherData+0x4e>
    _w->pressure = 0;
 8006082:	2300      	movs	r3, #0
 8006084:	6163      	str	r3, [r4, #20]
      _w->pressure += BMP180_ReadPressure();
 8006086:	f001 f85d 	bl	8007144 <BMP180_ReadPressure>
 800608a:	6961      	ldr	r1, [r4, #20]
 800608c:	f7fa fb66 	bl	800075c <__aeabi_fadd>
 8006090:	3e01      	subs	r6, #1
 8006092:	6160      	str	r0, [r4, #20]
    for (int i = 0; i < 4; i++)
 8006094:	2e00      	cmp	r6, #0
 8006096:	d1f6      	bne.n	8006086 <readWeatherData+0x32>
    _w->pressure /= 4;
 8006098:	21fa      	movs	r1, #250	; 0xfa
 800609a:	0589      	lsls	r1, r1, #22
 800609c:	f7fa fd98 	bl	8000bd0 <__aeabi_fmul>
 80060a0:	6160      	str	r0, [r4, #20]
  if (_flags & SOLAR_MEASUREMENT) getSolarData(&(_w->solarJ), &(_w->solarW));
 80060a2:	06ab      	lsls	r3, r5, #26
 80060a4:	d505      	bpl.n	80060b2 <readWeatherData+0x5e>
 80060a6:	0021      	movs	r1, r4
 80060a8:	0020      	movs	r0, r4
 80060aa:	3138      	adds	r1, #56	; 0x38
 80060ac:	3030      	adds	r0, #48	; 0x30
 80060ae:	f7ff fe5d 	bl	8005d6c <getSolarData>
  if (_flags & UV_MEASUREMENT)
 80060b2:	072b      	lsls	r3, r5, #28
 80060b4:	d515      	bpl.n	80060e2 <readWeatherData+0x8e>
    Si1147_ForceUV();
 80060b6:	f001 fe3b 	bl	8007d30 <Si1147_ForceUV>
    _w->uv = Si1147_GetUV();
 80060ba:	f001 fe55 	bl	8007d68 <Si1147_GetUV>
 80060be:	6020      	str	r0, [r4, #0]
    Si1147_ForceUV();
 80060c0:	f001 fe36 	bl	8007d30 <Si1147_ForceUV>
    _w->light = Si1147_GetVis() * 0.282 * 16.5;
 80060c4:	f001 fe64 	bl	8007d90 <Si1147_GetVis>
 80060c8:	f7fc fdd2 	bl	8002c70 <__aeabi_i2d>
 80060cc:	4a12      	ldr	r2, [pc, #72]	; (8006118 <readWeatherData+0xc4>)
 80060ce:	4b13      	ldr	r3, [pc, #76]	; (800611c <readWeatherData+0xc8>)
 80060d0:	f7fb ffe4 	bl	800209c <__aeabi_dmul>
 80060d4:	2200      	movs	r2, #0
 80060d6:	4b12      	ldr	r3, [pc, #72]	; (8006120 <readWeatherData+0xcc>)
 80060d8:	f7fb ffe0 	bl	800209c <__aeabi_dmul>
 80060dc:	f7fc fe94 	bl	8002e08 <__aeabi_d2f>
 80060e0:	61a0      	str	r0, [r4, #24]
  if (_flags & WINDSPEED_MEASUREMENT) _w->windSpeed = getWindSpeed();
 80060e2:	066b      	lsls	r3, r5, #25
 80060e4:	d502      	bpl.n	80060ec <readWeatherData+0x98>
 80060e6:	f7ff fea7 	bl	8005e38 <getWindSpeed>
 80060ea:	61e0      	str	r0, [r4, #28]
  if (_flags & WINDDIR_MEASUREMENT) _w->windDir = getWindDir(ADC_CHANNEL_1, windDirCalibration);
 80060ec:	062b      	lsls	r3, r5, #24
 80060ee:	d506      	bpl.n	80060fe <readWeatherData+0xaa>
 80060f0:	4b0c      	ldr	r3, [pc, #48]	; (8006124 <readWeatherData+0xd0>)
 80060f2:	480d      	ldr	r0, [pc, #52]	; (8006128 <readWeatherData+0xd4>)
 80060f4:	2100      	movs	r1, #0
 80060f6:	5e59      	ldrsh	r1, [r3, r1]
 80060f8:	f7ff ff3a 	bl	8005f70 <getWindDir>
 80060fc:	80a0      	strh	r0, [r4, #4]
  if (_flags & BATTERY_MEASUREMENT) _w->battery = getBatteryVoltage();
 80060fe:	05eb      	lsls	r3, r5, #23
 8006100:	d502      	bpl.n	8006108 <readWeatherData+0xb4>
 8006102:	f7ff ff77 	bl	8005ff4 <getBatteryVoltage>
 8006106:	6260      	str	r0, [r4, #36]	; 0x24
  _w->epoch = (uint32_t)RTC_GetTime();
 8006108:	f001 ff30 	bl	8007f6c <RTC_GetTime>
 800610c:	62a0      	str	r0, [r4, #40]	; 0x28
}
 800610e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	  if (_w->humidity > 100) _w->humidity = 100;
 8006110:	6126      	str	r6, [r4, #16]
 8006112:	e7b3      	b.n	800607c <readWeatherData+0x28>
 8006114:	42c80000 	.word	0x42c80000
 8006118:	ba5e353f 	.word	0xba5e353f
 800611c:	3fd20c49 	.word	0x3fd20c49
 8006120:	40308000 	.word	0x40308000
 8006124:	200002b4 	.word	0x200002b4
 8006128:	04000002 	.word	0x04000002

0800612c <main>:
{
 800612c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800612e:	b0b3      	sub	sp, #204	; 0xcc
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006130:	ae28      	add	r6, sp, #160	; 0xa0
  HAL_Init();
 8006132:	f7fc ff41 	bl	8002fb8 <HAL_Init>
  SystemClock_Config();
 8006136:	f7ff fd87 	bl	8005c48 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800613a:	2214      	movs	r2, #20
 800613c:	2100      	movs	r1, #0
 800613e:	0030      	movs	r0, r6
 8006140:	f002 f971 	bl	8008426 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006144:	2104      	movs	r1, #4
 8006146:	4bf5      	ldr	r3, [pc, #980]	; (800651c <main+0x3f0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006148:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800614a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800614c:	2402      	movs	r4, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800614e:	430a      	orrs	r2, r1
 8006150:	62da      	str	r2, [r3, #44]	; 0x2c
 8006152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, EN_3V3SW_Pin|NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 8006154:	48f2      	ldr	r0, [pc, #968]	; (8006520 <main+0x3f4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006156:	400a      	ands	r2, r1
 8006158:	9205      	str	r2, [sp, #20]
 800615a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800615c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800615e:	317c      	adds	r1, #124	; 0x7c
 8006160:	430a      	orrs	r2, r1
 8006162:	62da      	str	r2, [r3, #44]	; 0x2c
 8006164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006166:	2700      	movs	r7, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006168:	400a      	ands	r2, r1
  HAL_GPIO_WritePin(GPIOB, EN_3V3SW_Pin|NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 800616a:	2185      	movs	r1, #133	; 0x85
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800616c:	9206      	str	r2, [sp, #24]
 800616e:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, EN_3V3SW_Pin|NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 8006172:	0109      	lsls	r1, r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006174:	432a      	orrs	r2, r5
 8006176:	62da      	str	r2, [r3, #44]	; 0x2c
 8006178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800617a:	402a      	ands	r2, r5
 800617c:	9207      	str	r2, [sp, #28]
 800617e:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006182:	4322      	orrs	r2, r4
 8006184:	62da      	str	r2, [r3, #44]	; 0x2c
 8006186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, EN_3V3SW_Pin|NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 8006188:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800618a:	4023      	ands	r3, r4
 800618c:	9308      	str	r3, [sp, #32]
 800618e:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, EN_3V3SW_Pin|NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 8006190:	f7fd fc30 	bl	80039f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BAT_M_EN_GPIO_Port, BAT_M_EN_Pin, GPIO_PIN_RESET);
 8006194:	2180      	movs	r1, #128	; 0x80
 8006196:	20a0      	movs	r0, #160	; 0xa0
 8006198:	2200      	movs	r2, #0
 800619a:	0089      	lsls	r1, r1, #2
 800619c:	05c0      	lsls	r0, r0, #23
 800619e:	f7fd fc29 	bl	80039f4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80061a2:	4be0      	ldr	r3, [pc, #896]	; (8006524 <main+0x3f8>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061a4:	0031      	movs	r1, r6
 80061a6:	48de      	ldr	r0, [pc, #888]	; (8006520 <main+0x3f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80061a8:	9428      	str	r4, [sp, #160]	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80061aa:	6073      	str	r3, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061ac:	60b5      	str	r5, [r6, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061ae:	f7fd fad9 	bl	8003764 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EN_3V3SW_Pin;
 80061b2:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(EN_3V3SW_GPIO_Port, &GPIO_InitStruct);
 80061b4:	0031      	movs	r1, r6
  GPIO_InitStruct.Pin = EN_3V3SW_Pin;
 80061b6:	011b      	lsls	r3, r3, #4
  HAL_GPIO_Init(EN_3V3SW_GPIO_Port, &GPIO_InitStruct);
 80061b8:	48d9      	ldr	r0, [pc, #868]	; (8006520 <main+0x3f4>)
  GPIO_InitStruct.Pin = EN_3V3SW_Pin;
 80061ba:	9328      	str	r3, [sp, #160]	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80061bc:	6075      	str	r5, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061be:	60b7      	str	r7, [r6, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061c0:	60f7      	str	r7, [r6, #12]
  HAL_GPIO_Init(EN_3V3SW_GPIO_Port, &GPIO_InitStruct);
 80061c2:	f7fd facf 	bl	8003764 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80061c6:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061c8:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	9328      	str	r3, [sp, #160]	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80061ce:	4bd5      	ldr	r3, [pc, #852]	; (8006524 <main+0x3f8>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061d0:	0031      	movs	r1, r6
 80061d2:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80061d4:	6073      	str	r3, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061d6:	60b5      	str	r5, [r6, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061d8:	f7fd fac4 	bl	8003764 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BAT_M_EN_Pin;
 80061dc:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(BAT_M_EN_GPIO_Port, &GPIO_InitStruct);
 80061de:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = BAT_M_EN_Pin;
 80061e0:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(BAT_M_EN_GPIO_Port, &GPIO_InitStruct);
 80061e2:	0031      	movs	r1, r6
 80061e4:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = BAT_M_EN_Pin;
 80061e6:	9328      	str	r3, [sp, #160]	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80061e8:	6075      	str	r5, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061ea:	60b7      	str	r7, [r6, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061ec:	60f7      	str	r7, [r6, #12]
  HAL_GPIO_Init(BAT_M_EN_GPIO_Port, &GPIO_InitStruct);
 80061ee:	f7fd fab9 	bl	8003764 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = WS_DIN_Pin;
 80061f2:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(WS_DIN_GPIO_Port, &GPIO_InitStruct);
 80061f4:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = WS_DIN_Pin;
 80061f6:	00db      	lsls	r3, r3, #3
  HAL_GPIO_Init(WS_DIN_GPIO_Port, &GPIO_InitStruct);
 80061f8:	0031      	movs	r1, r6
 80061fa:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = WS_DIN_Pin;
 80061fc:	9328      	str	r3, [sp, #160]	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80061fe:	6077      	str	r7, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006200:	60b7      	str	r7, [r6, #8]
  HAL_GPIO_Init(WS_DIN_GPIO_Port, &GPIO_InitStruct);
 8006202:	f7fd faaf 	bl	8003764 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = NRF24_CE_Pin|NRF24_CSN_Pin;
 8006206:	2350      	movs	r3, #80	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006208:	0031      	movs	r1, r6
 800620a:	48c5      	ldr	r0, [pc, #788]	; (8006520 <main+0x3f4>)
  GPIO_InitStruct.Pin = NRF24_CE_Pin|NRF24_CSN_Pin;
 800620c:	9328      	str	r3, [sp, #160]	; 0xa0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800620e:	60f4      	str	r4, [r6, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006210:	6075      	str	r5, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006212:	60b7      	str	r7, [r6, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006214:	f7fd faa6 	bl	8003764 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SI1147_INT_Pin;
 8006218:	2320      	movs	r3, #32
  HAL_GPIO_Init(SI1147_INT_GPIO_Port, &GPIO_InitStruct);
 800621a:	0031      	movs	r1, r6
 800621c:	48c0      	ldr	r0, [pc, #768]	; (8006520 <main+0x3f4>)
  GPIO_InitStruct.Pin = SI1147_INT_Pin;
 800621e:	9328      	str	r3, [sp, #160]	; 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006220:	6077      	str	r7, [r6, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006222:	60b5      	str	r5, [r6, #8]
  HAL_GPIO_Init(SI1147_INT_GPIO_Port, &GPIO_InitStruct);
 8006224:	f7fd fa9e 	bl	8003764 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 8006228:	003a      	movs	r2, r7
 800622a:	0029      	movs	r1, r5
 800622c:	2005      	movs	r0, #5
 800622e:	f7fd fa45 	bl	80036bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8006232:	2005      	movs	r0, #5
 8006234:	f7fd fa72 	bl	800371c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8006238:	003a      	movs	r2, r7
 800623a:	0029      	movs	r1, r5
 800623c:	2007      	movs	r0, #7
 800623e:	f7fd fa3d 	bl	80036bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8006242:	2007      	movs	r0, #7
 8006244:	f7fd fa6a 	bl	800371c <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8006248:	4cb7      	ldr	r4, [pc, #732]	; (8006528 <main+0x3fc>)
 800624a:	4bb8      	ldr	r3, [pc, #736]	; (800652c <main+0x400>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800624c:	0020      	movs	r0, r4
  hi2c1.Instance = I2C1;
 800624e:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8006250:	4bb7      	ldr	r3, [pc, #732]	; (8006530 <main+0x404>)
  hi2c1.Init.OwnAddress1 = 0;
 8006252:	60a7      	str	r7, [r4, #8]
  hi2c1.Init.Timing = 0x00000E14;
 8006254:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006256:	60e5      	str	r5, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006258:	6127      	str	r7, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800625a:	6167      	str	r7, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800625c:	61a7      	str	r7, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800625e:	61e7      	str	r7, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006260:	6227      	str	r7, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006262:	f7fd fcf5 	bl	8003c50 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006266:	0039      	movs	r1, r7
 8006268:	0020      	movs	r0, r4
 800626a:	f7fd fe8f 	bl	8003f8c <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800626e:	0039      	movs	r1, r7
 8006270:	0020      	movs	r0, r4
 8006272:	f7fd feb1 	bl	8003fd8 <HAL_I2CEx_ConfigDigitalFilter>
  RTC_TimeTypeDef sTime = {0};
 8006276:	2214      	movs	r2, #20
 8006278:	0039      	movs	r1, r7
 800627a:	a820      	add	r0, sp, #128	; 0x80
 800627c:	f002 f8d3 	bl	8008426 <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 8006280:	2228      	movs	r2, #40	; 0x28
 8006282:	0039      	movs	r1, r7
 8006284:	0030      	movs	r0, r6
  RTC_DateTypeDef sDate = {0};
 8006286:	9718      	str	r7, [sp, #96]	; 0x60
  RTC_AlarmTypeDef sAlarm = {0};
 8006288:	f002 f8cd 	bl	8008426 <memset>
  hrtc.Instance = RTC;
 800628c:	4ca9      	ldr	r4, [pc, #676]	; (8006534 <main+0x408>)
 800628e:	4baa      	ldr	r3, [pc, #680]	; (8006538 <main+0x40c>)
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8006290:	0020      	movs	r0, r4
  hrtc.Instance = RTC;
 8006292:	6023      	str	r3, [r4, #0]
  hrtc.Init.AsynchPrediv = 127;
 8006294:	237f      	movs	r3, #127	; 0x7f
 8006296:	60a3      	str	r3, [r4, #8]
  hrtc.Init.SynchPrediv = 255;
 8006298:	3380      	adds	r3, #128	; 0x80
 800629a:	60e3      	str	r3, [r4, #12]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800629c:	6067      	str	r7, [r4, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800629e:	6127      	str	r7, [r4, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80062a0:	6167      	str	r7, [r4, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80062a2:	61a7      	str	r7, [r4, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80062a4:	61e7      	str	r7, [r4, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80062a6:	f7fe fc4d 	bl	8004b44 <HAL_RTC_Init>
  sTime.Hours = 0;
 80062aa:	2278      	movs	r2, #120	; 0x78
 80062ac:	ab02      	add	r3, sp, #8
 80062ae:	189b      	adds	r3, r3, r2
 80062b0:	701f      	strb	r7, [r3, #0]
  sTime.Minutes = 0;
 80062b2:	1952      	adds	r2, r2, r5
 80062b4:	ab02      	add	r3, sp, #8
 80062b6:	189b      	adds	r3, r3, r2
 80062b8:	701f      	strb	r7, [r3, #0]
  sTime.Seconds = 0;
 80062ba:	1952      	adds	r2, r2, r5
 80062bc:	ab02      	add	r3, sp, #8
 80062be:	189b      	adds	r3, r3, r2
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80062c0:	a920      	add	r1, sp, #128	; 0x80
 80062c2:	003a      	movs	r2, r7
 80062c4:	0020      	movs	r0, r4
  sTime.Seconds = 0;
 80062c6:	701f      	strb	r7, [r3, #0]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80062c8:	9723      	str	r7, [sp, #140]	; 0x8c
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80062ca:	9724      	str	r7, [sp, #144]	; 0x90
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80062cc:	f7fe fca2 	bl	8004c14 <HAL_RTC_SetTime>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80062d0:	2258      	movs	r2, #88	; 0x58
 80062d2:	ab02      	add	r3, sp, #8
 80062d4:	189b      	adds	r3, r3, r2
 80062d6:	701d      	strb	r5, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80062d8:	1952      	adds	r2, r2, r5
 80062da:	ab02      	add	r3, sp, #8
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	701d      	strb	r5, [r3, #0]
  sDate.Date = 1;
 80062e0:	1952      	adds	r2, r2, r5
 80062e2:	ab02      	add	r3, sp, #8
 80062e4:	189b      	adds	r3, r3, r2
 80062e6:	701d      	strb	r5, [r3, #0]
  sDate.Year = 0;
 80062e8:	1952      	adds	r2, r2, r5
 80062ea:	ab02      	add	r3, sp, #8
 80062ec:	189b      	adds	r3, r3, r2
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80062ee:	a918      	add	r1, sp, #96	; 0x60
 80062f0:	003a      	movs	r2, r7
 80062f2:	0020      	movs	r0, r4
  sDate.Year = 0;
 80062f4:	701f      	strb	r7, [r3, #0]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80062f6:	f7fe fd0b 	bl	8004d10 <HAL_RTC_SetDate>
  sAlarm.AlarmDateWeekDay = 1;
 80062fa:	2399      	movs	r3, #153	; 0x99
 80062fc:	aa02      	add	r2, sp, #8
 80062fe:	189b      	adds	r3, r3, r2
 8006300:	77dd      	strb	r5, [r3, #31]
  sAlarm.Alarm = RTC_ALARM_A;
 8006302:	2380      	movs	r3, #128	; 0x80
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8006304:	003a      	movs	r2, r7
 8006306:	0031      	movs	r1, r6
  sAlarm.Alarm = RTC_ALARM_A;
 8006308:	005b      	lsls	r3, r3, #1
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800630a:	0020      	movs	r0, r4
  sAlarm.Alarm = RTC_ALARM_A;
 800630c:	6273      	str	r3, [r6, #36]	; 0x24
  sAlarm.AlarmTime.Hours = 0;
 800630e:	7037      	strb	r7, [r6, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8006310:	7077      	strb	r7, [r6, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8006312:	70b7      	strb	r7, [r6, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8006314:	6077      	str	r7, [r6, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8006316:	60f7      	str	r7, [r6, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8006318:	6137      	str	r7, [r6, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800631a:	6177      	str	r7, [r6, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800631c:	61b7      	str	r7, [r6, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800631e:	61f7      	str	r7, [r6, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8006320:	f7fe fd62 	bl	8004de8 <HAL_RTC_SetAlarm_IT>
  hspi1.Instance = SPI1;
 8006324:	4885      	ldr	r0, [pc, #532]	; (800653c <main+0x410>)
 8006326:	4b86      	ldr	r3, [pc, #536]	; (8006540 <main+0x414>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8006328:	6087      	str	r7, [r0, #8]
  hspi1.Instance = SPI1;
 800632a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800632c:	2382      	movs	r3, #130	; 0x82
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	6043      	str	r3, [r0, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006332:	33fc      	adds	r3, #252	; 0xfc
 8006334:	6183      	str	r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8006336:	3bfa      	subs	r3, #250	; 0xfa
 8006338:	3bff      	subs	r3, #255	; 0xff
 800633a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800633c:	60c7      	str	r7, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800633e:	6107      	str	r7, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006340:	6147      	str	r7, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006342:	61c7      	str	r7, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006344:	6207      	str	r7, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006346:	6247      	str	r7, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006348:	6287      	str	r7, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800634a:	f7fe fef9 	bl	8005140 <HAL_SPI_Init>
  huart2.Instance = USART2;
 800634e:	487d      	ldr	r0, [pc, #500]	; (8006544 <main+0x418>)
 8006350:	4b7d      	ldr	r3, [pc, #500]	; (8006548 <main+0x41c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006352:	6087      	str	r7, [r0, #8]
  huart2.Instance = USART2;
 8006354:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8006356:	23e1      	movs	r3, #225	; 0xe1
 8006358:	025b      	lsls	r3, r3, #9
 800635a:	6043      	str	r3, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800635c:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800635e:	60c7      	str	r7, [r0, #12]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006360:	6143      	str	r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006362:	6107      	str	r7, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006364:	6187      	str	r7, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006366:	61c7      	str	r7, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006368:	6207      	str	r7, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800636a:	6247      	str	r7, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800636c:	f7ff fc3a 	bl	8005be4 <HAL_UART_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8006370:	2208      	movs	r2, #8
 8006372:	0039      	movs	r1, r7
 8006374:	0030      	movs	r0, r6
 8006376:	f002 f856 	bl	8008426 <memset>
  hadc.Instance = ADC1;
 800637a:	4c74      	ldr	r4, [pc, #464]	; (800654c <main+0x420>)
 800637c:	4b74      	ldr	r3, [pc, #464]	; (8006550 <main+0x424>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800637e:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8006380:	6023      	str	r3, [r4, #0]
  hadc.Init.Oversample.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8006382:	230c      	movs	r3, #12
 8006384:	6423      	str	r3, [r4, #64]	; 0x40
  hadc.Init.Oversample.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8006386:	3374      	adds	r3, #116	; 0x74
 8006388:	6463      	str	r3, [r4, #68]	; 0x44
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 800638a:	2390      	movs	r3, #144	; 0x90
 800638c:	039b      	lsls	r3, r3, #14
 800638e:	6063      	str	r3, [r4, #4]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8006390:	2303      	movs	r3, #3
 8006392:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc.Init.ContinuousConvMode = DISABLE;
 8006394:	1963      	adds	r3, r4, r5
 8006396:	77df      	strb	r7, [r3, #31]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8006398:	1ca3      	adds	r3, r4, #2
 800639a:	77df      	strb	r7, [r3, #31]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800639c:	23c2      	movs	r3, #194	; 0xc2
 800639e:	33ff      	adds	r3, #255	; 0xff
 80063a0:	6263      	str	r3, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80063a2:	0023      	movs	r3, r4
 80063a4:	332c      	adds	r3, #44	; 0x2c
 80063a6:	701f      	strb	r7, [r3, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80063a8:	2304      	movs	r3, #4
  hadc.Init.OversamplingMode = ENABLE;
 80063aa:	63e5      	str	r5, [r4, #60]	; 0x3c
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80063ac:	6163      	str	r3, [r4, #20]
  hadc.Init.Oversample.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80063ae:	64a7      	str	r7, [r4, #72]	; 0x48
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80063b0:	60a7      	str	r7, [r4, #8]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80063b2:	6125      	str	r5, [r4, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80063b4:	60e7      	str	r7, [r4, #12]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80063b6:	62a7      	str	r7, [r4, #40]	; 0x28
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80063b8:	6327      	str	r7, [r4, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80063ba:	61a7      	str	r7, [r4, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80063bc:	6367      	str	r7, [r4, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80063be:	61e7      	str	r7, [r4, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80063c0:	f7fc feee 	bl	80031a0 <HAL_ADC_Init>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80063c4:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063c6:	0031      	movs	r1, r6
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80063c8:	015b      	lsls	r3, r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063ca:	0020      	movs	r0, r4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80063cc:	6073      	str	r3, [r6, #4]
  sConfig.Channel = ADC_CHANNEL_0;
 80063ce:	9528      	str	r5, [sp, #160]	; 0xa0
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063d0:	f7fd f8be 	bl	8003550 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_1;
 80063d4:	4b5f      	ldr	r3, [pc, #380]	; (8006554 <main+0x428>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063d6:	0031      	movs	r1, r6
 80063d8:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 80063da:	9328      	str	r3, [sp, #160]	; 0xa0
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063dc:	f7fd f8b8 	bl	8003550 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_4;
 80063e0:	4b5d      	ldr	r3, [pc, #372]	; (8006558 <main+0x42c>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063e2:	0031      	movs	r1, r6
 80063e4:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 80063e6:	9328      	str	r3, [sp, #160]	; 0xa0
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80063e8:	f7fd f8b2 	bl	8003550 <HAL_ADC_ConfigChannel>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063ec:	2208      	movs	r2, #8
 80063ee:	0039      	movs	r1, r7
 80063f0:	0030      	movs	r0, r6
 80063f2:	f002 f818 	bl	8008426 <memset>
  htim6.Instance = TIM6;
 80063f6:	4c59      	ldr	r4, [pc, #356]	; (800655c <main+0x430>)
 80063f8:	4b59      	ldr	r3, [pc, #356]	; (8006560 <main+0x434>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80063fa:	0020      	movs	r0, r4
  htim6.Instance = TIM6;
 80063fc:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 60;
 80063fe:	233c      	movs	r3, #60	; 0x3c
 8006400:	6063      	str	r3, [r4, #4]
  htim6.Init.Period = 65535;
 8006402:	4b58      	ldr	r3, [pc, #352]	; (8006564 <main+0x438>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006404:	60a7      	str	r7, [r4, #8]
  htim6.Init.Period = 65535;
 8006406:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006408:	6167      	str	r7, [r4, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800640a:	f7ff f97b 	bl	8005704 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800640e:	0031      	movs	r1, r6
 8006410:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006412:	9728      	str	r7, [sp, #160]	; 0xa0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006414:	6077      	str	r7, [r6, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006416:	f7ff f9b7 	bl	8005788 <HAL_TIMEx_MasterConfigSynchronization>
  glassLCD_Begin();
 800641a:	f001 fd9d 	bl	8007f58 <glassLCD_Begin>
  glassLCD_WriteData((char*) lcdTest);
 800641e:	4852      	ldr	r0, [pc, #328]	; (8006568 <main+0x43c>)
 8006420:	f001 fd4c 	bl	8007ebc <glassLCD_WriteData>
  glassLCD_SetDot(0b11111111);
 8006424:	20ff      	movs	r0, #255	; 0xff
 8006426:	f001 fd65 	bl	8007ef4 <glassLCD_SetDot>
  glassLCD_WriteArrow(0b11111111);
 800642a:	20ff      	movs	r0, #255	; 0xff
 800642c:	f001 fd68 	bl	8007f00 <glassLCD_WriteArrow>
  glassLCD_Update();
 8006430:	f001 fcf4 	bl	8007e1c <glassLCD_Update>
  HAL_Delay(2000);
 8006434:	20fa      	movs	r0, #250	; 0xfa
 8006436:	00c0      	lsls	r0, r0, #3
 8006438:	f7fc fde4 	bl	8003004 <HAL_Delay>
  getADC(ADC_CHANNEL_0);
 800643c:	0028      	movs	r0, r5
 800643e:	f7ff fc65 	bl	8005d0c <getADC>
  getADC(ADC_CHANNEL_1);
 8006442:	4844      	ldr	r0, [pc, #272]	; (8006554 <main+0x428>)
 8006444:	f7ff fc62 	bl	8005d0c <getADC>
  getADC(ADC_CHANNEL_4);
 8006448:	4843      	ldr	r0, [pc, #268]	; (8006558 <main+0x42c>)
 800644a:	f7ff fc5f 	bl	8005d0c <getADC>
  if (!BMP180_Init()) writeError(BMP180_ERROR, DEEP_SLEEP);
 800644e:	f000 fd07 	bl	8006e60 <BMP180_Init>
 8006452:	42b8      	cmp	r0, r7
 8006454:	d103      	bne.n	800645e <main+0x332>
 8006456:	0029      	movs	r1, r5
 8006458:	0028      	movs	r0, r5
 800645a:	f7ff fc41 	bl	8005ce0 <writeError>
  if (!SHT21_Init()) writeError(SHT21_ERROR, DEEP_SLEEP);
 800645e:	f001 fb0d 	bl	8007a7c <SHT21_Init>
 8006462:	2800      	cmp	r0, #0
 8006464:	d103      	bne.n	800646e <main+0x342>
 8006466:	2101      	movs	r1, #1
 8006468:	3002      	adds	r0, #2
 800646a:	f7ff fc39 	bl	8005ce0 <writeError>
  if (!Si1147_Init()) writeError(SI1147_ERROR, DEEP_SLEEP);
 800646e:	f001 fbe3 	bl	8007c38 <Si1147_Init>
 8006472:	2800      	cmp	r0, #0
 8006474:	d103      	bne.n	800647e <main+0x352>
 8006476:	2101      	movs	r1, #1
 8006478:	3003      	adds	r0, #3
 800647a:	f7ff fc31 	bl	8005ce0 <writeError>
  RF24_init(NRF24_CE_GPIO_Port, NRF24_CE_Pin, NRF24_CSN_GPIO_Port, NRF24_CSN_Pin);
 800647e:	4a28      	ldr	r2, [pc, #160]	; (8006520 <main+0x3f4>)
 8006480:	2340      	movs	r3, #64	; 0x40
 8006482:	2110      	movs	r1, #16
 8006484:	0010      	movs	r0, r2
 8006486:	f001 f88d 	bl	80075a4 <RF24_init>
  if (!RF24_begin()) writeError(NRF24_ERROR, DEEP_SLEEP);
 800648a:	f001 fa8d 	bl	80079a8 <RF24_begin>
 800648e:	2800      	cmp	r0, #0
 8006490:	d103      	bne.n	800649a <main+0x36e>
 8006492:	2101      	movs	r1, #1
 8006494:	3004      	adds	r0, #4
 8006496:	f7ff fc23 	bl	8005ce0 <writeError>
  Si1147_SetUV();
 800649a:	f001 fc0f 	bl	8007cbc <Si1147_SetUV>
  RTC_SetTime(1609459200);
 800649e:	4833      	ldr	r0, [pc, #204]	; (800656c <main+0x440>)
 80064a0:	f001 fda6 	bl	8007ff0 <RTC_SetTime>
  communication_Setup();
 80064a4:	f001 fc84 	bl	8007db0 <communication_Setup>
  uint8_t rxBuffer[32] = {0};
 80064a8:	2220      	movs	r2, #32
 80064aa:	2100      	movs	r1, #0
 80064ac:	a818      	add	r0, sp, #96	; 0x60
 80064ae:	f001 ffba 	bl	8008426 <memset>
 80064b2:	27b4      	movs	r7, #180	; 0xb4
    if (communication_Transmit(&syncStruct, sizeof(syncStruct), rxBuffer))
 80064b4:	4c2e      	ldr	r4, [pc, #184]	; (8006570 <main+0x444>)
 80064b6:	aa18      	add	r2, sp, #96	; 0x60
 80064b8:	2110      	movs	r1, #16
 80064ba:	0020      	movs	r0, r4
 80064bc:	f001 fc98 	bl	8007df0 <communication_Transmit>
 80064c0:	1e05      	subs	r5, r0, #0
 80064c2:	d00d      	beq.n	80064e0 <main+0x3b4>
      if (rxBuffer[0] == SYNC_HEADER)
 80064c4:	2258      	movs	r2, #88	; 0x58
 80064c6:	ab02      	add	r3, sp, #8
 80064c8:	189b      	adds	r3, r3, r2
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	2500      	movs	r5, #0
 80064ce:	2b35      	cmp	r3, #53	; 0x35
 80064d0:	d106      	bne.n	80064e0 <main+0x3b4>
        memcpy(&syncStruct, rxBuffer, sizeof(syncStruct));
 80064d2:	0023      	movs	r3, r4
 80064d4:	aa18      	add	r2, sp, #96	; 0x60
 80064d6:	ca23      	ldmia	r2!, {r0, r1, r5}
 80064d8:	c323      	stmia	r3!, {r0, r1, r5}
        syncSuccess = 1;
 80064da:	2501      	movs	r5, #1
        memcpy(&syncStruct, rxBuffer, sizeof(syncStruct));
 80064dc:	6812      	ldr	r2, [r2, #0]
 80064de:	601a      	str	r2, [r3, #0]
    sprintf(lcdTemp, "SYNC %3d", syncTimeout--);
 80064e0:	003a      	movs	r2, r7
 80064e2:	4924      	ldr	r1, [pc, #144]	; (8006574 <main+0x448>)
 80064e4:	0030      	movs	r0, r6
 80064e6:	f002 fab7 	bl	8008a58 <siprintf>
    glassLCD_WriteData(lcdTemp);
 80064ea:	0030      	movs	r0, r6
 80064ec:	f001 fce6 	bl	8007ebc <glassLCD_WriteData>
    glassLCD_Update();
 80064f0:	f001 fc94 	bl	8007e1c <glassLCD_Update>
    HAL_Delay(1000);
 80064f4:	20fa      	movs	r0, #250	; 0xfa
 80064f6:	0080      	lsls	r0, r0, #2
 80064f8:	f7fc fd84 	bl	8003004 <HAL_Delay>
  while (!syncSuccess && syncTimeout > 0)
 80064fc:	2d00      	cmp	r5, #0
 80064fe:	d102      	bne.n	8006506 <main+0x3da>
 8006500:	3f01      	subs	r7, #1
 8006502:	2f00      	cmp	r7, #0
 8006504:	d1d6      	bne.n	80064b4 <main+0x388>
  RF24_flush_rx();
 8006506:	f001 f829 	bl	800755c <RF24_flush_rx>
  RF24_flush_tx();
 800650a:	f001 f833 	bl	8007574 <RF24_flush_tx>
  RF24_powerDown();
 800650e:	f001 f8bf 	bl	8007690 <RF24_powerDown>
 8006512:	4f19      	ldr	r7, [pc, #100]	; (8006578 <main+0x44c>)
  if (syncSuccess)
 8006514:	2d00      	cmp	r5, #0
 8006516:	d100      	bne.n	800651a <main+0x3ee>
 8006518:	e0d7      	b.n	80066ca <main+0x59e>
 800651a:	e02f      	b.n	800657c <main+0x450>
 800651c:	40021000 	.word	0x40021000
 8006520:	50000400 	.word	0x50000400
 8006524:	10110000 	.word	0x10110000
 8006528:	20000380 	.word	0x20000380
 800652c:	40005400 	.word	0x40005400
 8006530:	00000e14 	.word	0x00000e14
 8006534:	20000460 	.word	0x20000460
 8006538:	40002800 	.word	0x40002800
 800653c:	200004d4 	.word	0x200004d4
 8006540:	40013000 	.word	0x40013000
 8006544:	20000538 	.word	0x20000538
 8006548:	40004400 	.word	0x40004400
 800654c:	200005bc 	.word	0x200005bc
 8006550:	40012400 	.word	0x40012400
 8006554:	04000002 	.word	0x04000002
 8006558:	10000010 	.word	0x10000010
 800655c:	20000484 	.word	0x20000484
 8006560:	40001000 	.word	0x40001000
 8006564:	0000ffff 	.word	0x0000ffff
 8006568:	0800b496 	.word	0x0800b496
 800656c:	5fee6600 	.word	0x5fee6600
 8006570:	20000008 	.word	0x20000008
 8006574:	0800b49f 	.word	0x0800b49f
 8006578:	200004c0 	.word	0x200004c0
    RTC_SetTime(syncStruct.myEpoch);
 800657c:	6860      	ldr	r0, [r4, #4]
 800657e:	f001 fd37 	bl	8007ff0 <RTC_SetTime>
    RTC_SetAlarmEpoch(syncStruct.sendEpoch, RTC_ALARMMASK_DATEWEEKDAY);
 8006582:	2180      	movs	r1, #128	; 0x80
 8006584:	68e0      	ldr	r0, [r4, #12]
 8006586:	0609      	lsls	r1, r1, #24
 8006588:	f001 fd6e 	bl	8008068 <RTC_SetAlarmEpoch>
    sendInterval = syncStruct.sendEpoch - syncStruct.myEpoch;
 800658c:	6862      	ldr	r2, [r4, #4]
 800658e:	68e3      	ldr	r3, [r4, #12]
    glassLCD_WriteData("SYNC OK");
 8006590:	48de      	ldr	r0, [pc, #888]	; (800690c <main+0x7e0>)
    sendInterval = syncStruct.sendEpoch - syncStruct.myEpoch;
 8006592:	1a9b      	subs	r3, r3, r2
    firstTimeSync = 1;
 8006594:	2201      	movs	r2, #1
    sendInterval = syncStruct.sendEpoch - syncStruct.myEpoch;
 8006596:	603b      	str	r3, [r7, #0]
    firstTimeSync = 1;
 8006598:	4bdd      	ldr	r3, [pc, #884]	; (8006910 <main+0x7e4>)
 800659a:	701a      	strb	r2, [r3, #0]
    glassLCD_WriteData("SYNC OK");
 800659c:	f001 fc8e 	bl	8007ebc <glassLCD_WriteData>
    glassLCD_Update();
 80065a0:	f001 fc3c 	bl	8007e1c <glassLCD_Update>
    HAL_Delay(1000);
 80065a4:	20fa      	movs	r0, #250	; 0xfa
 80065a6:	0080      	lsls	r0, r0, #2
 80065a8:	f7fc fd2c 	bl	8003004 <HAL_Delay>
    hTime = RTC_EpochToHuman(syncStruct.myEpoch);
 80065ac:	6861      	ldr	r1, [r4, #4]
 80065ae:	0030      	movs	r0, r6
 80065b0:	f001 fd06 	bl	8007fc0 <RTC_EpochToHuman>
    sprintf(lcdTemp, " %2d%02d%02d", hTime.tm_hour, hTime.tm_min, hTime.tm_sec);
 80065b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065b6:	49d7      	ldr	r1, [pc, #860]	; (8006914 <main+0x7e8>)
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	6873      	ldr	r3, [r6, #4]
 80065bc:	68b2      	ldr	r2, [r6, #8]
 80065be:	48d6      	ldr	r0, [pc, #856]	; (8006918 <main+0x7ec>)
 80065c0:	f002 fa4a 	bl	8008a58 <siprintf>
    glassLCD_WriteData(lcdTemp);
 80065c4:	48d4      	ldr	r0, [pc, #848]	; (8006918 <main+0x7ec>)
 80065c6:	f001 fc79 	bl	8007ebc <glassLCD_WriteData>
    glassLCD_SetDot(0b00101000);
 80065ca:	2028      	movs	r0, #40	; 0x28
 80065cc:	f001 fc92 	bl	8007ef4 <glassLCD_SetDot>
    glassLCD_Update();
 80065d0:	f001 fc24 	bl	8007e1c <glassLCD_Update>
    HAL_Delay(1000);
 80065d4:	20fa      	movs	r0, #250	; 0xfa
    HAL_Delay(1000);
 80065d6:	27fa      	movs	r7, #250	; 0xfa
    HAL_Delay(1000);
 80065d8:	0080      	lsls	r0, r0, #2
 80065da:	f7fc fd13 	bl	8003004 <HAL_Delay>
        syncSuccess = 1;
 80065de:	2405      	movs	r4, #5
    HAL_Delay(1000);
 80065e0:	00bf      	lsls	r7, r7, #2
    sprintf(lcdTemp, "D CAL %d", 5 - i);
 80065e2:	0022      	movs	r2, r4
 80065e4:	49cd      	ldr	r1, [pc, #820]	; (800691c <main+0x7f0>)
 80065e6:	48cc      	ldr	r0, [pc, #816]	; (8006918 <main+0x7ec>)
 80065e8:	f002 fa36 	bl	8008a58 <siprintf>
    glassLCD_WriteData(lcdTemp);
 80065ec:	48ca      	ldr	r0, [pc, #808]	; (8006918 <main+0x7ec>)
 80065ee:	f001 fc65 	bl	8007ebc <glassLCD_WriteData>
    glassLCD_Update();
 80065f2:	f001 fc13 	bl	8007e1c <glassLCD_Update>
    windDirCalibration += getWindDir(ADC_CHANNEL_1, 0);
 80065f6:	2100      	movs	r1, #0
 80065f8:	48c9      	ldr	r0, [pc, #804]	; (8006920 <main+0x7f4>)
 80065fa:	f7ff fcb9 	bl	8005f70 <getWindDir>
 80065fe:	4dc9      	ldr	r5, [pc, #804]	; (8006924 <main+0x7f8>)
 8006600:	3c01      	subs	r4, #1
 8006602:	882b      	ldrh	r3, [r5, #0]
 8006604:	1818      	adds	r0, r3, r0
 8006606:	8028      	strh	r0, [r5, #0]
    HAL_Delay(1000);
 8006608:	0038      	movs	r0, r7
 800660a:	f7fc fcfb 	bl	8003004 <HAL_Delay>
  for (int i = 0; i < 5; i++)
 800660e:	2c00      	cmp	r4, #0
 8006610:	d1e7      	bne.n	80065e2 <main+0x4b6>
  windDirCalibration /= 5;
 8006612:	2300      	movs	r3, #0
 8006614:	5ee8      	ldrsh	r0, [r5, r3]
 8006616:	2105      	movs	r1, #5
 8006618:	f7f9 fe26 	bl	8000268 <__divsi3>
  readWeatherData(&currentWeatherData, ALL_MEASUREMENTS);
 800661c:	49c2      	ldr	r1, [pc, #776]	; (8006928 <main+0x7fc>)
  windDirCalibration /= 5;
 800661e:	8028      	strh	r0, [r5, #0]
  readWeatherData(&currentWeatherData, ALL_MEASUREMENTS);
 8006620:	48c2      	ldr	r0, [pc, #776]	; (800692c <main+0x800>)
 8006622:	f7ff fd17 	bl	8006054 <readWeatherData>
  uint8_t k = 0;
 8006626:	9402      	str	r4, [sp, #8]
    if (k == 0)
 8006628:	9b02      	ldr	r3, [sp, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d15f      	bne.n	80066ee <main+0x5c2>
      int16_t t = round(currentWeatherData.tempSHT * 10);
 800662e:	4cbf      	ldr	r4, [pc, #764]	; (800692c <main+0x800>)
 8006630:	49bf      	ldr	r1, [pc, #764]	; (8006930 <main+0x804>)
 8006632:	68a0      	ldr	r0, [r4, #8]
 8006634:	f7fa facc 	bl	8000bd0 <__aeabi_fmul>
 8006638:	f7fc fb94 	bl	8002d64 <__aeabi_f2d>
 800663c:	f003 fe2a 	bl	800a294 <round>
 8006640:	f7fc fae2 	bl	8002c08 <__aeabi_d2iz>
      int16_t h = round(currentWeatherData.humidity * ((currentWeatherData.humidity >= 100) ? 1 : 10));
 8006644:	6924      	ldr	r4, [r4, #16]
      int16_t t = round(currentWeatherData.tempSHT * 10);
 8006646:	b207      	sxth	r7, r0
      int16_t h = round(currentWeatherData.humidity * ((currentWeatherData.humidity >= 100) ? 1 : 10));
 8006648:	49ba      	ldr	r1, [pc, #744]	; (8006934 <main+0x808>)
 800664a:	1c20      	adds	r0, r4, #0
 800664c:	f7f9 ff66 	bl	800051c <__aeabi_fcmpge>
 8006650:	2800      	cmp	r0, #0
 8006652:	d149      	bne.n	80066e8 <main+0x5bc>
 8006654:	48b6      	ldr	r0, [pc, #728]	; (8006930 <main+0x804>)
 8006656:	1c21      	adds	r1, r4, #0
 8006658:	f7fa faba 	bl	8000bd0 <__aeabi_fmul>
 800665c:	f7fc fb82 	bl	8002d64 <__aeabi_f2d>
 8006660:	f003 fe18 	bl	800a294 <round>
 8006664:	f7fc fad0 	bl	8002c08 <__aeabi_d2iz>
      sprintf(lcdTemp, "%3d%01d %2d%01d", t / 10, abs(t % 10), abs(h / 10), abs(h % 10));
 8006668:	210a      	movs	r1, #10
      int16_t h = round(currentWeatherData.humidity * ((currentWeatherData.humidity >= 100) ? 1 : 10));
 800666a:	b205      	sxth	r5, r0
      sprintf(lcdTemp, "%3d%01d %2d%01d", t / 10, abs(t % 10), abs(h / 10), abs(h % 10));
 800666c:	0038      	movs	r0, r7
 800666e:	f7f9 fee1 	bl	8000434 <__aeabi_idivmod>
 8006672:	b20c      	sxth	r4, r1
 8006674:	17e3      	asrs	r3, r4, #31
 8006676:	18e4      	adds	r4, r4, r3
 8006678:	210a      	movs	r1, #10
 800667a:	0038      	movs	r0, r7
 800667c:	405c      	eors	r4, r3
 800667e:	f7f9 fdf3 	bl	8000268 <__divsi3>
 8006682:	210a      	movs	r1, #10
 8006684:	b207      	sxth	r7, r0
 8006686:	0028      	movs	r0, r5
 8006688:	f7f9 fed4 	bl	8000434 <__aeabi_idivmod>
 800668c:	b209      	sxth	r1, r1
 800668e:	17cb      	asrs	r3, r1, #31
 8006690:	18c9      	adds	r1, r1, r3
 8006692:	4059      	eors	r1, r3
 8006694:	9101      	str	r1, [sp, #4]
 8006696:	0028      	movs	r0, r5
 8006698:	210a      	movs	r1, #10
 800669a:	f7f9 fde5 	bl	8000268 <__divsi3>
 800669e:	b200      	sxth	r0, r0
 80066a0:	17c3      	asrs	r3, r0, #31
 80066a2:	18c0      	adds	r0, r0, r3
 80066a4:	4058      	eors	r0, r3
 80066a6:	9000      	str	r0, [sp, #0]
 80066a8:	0023      	movs	r3, r4
 80066aa:	003a      	movs	r2, r7
 80066ac:	49a2      	ldr	r1, [pc, #648]	; (8006938 <main+0x80c>)
 80066ae:	489a      	ldr	r0, [pc, #616]	; (8006918 <main+0x7ec>)
 80066b0:	f002 f9d2 	bl	8008a58 <siprintf>
      lcdDot = (currentWeatherData.humidity >= 100) ? 0b00100000 : 0b00100010;
 80066b4:	4b9d      	ldr	r3, [pc, #628]	; (800692c <main+0x800>)
 80066b6:	499f      	ldr	r1, [pc, #636]	; (8006934 <main+0x808>)
 80066b8:	6918      	ldr	r0, [r3, #16]
 80066ba:	f7f9 ff2f 	bl	800051c <__aeabi_fcmpge>
 80066be:	2520      	movs	r5, #32
 80066c0:	2800      	cmp	r0, #0
 80066c2:	d100      	bne.n	80066c6 <main+0x59a>
 80066c4:	3502      	adds	r5, #2
      lcdDot = 0b00010000;
 80066c6:	2780      	movs	r7, #128	; 0x80
 80066c8:	e032      	b.n	8006730 <main+0x604>
    sendInterval = 600;
 80066ca:	2396      	movs	r3, #150	; 0x96
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	603b      	str	r3, [r7, #0]
    RTC_SetAlarmEpoch(RTC_GetTime() + sendInterval, RTC_ALARMMASK_DATEWEEKDAY);
 80066d0:	f001 fc4c 	bl	8007f6c <RTC_GetTime>
 80066d4:	2180      	movs	r1, #128	; 0x80
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	0609      	lsls	r1, r1, #24
 80066da:	18c0      	adds	r0, r0, r3
 80066dc:	f001 fcc4 	bl	8008068 <RTC_SetAlarmEpoch>
    glassLCD_WriteData("NO SYNC");
 80066e0:	4896      	ldr	r0, [pc, #600]	; (800693c <main+0x810>)
 80066e2:	f001 fbeb 	bl	8007ebc <glassLCD_WriteData>
 80066e6:	e773      	b.n	80065d0 <main+0x4a4>
      int16_t h = round(currentWeatherData.humidity * ((currentWeatherData.humidity >= 100) ? 1 : 10));
 80066e8:	20fe      	movs	r0, #254	; 0xfe
 80066ea:	0580      	lsls	r0, r0, #22
 80066ec:	e7b3      	b.n	8006656 <main+0x52a>
    if (k == 1)
 80066ee:	9b02      	ldr	r3, [sp, #8]
 80066f0:	4c89      	ldr	r4, [pc, #548]	; (8006918 <main+0x7ec>)
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d168      	bne.n	80067c8 <main+0x69c>
      uint16_t p = round(currentWeatherData.pressure * 10);
 80066f6:	4b8d      	ldr	r3, [pc, #564]	; (800692c <main+0x800>)
 80066f8:	498d      	ldr	r1, [pc, #564]	; (8006930 <main+0x804>)
 80066fa:	6958      	ldr	r0, [r3, #20]
 80066fc:	f7fa fa68 	bl	8000bd0 <__aeabi_fmul>
 8006700:	f7fc fb30 	bl	8002d64 <__aeabi_f2d>
 8006704:	f003 fdc6 	bl	800a294 <round>
 8006708:	f7f9 ff4a 	bl	80005a0 <__aeabi_d2uiz>
 800670c:	b285      	uxth	r5, r0
      sprintf(lcdTemp, "%4d%1d", abs(p / 10), abs(p % 10));
 800670e:	0028      	movs	r0, r5
 8006710:	210a      	movs	r1, #10
 8006712:	f7f9 fda5 	bl	8000260 <__aeabi_uidivmod>
 8006716:	0028      	movs	r0, r5
 8006718:	b28f      	uxth	r7, r1
 800671a:	210a      	movs	r1, #10
 800671c:	f7f9 fd1a 	bl	8000154 <__udivsi3>
 8006720:	003b      	movs	r3, r7
 8006722:	b282      	uxth	r2, r0
 8006724:	4986      	ldr	r1, [pc, #536]	; (8006940 <main+0x814>)
 8006726:	0020      	movs	r0, r4
 8006728:	f002 f996 	bl	8008a58 <siprintf>
      lcdArrow = 0b01000000;
 800672c:	2740      	movs	r7, #64	; 0x40
      lcdDot = 0b00010000;
 800672e:	2510      	movs	r5, #16
    glassLCD_WriteData(lcdTemp);
 8006730:	4879      	ldr	r0, [pc, #484]	; (8006918 <main+0x7ec>)
 8006732:	f001 fbc3 	bl	8007ebc <glassLCD_WriteData>
    glassLCD_SetDot(lcdDot);
 8006736:	0028      	movs	r0, r5
 8006738:	f001 fbdc 	bl	8007ef4 <glassLCD_SetDot>
    glassLCD_WriteArrow(lcdArrow);
 800673c:	0038      	movs	r0, r7
 800673e:	f001 fbdf 	bl	8007f00 <glassLCD_WriteArrow>
    glassLCD_Update();
 8006742:	f001 fb6b 	bl	8007e1c <glassLCD_Update>
    Sleep_LightSleep();
 8006746:	f001 fcc7 	bl	80080d8 <Sleep_LightSleep>
    if (alarmInterruptFlag == 1)
 800674a:	4b7e      	ldr	r3, [pc, #504]	; (8006944 <main+0x818>)
 800674c:	781a      	ldrb	r2, [r3, #0]
 800674e:	2a01      	cmp	r2, #1
 8006750:	d11a      	bne.n	8006788 <main+0x65c>
      alarmInterruptFlag = 0;
 8006752:	2500      	movs	r5, #0
      readWeatherData(&weatherData, ALL_MEASUREMENTS);
 8006754:	4c7c      	ldr	r4, [pc, #496]	; (8006948 <main+0x81c>)
 8006756:	4974      	ldr	r1, [pc, #464]	; (8006928 <main+0x7fc>)
 8006758:	0020      	movs	r0, r4
      alarmInterruptFlag = 0;
 800675a:	701d      	strb	r5, [r3, #0]
      readWeatherData(&weatherData, ALL_MEASUREMENTS);
 800675c:	f7ff fc7a 	bl	8006054 <readWeatherData>
      currentWeatherData = weatherData;
 8006760:	2240      	movs	r2, #64	; 0x40
 8006762:	0021      	movs	r1, r4
 8006764:	4871      	ldr	r0, [pc, #452]	; (800692c <main+0x800>)
 8006766:	f001 fe55 	bl	8008414 <memcpy>
      if (firstTimeSync)
 800676a:	4b69      	ldr	r3, [pc, #420]	; (8006910 <main+0x7e4>)
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	42ab      	cmp	r3, r5
 8006770:	d000      	beq.n	8006774 <main+0x648>
 8006772:	e12e      	b.n	80069d2 <main+0x8a6>
        RTC_SetAlarmEpoch(RTC_GetTime() + sendInterval - 25,
 8006774:	f001 fbfa 	bl	8007f6c <RTC_GetTime>
 8006778:	2180      	movs	r1, #128	; 0x80
 800677a:	4b74      	ldr	r3, [pc, #464]	; (800694c <main+0x820>)
 800677c:	0609      	lsls	r1, r1, #24
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3b19      	subs	r3, #25
 8006782:	1818      	adds	r0, r3, r0
 8006784:	f001 fc70 	bl	8008068 <RTC_SetAlarmEpoch>
    if (interruptButton & GPIO_PIN_8)
 8006788:	4c71      	ldr	r4, [pc, #452]	; (8006950 <main+0x824>)
 800678a:	6823      	ldr	r3, [r4, #0]
 800678c:	05db      	lsls	r3, r3, #23
 800678e:	d50b      	bpl.n	80067a8 <main+0x67c>
      interruptButton &= ~(GPIO_PIN_8);
 8006790:	6823      	ldr	r3, [r4, #0]
 8006792:	4a70      	ldr	r2, [pc, #448]	; (8006954 <main+0x828>)
      k++;
 8006794:	9802      	ldr	r0, [sp, #8]
      interruptButton &= ~(GPIO_PIN_8);
 8006796:	4013      	ands	r3, r2
      k++;
 8006798:	3001      	adds	r0, #1
      interruptButton &= ~(GPIO_PIN_8);
 800679a:	6023      	str	r3, [r4, #0]
      k++;
 800679c:	b2c0      	uxtb	r0, r0
      k = k % 7;
 800679e:	2107      	movs	r1, #7
 80067a0:	f7f9 fd5e 	bl	8000260 <__aeabi_uidivmod>
 80067a4:	b2cb      	uxtb	r3, r1
 80067a6:	9302      	str	r3, [sp, #8]
    if (interruptButton & GPIO_PIN_1)
 80067a8:	2202      	movs	r2, #2
 80067aa:	6823      	ldr	r3, [r4, #0]
 80067ac:	4213      	tst	r3, r2
 80067ae:	d100      	bne.n	80067b2 <main+0x686>
 80067b0:	e73a      	b.n	8006628 <main+0x4fc>
      interruptButton &= ~(GPIO_PIN_1);
 80067b2:	6823      	ldr	r3, [r4, #0]
      readWeatherData(&currentWeatherData, measurementTable[k]);
 80067b4:	485d      	ldr	r0, [pc, #372]	; (800692c <main+0x800>)
      interruptButton &= ~(GPIO_PIN_1);
 80067b6:	4393      	bics	r3, r2
 80067b8:	6023      	str	r3, [r4, #0]
      readWeatherData(&currentWeatherData, measurementTable[k]);
 80067ba:	9b02      	ldr	r3, [sp, #8]
 80067bc:	005a      	lsls	r2, r3, #1
 80067be:	4b66      	ldr	r3, [pc, #408]	; (8006958 <main+0x82c>)
 80067c0:	5ad1      	ldrh	r1, [r2, r3]
 80067c2:	f7ff fc47 	bl	8006054 <readWeatherData>
 80067c6:	e72f      	b.n	8006628 <main+0x4fc>
    if (k == 2)
 80067c8:	9b02      	ldr	r3, [sp, #8]
 80067ca:	2b02      	cmp	r3, #2
 80067cc:	d126      	bne.n	800681c <main+0x6f0>
      int16_t uv = (currentWeatherData.uv * 10);
 80067ce:	4f57      	ldr	r7, [pc, #348]	; (800692c <main+0x800>)
 80067d0:	4957      	ldr	r1, [pc, #348]	; (8006930 <main+0x804>)
 80067d2:	6838      	ldr	r0, [r7, #0]
 80067d4:	f7fa f9fc 	bl	8000bd0 <__aeabi_fmul>
 80067d8:	f7fa fcb6 	bl	8001148 <__aeabi_f2iz>
 80067dc:	b205      	sxth	r5, r0
      sprintf(lcdTemp, "%2d%1d %4d", abs(uv / 10), abs(uv % 10), vis);
 80067de:	0028      	movs	r0, r5
 80067e0:	210a      	movs	r1, #10
 80067e2:	f7f9 fe27 	bl	8000434 <__aeabi_idivmod>
 80067e6:	b20b      	sxth	r3, r1
 80067e8:	17da      	asrs	r2, r3, #31
 80067ea:	189b      	adds	r3, r3, r2
 80067ec:	4053      	eors	r3, r2
 80067ee:	210a      	movs	r1, #10
 80067f0:	0028      	movs	r0, r5
 80067f2:	9303      	str	r3, [sp, #12]
 80067f4:	f7f9 fd38 	bl	8000268 <__divsi3>
 80067f8:	b205      	sxth	r5, r0
 80067fa:	17eb      	asrs	r3, r5, #31
      int16_t vis = currentWeatherData.light;
 80067fc:	69b8      	ldr	r0, [r7, #24]
      sprintf(lcdTemp, "%2d%1d %4d", abs(uv / 10), abs(uv % 10), vis);
 80067fe:	18ed      	adds	r5, r5, r3
 8006800:	405d      	eors	r5, r3
      int16_t vis = currentWeatherData.light;
 8006802:	f7fa fca1 	bl	8001148 <__aeabi_f2iz>
      sprintf(lcdTemp, "%2d%1d %4d", abs(uv / 10), abs(uv % 10), vis);
 8006806:	b200      	sxth	r0, r0
 8006808:	9000      	str	r0, [sp, #0]
 800680a:	002a      	movs	r2, r5
 800680c:	9b03      	ldr	r3, [sp, #12]
 800680e:	4953      	ldr	r1, [pc, #332]	; (800695c <main+0x830>)
 8006810:	0020      	movs	r0, r4
 8006812:	f002 f921 	bl	8008a58 <siprintf>
      lcdDot = 0b01000000;
 8006816:	2540      	movs	r5, #64	; 0x40
      lcdArrow = 0b00100000;
 8006818:	2720      	movs	r7, #32
 800681a:	e789      	b.n	8006730 <main+0x604>
    if (k == 3)
 800681c:	9b02      	ldr	r3, [sp, #8]
 800681e:	2b03      	cmp	r3, #3
 8006820:	d127      	bne.n	8006872 <main+0x746>
      int energyJ = round(currentWeatherData.solarJ * 10);
 8006822:	4f42      	ldr	r7, [pc, #264]	; (800692c <main+0x800>)
 8006824:	2200      	movs	r2, #0
 8006826:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006828:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800682a:	4b4d      	ldr	r3, [pc, #308]	; (8006960 <main+0x834>)
 800682c:	f7fb fc36 	bl	800209c <__aeabi_dmul>
 8006830:	f003 fd30 	bl	800a294 <round>
 8006834:	f7fc f9e8 	bl	8002c08 <__aeabi_d2iz>
      sprintf(lcdTemp, "%2d%1d %4d", abs(energyJ / 10), abs(energyJ % 10), (int) (currentWeatherData.solarW));
 8006838:	210a      	movs	r1, #10
      int energyJ = round(currentWeatherData.solarJ * 10);
 800683a:	0005      	movs	r5, r0
      sprintf(lcdTemp, "%2d%1d %4d", abs(energyJ / 10), abs(energyJ % 10), (int) (currentWeatherData.solarW));
 800683c:	f7f9 fdfa 	bl	8000434 <__aeabi_idivmod>
 8006840:	17ca      	asrs	r2, r1, #31
 8006842:	188b      	adds	r3, r1, r2
 8006844:	4053      	eors	r3, r2
 8006846:	210a      	movs	r1, #10
 8006848:	0028      	movs	r0, r5
 800684a:	9303      	str	r3, [sp, #12]
 800684c:	f7f9 fd0c 	bl	8000268 <__divsi3>
 8006850:	17c3      	asrs	r3, r0, #31
 8006852:	18c5      	adds	r5, r0, r3
 8006854:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006856:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006858:	405d      	eors	r5, r3
 800685a:	f7fc f9d5 	bl	8002c08 <__aeabi_d2iz>
 800685e:	002a      	movs	r2, r5
 8006860:	9000      	str	r0, [sp, #0]
 8006862:	9b03      	ldr	r3, [sp, #12]
 8006864:	493d      	ldr	r1, [pc, #244]	; (800695c <main+0x830>)
 8006866:	0020      	movs	r0, r4
 8006868:	f002 f8f6 	bl	8008a58 <siprintf>
      lcdArrow = 0b00010000;
 800686c:	2710      	movs	r7, #16
      lcdDot = 0b01000000;
 800686e:	2540      	movs	r5, #64	; 0x40
 8006870:	e75e      	b.n	8006730 <main+0x604>
    if (k == 4)
 8006872:	9b02      	ldr	r3, [sp, #8]
 8006874:	2b04      	cmp	r3, #4
 8006876:	d120      	bne.n	80068ba <main+0x78e>
      int wind = round(currentWeatherData.windSpeed * 10);
 8006878:	4b2c      	ldr	r3, [pc, #176]	; (800692c <main+0x800>)
 800687a:	492d      	ldr	r1, [pc, #180]	; (8006930 <main+0x804>)
 800687c:	69d8      	ldr	r0, [r3, #28]
 800687e:	f7fa f9a7 	bl	8000bd0 <__aeabi_fmul>
 8006882:	f7fc fa6f 	bl	8002d64 <__aeabi_f2d>
 8006886:	f003 fd05 	bl	800a294 <round>
 800688a:	f7fc f9bd 	bl	8002c08 <__aeabi_d2iz>
      sprintf(lcdTemp, "%3d%1d", abs(wind / 10), abs(wind % 10));
 800688e:	210a      	movs	r1, #10
      int wind = round(currentWeatherData.windSpeed * 10);
 8006890:	0007      	movs	r7, r0
      sprintf(lcdTemp, "%3d%1d", abs(wind / 10), abs(wind % 10));
 8006892:	f7f9 fdcf 	bl	8000434 <__aeabi_idivmod>
 8006896:	17cb      	asrs	r3, r1, #31
 8006898:	18cd      	adds	r5, r1, r3
 800689a:	0038      	movs	r0, r7
 800689c:	210a      	movs	r1, #10
 800689e:	405d      	eors	r5, r3
 80068a0:	f7f9 fce2 	bl	8000268 <__divsi3>
 80068a4:	17c3      	asrs	r3, r0, #31
 80068a6:	18c2      	adds	r2, r0, r3
 80068a8:	405a      	eors	r2, r3
 80068aa:	492e      	ldr	r1, [pc, #184]	; (8006964 <main+0x838>)
 80068ac:	002b      	movs	r3, r5
 80068ae:	0020      	movs	r0, r4
 80068b0:	f002 f8d2 	bl	8008a58 <siprintf>
      lcdArrow = 0b00001000;
 80068b4:	2708      	movs	r7, #8
      lcdDot = 0b00100000;
 80068b6:	2520      	movs	r5, #32
 80068b8:	e73a      	b.n	8006730 <main+0x604>
    uint8_t lcdArrow = 0;
 80068ba:	2500      	movs	r5, #0
    if (k == 5)
 80068bc:	9b02      	ldr	r3, [sp, #8]
    uint8_t lcdDot = 0;
 80068be:	002f      	movs	r7, r5
    if (k == 5)
 80068c0:	2b05      	cmp	r3, #5
 80068c2:	d15b      	bne.n	800697c <main+0x850>
      sprintf(lcdTemp, "%3s %3d", windStr[(int) ((currentWeatherData.windDir / 22.5) + 0.5) % 16], currentWeatherData.windDir);
 80068c4:	4b19      	ldr	r3, [pc, #100]	; (800692c <main+0x800>)
 80068c6:	2404      	movs	r4, #4
 80068c8:	5f1c      	ldrsh	r4, [r3, r4]
 80068ca:	0020      	movs	r0, r4
 80068cc:	f7fc f9d0 	bl	8002c70 <__aeabi_i2d>
 80068d0:	2200      	movs	r2, #0
 80068d2:	4b25      	ldr	r3, [pc, #148]	; (8006968 <main+0x83c>)
 80068d4:	f7fa ffae 	bl	8001834 <__aeabi_ddiv>
 80068d8:	4b24      	ldr	r3, [pc, #144]	; (800696c <main+0x840>)
 80068da:	2200      	movs	r2, #0
 80068dc:	f7fa fc9a 	bl	8001214 <__aeabi_dadd>
 80068e0:	f7fc f992 	bl	8002c08 <__aeabi_d2iz>
 80068e4:	4b22      	ldr	r3, [pc, #136]	; (8006970 <main+0x844>)
 80068e6:	4018      	ands	r0, r3
 80068e8:	42a8      	cmp	r0, r5
 80068ea:	da04      	bge.n	80068f6 <main+0x7ca>
 80068ec:	2310      	movs	r3, #16
 80068ee:	3801      	subs	r0, #1
 80068f0:	425b      	negs	r3, r3
 80068f2:	4318      	orrs	r0, r3
 80068f4:	3001      	adds	r0, #1
 80068f6:	4a1f      	ldr	r2, [pc, #124]	; (8006974 <main+0x848>)
 80068f8:	0080      	lsls	r0, r0, #2
 80068fa:	5882      	ldr	r2, [r0, r2]
 80068fc:	0023      	movs	r3, r4
 80068fe:	491e      	ldr	r1, [pc, #120]	; (8006978 <main+0x84c>)
 8006900:	4805      	ldr	r0, [pc, #20]	; (8006918 <main+0x7ec>)
 8006902:	f002 f8a9 	bl	8008a58 <siprintf>
      lcdArrow = 0b00000100;
 8006906:	2704      	movs	r7, #4
 8006908:	e712      	b.n	8006730 <main+0x604>
 800690a:	46c0      	nop			; (mov r8, r8)
 800690c:	0800b4a8 	.word	0x0800b4a8
 8006910:	200002ad 	.word	0x200002ad
 8006914:	0800b4b0 	.word	0x0800b4b0
 8006918:	20000369 	.word	0x20000369
 800691c:	0800b4c5 	.word	0x0800b4c5
 8006920:	04000002 	.word	0x04000002
 8006924:	200002b4 	.word	0x200002b4
 8006928:	000001ff 	.word	0x000001ff
 800692c:	200003d8 	.word	0x200003d8
 8006930:	41200000 	.word	0x41200000
 8006934:	42c80000 	.word	0x42c80000
 8006938:	0800b4ce 	.word	0x0800b4ce
 800693c:	0800b4bd 	.word	0x0800b4bd
 8006940:	0800b4de 	.word	0x0800b4de
 8006944:	200002ac 	.word	0x200002ac
 8006948:	20000420 	.word	0x20000420
 800694c:	200004c0 	.word	0x200004c0
 8006950:	200002b0 	.word	0x200002b0
 8006954:	fffffeff 	.word	0xfffffeff
 8006958:	0800b518 	.word	0x0800b518
 800695c:	0800b4e5 	.word	0x0800b4e5
 8006960:	40240000 	.word	0x40240000
 8006964:	0800b4f0 	.word	0x0800b4f0
 8006968:	40368000 	.word	0x40368000
 800696c:	3fe00000 	.word	0x3fe00000
 8006970:	8000000f 	.word	0x8000000f
 8006974:	20000018 	.word	0x20000018
 8006978:	0800b4f7 	.word	0x0800b4f7
    if (k == 6)
 800697c:	9b02      	ldr	r3, [sp, #8]
 800697e:	2b06      	cmp	r3, #6
 8006980:	d000      	beq.n	8006984 <main+0x858>
 8006982:	e6d5      	b.n	8006730 <main+0x604>
      uint16_t batt = round((currentWeatherData.battery) * 100);
 8006984:	4b55      	ldr	r3, [pc, #340]	; (8006adc <main+0x9b0>)
 8006986:	4956      	ldr	r1, [pc, #344]	; (8006ae0 <main+0x9b4>)
 8006988:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800698a:	f7fa f921 	bl	8000bd0 <__aeabi_fmul>
 800698e:	f7fc f9e9 	bl	8002d64 <__aeabi_f2d>
 8006992:	f003 fc7f 	bl	800a294 <round>
 8006996:	f7f9 fe03 	bl	80005a0 <__aeabi_d2uiz>
 800699a:	b285      	uxth	r5, r0
      struct tm t = RTC_EpochToHuman(RTC_GetTime());
 800699c:	f001 fae6 	bl	8007f6c <RTC_GetTime>
 80069a0:	0001      	movs	r1, r0
 80069a2:	0030      	movs	r0, r6
 80069a4:	f001 fb0c 	bl	8007fc0 <RTC_EpochToHuman>
      sprintf(lcdTemp, "%2d%02d %1d%02d", t.tm_hour, t.tm_min, batt / 100, abs(batt % 100));
 80069a8:	0028      	movs	r0, r5
 80069aa:	2164      	movs	r1, #100	; 0x64
 80069ac:	f7f9 fc58 	bl	8000260 <__aeabi_uidivmod>
 80069b0:	b289      	uxth	r1, r1
 80069b2:	9101      	str	r1, [sp, #4]
 80069b4:	0028      	movs	r0, r5
 80069b6:	2164      	movs	r1, #100	; 0x64
 80069b8:	f7f9 fbcc 	bl	8000154 <__udivsi3>
 80069bc:	b280      	uxth	r0, r0
 80069be:	9000      	str	r0, [sp, #0]
 80069c0:	6873      	ldr	r3, [r6, #4]
 80069c2:	68b2      	ldr	r2, [r6, #8]
 80069c4:	4947      	ldr	r1, [pc, #284]	; (8006ae4 <main+0x9b8>)
 80069c6:	0020      	movs	r0, r4
 80069c8:	f002 f846 	bl	8008a58 <siprintf>
      lcdArrow = 0b00000010;
 80069cc:	2702      	movs	r7, #2
      lcdDot = 0b01000100;
 80069ce:	2544      	movs	r5, #68	; 0x44
 80069d0:	e6ae      	b.n	8006730 <main+0x604>
        RF24_powerUp();
 80069d2:	f000 fe6d 	bl	80076b0 <RF24_powerUp>
        communication_Setup();
 80069d6:	f001 f9eb 	bl	8007db0 <communication_Setup>
        uint8_t rxBuffer[32] = {0};
 80069da:	2220      	movs	r2, #32
 80069dc:	0029      	movs	r1, r5
 80069de:	a820      	add	r0, sp, #128	; 0x80
 80069e0:	f001 fd21 	bl	8008426 <memset>
        struct data1StructHandle data1 = {DATA1_HEADER};
 80069e4:	2220      	movs	r2, #32
 80069e6:	0029      	movs	r1, r5
 80069e8:	0030      	movs	r0, r6
 80069ea:	f001 fd1c 	bl	8008426 <memset>
 80069ee:	2311      	movs	r3, #17
        struct data2StructHandle data2 = {DATA2_HEADER};
 80069f0:	af10      	add	r7, sp, #64	; 0x40
 80069f2:	2220      	movs	r2, #32
 80069f4:	0029      	movs	r1, r5
 80069f6:	0038      	movs	r0, r7
        struct data1StructHandle data1 = {DATA1_HEADER};
 80069f8:	7033      	strb	r3, [r6, #0]
        struct data2StructHandle data2 = {DATA2_HEADER};
 80069fa:	f001 fd14 	bl	8008426 <memset>
 80069fe:	2322      	movs	r3, #34	; 0x22
        data1.uv = weatherData.uv * 100;
 8006a00:	4937      	ldr	r1, [pc, #220]	; (8006ae0 <main+0x9b4>)
        struct data2StructHandle data2 = {DATA2_HEADER};
 8006a02:	703b      	strb	r3, [r7, #0]
        data1.uv = weatherData.uv * 100;
 8006a04:	6820      	ldr	r0, [r4, #0]
        size_t dataStructListSize[2] = {sizeof(data1), sizeof(data2)};
 8006a06:	3b02      	subs	r3, #2
 8006a08:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a0a:	930c      	str	r3, [sp, #48]	; 0x30
        void* dataStructList[2] = {&data1, &data2};
 8006a0c:	9609      	str	r6, [sp, #36]	; 0x24
 8006a0e:	970a      	str	r7, [sp, #40]	; 0x28
        data1.uv = weatherData.uv * 100;
 8006a10:	f7fa f8de 	bl	8000bd0 <__aeabi_fmul>
 8006a14:	f7f9 fdac 	bl	8000570 <__aeabi_f2uiz>
 8006a18:	8070      	strh	r0, [r6, #2]
        data1.windDir = weatherData.windDir;
 8006a1a:	88a3      	ldrh	r3, [r4, #4]
 8006a1c:	80b3      	strh	r3, [r6, #4]
        data1.tempSHT = weatherData.tempSHT;
 8006a1e:	68a3      	ldr	r3, [r4, #8]
 8006a20:	60b3      	str	r3, [r6, #8]
        data1.tempSoil = weatherData.tempSoil;
 8006a22:	68e3      	ldr	r3, [r4, #12]
 8006a24:	60f3      	str	r3, [r6, #12]
        data1.humidity = weatherData.humidity;
 8006a26:	6923      	ldr	r3, [r4, #16]
 8006a28:	6133      	str	r3, [r6, #16]
        data1.pressure = weatherData.pressure;
 8006a2a:	6963      	ldr	r3, [r4, #20]
 8006a2c:	6173      	str	r3, [r6, #20]
        data1.light = weatherData.light;
 8006a2e:	69a3      	ldr	r3, [r4, #24]
 8006a30:	61b3      	str	r3, [r6, #24]
        data1.windSpeed = weatherData.windSpeed;
 8006a32:	69e3      	ldr	r3, [r4, #28]
 8006a34:	61f3      	str	r3, [r6, #28]
        data2.rain = weatherData.rain;
 8006a36:	6a23      	ldr	r3, [r4, #32]
 8006a38:	607b      	str	r3, [r7, #4]
        data2.battery = weatherData.battery;
 8006a3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a3c:	60bb      	str	r3, [r7, #8]
        data2.epoch = weatherData.epoch;
 8006a3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006a40:	60fb      	str	r3, [r7, #12]
        data2.solarJ = weatherData.solarJ;
 8006a42:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006a44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a46:	613a      	str	r2, [r7, #16]
 8006a48:	617b      	str	r3, [r7, #20]
        data2.solarW = weatherData.solarW;
 8006a4a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006a4c:	6be4      	ldr	r4, [r4, #60]	; 0x3c
 8006a4e:	61bb      	str	r3, [r7, #24]
 8006a50:	61fc      	str	r4, [r7, #28]
 8006a52:	2419      	movs	r4, #25
          if (communication_Transmit(dataStructList[dataSent], dataStructListSize[dataSent], rxBuffer))
 8006a54:	00ab      	lsls	r3, r5, #2
 8006a56:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a58:	5899      	ldr	r1, [r3, r2]
 8006a5a:	af20      	add	r7, sp, #128	; 0x80
 8006a5c:	a809      	add	r0, sp, #36	; 0x24
 8006a5e:	b2c9      	uxtb	r1, r1
 8006a60:	003a      	movs	r2, r7
 8006a62:	5818      	ldr	r0, [r3, r0]
 8006a64:	f001 f9c4 	bl	8007df0 <communication_Transmit>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d00b      	beq.n	8006a84 <main+0x958>
            if (rxBuffer[0] == SYNC_HEADER)
 8006a6c:	783b      	ldrb	r3, [r7, #0]
 8006a6e:	2b35      	cmp	r3, #53	; 0x35
 8006a70:	d108      	bne.n	8006a84 <main+0x958>
              memcpy(&syncStruct, rxBuffer, sizeof(syncStruct));
 8006a72:	0039      	movs	r1, r7
 8006a74:	4b1c      	ldr	r3, [pc, #112]	; (8006ae8 <main+0x9bc>)
              dataSent++;
 8006a76:	3501      	adds	r5, #1
              memcpy(&syncStruct, rxBuffer, sizeof(syncStruct));
 8006a78:	c985      	ldmia	r1!, {r0, r2, r7}
 8006a7a:	c385      	stmia	r3!, {r0, r2, r7}
 8006a7c:	001a      	movs	r2, r3
 8006a7e:	680b      	ldr	r3, [r1, #0]
              dataSent++;
 8006a80:	b2ed      	uxtb	r5, r5
              memcpy(&syncStruct, rxBuffer, sizeof(syncStruct));
 8006a82:	6013      	str	r3, [r2, #0]
          sprintf(temp, "SEND %d", sendTimeout--);
 8006a84:	0022      	movs	r2, r4
 8006a86:	4919      	ldr	r1, [pc, #100]	; (8006aec <main+0x9c0>)
 8006a88:	a80d      	add	r0, sp, #52	; 0x34
 8006a8a:	f001 ffe5 	bl	8008a58 <siprintf>
          glassLCD_WriteData(temp);
 8006a8e:	a80d      	add	r0, sp, #52	; 0x34
 8006a90:	f001 fa14 	bl	8007ebc <glassLCD_WriteData>
          glassLCD_Update();
 8006a94:	f001 f9c2 	bl	8007e1c <glassLCD_Update>
          HAL_Delay(1000);
 8006a98:	20fa      	movs	r0, #250	; 0xfa
 8006a9a:	0080      	lsls	r0, r0, #2
 8006a9c:	f7fc fab2 	bl	8003004 <HAL_Delay>
        while (dataSent < 2 && sendTimeout > 0)
 8006aa0:	2d01      	cmp	r5, #1
 8006aa2:	d917      	bls.n	8006ad4 <main+0x9a8>
        RF24_flush_rx();
 8006aa4:	f000 fd5a 	bl	800755c <RF24_flush_rx>
        RF24_flush_tx();
 8006aa8:	f000 fd64 	bl	8007574 <RF24_flush_tx>
        RF24_powerDown();
 8006aac:	f000 fdf0 	bl	8007690 <RF24_powerDown>
      if (dataSent == 0)
 8006ab0:	2d00      	cmp	r5, #0
 8006ab2:	d100      	bne.n	8006ab6 <main+0x98a>
 8006ab4:	e65e      	b.n	8006774 <main+0x648>
        RTC_SetTime(syncStruct.myEpoch);
 8006ab6:	4c0c      	ldr	r4, [pc, #48]	; (8006ae8 <main+0x9bc>)
 8006ab8:	6860      	ldr	r0, [r4, #4]
 8006aba:	f001 fa99 	bl	8007ff0 <RTC_SetTime>
        RTC_SetAlarmEpoch(syncStruct.sendEpoch, RTC_ALARMMASK_DATEWEEKDAY);
 8006abe:	2180      	movs	r1, #128	; 0x80
 8006ac0:	68e0      	ldr	r0, [r4, #12]
 8006ac2:	0609      	lsls	r1, r1, #24
 8006ac4:	f001 fad0 	bl	8008068 <RTC_SetAlarmEpoch>
        sendInterval = syncStruct.sendEpoch - syncStruct.myEpoch;
 8006ac8:	6862      	ldr	r2, [r4, #4]
 8006aca:	68e3      	ldr	r3, [r4, #12]
 8006acc:	1a9b      	subs	r3, r3, r2
 8006ace:	4a08      	ldr	r2, [pc, #32]	; (8006af0 <main+0x9c4>)
 8006ad0:	6013      	str	r3, [r2, #0]
 8006ad2:	e659      	b.n	8006788 <main+0x65c>
 8006ad4:	3c01      	subs	r4, #1
        while (dataSent < 2 && sendTimeout > 0)
 8006ad6:	2c00      	cmp	r4, #0
 8006ad8:	d1bc      	bne.n	8006a54 <main+0x928>
 8006ada:	e7e3      	b.n	8006aa4 <main+0x978>
 8006adc:	200003d8 	.word	0x200003d8
 8006ae0:	42c80000 	.word	0x42c80000
 8006ae4:	0800b4ff 	.word	0x0800b4ff
 8006ae8:	20000008 	.word	0x20000008
 8006aec:	0800b50f 	.word	0x0800b50f
 8006af0:	200004c0 	.word	0x200004c0

08006af4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  interruptButton |= GPIO_Pin;
 8006af4:	4b02      	ldr	r3, [pc, #8]	; (8006b00 <HAL_GPIO_EXTI_Callback+0xc>)
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	4310      	orrs	r0, r2
 8006afa:	6018      	str	r0, [r3, #0]
}
 8006afc:	4770      	bx	lr
 8006afe:	46c0      	nop			; (mov r8, r8)
 8006b00:	200002b0 	.word	0x200002b0

08006b04 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
  alarmInterruptFlag = 1;
 8006b04:	2201      	movs	r2, #1
 8006b06:	4b01      	ldr	r3, [pc, #4]	; (8006b0c <HAL_RTC_AlarmAEventCallback+0x8>)
 8006b08:	701a      	strb	r2, [r3, #0]
}
 8006b0a:	4770      	bx	lr
 8006b0c:	200002ac 	.word	0x200002ac

08006b10 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b10:	2201      	movs	r2, #1
 8006b12:	4b05      	ldr	r3, [pc, #20]	; (8006b28 <HAL_MspInit+0x18>)
 8006b14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006b16:	430a      	orrs	r2, r1
 8006b18:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b1a:	2280      	movs	r2, #128	; 0x80
 8006b1c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006b1e:	0552      	lsls	r2, r2, #21
 8006b20:	430a      	orrs	r2, r1
 8006b22:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b24:	4770      	bx	lr
 8006b26:	46c0      	nop			; (mov r8, r8)
 8006b28:	40021000 	.word	0x40021000

08006b2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006b2c:	b510      	push	{r4, lr}
 8006b2e:	0004      	movs	r4, r0
 8006b30:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b32:	2214      	movs	r2, #20
 8006b34:	2100      	movs	r1, #0
 8006b36:	a801      	add	r0, sp, #4
 8006b38:	f001 fc75 	bl	8008426 <memset>
  if(hadc->Instance==ADC1)
 8006b3c:	4b0e      	ldr	r3, [pc, #56]	; (8006b78 <HAL_ADC_MspInit+0x4c>)
 8006b3e:	6822      	ldr	r2, [r4, #0]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d116      	bne.n	8006b72 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006b44:	2280      	movs	r2, #128	; 0x80
 8006b46:	4b0d      	ldr	r3, [pc, #52]	; (8006b7c <HAL_ADC_MspInit+0x50>)
 8006b48:	0092      	lsls	r2, r2, #2
 8006b4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA4     ------> ADC_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b4c:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006b4e:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b50:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006b52:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b56:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	62da      	str	r2, [r3, #44]	; 0x2c
 8006b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b5e:	400b      	ands	r3, r1
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8006b64:	2313      	movs	r3, #19
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b66:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8006b68:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b6a:	3b10      	subs	r3, #16
 8006b6c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b6e:	f7fc fdf9 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8006b72:	b006      	add	sp, #24
 8006b74:	bd10      	pop	{r4, pc}
 8006b76:	46c0      	nop			; (mov r8, r8)
 8006b78:	40012400 	.word	0x40012400
 8006b7c:	40021000 	.word	0x40021000

08006b80 <HAL_ADC_MspDeInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
  if(hadc->Instance==ADC1)
 8006b80:	4b07      	ldr	r3, [pc, #28]	; (8006ba0 <HAL_ADC_MspDeInit+0x20>)
 8006b82:	6802      	ldr	r2, [r0, #0]
{
 8006b84:	b510      	push	{r4, lr}
  if(hadc->Instance==ADC1)
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d109      	bne.n	8006b9e <HAL_ADC_MspDeInit+0x1e>
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 8006b8a:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_DISABLE();
 8006b8c:	4a05      	ldr	r2, [pc, #20]	; (8006ba4 <HAL_ADC_MspDeInit+0x24>)
 8006b8e:	4906      	ldr	r1, [pc, #24]	; (8006ba8 <HAL_ADC_MspDeInit+0x28>)
 8006b90:	6b53      	ldr	r3, [r2, #52]	; 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 8006b92:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_DISABLE();
 8006b94:	400b      	ands	r3, r1
 8006b96:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 8006b98:	2113      	movs	r1, #19
 8006b9a:	f7fc fea5 	bl	80038e8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8006b9e:	bd10      	pop	{r4, pc}
 8006ba0:	40012400 	.word	0x40012400
 8006ba4:	40021000 	.word	0x40021000
 8006ba8:	fffffdff 	.word	0xfffffdff

08006bac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006bac:	b510      	push	{r4, lr}
 8006bae:	0004      	movs	r4, r0
 8006bb0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bb2:	2214      	movs	r2, #20
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	a801      	add	r0, sp, #4
 8006bb8:	f001 fc35 	bl	8008426 <memset>
  if(hi2c->Instance==I2C1)
 8006bbc:	4b11      	ldr	r3, [pc, #68]	; (8006c04 <HAL_I2C_MspInit+0x58>)
 8006bbe:	6822      	ldr	r2, [r4, #0]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d11c      	bne.n	8006bfe <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bc4:	2102      	movs	r1, #2
 8006bc6:	4c10      	ldr	r4, [pc, #64]	; (8006c08 <HAL_I2C_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bc8:	4810      	ldr	r0, [pc, #64]	; (8006c0c <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	62e2      	str	r2, [r4, #44]	; 0x2c
 8006bd0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006bd2:	400b      	ands	r3, r1
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006bd8:	23c0      	movs	r3, #192	; 0xc0
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006bde:	2312      	movs	r3, #18
 8006be0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006be2:	3b11      	subs	r3, #17
 8006be4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006be6:	185b      	adds	r3, r3, r1
 8006be8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bea:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006bec:	3301      	adds	r3, #1
 8006bee:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bf0:	f7fc fdb8 	bl	8003764 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006bf4:	2380      	movs	r3, #128	; 0x80
 8006bf6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006bf8:	039b      	lsls	r3, r3, #14
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006bfe:	b006      	add	sp, #24
 8006c00:	bd10      	pop	{r4, pc}
 8006c02:	46c0      	nop			; (mov r8, r8)
 8006c04:	40005400 	.word	0x40005400
 8006c08:	40021000 	.word	0x40021000
 8006c0c:	50000400 	.word	0x50000400

08006c10 <HAL_I2C_MspDeInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
  if(hi2c->Instance==I2C1)
 8006c10:	4b07      	ldr	r3, [pc, #28]	; (8006c30 <HAL_I2C_MspDeInit+0x20>)
 8006c12:	6802      	ldr	r2, [r0, #0]
{
 8006c14:	b510      	push	{r4, lr}
  if(hi2c->Instance==I2C1)
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d109      	bne.n	8006c2e <HAL_I2C_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006c1a:	4a06      	ldr	r2, [pc, #24]	; (8006c34 <HAL_I2C_MspDeInit+0x24>)
 8006c1c:	4906      	ldr	r1, [pc, #24]	; (8006c38 <HAL_I2C_MspDeInit+0x28>)
 8006c1e:	6b93      	ldr	r3, [r2, #56]	; 0x38
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8006c20:	4806      	ldr	r0, [pc, #24]	; (8006c3c <HAL_I2C_MspDeInit+0x2c>)
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006c22:	400b      	ands	r3, r1
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8006c24:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006c26:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8006c28:	0089      	lsls	r1, r1, #2
 8006c2a:	f7fc fe5d 	bl	80038e8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8006c2e:	bd10      	pop	{r4, pc}
 8006c30:	40005400 	.word	0x40005400
 8006c34:	40021000 	.word	0x40021000
 8006c38:	ffdfffff 	.word	0xffdfffff
 8006c3c:	50000400 	.word	0x50000400

08006c40 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8006c40:	4b09      	ldr	r3, [pc, #36]	; (8006c68 <HAL_RTC_MspInit+0x28>)
 8006c42:	6802      	ldr	r2, [r0, #0]
{
 8006c44:	b510      	push	{r4, lr}
  if(hrtc->Instance==RTC)
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d10d      	bne.n	8006c66 <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006c4a:	2380      	movs	r3, #128	; 0x80
 8006c4c:	4a07      	ldr	r2, [pc, #28]	; (8006c6c <HAL_RTC_MspInit+0x2c>)
 8006c4e:	02db      	lsls	r3, r3, #11
 8006c50:	6d11      	ldr	r1, [r2, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8006c52:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8006c54:	430b      	orrs	r3, r1
 8006c56:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8006c58:	2200      	movs	r2, #0
 8006c5a:	0011      	movs	r1, r2
 8006c5c:	f7fc fd2e 	bl	80036bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8006c60:	2002      	movs	r0, #2
 8006c62:	f7fc fd5b 	bl	800371c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8006c66:	bd10      	pop	{r4, pc}
 8006c68:	40002800 	.word	0x40002800
 8006c6c:	40021000 	.word	0x40021000

08006c70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006c70:	b510      	push	{r4, lr}
 8006c72:	0004      	movs	r4, r0
 8006c74:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c76:	2214      	movs	r2, #20
 8006c78:	2100      	movs	r1, #0
 8006c7a:	a801      	add	r0, sp, #4
 8006c7c:	f001 fbd3 	bl	8008426 <memset>
  if(hspi->Instance==SPI1)
 8006c80:	4b0f      	ldr	r3, [pc, #60]	; (8006cc0 <HAL_SPI_MspInit+0x50>)
 8006c82:	6822      	ldr	r2, [r4, #0]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d118      	bne.n	8006cba <HAL_SPI_MspInit+0x4a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006c88:	2280      	movs	r2, #128	; 0x80
 8006c8a:	4b0e      	ldr	r3, [pc, #56]	; (8006cc4 <HAL_SPI_MspInit+0x54>)
 8006c8c:	0152      	lsls	r2, r2, #5
 8006c8e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c90:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006c92:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c94:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006c96:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c9a:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8006ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca2:	400b      	ands	r3, r1
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006ca8:	23e0      	movs	r3, #224	; 0xe0
 8006caa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cac:	3bde      	subs	r3, #222	; 0xde
 8006cae:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cb0:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cb2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cb4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cb6:	f7fc fd55 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8006cba:	b006      	add	sp, #24
 8006cbc:	bd10      	pop	{r4, pc}
 8006cbe:	46c0      	nop			; (mov r8, r8)
 8006cc0:	40013000 	.word	0x40013000
 8006cc4:	40021000 	.word	0x40021000

08006cc8 <HAL_SPI_MspDeInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
  if(hspi->Instance==SPI1)
 8006cc8:	4b07      	ldr	r3, [pc, #28]	; (8006ce8 <HAL_SPI_MspDeInit+0x20>)
 8006cca:	6802      	ldr	r2, [r0, #0]
{
 8006ccc:	b510      	push	{r4, lr}
  if(hspi->Instance==SPI1)
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d109      	bne.n	8006ce6 <HAL_SPI_MspDeInit+0x1e>
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8006cd2:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_DISABLE();
 8006cd4:	4a05      	ldr	r2, [pc, #20]	; (8006cec <HAL_SPI_MspDeInit+0x24>)
 8006cd6:	4906      	ldr	r1, [pc, #24]	; (8006cf0 <HAL_SPI_MspDeInit+0x28>)
 8006cd8:	6b53      	ldr	r3, [r2, #52]	; 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8006cda:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_DISABLE();
 8006cdc:	400b      	ands	r3, r1
 8006cde:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8006ce0:	21e0      	movs	r1, #224	; 0xe0
 8006ce2:	f7fc fe01 	bl	80038e8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8006ce6:	bd10      	pop	{r4, pc}
 8006ce8:	40013000 	.word	0x40013000
 8006cec:	40021000 	.word	0x40021000
 8006cf0:	ffffefff 	.word	0xffffefff

08006cf4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 8006cf4:	4b04      	ldr	r3, [pc, #16]	; (8006d08 <HAL_TIM_Base_MspInit+0x14>)
 8006cf6:	6802      	ldr	r2, [r0, #0]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d104      	bne.n	8006d06 <HAL_TIM_Base_MspInit+0x12>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006cfc:	2310      	movs	r3, #16
 8006cfe:	4a03      	ldr	r2, [pc, #12]	; (8006d0c <HAL_TIM_Base_MspInit+0x18>)
 8006d00:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8006d02:	430b      	orrs	r3, r1
 8006d04:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8006d06:	4770      	bx	lr
 8006d08:	40001000 	.word	0x40001000
 8006d0c:	40021000 	.word	0x40021000

08006d10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006d10:	b510      	push	{r4, lr}
 8006d12:	0004      	movs	r4, r0
 8006d14:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d16:	2214      	movs	r2, #20
 8006d18:	2100      	movs	r1, #0
 8006d1a:	a801      	add	r0, sp, #4
 8006d1c:	f001 fb83 	bl	8008426 <memset>
  if(huart->Instance==USART2)
 8006d20:	4b10      	ldr	r3, [pc, #64]	; (8006d64 <HAL_UART_MspInit+0x54>)
 8006d22:	6822      	ldr	r2, [r4, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d11a      	bne.n	8006d5e <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006d28:	2280      	movs	r2, #128	; 0x80
 8006d2a:	4b0f      	ldr	r3, [pc, #60]	; (8006d68 <HAL_UART_MspInit+0x58>)
 8006d2c:	0292      	lsls	r2, r2, #10
 8006d2e:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d30:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8006d32:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d34:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8006d36:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d3a:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	62da      	str	r2, [r3, #44]	; 0x2c
 8006d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d42:	400b      	ands	r3, r1
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006d48:	230c      	movs	r3, #12
 8006d4a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d4c:	3b0a      	subs	r3, #10
 8006d4e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d50:	185b      	adds	r3, r3, r1
 8006d52:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8006d54:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d56:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8006d58:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d5a:	f7fc fd03 	bl	8003764 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006d5e:	b006      	add	sp, #24
 8006d60:	bd10      	pop	{r4, pc}
 8006d62:	46c0      	nop			; (mov r8, r8)
 8006d64:	40004400 	.word	0x40004400
 8006d68:	40021000 	.word	0x40021000

08006d6c <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==USART2)
 8006d6c:	4b07      	ldr	r3, [pc, #28]	; (8006d8c <HAL_UART_MspDeInit+0x20>)
 8006d6e:	6802      	ldr	r2, [r0, #0]
{
 8006d70:	b510      	push	{r4, lr}
  if(huart->Instance==USART2)
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d109      	bne.n	8006d8a <HAL_UART_MspDeInit+0x1e>
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8006d76:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_DISABLE();
 8006d78:	4a05      	ldr	r2, [pc, #20]	; (8006d90 <HAL_UART_MspDeInit+0x24>)
 8006d7a:	4906      	ldr	r1, [pc, #24]	; (8006d94 <HAL_UART_MspDeInit+0x28>)
 8006d7c:	6b93      	ldr	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8006d7e:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 8006d80:	400b      	ands	r3, r1
 8006d82:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8006d84:	210c      	movs	r1, #12
 8006d86:	f7fc fdaf 	bl	80038e8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8006d8a:	bd10      	pop	{r4, pc}
 8006d8c:	40004400 	.word	0x40004400
 8006d90:	40021000 	.word	0x40021000
 8006d94:	fffdffff 	.word	0xfffdffff

08006d98 <NMI_Handler>:
 8006d98:	4770      	bx	lr

08006d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006d9a:	e7fe      	b.n	8006d9a <HardFault_Handler>

08006d9c <SVC_Handler>:
 8006d9c:	4770      	bx	lr

08006d9e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006d9e:	4770      	bx	lr

08006da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006da0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006da2:	f7fc f91d 	bl	8002fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006da6:	bd10      	pop	{r4, pc}

08006da8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8006da8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8006daa:	4802      	ldr	r0, [pc, #8]	; (8006db4 <RTC_IRQHandler+0xc>)
 8006dac:	f7fd fe64 	bl	8004a78 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8006db0:	bd10      	pop	{r4, pc}
 8006db2:	46c0      	nop			; (mov r8, r8)
 8006db4:	20000460 	.word	0x20000460

08006db8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8006db8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006dba:	2002      	movs	r0, #2
 8006dbc:	f7fc fe20 	bl	8003a00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8006dc0:	bd10      	pop	{r4, pc}

08006dc2 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8006dc2:	2080      	movs	r0, #128	; 0x80
{
 8006dc4:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8006dc6:	0040      	lsls	r0, r0, #1
 8006dc8:	f7fc fe1a 	bl	8003a00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8006dcc:	bd10      	pop	{r4, pc}
	...

08006dd0 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006dd0:	4b0a      	ldr	r3, [pc, #40]	; (8006dfc <_sbrk+0x2c>)
{
 8006dd2:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8006dd4:	6819      	ldr	r1, [r3, #0]
{
 8006dd6:	0002      	movs	r2, r0
	if (heap_end == 0)
 8006dd8:	2900      	cmp	r1, #0
 8006dda:	d101      	bne.n	8006de0 <_sbrk+0x10>
		heap_end = &end;
 8006ddc:	4908      	ldr	r1, [pc, #32]	; (8006e00 <_sbrk+0x30>)
 8006dde:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8006de0:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8006de2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8006de4:	1882      	adds	r2, r0, r2
 8006de6:	428a      	cmp	r2, r1
 8006de8:	d906      	bls.n	8006df8 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006dea:	f001 f9d3 	bl	8008194 <__errno>
 8006dee:	230c      	movs	r3, #12
 8006df0:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8006df2:	2001      	movs	r0, #1
 8006df4:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8006df6:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8006df8:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8006dfa:	e7fc      	b.n	8006df6 <_sbrk+0x26>
 8006dfc:	200002bc 	.word	0x200002bc
 8006e00:	20000620 	.word	0x20000620

08006e04 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8006e04:	2280      	movs	r2, #128	; 0x80
 8006e06:	4b10      	ldr	r3, [pc, #64]	; (8006e48 <SystemInit+0x44>)
 8006e08:	0052      	lsls	r2, r2, #1
 8006e0a:	6819      	ldr	r1, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	490e      	ldr	r1, [pc, #56]	; (8006e4c <SystemInit+0x48>)
 8006e14:	400a      	ands	r2, r1
 8006e16:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	490d      	ldr	r1, [pc, #52]	; (8006e50 <SystemInit+0x4c>)
 8006e1c:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8006e1e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8006e20:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8006e22:	689a      	ldr	r2, [r3, #8]
 8006e24:	438a      	bics	r2, r1
 8006e26:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	490a      	ldr	r1, [pc, #40]	; (8006e54 <SystemInit+0x50>)
 8006e2c:	400a      	ands	r2, r1
 8006e2e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8006e30:	68da      	ldr	r2, [r3, #12]
 8006e32:	4909      	ldr	r1, [pc, #36]	; (8006e58 <SystemInit+0x54>)
 8006e34:	400a      	ands	r2, r1
 8006e36:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006e38:	2200      	movs	r2, #0
 8006e3a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006e3c:	2280      	movs	r2, #128	; 0x80
 8006e3e:	4b07      	ldr	r3, [pc, #28]	; (8006e5c <SystemInit+0x58>)
 8006e40:	0512      	lsls	r2, r2, #20
 8006e42:	609a      	str	r2, [r3, #8]
#endif
}
 8006e44:	4770      	bx	lr
 8006e46:	46c0      	nop			; (mov r8, r8)
 8006e48:	40021000 	.word	0x40021000
 8006e4c:	88ff400c 	.word	0x88ff400c
 8006e50:	fef6fff6 	.word	0xfef6fff6
 8006e54:	fffbffff 	.word	0xfffbffff
 8006e58:	ff02ffff 	.word	0xff02ffff
 8006e5c:	e000ed00 	.word	0xe000ed00

08006e60 <BMP180_Init>:
static int16_t AC1,AC2,AC3,VB1,VB2,MB,MC,MD;
static uint16_t AC4,AC5,AC6;
static double c5,c6,mc,md,xx0,xx1,xx2,yy0,yy1,yy2,p0,p1,p2;

uint8_t BMP180_Init()
{
 8006e60:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t _calData[22];
	double c3,c4,b1;

	// Set data pointer to calibration data
	_calData[0] = 0xAA;
	uint8_t _error = HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 8006e62:	26fa      	movs	r6, #250	; 0xfa
	_calData[0] = 0xAA;
 8006e64:	23aa      	movs	r3, #170	; 0xaa
{
 8006e66:	b095      	sub	sp, #84	; 0x54
	uint8_t _error = HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 8006e68:	4d67      	ldr	r5, [pc, #412]	; (8007008 <BMP180_Init+0x1a8>)
	_calData[0] = 0xAA;
 8006e6a:	ac0e      	add	r4, sp, #56	; 0x38
	uint8_t _error = HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 8006e6c:	00b6      	lsls	r6, r6, #2
	_calData[0] = 0xAA;
 8006e6e:	7023      	strb	r3, [r4, #0]
	uint8_t _error = HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 8006e70:	0022      	movs	r2, r4
 8006e72:	9600      	str	r6, [sp, #0]
 8006e74:	3ba9      	subs	r3, #169	; 0xa9
 8006e76:	21ee      	movs	r1, #238	; 0xee
 8006e78:	0028      	movs	r0, r5
 8006e7a:	f7fc ff59 	bl	8003d30 <HAL_I2C_Master_Transmit>

	// Get all calibration data
	_error |= HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _calData, 22, 1000);
 8006e7e:	9600      	str	r6, [sp, #0]
	uint8_t _error = HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 8006e80:	9008      	str	r0, [sp, #32]
	_error |= HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _calData, 22, 1000);
 8006e82:	0022      	movs	r2, r4
 8006e84:	2316      	movs	r3, #22
 8006e86:	21ee      	movs	r1, #238	; 0xee
 8006e88:	0028      	movs	r0, r5
 8006e8a:	f7fc ffe7 	bl	8003e5c <HAL_I2C_Master_Receive>

	AC1 = (_calData[0] << 8) | _calData[1];
 8006e8e:	7822      	ldrb	r2, [r4, #0]
	_error |= HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _calData, 22, 1000);
 8006e90:	9009      	str	r0, [sp, #36]	; 0x24
	AC1 = (_calData[0] << 8) | _calData[1];
 8006e92:	7863      	ldrb	r3, [r4, #1]
 8006e94:	0212      	lsls	r2, r2, #8
 8006e96:	4313      	orrs	r3, r2
 8006e98:	b21b      	sxth	r3, r3
 8006e9a:	9303      	str	r3, [sp, #12]
	AC2 = (_calData[2] << 8) | _calData[3];
 8006e9c:	78a2      	ldrb	r2, [r4, #2]
 8006e9e:	78e3      	ldrb	r3, [r4, #3]
 8006ea0:	0212      	lsls	r2, r2, #8
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	b21b      	sxth	r3, r3
 8006ea6:	9304      	str	r3, [sp, #16]
	AC3 = (_calData[4] << 8) | _calData[5];
	AC4 = (_calData[6] << 8) | _calData[7];
	AC5 = (_calData[8] << 8) | _calData[9];
	AC6 = (_calData[10] << 8) | _calData[11];
 8006ea8:	7aa7      	ldrb	r7, [r4, #10]
 8006eaa:	7ae3      	ldrb	r3, [r4, #11]
 8006eac:	023f      	lsls	r7, r7, #8
 8006eae:	433b      	orrs	r3, r7
 8006eb0:	9305      	str	r3, [sp, #20]
	VB1 = (_calData[12] << 8) | _calData[13];
	VB2 = (_calData[14] << 8) | _calData[15];
 8006eb2:	7ba2      	ldrb	r2, [r4, #14]
 8006eb4:	7be3      	ldrb	r3, [r4, #15]
 8006eb6:	0212      	lsls	r2, r2, #8
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	b21b      	sxth	r3, r3
 8006ebc:	9306      	str	r3, [sp, #24]
	MB = (_calData[16] << 8) | _calData[17];
	MC = (_calData[18] << 8) | _calData[19];
 8006ebe:	7ca3      	ldrb	r3, [r4, #18]
 8006ec0:	7ce6      	ldrb	r6, [r4, #19]
 8006ec2:	021b      	lsls	r3, r3, #8
 8006ec4:	431e      	orrs	r6, r3
 8006ec6:	b233      	sxth	r3, r6
 8006ec8:	9307      	str	r3, [sp, #28]
	MD = (_calData[20] << 8) | _calData[21];
 8006eca:	7d23      	ldrb	r3, [r4, #20]
 8006ecc:	7d65      	ldrb	r5, [r4, #21]
 8006ece:	021b      	lsls	r3, r3, #8
 8006ed0:	431d      	orrs	r5, r3
	AC3 = (_calData[4] << 8) | _calData[5];
 8006ed2:	7923      	ldrb	r3, [r4, #4]
 8006ed4:	7960      	ldrb	r0, [r4, #5]
 8006ed6:	021b      	lsls	r3, r3, #8
 8006ed8:	4318      	orrs	r0, r3

	c3 = 160.0 * pow(2,-15) * AC3;
 8006eda:	b200      	sxth	r0, r0
 8006edc:	f7fb fec8 	bl	8002c70 <__aeabi_i2d>
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4b4a      	ldr	r3, [pc, #296]	; (800700c <BMP180_Init+0x1ac>)
 8006ee4:	f7fb f8da 	bl	800209c <__aeabi_dmul>
 8006ee8:	900a      	str	r0, [sp, #40]	; 0x28
 8006eea:	910b      	str	r1, [sp, #44]	; 0x2c
	AC4 = (_calData[6] << 8) | _calData[7];
 8006eec:	79a3      	ldrb	r3, [r4, #6]
 8006eee:	79e0      	ldrb	r0, [r4, #7]
 8006ef0:	021b      	lsls	r3, r3, #8
	c4 = pow(10,-3) * pow(2,-15) * AC4;
 8006ef2:	4318      	orrs	r0, r3
 8006ef4:	f7fb febc 	bl	8002c70 <__aeabi_i2d>
 8006ef8:	4a45      	ldr	r2, [pc, #276]	; (8007010 <BMP180_Init+0x1b0>)
 8006efa:	4b46      	ldr	r3, [pc, #280]	; (8007014 <BMP180_Init+0x1b4>)
 8006efc:	f7fb f8ce 	bl	800209c <__aeabi_dmul>
	VB1 = (_calData[12] << 8) | _calData[13];
 8006f00:	7b23      	ldrb	r3, [r4, #12]
	c4 = pow(10,-3) * pow(2,-15) * AC4;
 8006f02:	0006      	movs	r6, r0
	VB1 = (_calData[12] << 8) | _calData[13];
 8006f04:	7b60      	ldrb	r0, [r4, #13]
 8006f06:	021b      	lsls	r3, r3, #8
 8006f08:	4318      	orrs	r0, r3
	b1 = pow(160,2) * pow(2,-30) * VB1;
 8006f0a:	b200      	sxth	r0, r0
	c4 = pow(10,-3) * pow(2,-15) * AC4;
 8006f0c:	000f      	movs	r7, r1
	b1 = pow(160,2) * pow(2,-30) * VB1;
 8006f0e:	f7fb feaf 	bl	8002c70 <__aeabi_i2d>
 8006f12:	2200      	movs	r2, #0
 8006f14:	4b40      	ldr	r3, [pc, #256]	; (8007018 <BMP180_Init+0x1b8>)
 8006f16:	f7fb f8c1 	bl	800209c <__aeabi_dmul>
 8006f1a:	900c      	str	r0, [sp, #48]	; 0x30
 8006f1c:	910d      	str	r1, [sp, #52]	; 0x34
	AC5 = (_calData[8] << 8) | _calData[9];
 8006f1e:	7a23      	ldrb	r3, [r4, #8]
 8006f20:	7a60      	ldrb	r0, [r4, #9]
 8006f22:	021b      	lsls	r3, r3, #8
	c5 = (pow(2,-15) / 160) * AC5;
 8006f24:	4318      	orrs	r0, r3
 8006f26:	f7fb fea3 	bl	8002c70 <__aeabi_i2d>
 8006f2a:	4a3c      	ldr	r2, [pc, #240]	; (800701c <BMP180_Init+0x1bc>)
 8006f2c:	4b3c      	ldr	r3, [pc, #240]	; (8007020 <BMP180_Init+0x1c0>)
 8006f2e:	f7fb f8b5 	bl	800209c <__aeabi_dmul>
 8006f32:	4b3c      	ldr	r3, [pc, #240]	; (8007024 <BMP180_Init+0x1c4>)
	MD = (_calData[20] << 8) | _calData[21];
 8006f34:	b22d      	sxth	r5, r5
	c5 = (pow(2,-15) / 160) * AC5;
 8006f36:	6018      	str	r0, [r3, #0]
 8006f38:	6059      	str	r1, [r3, #4]
	c6 = AC6;
 8006f3a:	9805      	ldr	r0, [sp, #20]
 8006f3c:	f7fb feda 	bl	8002cf4 <__aeabi_ui2d>
 8006f40:	4b39      	ldr	r3, [pc, #228]	; (8007028 <BMP180_Init+0x1c8>)
 8006f42:	6018      	str	r0, [r3, #0]
 8006f44:	6059      	str	r1, [r3, #4]
	mc = (pow(2,11) / pow(160,2)) * MC;
 8006f46:	9807      	ldr	r0, [sp, #28]
 8006f48:	f7fb fe92 	bl	8002c70 <__aeabi_i2d>
 8006f4c:	4a37      	ldr	r2, [pc, #220]	; (800702c <BMP180_Init+0x1cc>)
 8006f4e:	4b38      	ldr	r3, [pc, #224]	; (8007030 <BMP180_Init+0x1d0>)
 8006f50:	f7fb f8a4 	bl	800209c <__aeabi_dmul>
 8006f54:	4b37      	ldr	r3, [pc, #220]	; (8007034 <BMP180_Init+0x1d4>)
 8006f56:	6018      	str	r0, [r3, #0]
 8006f58:	6059      	str	r1, [r3, #4]
	md = MD / 160.0;
 8006f5a:	0028      	movs	r0, r5
 8006f5c:	f7fb fe88 	bl	8002c70 <__aeabi_i2d>
 8006f60:	2200      	movs	r2, #0
 8006f62:	4b35      	ldr	r3, [pc, #212]	; (8007038 <BMP180_Init+0x1d8>)
 8006f64:	f7fa fc66 	bl	8001834 <__aeabi_ddiv>
 8006f68:	4b34      	ldr	r3, [pc, #208]	; (800703c <BMP180_Init+0x1dc>)
 8006f6a:	6018      	str	r0, [r3, #0]
 8006f6c:	6059      	str	r1, [r3, #4]
	xx0 = AC1;
 8006f6e:	9803      	ldr	r0, [sp, #12]
 8006f70:	f7fb fe7e 	bl	8002c70 <__aeabi_i2d>
 8006f74:	4b32      	ldr	r3, [pc, #200]	; (8007040 <BMP180_Init+0x1e0>)
 8006f76:	6018      	str	r0, [r3, #0]
 8006f78:	6059      	str	r1, [r3, #4]
	xx1 = 160.0 * pow(2,-13) * AC2;
 8006f7a:	9804      	ldr	r0, [sp, #16]
 8006f7c:	f7fb fe78 	bl	8002c70 <__aeabi_i2d>
 8006f80:	2200      	movs	r2, #0
 8006f82:	4b30      	ldr	r3, [pc, #192]	; (8007044 <BMP180_Init+0x1e4>)
 8006f84:	f7fb f88a 	bl	800209c <__aeabi_dmul>
 8006f88:	4b2f      	ldr	r3, [pc, #188]	; (8007048 <BMP180_Init+0x1e8>)
 8006f8a:	6018      	str	r0, [r3, #0]
 8006f8c:	6059      	str	r1, [r3, #4]
	xx2 = pow(160,2) * pow(2,-25) * VB2;
 8006f8e:	9806      	ldr	r0, [sp, #24]
 8006f90:	f7fb fe6e 	bl	8002c70 <__aeabi_i2d>
 8006f94:	2200      	movs	r2, #0
 8006f96:	4b2d      	ldr	r3, [pc, #180]	; (800704c <BMP180_Init+0x1ec>)
 8006f98:	f7fb f880 	bl	800209c <__aeabi_dmul>
 8006f9c:	4b2c      	ldr	r3, [pc, #176]	; (8007050 <BMP180_Init+0x1f0>)
	yy0 = c4 * pow(2,15);
 8006f9e:	2200      	movs	r2, #0
	xx2 = pow(160,2) * pow(2,-25) * VB2;
 8006fa0:	6018      	str	r0, [r3, #0]
 8006fa2:	6059      	str	r1, [r3, #4]
	yy0 = c4 * pow(2,15);
 8006fa4:	4b2b      	ldr	r3, [pc, #172]	; (8007054 <BMP180_Init+0x1f4>)
 8006fa6:	0030      	movs	r0, r6
 8006fa8:	0039      	movs	r1, r7
 8006faa:	f7fb f877 	bl	800209c <__aeabi_dmul>
 8006fae:	4b2a      	ldr	r3, [pc, #168]	; (8007058 <BMP180_Init+0x1f8>)
	yy1 = c4 * c3;
 8006fb0:	0032      	movs	r2, r6
	yy0 = c4 * pow(2,15);
 8006fb2:	6018      	str	r0, [r3, #0]
 8006fb4:	6059      	str	r1, [r3, #4]
	yy1 = c4 * c3;
 8006fb6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fba:	003b      	movs	r3, r7
 8006fbc:	f7fb f86e 	bl	800209c <__aeabi_dmul>
 8006fc0:	4b26      	ldr	r3, [pc, #152]	; (800705c <BMP180_Init+0x1fc>)
 8006fc2:	6018      	str	r0, [r3, #0]
 8006fc4:	6059      	str	r1, [r3, #4]
	yy2 = c4 * b1;
 8006fc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fca:	0030      	movs	r0, r6
 8006fcc:	0039      	movs	r1, r7
 8006fce:	f7fb f865 	bl	800209c <__aeabi_dmul>
 8006fd2:	4b23      	ldr	r3, [pc, #140]	; (8007060 <BMP180_Init+0x200>)
 8006fd4:	6018      	str	r0, [r3, #0]
 8006fd6:	6059      	str	r1, [r3, #4]
	p0 = (3791.0 - 8.0) / 1600.0;
 8006fd8:	4b22      	ldr	r3, [pc, #136]	; (8007064 <BMP180_Init+0x204>)
 8006fda:	4823      	ldr	r0, [pc, #140]	; (8007068 <BMP180_Init+0x208>)
 8006fdc:	4923      	ldr	r1, [pc, #140]	; (800706c <BMP180_Init+0x20c>)
 8006fde:	6018      	str	r0, [r3, #0]
 8006fe0:	6059      	str	r1, [r3, #4]
	p1 = 1.0 - 7357.0 * pow(2,-20);
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	4b22      	ldr	r3, [pc, #136]	; (8007070 <BMP180_Init+0x210>)
 8006fe6:	4923      	ldr	r1, [pc, #140]	; (8007074 <BMP180_Init+0x214>)
 8006fe8:	6018      	str	r0, [r3, #0]
 8006fea:	6059      	str	r1, [r3, #4]
	p2 = 3038.0 * 100.0 * pow(2,-36);
 8006fec:	2000      	movs	r0, #0
 8006fee:	4922      	ldr	r1, [pc, #136]	; (8007078 <BMP180_Init+0x218>)
 8006ff0:	4b22      	ldr	r3, [pc, #136]	; (800707c <BMP180_Init+0x21c>)
 8006ff2:	6018      	str	r0, [r3, #0]
 8006ff4:	6059      	str	r1, [r3, #4]
	_error |= HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _calData, 22, 1000);
 8006ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ff8:	9808      	ldr	r0, [sp, #32]
 8006ffa:	4318      	orrs	r0, r3
	return (_error == 0?1:0);
 8006ffc:	b2c0      	uxtb	r0, r0
 8006ffe:	4243      	negs	r3, r0
 8007000:	4158      	adcs	r0, r3
 8007002:	b2c0      	uxtb	r0, r0
}
 8007004:	b015      	add	sp, #84	; 0x54
 8007006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007008:	20000380 	.word	0x20000380
 800700c:	3f740000 	.word	0x3f740000
 8007010:	d2f1a9fc 	.word	0xd2f1a9fc
 8007014:	3e60624d 	.word	0x3e60624d
 8007018:	3ef90000 	.word	0x3ef90000
 800701c:	9999999a 	.word	0x9999999a
 8007020:	3e899999 	.word	0x3e899999
 8007024:	200002c0 	.word	0x200002c0
 8007028:	200002c8 	.word	0x200002c8
 800702c:	47ae147b 	.word	0x47ae147b
 8007030:	3fb47ae1 	.word	0x3fb47ae1
 8007034:	200002d0 	.word	0x200002d0
 8007038:	40640000 	.word	0x40640000
 800703c:	200002d8 	.word	0x200002d8
 8007040:	200002f8 	.word	0x200002f8
 8007044:	3f940000 	.word	0x3f940000
 8007048:	20000300 	.word	0x20000300
 800704c:	3f490000 	.word	0x3f490000
 8007050:	20000308 	.word	0x20000308
 8007054:	40e00000 	.word	0x40e00000
 8007058:	20000310 	.word	0x20000310
 800705c:	20000318 	.word	0x20000318
 8007060:	20000320 	.word	0x20000320
 8007064:	200002e0 	.word	0x200002e0
 8007068:	70a3d70a 	.word	0x70a3d70a
 800706c:	4002ea3d 	.word	0x4002ea3d
 8007070:	200002e8 	.word	0x200002e8
 8007074:	3fefc686 	.word	0x3fefc686
 8007078:	3ed28ae0 	.word	0x3ed28ae0
 800707c:	200002f0 	.word	0x200002f0

08007080 <BMP180_ReadTemperatue>:

float BMP180_ReadTemperatue()
{
 8007080:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned char _data[2];
	double tu, a;

	// Send request to read temperature
	_data[0] = BMP180_REG_CONTROL;
 8007082:	23f4      	movs	r3, #244	; 0xf4
	_data[1] = BMP180_COMMAND_TEMPERATURE;
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8007084:	26fa      	movs	r6, #250	; 0xfa
{
 8007086:	b085      	sub	sp, #20
	_data[0] = BMP180_REG_CONTROL;
 8007088:	ac03      	add	r4, sp, #12
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 800708a:	4d28      	ldr	r5, [pc, #160]	; (800712c <BMP180_ReadTemperatue+0xac>)
	_data[0] = BMP180_REG_CONTROL;
 800708c:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 800708e:	00b6      	lsls	r6, r6, #2
	_data[1] = BMP180_COMMAND_TEMPERATURE;
 8007090:	3bc6      	subs	r3, #198	; 0xc6
 8007092:	7063      	strb	r3, [r4, #1]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8007094:	0022      	movs	r2, r4
 8007096:	9600      	str	r6, [sp, #0]
 8007098:	3b2c      	subs	r3, #44	; 0x2c
 800709a:	21ee      	movs	r1, #238	; 0xee
 800709c:	0028      	movs	r0, r5
 800709e:	f7fc fe47 	bl	8003d30 <HAL_I2C_Master_Transmit>

	// Wait a little to make temperature measurement
	HAL_Delay(5);
 80070a2:	2005      	movs	r0, #5
 80070a4:	f7fb ffae 	bl	8003004 <HAL_Delay>

	// Get temp data
	_data[0] = BMP180_REG_RESULT;
 80070a8:	23f6      	movs	r3, #246	; 0xf6
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 80070aa:	0022      	movs	r2, r4
	_data[0] = BMP180_REG_RESULT;
 80070ac:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 80070ae:	21ee      	movs	r1, #238	; 0xee
 80070b0:	9600      	str	r6, [sp, #0]
 80070b2:	3bf5      	subs	r3, #245	; 0xf5
 80070b4:	0028      	movs	r0, r5
 80070b6:	f7fc fe3b 	bl	8003d30 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 80070ba:	0022      	movs	r2, r4
 80070bc:	9600      	str	r6, [sp, #0]
 80070be:	2302      	movs	r3, #2
 80070c0:	21ee      	movs	r1, #238	; 0xee
 80070c2:	0028      	movs	r0, r5
 80070c4:	f7fc feca 	bl	8003e5c <HAL_I2C_Master_Receive>

	// Calculate temp with cal. data
	tu = (_data[0] * 256.0) + _data[1];
 80070c8:	7820      	ldrb	r0, [r4, #0]
 80070ca:	f7fb fdd1 	bl	8002c70 <__aeabi_i2d>
 80070ce:	2200      	movs	r2, #0
 80070d0:	4b17      	ldr	r3, [pc, #92]	; (8007130 <BMP180_ReadTemperatue+0xb0>)
 80070d2:	f7fa ffe3 	bl	800209c <__aeabi_dmul>
 80070d6:	0006      	movs	r6, r0
 80070d8:	7860      	ldrb	r0, [r4, #1]
 80070da:	000f      	movs	r7, r1
 80070dc:	f7fb fdc8 	bl	8002c70 <__aeabi_i2d>
 80070e0:	0002      	movs	r2, r0
 80070e2:	000b      	movs	r3, r1
 80070e4:	0030      	movs	r0, r6
 80070e6:	0039      	movs	r1, r7
 80070e8:	f7fa f894 	bl	8001214 <__aeabi_dadd>
	a = c5 * (tu - c6);
 80070ec:	4b11      	ldr	r3, [pc, #68]	; (8007134 <BMP180_ReadTemperatue+0xb4>)
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f7fb fa53 	bl	800259c <__aeabi_dsub>
 80070f6:	4b10      	ldr	r3, [pc, #64]	; (8007138 <BMP180_ReadTemperatue+0xb8>)
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	f7fa ffce 	bl	800209c <__aeabi_dmul>

	return (a + (mc / (a + md)));
 8007100:	4b0e      	ldr	r3, [pc, #56]	; (800713c <BMP180_ReadTemperatue+0xbc>)
	a = c5 * (tu - c6);
 8007102:	0004      	movs	r4, r0
	return (a + (mc / (a + md)));
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
	a = c5 * (tu - c6);
 8007108:	000d      	movs	r5, r1
	return (a + (mc / (a + md)));
 800710a:	f7fa f883 	bl	8001214 <__aeabi_dadd>
 800710e:	000b      	movs	r3, r1
 8007110:	490b      	ldr	r1, [pc, #44]	; (8007140 <BMP180_ReadTemperatue+0xc0>)
 8007112:	0002      	movs	r2, r0
 8007114:	6808      	ldr	r0, [r1, #0]
 8007116:	6849      	ldr	r1, [r1, #4]
 8007118:	f7fa fb8c 	bl	8001834 <__aeabi_ddiv>
 800711c:	0022      	movs	r2, r4
 800711e:	002b      	movs	r3, r5
 8007120:	f7fa f878 	bl	8001214 <__aeabi_dadd>
 8007124:	f7fb fe70 	bl	8002e08 <__aeabi_d2f>
}
 8007128:	b005      	add	sp, #20
 800712a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800712c:	20000380 	.word	0x20000380
 8007130:	40700000 	.word	0x40700000
 8007134:	200002c8 	.word	0x200002c8
 8007138:	200002c0 	.word	0x200002c0
 800713c:	200002d8 	.word	0x200002d8
 8007140:	200002d0 	.word	0x200002d0

08007144 <BMP180_ReadPressure>:

float BMP180_ReadPressure()
{
 8007144:	b5f0      	push	{r4, r5, r6, r7, lr}
	double T = BMP180_ReadTemperatue();

	// Now send request to read pressure with highest resolution
	_data[0] = BMP180_REG_CONTROL;
	_data[1] = BMP180_COMMAND_PRESSURE3;
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8007146:	26fa      	movs	r6, #250	; 0xfa
{
 8007148:	b089      	sub	sp, #36	; 0x24
	double T = BMP180_ReadTemperatue();
 800714a:	f7ff ff99 	bl	8007080 <BMP180_ReadTemperatue>
	_data[0] = BMP180_REG_CONTROL;
 800714e:	23f4      	movs	r3, #244	; 0xf4
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8007150:	4d5c      	ldr	r5, [pc, #368]	; (80072c4 <BMP180_ReadPressure+0x180>)
	_data[0] = BMP180_REG_CONTROL;
 8007152:	ac07      	add	r4, sp, #28
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8007154:	00b6      	lsls	r6, r6, #2
	_data[0] = BMP180_REG_CONTROL;
 8007156:	7023      	strb	r3, [r4, #0]
	_data[1] = BMP180_COMMAND_PRESSURE3;
 8007158:	7063      	strb	r3, [r4, #1]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 800715a:	0022      	movs	r2, r4
	double T = BMP180_ReadTemperatue();
 800715c:	1c07      	adds	r7, r0, #0
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 800715e:	9600      	str	r6, [sp, #0]
 8007160:	3bf2      	subs	r3, #242	; 0xf2
 8007162:	21ee      	movs	r1, #238	; 0xee
 8007164:	0028      	movs	r0, r5
 8007166:	f7fc fde3 	bl	8003d30 <HAL_I2C_Master_Transmit>

	// Wait a little to make pressure measurement
	HAL_Delay(26);
 800716a:	201a      	movs	r0, #26
 800716c:	f7fb ff4a 	bl	8003004 <HAL_Delay>

	// Get pressure data
	_data[0] = BMP180_REG_RESULT;
 8007170:	23f6      	movs	r3, #246	; 0xf6
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 8007172:	0022      	movs	r2, r4
	_data[0] = BMP180_REG_RESULT;
 8007174:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 8007176:	21ee      	movs	r1, #238	; 0xee
 8007178:	9600      	str	r6, [sp, #0]
 800717a:	3bf5      	subs	r3, #245	; 0xf5
 800717c:	0028      	movs	r0, r5
 800717e:	f7fc fdd7 	bl	8003d30 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _data, 3, 1000);
 8007182:	0022      	movs	r2, r4
 8007184:	9600      	str	r6, [sp, #0]
 8007186:	2303      	movs	r3, #3
 8007188:	21ee      	movs	r1, #238	; 0xee
 800718a:	0028      	movs	r0, r5
 800718c:	f7fc fe66 	bl	8003e5c <HAL_I2C_Master_Receive>
	double T = BMP180_ReadTemperatue();
 8007190:	1c38      	adds	r0, r7, #0
 8007192:	f7fb fde7 	bl	8002d64 <__aeabi_f2d>

	// Calculate pressure with cal. data
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
	s = T - 25.0;
 8007196:	2200      	movs	r2, #0
 8007198:	4b4b      	ldr	r3, [pc, #300]	; (80072c8 <BMP180_ReadPressure+0x184>)
 800719a:	f7fb f9ff 	bl	800259c <__aeabi_dsub>
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 800719e:	0002      	movs	r2, r0
 80071a0:	000b      	movs	r3, r1
	s = T - 25.0;
 80071a2:	9002      	str	r0, [sp, #8]
 80071a4:	9103      	str	r1, [sp, #12]
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 80071a6:	f7fa ff79 	bl	800209c <__aeabi_dmul>
 80071aa:	9004      	str	r0, [sp, #16]
 80071ac:	9105      	str	r1, [sp, #20]
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
 80071ae:	7820      	ldrb	r0, [r4, #0]
 80071b0:	f7fb fd5e 	bl	8002c70 <__aeabi_i2d>
 80071b4:	2200      	movs	r2, #0
 80071b6:	4b45      	ldr	r3, [pc, #276]	; (80072cc <BMP180_ReadPressure+0x188>)
 80071b8:	f7fa ff70 	bl	800209c <__aeabi_dmul>
 80071bc:	0006      	movs	r6, r0
 80071be:	7860      	ldrb	r0, [r4, #1]
 80071c0:	000f      	movs	r7, r1
 80071c2:	f7fb fd55 	bl	8002c70 <__aeabi_i2d>
 80071c6:	0002      	movs	r2, r0
 80071c8:	000b      	movs	r3, r1
 80071ca:	0030      	movs	r0, r6
 80071cc:	0039      	movs	r1, r7
 80071ce:	f7fa f821 	bl	8001214 <__aeabi_dadd>
 80071d2:	0006      	movs	r6, r0
 80071d4:	78a0      	ldrb	r0, [r4, #2]
 80071d6:	000f      	movs	r7, r1
 80071d8:	f7fb fd4a 	bl	8002c70 <__aeabi_i2d>
 80071dc:	2200      	movs	r2, #0
 80071de:	4b3c      	ldr	r3, [pc, #240]	; (80072d0 <BMP180_ReadPressure+0x18c>)
 80071e0:	f7fa ff5c 	bl	800209c <__aeabi_dmul>
 80071e4:	0002      	movs	r2, r0
 80071e6:	000b      	movs	r3, r1
 80071e8:	0030      	movs	r0, r6
 80071ea:	0039      	movs	r1, r7
 80071ec:	f7fa f812 	bl	8001214 <__aeabi_dadd>
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 80071f0:	4b38      	ldr	r3, [pc, #224]	; (80072d4 <BMP180_ReadPressure+0x190>)
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
 80071f2:	0006      	movs	r6, r0
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
 80071f8:	000f      	movs	r7, r1
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 80071fa:	9804      	ldr	r0, [sp, #16]
 80071fc:	9905      	ldr	r1, [sp, #20]
 80071fe:	f7fa ff4d 	bl	800209c <__aeabi_dmul>
 8007202:	4b35      	ldr	r3, [pc, #212]	; (80072d8 <BMP180_ReadPressure+0x194>)
 8007204:	0004      	movs	r4, r0
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	000d      	movs	r5, r1
 800720c:	9802      	ldr	r0, [sp, #8]
 800720e:	9903      	ldr	r1, [sp, #12]
 8007210:	f7fa ff44 	bl	800209c <__aeabi_dmul>
 8007214:	0002      	movs	r2, r0
 8007216:	000b      	movs	r3, r1
 8007218:	0020      	movs	r0, r4
 800721a:	0029      	movs	r1, r5
 800721c:	f7f9 fffa 	bl	8001214 <__aeabi_dadd>
 8007220:	4b2e      	ldr	r3, [pc, #184]	; (80072dc <BMP180_ReadPressure+0x198>)
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f7f9 fff5 	bl	8001214 <__aeabi_dadd>
 800722a:	0002      	movs	r2, r0
 800722c:	000b      	movs	r3, r1
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
	z = (pu - x) / y;
 800722e:	0030      	movs	r0, r6
 8007230:	0039      	movs	r1, r7
 8007232:	f7fb f9b3 	bl	800259c <__aeabi_dsub>
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
 8007236:	4b2a      	ldr	r3, [pc, #168]	; (80072e0 <BMP180_ReadPressure+0x19c>)
	z = (pu - x) / y;
 8007238:	0006      	movs	r6, r0
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	685b      	ldr	r3, [r3, #4]
	z = (pu - x) / y;
 800723e:	000f      	movs	r7, r1
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
 8007240:	9804      	ldr	r0, [sp, #16]
 8007242:	9905      	ldr	r1, [sp, #20]
 8007244:	f7fa ff2a 	bl	800209c <__aeabi_dmul>
 8007248:	4b26      	ldr	r3, [pc, #152]	; (80072e4 <BMP180_ReadPressure+0x1a0>)
 800724a:	0004      	movs	r4, r0
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	000d      	movs	r5, r1
 8007252:	9802      	ldr	r0, [sp, #8]
 8007254:	9903      	ldr	r1, [sp, #12]
 8007256:	f7fa ff21 	bl	800209c <__aeabi_dmul>
 800725a:	0002      	movs	r2, r0
 800725c:	000b      	movs	r3, r1
 800725e:	0020      	movs	r0, r4
 8007260:	0029      	movs	r1, r5
 8007262:	f7f9 ffd7 	bl	8001214 <__aeabi_dadd>
 8007266:	4b20      	ldr	r3, [pc, #128]	; (80072e8 <BMP180_ReadPressure+0x1a4>)
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	f7f9 ffd2 	bl	8001214 <__aeabi_dadd>
 8007270:	0002      	movs	r2, r0
 8007272:	000b      	movs	r3, r1
	z = (pu - x) / y;
 8007274:	0030      	movs	r0, r6
 8007276:	0039      	movs	r1, r7
 8007278:	f7fa fadc 	bl	8001834 <__aeabi_ddiv>
	return ((p2 * pow(z,2)) + (p1 * z) + p0);
 800727c:	0002      	movs	r2, r0
 800727e:	000b      	movs	r3, r1
	z = (pu - x) / y;
 8007280:	0004      	movs	r4, r0
 8007282:	000d      	movs	r5, r1
	return ((p2 * pow(z,2)) + (p1 * z) + p0);
 8007284:	f7fa ff0a 	bl	800209c <__aeabi_dmul>
 8007288:	4b18      	ldr	r3, [pc, #96]	; (80072ec <BMP180_ReadPressure+0x1a8>)
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	f7fa ff05 	bl	800209c <__aeabi_dmul>
 8007292:	4b17      	ldr	r3, [pc, #92]	; (80072f0 <BMP180_ReadPressure+0x1ac>)
 8007294:	0006      	movs	r6, r0
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	000f      	movs	r7, r1
 800729c:	0020      	movs	r0, r4
 800729e:	0029      	movs	r1, r5
 80072a0:	f7fa fefc 	bl	800209c <__aeabi_dmul>
 80072a4:	0002      	movs	r2, r0
 80072a6:	000b      	movs	r3, r1
 80072a8:	0030      	movs	r0, r6
 80072aa:	0039      	movs	r1, r7
 80072ac:	f7f9 ffb2 	bl	8001214 <__aeabi_dadd>
 80072b0:	4b10      	ldr	r3, [pc, #64]	; (80072f4 <BMP180_ReadPressure+0x1b0>)
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f7f9 ffad 	bl	8001214 <__aeabi_dadd>
 80072ba:	f7fb fda5 	bl	8002e08 <__aeabi_d2f>
}
 80072be:	b009      	add	sp, #36	; 0x24
 80072c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072c2:	46c0      	nop			; (mov r8, r8)
 80072c4:	20000380 	.word	0x20000380
 80072c8:	40390000 	.word	0x40390000
 80072cc:	40700000 	.word	0x40700000
 80072d0:	3f700000 	.word	0x3f700000
 80072d4:	20000308 	.word	0x20000308
 80072d8:	20000300 	.word	0x20000300
 80072dc:	200002f8 	.word	0x200002f8
 80072e0:	20000320 	.word	0x20000320
 80072e4:	20000318 	.word	0x20000318
 80072e8:	20000310 	.word	0x20000310
 80072ec:	200002f0 	.word	0x200002f0
 80072f0:	200002e8 	.word	0x200002e8
 80072f4:	200002e0 	.word	0x200002e0

080072f8 <RF24_csn>:
//}
/****************************************************************************/

void RF24_csn(uint8_t mode)
{
    HAL_GPIO_WritePin(csn_port, csn_pin, mode);
 80072f8:	4b05      	ldr	r3, [pc, #20]	; (8007310 <RF24_csn+0x18>)
{
 80072fa:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(csn_port, csn_pin, mode);
 80072fc:	8819      	ldrh	r1, [r3, #0]
 80072fe:	4b05      	ldr	r3, [pc, #20]	; (8007314 <RF24_csn+0x1c>)
{
 8007300:	0002      	movs	r2, r0
    HAL_GPIO_WritePin(csn_port, csn_pin, mode);
 8007302:	6818      	ldr	r0, [r3, #0]
 8007304:	f7fc fb76 	bl	80039f4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8007308:	2001      	movs	r0, #1
 800730a:	f7fb fe7b 	bl	8003004 <HAL_Delay>
}
 800730e:	bd10      	pop	{r4, pc}
 8007310:	20000418 	.word	0x20000418
 8007314:	20000530 	.word	0x20000530

08007318 <RF24_ce>:

/****************************************************************************/

void RF24_ce(uint8_t level)
{
    HAL_GPIO_WritePin(ce_port, ce_pin, level);
 8007318:	4b05      	ldr	r3, [pc, #20]	; (8007330 <RF24_ce+0x18>)
{
 800731a:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(ce_port, ce_pin, level);
 800731c:	8819      	ldrh	r1, [r3, #0]
 800731e:	4b05      	ldr	r3, [pc, #20]	; (8007334 <RF24_ce+0x1c>)
{
 8007320:	0002      	movs	r2, r0
    HAL_GPIO_WritePin(ce_port, ce_pin, level);
 8007322:	6818      	ldr	r0, [r3, #0]
 8007324:	f7fc fb66 	bl	80039f4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8007328:	2001      	movs	r0, #1
 800732a:	f7fb fe6b 	bl	8003004 <HAL_Delay>
}
 800732e:	bd10      	pop	{r4, pc}
 8007330:	200004ca 	.word	0x200004ca
 8007334:	200003d0 	.word	0x200003d0

08007338 <RF24_beginTransaction>:

/****************************************************************************/

void RF24_beginTransaction()
{
 8007338:	b510      	push	{r4, lr}
    //_SPI->beginTransaction(SPISettings(spi_speed, MSBFIRST, SPI_MODE0));
    RF24_csn(0);
 800733a:	2000      	movs	r0, #0
 800733c:	f7ff ffdc 	bl	80072f8 <RF24_csn>
}
 8007340:	bd10      	pop	{r4, pc}

08007342 <RF24_endTransaction>:

/****************************************************************************/

void RF24_endTransaction()
{
 8007342:	b510      	push	{r4, lr}
    //_SPI->endTransaction();
    RF24_csn(1);
 8007344:	2001      	movs	r0, #1
 8007346:	f7ff ffd7 	bl	80072f8 <RF24_csn>
}
 800734a:	bd10      	pop	{r4, pc}

0800734c <RF24_read_register>:
}

/****************************************************************************/

uint8_t RF24_read_register(uint8_t reg)
{
 800734c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t result;
    uint8_t _dummyReg = 0xff;
 800734e:	260e      	movs	r6, #14
    uint8_t _data = R_REGISTER | reg;
 8007350:	240f      	movs	r4, #15
    uint8_t _dummyReg = 0xff;
 8007352:	23ff      	movs	r3, #255	; 0xff
{
 8007354:	b085      	sub	sp, #20
    uint8_t _data = R_REGISTER | reg;
 8007356:	446c      	add	r4, sp
    uint8_t _dummyReg = 0xff;
 8007358:	446e      	add	r6, sp
    RF24_beginTransaction();
    //status = _SPI->transfer(R_REGISTER | reg);
    //result = _SPI->transfer(0xff);

    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 800735a:	27fa      	movs	r7, #250	; 0xfa
    uint8_t _dummyReg = 0xff;
 800735c:	7033      	strb	r3, [r6, #0]
    uint8_t _data = R_REGISTER | reg;
 800735e:	7020      	strb	r0, [r4, #0]
    RF24_beginTransaction();
 8007360:	f7ff ffea 	bl	8007338 <RF24_beginTransaction>
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 8007364:	0021      	movs	r1, r4
    HAL_SPI_TransmitReceive(&hspi1, &_dummyReg, &result, sizeof(uint8_t), 1000);
 8007366:	240d      	movs	r4, #13
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 8007368:	4d0a      	ldr	r5, [pc, #40]	; (8007394 <RF24_read_register+0x48>)
 800736a:	00bf      	lsls	r7, r7, #2
    HAL_SPI_TransmitReceive(&hspi1, &_dummyReg, &result, sizeof(uint8_t), 1000);
 800736c:	446c      	add	r4, sp
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 800736e:	9700      	str	r7, [sp, #0]
 8007370:	2301      	movs	r3, #1
 8007372:	4a09      	ldr	r2, [pc, #36]	; (8007398 <RF24_read_register+0x4c>)
 8007374:	0028      	movs	r0, r5
 8007376:	f7fd fff1 	bl	800535c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1, &_dummyReg, &result, sizeof(uint8_t), 1000);
 800737a:	2301      	movs	r3, #1
 800737c:	0022      	movs	r2, r4
 800737e:	0031      	movs	r1, r6
 8007380:	9700      	str	r7, [sp, #0]
 8007382:	0028      	movs	r0, r5
 8007384:	f7fd ffea 	bl	800535c <HAL_SPI_TransmitReceive>
    RF24_endTransaction();
 8007388:	f7ff ffdb 	bl	8007342 <RF24_endTransaction>

    return result;
 800738c:	7820      	ldrb	r0, [r4, #0]
}
 800738e:	b005      	add	sp, #20
 8007390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007392:	46c0      	nop			; (mov r8, r8)
 8007394:	200004d4 	.word	0x200004d4
 8007398:	20000618 	.word	0x20000618

0800739c <RF24_write_registers>:

/****************************************************************************/

void RF24_write_registers(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 800739c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t _data = W_REGISTER | reg;
 800739e:	260f      	movs	r6, #15
{
 80073a0:	b087      	sub	sp, #28
    uint8_t _data = W_REGISTER | reg;
 80073a2:	ab02      	add	r3, sp, #8
 80073a4:	18f6      	adds	r6, r6, r3
 80073a6:	2320      	movs	r3, #32
    RF24_beginTransaction();
    //status = _SPI->transfer(W_REGISTER | reg);
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 80073a8:	25fa      	movs	r5, #250	; 0xfa
    uint8_t _data = W_REGISTER | reg;
 80073aa:	4318      	orrs	r0, r3
{
 80073ac:	000f      	movs	r7, r1
 80073ae:	9203      	str	r2, [sp, #12]
    uint8_t _data = W_REGISTER | reg;
 80073b0:	7030      	strb	r0, [r6, #0]
    RF24_beginTransaction();
 80073b2:	f7ff ffc1 	bl	8007338 <RF24_beginTransaction>
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 80073b6:	4c0a      	ldr	r4, [pc, #40]	; (80073e0 <RF24_write_registers+0x44>)
 80073b8:	00ad      	lsls	r5, r5, #2
 80073ba:	0031      	movs	r1, r6
 80073bc:	9500      	str	r5, [sp, #0]
 80073be:	2301      	movs	r3, #1
 80073c0:	4a08      	ldr	r2, [pc, #32]	; (80073e4 <RF24_write_registers+0x48>)
 80073c2:	0020      	movs	r0, r4
 80073c4:	f7fd ffca 	bl	800535c <HAL_SPI_TransmitReceive>
    //while (len--) {
    //    _SPI->transfer(*buf++);
    //}
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 1000);
 80073c8:	466b      	mov	r3, sp
 80073ca:	0039      	movs	r1, r7
 80073cc:	899a      	ldrh	r2, [r3, #12]
 80073ce:	0020      	movs	r0, r4
 80073d0:	002b      	movs	r3, r5
 80073d2:	f7fd ff0c 	bl	80051ee <HAL_SPI_Transmit>
    RF24_endTransaction();
 80073d6:	f7ff ffb4 	bl	8007342 <RF24_endTransaction>
}
 80073da:	b007      	add	sp, #28
 80073dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073de:	46c0      	nop			; (mov r8, r8)
 80073e0:	200004d4 	.word	0x200004d4
 80073e4:	20000618 	.word	0x20000618

080073e8 <RF24_write_register>:

/****************************************************************************/

void RF24_write_register(uint8_t reg, uint8_t value, uint8_t is_cmd_only)
{
 80073e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t _data = W_REGISTER | reg;
 80073ea:	2320      	movs	r3, #32
{
 80073ec:	270f      	movs	r7, #15
    uint8_t _data = W_REGISTER | reg;
 80073ee:	2616      	movs	r6, #22
 80073f0:	25fa      	movs	r5, #250	; 0xfa
{
 80073f2:	b087      	sub	sp, #28
 80073f4:	446f      	add	r7, sp
    uint8_t _data = W_REGISTER | reg;
 80073f6:	446e      	add	r6, sp
 80073f8:	4318      	orrs	r0, r3
{
 80073fa:	7039      	strb	r1, [r7, #0]
    uint8_t _data = W_REGISTER | reg;
 80073fc:	7030      	strb	r0, [r6, #0]
 80073fe:	4c10      	ldr	r4, [pc, #64]	; (8007440 <RF24_write_register+0x58>)
 8007400:	00ad      	lsls	r5, r5, #2
    uint8_t _dummyReg;
    if (is_cmd_only) {
 8007402:	2a00      	cmp	r2, #0
 8007404:	d00c      	beq.n	8007420 <RF24_write_register+0x38>
        RF24_beginTransaction();
 8007406:	f7ff ff97 	bl	8007338 <RF24_beginTransaction>
    //    status = _SPI->transfer(W_REGISTER | reg);
        HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 800740a:	2301      	movs	r3, #1
 800740c:	0031      	movs	r1, r6
 800740e:	4a0d      	ldr	r2, [pc, #52]	; (8007444 <RF24_write_register+0x5c>)
 8007410:	9500      	str	r5, [sp, #0]
    else {
        RF24_beginTransaction();
    //    status = _SPI->transfer(W_REGISTER | reg);
    //    _SPI->transfer(value);
        HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
        HAL_SPI_TransmitReceive(&hspi1, &value, &_dummyReg, sizeof(uint8_t), 1000);
 8007412:	0020      	movs	r0, r4
 8007414:	f7fd ffa2 	bl	800535c <HAL_SPI_TransmitReceive>
        RF24_endTransaction();
 8007418:	f7ff ff93 	bl	8007342 <RF24_endTransaction>
    }
}
 800741c:	b007      	add	sp, #28
 800741e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        RF24_beginTransaction();
 8007420:	f7ff ff8a 	bl	8007338 <RF24_beginTransaction>
        HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 8007424:	2301      	movs	r3, #1
 8007426:	4a07      	ldr	r2, [pc, #28]	; (8007444 <RF24_write_register+0x5c>)
 8007428:	0031      	movs	r1, r6
 800742a:	9500      	str	r5, [sp, #0]
 800742c:	0020      	movs	r0, r4
 800742e:	f7fd ff95 	bl	800535c <HAL_SPI_TransmitReceive>
        HAL_SPI_TransmitReceive(&hspi1, &value, &_dummyReg, sizeof(uint8_t), 1000);
 8007432:	2217      	movs	r2, #23
 8007434:	9500      	str	r5, [sp, #0]
 8007436:	2301      	movs	r3, #1
 8007438:	446a      	add	r2, sp
 800743a:	0039      	movs	r1, r7
 800743c:	e7e9      	b.n	8007412 <RF24_write_register+0x2a>
 800743e:	46c0      	nop			; (mov r8, r8)
 8007440:	200004d4 	.word	0x200004d4
 8007444:	20000618 	.word	0x20000618

08007448 <RF24_write_payload>:

/****************************************************************************/

void RF24_write_payload(const void* buf, uint8_t data_len, const uint8_t writeType)
{
 8007448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800744a:	270f      	movs	r7, #15
 800744c:	b08f      	sub	sp, #60	; 0x3c
 800744e:	ab02      	add	r3, sp, #8
 8007450:	18ff      	adds	r7, r7, r3
 8007452:	9004      	str	r0, [sp, #16]
 8007454:	703a      	strb	r2, [r7, #0]
 8007456:	000d      	movs	r5, r1
    const uint8_t* current = (const uint8_t*)(buf);
    uint8_t _dummyReg[32];
    memset(_dummyReg, 0, 32);
 8007458:	2220      	movs	r2, #32
 800745a:	2100      	movs	r1, #0
 800745c:	a806      	add	r0, sp, #24
 800745e:	f000 ffe2 	bl	8008426 <memset>

    uint8_t blank_len = !data_len ? 1 : 0;
    if (!dynamic_payloads_enabled) {
 8007462:	4b1a      	ldr	r3, [pc, #104]	; (80074cc <RF24_write_payload+0x84>)
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d126      	bne.n	80074b8 <RF24_write_payload+0x70>
        data_len = rf24_min(data_len, payload_size);
 800746a:	4b19      	ldr	r3, [pc, #100]	; (80074d0 <RF24_write_payload+0x88>)
 800746c:	1c2c      	adds	r4, r5, #0
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	429d      	cmp	r5, r3
 8007472:	d900      	bls.n	8007476 <RF24_write_payload+0x2e>
 8007474:	1c1c      	adds	r4, r3, #0
 8007476:	b2e4      	uxtb	r4, r4
        blank_len = payload_size - data_len;
 8007478:	1b1b      	subs	r3, r3, r4
 800747a:	b2db      	uxtb	r3, r3
 800747c:	9303      	str	r3, [sp, #12]
        data_len = rf24_min(data_len, 32);
    }

    RF24_beginTransaction();
    //status = _SPI->transfer(writeType);
    HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&writeType, &status, sizeof(uint8_t), 1000);
 800747e:	26fa      	movs	r6, #250	; 0xfa
    RF24_beginTransaction();
 8007480:	f7ff ff5a 	bl	8007338 <RF24_beginTransaction>
    HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&writeType, &status, sizeof(uint8_t), 1000);
 8007484:	4d13      	ldr	r5, [pc, #76]	; (80074d4 <RF24_write_payload+0x8c>)
 8007486:	00b6      	lsls	r6, r6, #2
 8007488:	0039      	movs	r1, r7
 800748a:	9600      	str	r6, [sp, #0]
 800748c:	2301      	movs	r3, #1
 800748e:	4a12      	ldr	r2, [pc, #72]	; (80074d8 <RF24_write_payload+0x90>)
 8007490:	0028      	movs	r0, r5
 8007492:	f7fd ff63 	bl	800535c <HAL_SPI_TransmitReceive>
    //while (data_len--) {
    //    _SPI->transfer(*current++);
    //}
    HAL_SPI_Transmit(&hspi1, (uint8_t*)current, data_len, 1000);
 8007496:	b2a2      	uxth	r2, r4
 8007498:	0033      	movs	r3, r6
 800749a:	9904      	ldr	r1, [sp, #16]
 800749c:	0028      	movs	r0, r5
 800749e:	f7fd fea6 	bl	80051ee <HAL_SPI_Transmit>
    //while (blank_len--) {
    //    _SPI->transfer(0);
    //}
    HAL_SPI_Transmit(&hspi1, _dummyReg, blank_len, 1000);
 80074a2:	466b      	mov	r3, sp
 80074a4:	a906      	add	r1, sp, #24
 80074a6:	899a      	ldrh	r2, [r3, #12]
 80074a8:	0028      	movs	r0, r5
 80074aa:	0033      	movs	r3, r6
 80074ac:	f7fd fe9f 	bl	80051ee <HAL_SPI_Transmit>
    RF24_endTransaction();
 80074b0:	f7ff ff47 	bl	8007342 <RF24_endTransaction>
}
 80074b4:	b00f      	add	sp, #60	; 0x3c
 80074b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint8_t blank_len = !data_len ? 1 : 0;
 80074b8:	426a      	negs	r2, r5
 80074ba:	416a      	adcs	r2, r5
 80074bc:	b2d3      	uxtb	r3, r2
 80074be:	9303      	str	r3, [sp, #12]
        data_len = rf24_min(data_len, 32);
 80074c0:	1c2c      	adds	r4, r5, #0
 80074c2:	2d20      	cmp	r5, #32
 80074c4:	d900      	bls.n	80074c8 <RF24_write_payload+0x80>
 80074c6:	2420      	movs	r4, #32
 80074c8:	b2e4      	uxtb	r4, r4
 80074ca:	e7d8      	b.n	800747e <RF24_write_payload+0x36>
 80074cc:	2000037d 	.word	0x2000037d
 80074d0:	200005b8 	.word	0x200005b8
 80074d4:	200004d4 	.word	0x200004d4
 80074d8:	20000618 	.word	0x20000618

080074dc <RF24_read_payload>:

/****************************************************************************/

void RF24_read_payload(void* buf, uint8_t data_len)
{
 80074dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t* current = (uint8_t*)(buf);
    uint8_t _dummyReg[32];
    uint8_t _reg;

    uint8_t blank_len = 0;
    if (!dynamic_payloads_enabled) {
 80074de:	4b1b      	ldr	r3, [pc, #108]	; (800754c <RF24_read_payload+0x70>)
{
 80074e0:	b08f      	sub	sp, #60	; 0x3c
    if (!dynamic_payloads_enabled) {
 80074e2:	781b      	ldrb	r3, [r3, #0]
{
 80074e4:	9003      	str	r0, [sp, #12]
    if (!dynamic_payloads_enabled) {
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d128      	bne.n	800753c <RF24_read_payload+0x60>
        data_len = rf24_min(data_len, payload_size);
 80074ea:	4b19      	ldr	r3, [pc, #100]	; (8007550 <RF24_read_payload+0x74>)
 80074ec:	781b      	ldrb	r3, [r3, #0]
 80074ee:	1c1c      	adds	r4, r3, #0
 80074f0:	428b      	cmp	r3, r1
 80074f2:	d900      	bls.n	80074f6 <RF24_read_payload+0x1a>
 80074f4:	1c0c      	adds	r4, r1, #0
 80074f6:	b2e4      	uxtb	r4, r4
        blank_len = payload_size - data_len;
 80074f8:	1b1b      	subs	r3, r3, r4
 80074fa:	b2df      	uxtb	r7, r3
    }
    else {
        data_len = rf24_min(data_len, 32);
    }

    RF24_beginTransaction();
 80074fc:	f7ff ff1c 	bl	8007338 <RF24_beginTransaction>
    //status = _SPI->transfer(R_RX_PAYLOAD);
    _reg = R_RX_PAYLOAD;
 8007500:	210f      	movs	r1, #15
 8007502:	ab02      	add	r3, sp, #8
    HAL_SPI_TransmitReceive(&hspi1, &_reg, &status, sizeof(uint8_t), 1000);
 8007504:	26fa      	movs	r6, #250	; 0xfa
    _reg = R_RX_PAYLOAD;
 8007506:	18c9      	adds	r1, r1, r3
 8007508:	2361      	movs	r3, #97	; 0x61
    HAL_SPI_TransmitReceive(&hspi1, &_reg, &status, sizeof(uint8_t), 1000);
 800750a:	4d12      	ldr	r5, [pc, #72]	; (8007554 <RF24_read_payload+0x78>)
 800750c:	00b6      	lsls	r6, r6, #2
    _reg = R_RX_PAYLOAD;
 800750e:	700b      	strb	r3, [r1, #0]
    HAL_SPI_TransmitReceive(&hspi1, &_reg, &status, sizeof(uint8_t), 1000);
 8007510:	4a11      	ldr	r2, [pc, #68]	; (8007558 <RF24_read_payload+0x7c>)
 8007512:	9600      	str	r6, [sp, #0]
 8007514:	3b60      	subs	r3, #96	; 0x60
 8007516:	0028      	movs	r0, r5
 8007518:	f7fd ff20 	bl	800535c <HAL_SPI_TransmitReceive>
    //while (data_len--) {
    //    *current++ = _SPI->transfer(0xFF);
    //}
    HAL_SPI_Receive(&hspi1, current, data_len, 1000);
 800751c:	b2a2      	uxth	r2, r4
 800751e:	0033      	movs	r3, r6
 8007520:	9903      	ldr	r1, [sp, #12]
 8007522:	0028      	movs	r0, r5
 8007524:	f7fe f810 	bl	8005548 <HAL_SPI_Receive>
    //while (blank_len--) {
    //    _SPI->transfer(0xff);
    //}
    HAL_SPI_Receive(&hspi1, _dummyReg, blank_len, 1000);
 8007528:	b2ba      	uxth	r2, r7
 800752a:	0033      	movs	r3, r6
 800752c:	a906      	add	r1, sp, #24
 800752e:	0028      	movs	r0, r5
 8007530:	f7fe f80a 	bl	8005548 <HAL_SPI_Receive>
    RF24_endTransaction();
 8007534:	f7ff ff05 	bl	8007342 <RF24_endTransaction>
}
 8007538:	b00f      	add	sp, #60	; 0x3c
 800753a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        data_len = rf24_min(data_len, 32);
 800753c:	1c0c      	adds	r4, r1, #0
 800753e:	2920      	cmp	r1, #32
 8007540:	d900      	bls.n	8007544 <RF24_read_payload+0x68>
 8007542:	2420      	movs	r4, #32
 8007544:	b2e4      	uxtb	r4, r4
    uint8_t blank_len = 0;
 8007546:	2700      	movs	r7, #0
 8007548:	e7d8      	b.n	80074fc <RF24_read_payload+0x20>
 800754a:	46c0      	nop			; (mov r8, r8)
 800754c:	2000037d 	.word	0x2000037d
 8007550:	200005b8 	.word	0x200005b8
 8007554:	200004d4 	.word	0x200004d4
 8007558:	20000618 	.word	0x20000618

0800755c <RF24_flush_rx>:

/****************************************************************************/

uint8_t RF24_flush_rx(void)
{
 800755c:	b510      	push	{r4, lr}
    RF24_write_register(FLUSH_RX, RF24_NOP, 1);
 800755e:	20e2      	movs	r0, #226	; 0xe2
 8007560:	2201      	movs	r2, #1
 8007562:	21ff      	movs	r1, #255	; 0xff
 8007564:	f7ff ff40 	bl	80073e8 <RF24_write_register>
    return status;
 8007568:	4b01      	ldr	r3, [pc, #4]	; (8007570 <RF24_flush_rx+0x14>)
 800756a:	7818      	ldrb	r0, [r3, #0]
}
 800756c:	bd10      	pop	{r4, pc}
 800756e:	46c0      	nop			; (mov r8, r8)
 8007570:	20000618 	.word	0x20000618

08007574 <RF24_flush_tx>:

/****************************************************************************/

uint8_t RF24_flush_tx(void)
{
 8007574:	b510      	push	{r4, lr}
    RF24_write_register(FLUSH_TX, RF24_NOP, 1);
 8007576:	20e1      	movs	r0, #225	; 0xe1
 8007578:	2201      	movs	r2, #1
 800757a:	21ff      	movs	r1, #255	; 0xff
 800757c:	f7ff ff34 	bl	80073e8 <RF24_write_register>
    return status;
 8007580:	4b01      	ldr	r3, [pc, #4]	; (8007588 <RF24_flush_tx+0x14>)
 8007582:	7818      	ldrb	r0, [r3, #0]
}
 8007584:	bd10      	pop	{r4, pc}
 8007586:	46c0      	nop			; (mov r8, r8)
 8007588:	20000618 	.word	0x20000618

0800758c <RF24_get_status>:

/****************************************************************************/

uint8_t RF24_get_status(void)
{
    RF24_write_register(RF24_NOP, RF24_NOP, 1);
 800758c:	21ff      	movs	r1, #255	; 0xff
{
 800758e:	b510      	push	{r4, lr}
    RF24_write_register(RF24_NOP, RF24_NOP, 1);
 8007590:	0008      	movs	r0, r1
 8007592:	2201      	movs	r2, #1
 8007594:	f7ff ff28 	bl	80073e8 <RF24_write_register>
    return status;
 8007598:	4b01      	ldr	r3, [pc, #4]	; (80075a0 <RF24_get_status+0x14>)
 800759a:	7818      	ldrb	r0, [r3, #0]
}
 800759c:	bd10      	pop	{r4, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	20000618 	.word	0x20000618

080075a4 <RF24_init>:

/****************************************************************************/

void RF24_init(GPIO_TypeDef* _ce_port, uint16_t _ce_pin, GPIO_TypeDef* _cs_port, uint16_t _cs_pin)
{
 80075a4:	b510      	push	{r4, lr}
    ce_port = _ce_port;
 80075a6:	4c0c      	ldr	r4, [pc, #48]	; (80075d8 <RF24_init+0x34>)
 80075a8:	6020      	str	r0, [r4, #0]
    ce_pin = _ce_pin;
 80075aa:	480c      	ldr	r0, [pc, #48]	; (80075dc <RF24_init+0x38>)
 80075ac:	8001      	strh	r1, [r0, #0]
    csn_port = _cs_port;
 80075ae:	490c      	ldr	r1, [pc, #48]	; (80075e0 <RF24_init+0x3c>)
 80075b0:	600a      	str	r2, [r1, #0]
    csn_pin = _cs_pin;
 80075b2:	4a0c      	ldr	r2, [pc, #48]	; (80075e4 <RF24_init+0x40>)
    payload_size = 32;
    dynamic_payloads_enabled = 1;
    addr_width = 5;
    _is_p_variant = 0;
 80075b4:	490c      	ldr	r1, [pc, #48]	; (80075e8 <RF24_init+0x44>)
    csn_pin = _cs_pin;
 80075b6:	8013      	strh	r3, [r2, #0]
    payload_size = 32;
 80075b8:	2220      	movs	r2, #32
 80075ba:	4b0c      	ldr	r3, [pc, #48]	; (80075ec <RF24_init+0x48>)
 80075bc:	701a      	strb	r2, [r3, #0]
    dynamic_payloads_enabled = 1;
 80075be:	4b0c      	ldr	r3, [pc, #48]	; (80075f0 <RF24_init+0x4c>)
 80075c0:	3a1f      	subs	r2, #31
 80075c2:	701a      	strb	r2, [r3, #0]
    addr_width = 5;
 80075c4:	4b0b      	ldr	r3, [pc, #44]	; (80075f4 <RF24_init+0x50>)
 80075c6:	3204      	adds	r2, #4
 80075c8:	701a      	strb	r2, [r3, #0]
    _is_p_variant = 0;
 80075ca:	2300      	movs	r3, #0
 80075cc:	700b      	strb	r3, [r1, #0]
    csDelay = 5;
 80075ce:	490a      	ldr	r1, [pc, #40]	; (80075f8 <RF24_init+0x54>)
 80075d0:	600a      	str	r2, [r1, #0]
    pipe0_reading_address[0] = 0;
 80075d2:	4a0a      	ldr	r2, [pc, #40]	; (80075fc <RF24_init+0x58>)
 80075d4:	7013      	strb	r3, [r2, #0]
}
 80075d6:	bd10      	pop	{r4, pc}
 80075d8:	200003d0 	.word	0x200003d0
 80075dc:	200004ca 	.word	0x200004ca
 80075e0:	20000530 	.word	0x20000530
 80075e4:	20000418 	.word	0x20000418
 80075e8:	20000534 	.word	0x20000534
 80075ec:	200005b8 	.word	0x200005b8
 80075f0:	2000037d 	.word	0x2000037d
 80075f4:	20000368 	.word	0x20000368
 80075f8:	2000052c 	.word	0x2000052c
 80075fc:	200004c4 	.word	0x200004c4

08007600 <RF24_setChannel>:

/****************************************************************************/

void RF24_setChannel(uint8_t channel)
{
 8007600:	b510      	push	{r4, lr}
    const uint8_t max_channel = 125;
    RF24_write_register(RF_CH, rf24_min(channel, max_channel), 0);
 8007602:	1c01      	adds	r1, r0, #0
 8007604:	287d      	cmp	r0, #125	; 0x7d
 8007606:	d900      	bls.n	800760a <RF24_setChannel+0xa>
 8007608:	217d      	movs	r1, #125	; 0x7d
 800760a:	b2c9      	uxtb	r1, r1
 800760c:	2200      	movs	r2, #0
 800760e:	2005      	movs	r0, #5
 8007610:	f7ff feea 	bl	80073e8 <RF24_write_register>
}
 8007614:	bd10      	pop	{r4, pc}
	...

08007618 <RF24_setPayloadSize>:
}

/****************************************************************************/

void RF24_setPayloadSize(uint8_t size)
{
 8007618:	b570      	push	{r4, r5, r6, lr}
    // payload size must be in range [1, 32]
    payload_size = rf24_max(1, rf24_min(32, size));
 800761a:	2301      	movs	r3, #1
 800761c:	2800      	cmp	r0, #0
 800761e:	d004      	beq.n	800762a <RF24_setPayloadSize+0x12>
 8007620:	1c03      	adds	r3, r0, #0
 8007622:	2820      	cmp	r0, #32
 8007624:	d900      	bls.n	8007628 <RF24_setPayloadSize+0x10>
 8007626:	2320      	movs	r3, #32
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2411      	movs	r4, #17
 800762c:	4d05      	ldr	r5, [pc, #20]	; (8007644 <RF24_setPayloadSize+0x2c>)
 800762e:	702b      	strb	r3, [r5, #0]

    // write static payload size setting for all pipes
    for (uint8_t i = 0; i < 6; ++i)
        RF24_write_register(RX_PW_P0 + i, payload_size, 0);
 8007630:	0020      	movs	r0, r4
 8007632:	3401      	adds	r4, #1
 8007634:	7829      	ldrb	r1, [r5, #0]
 8007636:	2200      	movs	r2, #0
 8007638:	b2e4      	uxtb	r4, r4
 800763a:	f7ff fed5 	bl	80073e8 <RF24_write_register>
    for (uint8_t i = 0; i < 6; ++i)
 800763e:	2c17      	cmp	r4, #23
 8007640:	d1f6      	bne.n	8007630 <RF24_setPayloadSize+0x18>
}
 8007642:	bd70      	pop	{r4, r5, r6, pc}
 8007644:	200005b8 	.word	0x200005b8

08007648 <RF24_stopListening>:
/****************************************************************************/
static const uint8_t child_pipe_enable[] = {ERX_P0, ERX_P1, ERX_P2,
                                                    ERX_P3, ERX_P4, ERX_P5};

void RF24_stopListening(void)
{
 8007648:	b510      	push	{r4, lr}
    RF24_ce(0);
 800764a:	2000      	movs	r0, #0
 800764c:	f7ff fe64 	bl	8007318 <RF24_ce>

    //delayMicroseconds(100);
    //delayMicroseconds(txDelay);
    HAL_Delay(1);
 8007650:	2001      	movs	r0, #1
 8007652:	f7fb fcd7 	bl	8003004 <HAL_Delay>
    if (ack_payloads_enabled){
 8007656:	4b0c      	ldr	r3, [pc, #48]	; (8007688 <RF24_stopListening+0x40>)
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d001      	beq.n	8007662 <RF24_stopListening+0x1a>
        RF24_flush_tx();
 800765e:	f7ff ff89 	bl	8007574 <RF24_flush_tx>
    }

    config_reg &= ~_BV(PRIM_RX);
    RF24_write_register(NRF_CONFIG, config_reg, 0);
 8007662:	2200      	movs	r2, #0
    config_reg &= ~_BV(PRIM_RX);
 8007664:	2401      	movs	r4, #1
 8007666:	4b09      	ldr	r3, [pc, #36]	; (800768c <RF24_stopListening+0x44>)
    RF24_write_register(NRF_CONFIG, config_reg, 0);
 8007668:	0010      	movs	r0, r2
    config_reg &= ~_BV(PRIM_RX);
 800766a:	7819      	ldrb	r1, [r3, #0]
 800766c:	43a1      	bics	r1, r4
 800766e:	7019      	strb	r1, [r3, #0]
    RF24_write_register(NRF_CONFIG, config_reg, 0);
 8007670:	f7ff feba 	bl	80073e8 <RF24_write_register>

    RF24_write_register(EN_RXADDR, RF24_read_register(EN_RXADDR) | _BV(child_pipe_enable[0]), 0); // Enable RX on pipe0
 8007674:	2002      	movs	r0, #2
 8007676:	f7ff fe69 	bl	800734c <RF24_read_register>
 800767a:	4304      	orrs	r4, r0
 800767c:	b2e1      	uxtb	r1, r4
 800767e:	2200      	movs	r2, #0
 8007680:	2002      	movs	r0, #2
 8007682:	f7ff feb1 	bl	80073e8 <RF24_write_register>
}
 8007686:	bd10      	pop	{r4, pc}
 8007688:	200003d4 	.word	0x200003d4
 800768c:	200004cc 	.word	0x200004cc

08007690 <RF24_powerDown>:

/****************************************************************************/

void RF24_powerDown(void)
{
 8007690:	b510      	push	{r4, lr}
    RF24_ce(0); // Guarantee CE is low on powerDown
 8007692:	2000      	movs	r0, #0
 8007694:	f7ff fe40 	bl	8007318 <RF24_ce>
    config_reg &= ~_BV(PWR_UP);
 8007698:	2202      	movs	r2, #2
 800769a:	4b04      	ldr	r3, [pc, #16]	; (80076ac <RF24_powerDown+0x1c>)
 800769c:	7819      	ldrb	r1, [r3, #0]
 800769e:	4391      	bics	r1, r2
    RF24_write_register(NRF_CONFIG, config_reg, 0);
 80076a0:	2200      	movs	r2, #0
 80076a2:	0010      	movs	r0, r2
    config_reg &= ~_BV(PWR_UP);
 80076a4:	7019      	strb	r1, [r3, #0]
    RF24_write_register(NRF_CONFIG, config_reg, 0);
 80076a6:	f7ff fe9f 	bl	80073e8 <RF24_write_register>
}
 80076aa:	bd10      	pop	{r4, pc}
 80076ac:	200004cc 	.word	0x200004cc

080076b0 <RF24_powerUp>:

/****************************************************************************/

//Power up now. Radio will not power down unless instructed by MCU for config changes etc.
void RF24_powerUp(void)
{
 80076b0:	b510      	push	{r4, lr}
    // if not powered up then power up and wait for the radio to initialize
    if (!(config_reg & _BV(PWR_UP))) {
 80076b2:	4b07      	ldr	r3, [pc, #28]	; (80076d0 <RF24_powerUp+0x20>)
 80076b4:	2102      	movs	r1, #2
 80076b6:	781a      	ldrb	r2, [r3, #0]
 80076b8:	0010      	movs	r0, r2
 80076ba:	4008      	ands	r0, r1
 80076bc:	d107      	bne.n	80076ce <RF24_powerUp+0x1e>
        config_reg |= _BV(PWR_UP);
 80076be:	4311      	orrs	r1, r2
        RF24_write_register(NRF_CONFIG, config_reg, 0);
 80076c0:	0002      	movs	r2, r0
        config_reg |= _BV(PWR_UP);
 80076c2:	7019      	strb	r1, [r3, #0]
        RF24_write_register(NRF_CONFIG, config_reg, 0);
 80076c4:	f7ff fe90 	bl	80073e8 <RF24_write_register>

        // For nRF24L01+ to go from power down mode to TX or RX mode it must first pass through stand-by mode.
        // There must be a delay of Tpd2stby (see Table 16.) after the nRF24L01+ leaves power down mode before
        // the CEis set high. - Tpd2stby can be up to 5ms per the 1.0 datasheet
        //delayMicroseconds(RF24_POWERUP_DELAY);
        HAL_Delay(1);
 80076c8:	2001      	movs	r0, #1
 80076ca:	f7fb fc9b 	bl	8003004 <HAL_Delay>
    }
}
 80076ce:	bd10      	pop	{r4, pc}
 80076d0:	200004cc 	.word	0x200004cc

080076d4 <RF24_startFastWrite>:
//In this mode, if we can keep the FIFO buffers loaded, packets will transmit immediately (no 130us delay)
//Otherwise we enter Standby-II mode, which is still faster than standby mode
//Also, we remove the need to keep writing the config register over and over and delaying for 150 us each time if sending a stream of data

void RF24_startFastWrite(const void* buf, uint8_t len, const uint8_t multicast, uint8_t startTx)
{ //TMRh20
 80076d4:	b510      	push	{r4, lr}
 80076d6:	001c      	movs	r4, r3

    RF24_write_payload(buf, len, multicast ? W_TX_PAYLOAD_NO_ACK : W_TX_PAYLOAD);
 80076d8:	23b0      	movs	r3, #176	; 0xb0
 80076da:	2a00      	cmp	r2, #0
 80076dc:	d100      	bne.n	80076e0 <RF24_startFastWrite+0xc>
 80076de:	3b10      	subs	r3, #16
 80076e0:	001a      	movs	r2, r3
 80076e2:	f7ff feb1 	bl	8007448 <RF24_write_payload>
    if (startTx) {
 80076e6:	2c00      	cmp	r4, #0
 80076e8:	d002      	beq.n	80076f0 <RF24_startFastWrite+0x1c>
        RF24_ce(1);
 80076ea:	2001      	movs	r0, #1
 80076ec:	f7ff fe14 	bl	8007318 <RF24_ce>
    }
}
 80076f0:	bd10      	pop	{r4, pc}
	...

080076f4 <RF24_write>:
{
 80076f4:	b570      	push	{r4, r5, r6, lr}
    RF24_startFastWrite(buf, len, multicast, 1);
 80076f6:	2301      	movs	r3, #1
 80076f8:	f7ff ffec 	bl	80076d4 <RF24_startFastWrite>
    uint32_t timer = HAL_GetTick();
 80076fc:	f7fb fc7c 	bl	8002ff8 <HAL_GetTick>
    while (!(RF24_get_status() & (_BV(TX_DS) | _BV(MAX_RT)))) {
 8007700:	2530      	movs	r5, #48	; 0x30
    uint32_t timer = HAL_GetTick();
 8007702:	0006      	movs	r6, r0
    while (!(RF24_get_status() & (_BV(TX_DS) | _BV(MAX_RT)))) {
 8007704:	f7ff ff42 	bl	800758c <RF24_get_status>
 8007708:	4028      	ands	r0, r5
 800770a:	1e04      	subs	r4, r0, #0
 800770c:	d010      	beq.n	8007730 <RF24_write+0x3c>
    RF24_ce(0);
 800770e:	2000      	movs	r0, #0
 8007710:	f7ff fe02 	bl	8007318 <RF24_ce>
    RF24_write_register(NRF_STATUS, _BV(RX_DR) | _BV(TX_DS) | _BV(MAX_RT), 0);
 8007714:	2007      	movs	r0, #7
 8007716:	2200      	movs	r2, #0
 8007718:	2170      	movs	r1, #112	; 0x70
 800771a:	f7ff fe65 	bl	80073e8 <RF24_write_register>
    if (status & _BV(MAX_RT)) {
 800771e:	4b08      	ldr	r3, [pc, #32]	; (8007740 <RF24_write+0x4c>)
    return 1;
 8007720:	2001      	movs	r0, #1
    if (status & _BV(MAX_RT)) {
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	06db      	lsls	r3, r3, #27
 8007726:	d502      	bpl.n	800772e <RF24_write+0x3a>
        RF24_flush_tx(); // Only going to be 1 packet in the FIFO at a time using this method, so just flush
 8007728:	f7ff ff24 	bl	8007574 <RF24_flush_tx>
        return 0;
 800772c:	2000      	movs	r0, #0
}
 800772e:	bd70      	pop	{r4, r5, r6, pc}
        if (HAL_GetTick() - timer > 95) {
 8007730:	f7fb fc62 	bl	8002ff8 <HAL_GetTick>
 8007734:	1b80      	subs	r0, r0, r6
 8007736:	285f      	cmp	r0, #95	; 0x5f
 8007738:	d9e4      	bls.n	8007704 <RF24_write+0x10>
            return 0;
 800773a:	0020      	movs	r0, r4
 800773c:	e7f7      	b.n	800772e <RF24_write+0x3a>
 800773e:	46c0      	nop			; (mov r8, r8)
 8007740:	20000618 	.word	0x20000618

08007744 <RF24_available>:
//}

/****************************************************************************/

uint8_t RF24_available(uint8_t* pipe_num)
{
 8007744:	b510      	push	{r4, lr}
 8007746:	0004      	movs	r4, r0
    // get implied RX FIFO empty flag from status byte
    uint8_t pipe = (RF24_get_status() >> RX_P_NO) & 0x07;
 8007748:	f7ff ff20 	bl	800758c <RF24_get_status>
 800774c:	0703      	lsls	r3, r0, #28
 800774e:	0f5b      	lsrs	r3, r3, #29
    if (pipe > 5)
        return 0;
 8007750:	2000      	movs	r0, #0
    if (pipe > 5)
 8007752:	2b05      	cmp	r3, #5
 8007754:	d803      	bhi.n	800775e <RF24_available+0x1a>

    // If the caller wants the pipe number, include that
    if (pipe_num)
        *pipe_num = pipe;

    return 1;
 8007756:	3001      	adds	r0, #1
    if (pipe_num)
 8007758:	2c00      	cmp	r4, #0
 800775a:	d000      	beq.n	800775e <RF24_available+0x1a>
        *pipe_num = pipe;
 800775c:	7023      	strb	r3, [r4, #0]
}
 800775e:	bd10      	pop	{r4, pc}

08007760 <RF24_read>:

/****************************************************************************/

void RF24_read(void* buf, uint8_t len)
{
 8007760:	b510      	push	{r4, lr}

    // Fetch the payload
    RF24_read_payload(buf, len);
 8007762:	f7ff febb 	bl	80074dc <RF24_read_payload>

    //Clear the only applicable interrupt flags
    RF24_write_register(NRF_STATUS, _BV(RX_DR), 0);
 8007766:	2200      	movs	r2, #0
 8007768:	2140      	movs	r1, #64	; 0x40
 800776a:	2007      	movs	r0, #7
 800776c:	f7ff fe3c 	bl	80073e8 <RF24_write_register>

}
 8007770:	bd10      	pop	{r4, pc}
	...

08007774 <RF24_openWritingPipe>:
}

/****************************************************************************/

void RF24_openWritingPipe(uint64_t value)
{
 8007774:	b513      	push	{r0, r1, r4, lr}
    // Note that AVR 8-bit uC's store this LSB first, and the NRF24L01(+)
    // expects it LSB first too, so we're good.

    RF24_write_registers(RX_ADDR_P0, (uint8_t*)(&value), addr_width);
 8007776:	4c07      	ldr	r4, [pc, #28]	; (8007794 <RF24_openWritingPipe+0x20>)
{
 8007778:	9000      	str	r0, [sp, #0]
 800777a:	9101      	str	r1, [sp, #4]
    RF24_write_registers(RX_ADDR_P0, (uint8_t*)(&value), addr_width);
 800777c:	7822      	ldrb	r2, [r4, #0]
 800777e:	4669      	mov	r1, sp
 8007780:	200a      	movs	r0, #10
 8007782:	f7ff fe0b 	bl	800739c <RF24_write_registers>
    RF24_write_registers(TX_ADDR, (uint8_t*)(&value), addr_width);
 8007786:	7822      	ldrb	r2, [r4, #0]
 8007788:	4669      	mov	r1, sp
 800778a:	2010      	movs	r0, #16
 800778c:	f7ff fe06 	bl	800739c <RF24_write_registers>
}
 8007790:	bd13      	pop	{r0, r1, r4, pc}
 8007792:	46c0      	nop			; (mov r8, r8)
 8007794:	20000368 	.word	0x20000368

08007798 <RF24_openReadingPipe>:
/****************************************************************************/
const uint8_t child_pipe[] = {RX_ADDR_P0, RX_ADDR_P1, RX_ADDR_P2,
                                             RX_ADDR_P3, RX_ADDR_P4, RX_ADDR_P5};

void RF24_openReadingPipe(uint8_t child, uint64_t address)
{
 8007798:	b513      	push	{r0, r1, r4, lr}
 800779a:	0004      	movs	r4, r0
 800779c:	9200      	str	r2, [sp, #0]
 800779e:	9301      	str	r3, [sp, #4]
    // If this is pipe 0, cache the address.  This is needed because
    // openWritingPipe() will overwrite the pipe 0 address, so
    // startListening() will have to restore it.
    if (child == 0) {
 80077a0:	2800      	cmp	r0, #0
 80077a2:	d11a      	bne.n	80077da <RF24_openReadingPipe+0x42>
        memcpy(pipe0_reading_address, &address, addr_width);
 80077a4:	4b11      	ldr	r3, [pc, #68]	; (80077ec <RF24_openReadingPipe+0x54>)
 80077a6:	4669      	mov	r1, sp
 80077a8:	781a      	ldrb	r2, [r3, #0]
 80077aa:	4811      	ldr	r0, [pc, #68]	; (80077f0 <RF24_openReadingPipe+0x58>)
 80077ac:	f000 fe32 	bl	8008414 <memcpy>
    }

    if (child <= 5) {
        // For pipes 2-5, only write the LSB
        if (child < 2) {
            RF24_write_registers(child_pipe[child], (const uint8_t*)(&address), addr_width);
 80077b0:	4b0e      	ldr	r3, [pc, #56]	; (80077ec <RF24_openReadingPipe+0x54>)
 80077b2:	781a      	ldrb	r2, [r3, #0]
 80077b4:	4b0f      	ldr	r3, [pc, #60]	; (80077f4 <RF24_openReadingPipe+0x5c>)
 80077b6:	5d18      	ldrb	r0, [r3, r4]
        } else {
            RF24_write_registers(child_pipe[child], (const uint8_t*)(&address), 1);
 80077b8:	4669      	mov	r1, sp
 80077ba:	f7ff fdef 	bl	800739c <RF24_write_registers>
        }

        // Note it would be more efficient to set all of the bits for all open
        // pipes at once.  However, I thought it would make the calling code
        // more simple to do it this way.
        RF24_write_register(EN_RXADDR, RF24_read_register(EN_RXADDR) | _BV(child_pipe_enable[child]), 0);
 80077be:	2002      	movs	r0, #2
 80077c0:	f7ff fdc4 	bl	800734c <RF24_read_register>
 80077c4:	2101      	movs	r1, #1
 80077c6:	4b0c      	ldr	r3, [pc, #48]	; (80077f8 <RF24_openReadingPipe+0x60>)
 80077c8:	2200      	movs	r2, #0
 80077ca:	5d1b      	ldrb	r3, [r3, r4]
 80077cc:	4099      	lsls	r1, r3
 80077ce:	4301      	orrs	r1, r0
 80077d0:	b2c9      	uxtb	r1, r1
 80077d2:	2002      	movs	r0, #2
 80077d4:	f7ff fe08 	bl	80073e8 <RF24_write_register>
    }
}
 80077d8:	bd13      	pop	{r0, r1, r4, pc}
    if (child <= 5) {
 80077da:	2805      	cmp	r0, #5
 80077dc:	d8fc      	bhi.n	80077d8 <RF24_openReadingPipe+0x40>
        if (child < 2) {
 80077de:	2801      	cmp	r0, #1
 80077e0:	d0e6      	beq.n	80077b0 <RF24_openReadingPipe+0x18>
            RF24_write_registers(child_pipe[child], (const uint8_t*)(&address), 1);
 80077e2:	4b04      	ldr	r3, [pc, #16]	; (80077f4 <RF24_openReadingPipe+0x5c>)
 80077e4:	2201      	movs	r2, #1
 80077e6:	5c18      	ldrb	r0, [r3, r0]
 80077e8:	e7e6      	b.n	80077b8 <RF24_openReadingPipe+0x20>
 80077ea:	46c0      	nop			; (mov r8, r8)
 80077ec:	20000368 	.word	0x20000368
 80077f0:	200004c4 	.word	0x200004c4
 80077f4:	0800b56b 	.word	0x0800b56b
 80077f8:	0800b571 	.word	0x0800b571

080077fc <RF24_setAddressWidth>:

/****************************************************************************/
void RF24_setAddressWidth(uint8_t a_width)
{

    if (a_width -= 2) {
 80077fc:	3802      	subs	r0, #2
 80077fe:	b2c1      	uxtb	r1, r0
{
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	4d09      	ldr	r5, [pc, #36]	; (8007828 <RF24_setAddressWidth+0x2c>)
    if (a_width -= 2) {
 8007804:	2900      	cmp	r1, #0
 8007806:	d008      	beq.n	800781a <RF24_setAddressWidth+0x1e>
        RF24_write_register(SETUP_AW, a_width % 4, 0);
 8007808:	2003      	movs	r0, #3
 800780a:	4001      	ands	r1, r0
 800780c:	000c      	movs	r4, r1
 800780e:	2200      	movs	r2, #0
        addr_width = (a_width % 4) + 2;
 8007810:	3402      	adds	r4, #2
        RF24_write_register(SETUP_AW, a_width % 4, 0);
 8007812:	f7ff fde9 	bl	80073e8 <RF24_write_register>
        addr_width = (a_width % 4) + 2;
 8007816:	702c      	strb	r4, [r5, #0]
    } else {
        RF24_write_register(SETUP_AW, 0, 0);
        addr_width = 2;
    }

}
 8007818:	bd70      	pop	{r4, r5, r6, pc}
        RF24_write_register(SETUP_AW, 0, 0);
 800781a:	000a      	movs	r2, r1
 800781c:	2003      	movs	r0, #3
 800781e:	f7ff fde3 	bl	80073e8 <RF24_write_register>
        addr_width = 2;
 8007822:	2302      	movs	r3, #2
 8007824:	702b      	strb	r3, [r5, #0]
}
 8007826:	e7f7      	b.n	8007818 <RF24_setAddressWidth+0x1c>
 8007828:	20000368 	.word	0x20000368

0800782c <RF24_toggle_features>:
}

/****************************************************************************/

void RF24_toggle_features(void)
{
 800782c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint8_t _data = ACTIVATE;
 800782e:	240f      	movs	r4, #15
 8007830:	2350      	movs	r3, #80	; 0x50
    RF24_beginTransaction();
    //status = _SPI->transfer(ACTIVATE);
    //_SPI->transfer(0x73);
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 8007832:	26fa      	movs	r6, #250	; 0xfa
    uint8_t _data = ACTIVATE;
 8007834:	446c      	add	r4, sp
 8007836:	7023      	strb	r3, [r4, #0]
    RF24_beginTransaction();
 8007838:	f7ff fd7e 	bl	8007338 <RF24_beginTransaction>
    HAL_SPI_TransmitReceive(&hspi1, &_data, &status, sizeof(uint8_t), 1000);
 800783c:	4d09      	ldr	r5, [pc, #36]	; (8007864 <RF24_toggle_features+0x38>)
 800783e:	00b6      	lsls	r6, r6, #2
 8007840:	9600      	str	r6, [sp, #0]
 8007842:	0021      	movs	r1, r4
 8007844:	0028      	movs	r0, r5
 8007846:	2301      	movs	r3, #1
 8007848:	4a07      	ldr	r2, [pc, #28]	; (8007868 <RF24_toggle_features+0x3c>)
 800784a:	f7fd fd87 	bl	800535c <HAL_SPI_TransmitReceive>
    _data = 0x73;
 800784e:	2373      	movs	r3, #115	; 0x73
    HAL_SPI_Transmit(&hspi1, &_data, sizeof(uint8_t), 1000);
 8007850:	2201      	movs	r2, #1
    _data = 0x73;
 8007852:	7023      	strb	r3, [r4, #0]
    HAL_SPI_Transmit(&hspi1, &_data, sizeof(uint8_t), 1000);
 8007854:	0021      	movs	r1, r4
 8007856:	0033      	movs	r3, r6
 8007858:	0028      	movs	r0, r5
 800785a:	f7fd fcc8 	bl	80051ee <HAL_SPI_Transmit>
    RF24_endTransaction();
 800785e:	f7ff fd70 	bl	8007342 <RF24_endTransaction>
}
 8007862:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8007864:	200004d4 	.word	0x200004d4
 8007868:	20000618 	.word	0x20000618

0800786c <RF24_enableAckPayload>:
}

/****************************************************************************/

void RF24_enableAckPayload(void)
{
 800786c:	b570      	push	{r4, r5, r6, lr}
    // enable ack payloads and dynamic payload features

    if (!ack_payloads_enabled){
 800786e:	4d0e      	ldr	r5, [pc, #56]	; (80078a8 <RF24_enableAckPayload+0x3c>)
 8007870:	782c      	ldrb	r4, [r5, #0]
 8007872:	2c00      	cmp	r4, #0
 8007874:	d117      	bne.n	80078a6 <RF24_enableAckPayload+0x3a>
        RF24_write_register(FEATURE, RF24_read_register(FEATURE) | _BV(EN_ACK_PAY) | _BV(EN_DPL), 0);
 8007876:	201d      	movs	r0, #29
 8007878:	f7ff fd68 	bl	800734c <RF24_read_register>
 800787c:	2106      	movs	r1, #6
 800787e:	4301      	orrs	r1, r0
 8007880:	b2c9      	uxtb	r1, r1
 8007882:	0022      	movs	r2, r4
 8007884:	201d      	movs	r0, #29
 8007886:	f7ff fdaf 	bl	80073e8 <RF24_write_register>

        // Enable dynamic payload on pipes 0
        RF24_write_register(DYNPD, RF24_read_register(DYNPD) | _BV(DPL_P1) | _BV(DPL_P0), 0);
 800788a:	201c      	movs	r0, #28
 800788c:	f7ff fd5e 	bl	800734c <RF24_read_register>
 8007890:	2103      	movs	r1, #3
 8007892:	4301      	orrs	r1, r0
 8007894:	0022      	movs	r2, r4
 8007896:	b2c9      	uxtb	r1, r1
 8007898:	201c      	movs	r0, #28
 800789a:	f7ff fda5 	bl	80073e8 <RF24_write_register>
        dynamic_payloads_enabled = 1;
 800789e:	2301      	movs	r3, #1
 80078a0:	4a02      	ldr	r2, [pc, #8]	; (80078ac <RF24_enableAckPayload+0x40>)
        ack_payloads_enabled = 1;
 80078a2:	702b      	strb	r3, [r5, #0]
        dynamic_payloads_enabled = 1;
 80078a4:	7013      	strb	r3, [r2, #0]
    }
}
 80078a6:	bd70      	pop	{r4, r5, r6, pc}
 80078a8:	200003d4 	.word	0x200003d4
 80078ac:	2000037d 	.word	0x2000037d

080078b0 <RF24_disableAckPayload>:

/****************************************************************************/

void RF24_disableAckPayload(void)
{
 80078b0:	b510      	push	{r4, lr}
    // disable ack payloads (leave dynamic payload features as is)
    if (ack_payloads_enabled){
 80078b2:	4c09      	ldr	r4, [pc, #36]	; (80078d8 <RF24_disableAckPayload+0x28>)
 80078b4:	7823      	ldrb	r3, [r4, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00c      	beq.n	80078d4 <RF24_disableAckPayload+0x24>
        RF24_write_register(FEATURE, RF24_read_register(FEATURE) | ~_BV(EN_ACK_PAY), 0);
 80078ba:	201d      	movs	r0, #29
 80078bc:	f7ff fd46 	bl	800734c <RF24_read_register>
 80078c0:	2103      	movs	r1, #3
 80078c2:	4249      	negs	r1, r1
 80078c4:	4301      	orrs	r1, r0
 80078c6:	b2c9      	uxtb	r1, r1
 80078c8:	2200      	movs	r2, #0
 80078ca:	201d      	movs	r0, #29
 80078cc:	f7ff fd8c 	bl	80073e8 <RF24_write_register>

        ack_payloads_enabled = 0;
 80078d0:	2300      	movs	r3, #0
 80078d2:	7023      	strb	r3, [r4, #0]
    }
}
 80078d4:	bd10      	pop	{r4, pc}
 80078d6:	46c0      	nop			; (mov r8, r8)
 80078d8:	200003d4 	.word	0x200003d4

080078dc <RF24_isAckPayloadAvailable>:
}

/****************************************************************************/

uint8_t RF24_isAckPayloadAvailable(void)
{
 80078dc:	b510      	push	{r4, lr}
    return RF24_available(NULL);
 80078de:	2000      	movs	r0, #0
 80078e0:	f7ff ff30 	bl	8007744 <RF24_available>
}
 80078e4:	bd10      	pop	{r4, pc}
	...

080078e8 <RF24_setAutoAck>:
}

/****************************************************************************/

void RF24_setAutoAck(uint8_t enable)
{
 80078e8:	b510      	push	{r4, lr}
 80078ea:	1e01      	subs	r1, r0, #0
    if (enable){
 80078ec:	d005      	beq.n	80078fa <RF24_setAutoAck+0x12>
        RF24_write_register(EN_AA, 0x3F, 0);
 80078ee:	2200      	movs	r2, #0
 80078f0:	213f      	movs	r1, #63	; 0x3f
 80078f2:	2001      	movs	r0, #1
 80078f4:	f7ff fd78 	bl	80073e8 <RF24_write_register>
        // accomodate ACK payloads feature
        if (ack_payloads_enabled){
            RF24_disableAckPayload();
        }
    }
}
 80078f8:	bd10      	pop	{r4, pc}
        RF24_write_register(EN_AA, 0, 0);
 80078fa:	0002      	movs	r2, r0
 80078fc:	2001      	movs	r0, #1
 80078fe:	f7ff fd73 	bl	80073e8 <RF24_write_register>
        if (ack_payloads_enabled){
 8007902:	4b03      	ldr	r3, [pc, #12]	; (8007910 <RF24_setAutoAck+0x28>)
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d0f6      	beq.n	80078f8 <RF24_setAutoAck+0x10>
            RF24_disableAckPayload();
 800790a:	f7ff ffd1 	bl	80078b0 <RF24_disableAckPayload>
}
 800790e:	e7f3      	b.n	80078f8 <RF24_setAutoAck+0x10>
 8007910:	200003d4 	.word	0x200003d4

08007914 <RF24_setPALevel>:
}

/****************************************************************************/

void RF24_setPALevel(uint8_t level, uint8_t lnaEnable)
{
 8007914:	b570      	push	{r4, r5, r6, lr}
 8007916:	0004      	movs	r4, r0

    uint8_t setup = RF24_read_register(RF_SETUP) & 0xF8;
 8007918:	2006      	movs	r0, #6
{
 800791a:	000d      	movs	r5, r1
    uint8_t setup = RF24_read_register(RF_SETUP) & 0xF8;
 800791c:	f7ff fd16 	bl	800734c <RF24_read_register>
 8007920:	21f8      	movs	r1, #248	; 0xf8
 8007922:	4008      	ands	r0, r1

    if (level > 3) {                            // If invalid level, go to max PA
 8007924:	2c03      	cmp	r4, #3
 8007926:	d907      	bls.n	8007938 <RF24_setPALevel+0x24>
        level = (RF24_PA_MAX << 1) + lnaEnable; // +1 to support the SI24R1 chip extra bit
 8007928:	3506      	adds	r5, #6
 800792a:	b2e9      	uxtb	r1, r5
    } else {
        level = (level << 1) + lnaEnable;       // Else set level as requested
    }

    RF24_write_register(RF_SETUP, setup |= level, 0);   // Write it to the chip
 800792c:	4301      	orrs	r1, r0
 800792e:	2200      	movs	r2, #0
 8007930:	2006      	movs	r0, #6
 8007932:	f7ff fd59 	bl	80073e8 <RF24_write_register>
}
 8007936:	bd70      	pop	{r4, r5, r6, pc}
        level = (level << 1) + lnaEnable;       // Else set level as requested
 8007938:	0064      	lsls	r4, r4, #1
 800793a:	1964      	adds	r4, r4, r5
 800793c:	b2e1      	uxtb	r1, r4
 800793e:	e7f5      	b.n	800792c <RF24_setPALevel+0x18>

08007940 <RF24_setDataRate>:
}

/****************************************************************************/

uint8_t RF24_setDataRate(rf24_datarate_e speed)
{
 8007940:	b570      	push	{r4, r5, r6, lr}
 8007942:	0005      	movs	r5, r0
    uint8_t result = 0;
    uint8_t setup = RF24_read_register(RF_SETUP);
 8007944:	2006      	movs	r0, #6
 8007946:	f7ff fd01 	bl	800734c <RF24_read_register>

    // HIGH and LOW '00' is 1Mbs - our default
    setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH));
 800794a:	24d7      	movs	r4, #215	; 0xd7
 800794c:	4b0f      	ldr	r3, [pc, #60]	; (800798c <RF24_setDataRate+0x4c>)
 800794e:	4004      	ands	r4, r0
    txDelay = 280;
    if (speed == RF24_250KBPS) {
 8007950:	2d02      	cmp	r5, #2
 8007952:	d111      	bne.n	8007978 <RF24_setDataRate+0x38>
        // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
        // Making it '10'.
        setup |= _BV(RF_DR_LOW);
 8007954:	2220      	movs	r2, #32
 8007956:	4314      	orrs	r4, r2
        txDelay = 505;
 8007958:	22fa      	movs	r2, #250	; 0xfa
 800795a:	32ff      	adds	r2, #255	; 0xff
    } else {
        // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
        // Making it '01'
        if (speed == RF24_2MBPS) {
            setup |= _BV(RF_DR_HIGH);
            txDelay = 240;
 800795c:	601a      	str	r2, [r3, #0]
        }
    }
    RF24_write_register(RF_SETUP, setup, 0);
 800795e:	0021      	movs	r1, r4
 8007960:	2200      	movs	r2, #0
 8007962:	2006      	movs	r0, #6
 8007964:	f7ff fd40 	bl	80073e8 <RF24_write_register>

    // Verify our result
    if (RF24_read_register(RF_SETUP) == setup) {
 8007968:	2006      	movs	r0, #6
 800796a:	f7ff fcef 	bl	800734c <RF24_read_register>
 800796e:	1a20      	subs	r0, r4, r0
 8007970:	4244      	negs	r4, r0
 8007972:	4160      	adcs	r0, r4
        result = 1;
    }
    return result;
 8007974:	b2c0      	uxtb	r0, r0
}
 8007976:	bd70      	pop	{r4, r5, r6, pc}
        if (speed == RF24_2MBPS) {
 8007978:	2d01      	cmp	r5, #1
 800797a:	d002      	beq.n	8007982 <RF24_setDataRate+0x42>
    txDelay = 280;
 800797c:	228c      	movs	r2, #140	; 0x8c
 800797e:	0052      	lsls	r2, r2, #1
 8007980:	e7ec      	b.n	800795c <RF24_setDataRate+0x1c>
            setup |= _BV(RF_DR_HIGH);
 8007982:	2208      	movs	r2, #8
 8007984:	4314      	orrs	r4, r2
            txDelay = 240;
 8007986:	32e8      	adds	r2, #232	; 0xe8
 8007988:	e7e8      	b.n	800795c <RF24_setDataRate+0x1c>
 800798a:	46c0      	nop			; (mov r8, r8)
 800798c:	200004d0 	.word	0x200004d0

08007990 <RF24_setRetries>:
}

/****************************************************************************/
void RF24_setRetries(uint8_t delay, uint8_t count)
{
    RF24_write_register(SETUP_RETR, (delay & 0xf) << ARD | (count & 0xf) << ARC, 0);
 8007990:	230f      	movs	r3, #15
{
 8007992:	b510      	push	{r4, lr}
    RF24_write_register(SETUP_RETR, (delay & 0xf) << ARD | (count & 0xf) << ARC, 0);
 8007994:	0100      	lsls	r0, r0, #4
 8007996:	4019      	ands	r1, r3
 8007998:	4301      	orrs	r1, r0
 800799a:	b2c9      	uxtb	r1, r1
 800799c:	2200      	movs	r2, #0
 800799e:	2004      	movs	r0, #4
 80079a0:	f7ff fd22 	bl	80073e8 <RF24_write_register>
}
 80079a4:	bd10      	pop	{r4, pc}
	...

080079a8 <RF24_begin>:
{
 80079a8:	b510      	push	{r4, lr}
    RF24_ce(0);
 80079aa:	2000      	movs	r0, #0
 80079ac:	f7ff fcb4 	bl	8007318 <RF24_ce>
    RF24_csn(1);
 80079b0:	2001      	movs	r0, #1
 80079b2:	f7ff fca1 	bl	80072f8 <RF24_csn>
    HAL_Delay(5);
 80079b6:	2005      	movs	r0, #5
 80079b8:	f7fb fb24 	bl	8003004 <HAL_Delay>
    RF24_setRetries(5, 15);
 80079bc:	210f      	movs	r1, #15
 80079be:	2005      	movs	r0, #5
 80079c0:	f7ff ffe6 	bl	8007990 <RF24_setRetries>
    RF24_setDataRate(RF24_1MBPS);
 80079c4:	2000      	movs	r0, #0
 80079c6:	f7ff ffbb 	bl	8007940 <RF24_setDataRate>
    uint8_t before_toggle = RF24_read_register(FEATURE);
 80079ca:	201d      	movs	r0, #29
 80079cc:	f7ff fcbe 	bl	800734c <RF24_read_register>
 80079d0:	0004      	movs	r4, r0
    RF24_toggle_features();
 80079d2:	f7ff ff2b 	bl	800782c <RF24_toggle_features>
    uint8_t after_toggle = RF24_read_register(FEATURE);
 80079d6:	201d      	movs	r0, #29
 80079d8:	f7ff fcb8 	bl	800734c <RF24_read_register>
    _is_p_variant = before_toggle == after_toggle;
 80079dc:	1a23      	subs	r3, r4, r0
 80079de:	425a      	negs	r2, r3
 80079e0:	4153      	adcs	r3, r2
 80079e2:	4a22      	ldr	r2, [pc, #136]	; (8007a6c <RF24_begin+0xc4>)
 80079e4:	7013      	strb	r3, [r2, #0]
    if (after_toggle){
 80079e6:	2800      	cmp	r0, #0
 80079e8:	d008      	beq.n	80079fc <RF24_begin+0x54>
        if (_is_p_variant){
 80079ea:	4284      	cmp	r4, r0
 80079ec:	d101      	bne.n	80079f2 <RF24_begin+0x4a>
            RF24_toggle_features();
 80079ee:	f7ff ff1d 	bl	800782c <RF24_toggle_features>
        RF24_write_register(FEATURE, 0, 0);
 80079f2:	2200      	movs	r2, #0
 80079f4:	201d      	movs	r0, #29
 80079f6:	0011      	movs	r1, r2
 80079f8:	f7ff fcf6 	bl	80073e8 <RF24_write_register>
    ack_payloads_enabled = 0;     // ack payloads disabled by default
 80079fc:	2400      	movs	r4, #0
 80079fe:	4b1c      	ldr	r3, [pc, #112]	; (8007a70 <RF24_begin+0xc8>)
    RF24_write_register(DYNPD, 0, 0);         // disable dynamic payloads by default (for all pipes)
 8007a00:	0022      	movs	r2, r4
 8007a02:	0021      	movs	r1, r4
 8007a04:	201c      	movs	r0, #28
    ack_payloads_enabled = 0;     // ack payloads disabled by default
 8007a06:	701c      	strb	r4, [r3, #0]
    RF24_write_register(DYNPD, 0, 0);         // disable dynamic payloads by default (for all pipes)
 8007a08:	f7ff fcee 	bl	80073e8 <RF24_write_register>
    dynamic_payloads_enabled = 0;
 8007a0c:	4b19      	ldr	r3, [pc, #100]	; (8007a74 <RF24_begin+0xcc>)
    RF24_write_register(EN_AA, 0x3F, 0);      // enable auto-ack on all pipes
 8007a0e:	0022      	movs	r2, r4
 8007a10:	213f      	movs	r1, #63	; 0x3f
 8007a12:	2001      	movs	r0, #1
    dynamic_payloads_enabled = 0;
 8007a14:	701c      	strb	r4, [r3, #0]
    RF24_write_register(EN_AA, 0x3F, 0);      // enable auto-ack on all pipes
 8007a16:	f7ff fce7 	bl	80073e8 <RF24_write_register>
    RF24_write_register(EN_RXADDR, 0, 0);     // close all RX pipes
 8007a1a:	0022      	movs	r2, r4
 8007a1c:	0021      	movs	r1, r4
 8007a1e:	2002      	movs	r0, #2
 8007a20:	f7ff fce2 	bl	80073e8 <RF24_write_register>
    RF24_setPayloadSize(32);               // set static payload size to 32 (max) bytes by default
 8007a24:	2020      	movs	r0, #32
 8007a26:	f7ff fdf7 	bl	8007618 <RF24_setPayloadSize>
    RF24_setAddressWidth(5);               // set default address length to (max) 5 bytes
 8007a2a:	2005      	movs	r0, #5
 8007a2c:	f7ff fee6 	bl	80077fc <RF24_setAddressWidth>
    RF24_setChannel(76);
 8007a30:	204c      	movs	r0, #76	; 0x4c
 8007a32:	f7ff fde5 	bl	8007600 <RF24_setChannel>
    RF24_write_register(NRF_STATUS, _BV(RX_DR) | _BV(TX_DS) | _BV(MAX_RT), 0);
 8007a36:	0022      	movs	r2, r4
 8007a38:	2170      	movs	r1, #112	; 0x70
 8007a3a:	2007      	movs	r0, #7
 8007a3c:	f7ff fcd4 	bl	80073e8 <RF24_write_register>
    RF24_flush_rx();
 8007a40:	f7ff fd8c 	bl	800755c <RF24_flush_rx>
    RF24_flush_tx();
 8007a44:	f7ff fd96 	bl	8007574 <RF24_flush_tx>
    RF24_write_register(NRF_CONFIG, (_BV(EN_CRC) | _BV(CRCO)), 0);
 8007a48:	0022      	movs	r2, r4
 8007a4a:	210c      	movs	r1, #12
 8007a4c:	0020      	movs	r0, r4
 8007a4e:	f7ff fccb 	bl	80073e8 <RF24_write_register>
    config_reg = RF24_read_register(NRF_CONFIG);
 8007a52:	0020      	movs	r0, r4
 8007a54:	f7ff fc7a 	bl	800734c <RF24_read_register>
 8007a58:	4c07      	ldr	r4, [pc, #28]	; (8007a78 <RF24_begin+0xd0>)
 8007a5a:	7020      	strb	r0, [r4, #0]
    RF24_powerUp();
 8007a5c:	f7ff fe28 	bl	80076b0 <RF24_powerUp>
    return config_reg == (_BV(EN_CRC) | _BV(CRCO) | _BV(PWR_UP)) ? 1 : 0;
 8007a60:	7820      	ldrb	r0, [r4, #0]
 8007a62:	380e      	subs	r0, #14
 8007a64:	4243      	negs	r3, r0
 8007a66:	4158      	adcs	r0, r3
 8007a68:	b2c0      	uxtb	r0, r0
}
 8007a6a:	bd10      	pop	{r4, pc}
 8007a6c:	20000534 	.word	0x20000534
 8007a70:	200003d4 	.word	0x200003d4
 8007a74:	2000037d 	.word	0x2000037d
 8007a78:	200004cc 	.word	0x200004cc

08007a7c <SHT21_Init>:

extern I2C_HandleTypeDef hi2c1;

// It doesn't init the sensor, it used to verify is sensor connected to the I2C
uint8_t SHT21_Init()
{
 8007a7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint8_t dummy = 0;
 8007a7e:	220f      	movs	r2, #15
  uint8_t _err = HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &dummy, 0, 1000);
 8007a80:	21fa      	movs	r1, #250	; 0xfa
  uint8_t dummy = 0;
 8007a82:	2300      	movs	r3, #0
 8007a84:	446a      	add	r2, sp
  uint8_t _err = HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &dummy, 0, 1000);
 8007a86:	0089      	lsls	r1, r1, #2
  uint8_t dummy = 0;
 8007a88:	7013      	strb	r3, [r2, #0]
  uint8_t _err = HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &dummy, 0, 1000);
 8007a8a:	4805      	ldr	r0, [pc, #20]	; (8007aa0 <SHT21_Init+0x24>)
 8007a8c:	9100      	str	r1, [sp, #0]
 8007a8e:	2180      	movs	r1, #128	; 0x80
 8007a90:	f7fc f94e 	bl	8003d30 <HAL_I2C_Master_Transmit>
  return (_err == 0?1:0);
 8007a94:	4243      	negs	r3, r0
 8007a96:	4158      	adcs	r0, r3
 8007a98:	b2c0      	uxtb	r0, r0
}
 8007a9a:	b005      	add	sp, #20
 8007a9c:	bd00      	pop	{pc}
 8007a9e:	46c0      	nop			; (mov r8, r8)
 8007aa0:	20000380 	.word	0x20000380

08007aa4 <SHT21_ReadRegister>:
	// Return relative humidity multiplied by ten to avoid using float;
  	return (-46.85 + 175.72/65536 * (float)_t);
}

uint16_t SHT21_ReadRegister(uint8_t _reg)
{
 8007aa4:	b570      	push	{r4, r5, r6, lr}
 8007aa6:	220f      	movs	r2, #15
	uint8_t _data[3];

	// Use No Hold Master Mode - No Clock Streching!
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8007aa8:	26fa      	movs	r6, #250	; 0xfa
{
 8007aaa:	b086      	sub	sp, #24
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8007aac:	4d0c      	ldr	r5, [pc, #48]	; (8007ae0 <SHT21_ReadRegister+0x3c>)
{
 8007aae:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8007ab0:	00b6      	lsls	r6, r6, #2
{
 8007ab2:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	2180      	movs	r1, #128	; 0x80
 8007ab8:	9600      	str	r6, [sp, #0]
 8007aba:	0028      	movs	r0, r5
 8007abc:	f7fc f938 	bl	8003d30 <HAL_I2C_Master_Transmit>

	// Wait for measurment to be completed
	HAL_Delay(100);

	// Read the data
	HAL_I2C_Master_Receive(&hi2c1, SHT21_ADDRESS, _data, 3, 1000);
 8007ac0:	ac05      	add	r4, sp, #20
	HAL_Delay(100);
 8007ac2:	2064      	movs	r0, #100	; 0x64
 8007ac4:	f7fb fa9e 	bl	8003004 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, SHT21_ADDRESS, _data, 3, 1000);
 8007ac8:	9600      	str	r6, [sp, #0]
 8007aca:	2303      	movs	r3, #3
 8007acc:	0022      	movs	r2, r4
 8007ace:	2180      	movs	r1, #128	; 0x80
 8007ad0:	0028      	movs	r0, r5
 8007ad2:	f7fc f9c3 	bl	8003e5c <HAL_I2C_Master_Receive>
 8007ad6:	8820      	ldrh	r0, [r4, #0]
 8007ad8:	ba40      	rev16	r0, r0
 8007ada:	b280      	uxth	r0, r0

	// Pack it!
	return (uint16_t)(_data[0] << 8) | _data[1];
}
 8007adc:	b006      	add	sp, #24
 8007ade:	bd70      	pop	{r4, r5, r6, pc}
 8007ae0:	20000380 	.word	0x20000380

08007ae4 <SHT21_ReadHumidity>:
float SHT21_ReadHumidity() {
 8007ae4:	b510      	push	{r4, lr}
	uint16_t _rh = SHT21_ReadRegister(SHT21_TRIG_HUM_MEAS_NO_HOLD);
 8007ae6:	20f5      	movs	r0, #245	; 0xf5
 8007ae8:	f7ff ffdc 	bl	8007aa4 <SHT21_ReadRegister>
	_rh &= ~0x0003;
 8007aec:	2303      	movs	r3, #3
 8007aee:	4398      	bics	r0, r3
  	return (-6.0 + 125.0/65536 * (float)_rh);
 8007af0:	b280      	uxth	r0, r0
 8007af2:	f7f9 fb49 	bl	8001188 <__aeabi_ui2f>
 8007af6:	f7fb f935 	bl	8002d64 <__aeabi_f2d>
 8007afa:	2200      	movs	r2, #0
 8007afc:	4b04      	ldr	r3, [pc, #16]	; (8007b10 <SHT21_ReadHumidity+0x2c>)
 8007afe:	f7fa facd 	bl	800209c <__aeabi_dmul>
 8007b02:	2200      	movs	r2, #0
 8007b04:	4b03      	ldr	r3, [pc, #12]	; (8007b14 <SHT21_ReadHumidity+0x30>)
 8007b06:	f7fa fd49 	bl	800259c <__aeabi_dsub>
 8007b0a:	f7fb f97d 	bl	8002e08 <__aeabi_d2f>
}
 8007b0e:	bd10      	pop	{r4, pc}
 8007b10:	3f5f4000 	.word	0x3f5f4000
 8007b14:	40180000 	.word	0x40180000

08007b18 <SHT21_ReadTemperature>:
{
 8007b18:	b510      	push	{r4, lr}
	uint16_t _t = SHT21_ReadRegister(SHT21_TRIG_TEMP_MEAS_NO_HOLD);
 8007b1a:	20f3      	movs	r0, #243	; 0xf3
 8007b1c:	f7ff ffc2 	bl	8007aa4 <SHT21_ReadRegister>
	_t &= ~0x0003;
 8007b20:	2303      	movs	r3, #3
 8007b22:	4398      	bics	r0, r3
  	return (-46.85 + 175.72/65536 * (float)_t);
 8007b24:	b280      	uxth	r0, r0
 8007b26:	f7f9 fb2f 	bl	8001188 <__aeabi_ui2f>
 8007b2a:	f7fb f91b 	bl	8002d64 <__aeabi_f2d>
 8007b2e:	4a05      	ldr	r2, [pc, #20]	; (8007b44 <SHT21_ReadTemperature+0x2c>)
 8007b30:	4b05      	ldr	r3, [pc, #20]	; (8007b48 <SHT21_ReadTemperature+0x30>)
 8007b32:	f7fa fab3 	bl	800209c <__aeabi_dmul>
 8007b36:	4a05      	ldr	r2, [pc, #20]	; (8007b4c <SHT21_ReadTemperature+0x34>)
 8007b38:	4b05      	ldr	r3, [pc, #20]	; (8007b50 <SHT21_ReadTemperature+0x38>)
 8007b3a:	f7fa fd2f 	bl	800259c <__aeabi_dsub>
 8007b3e:	f7fb f963 	bl	8002e08 <__aeabi_d2f>
}
 8007b42:	bd10      	pop	{r4, pc}
 8007b44:	3d70a3d7 	.word	0x3d70a3d7
 8007b48:	3f65f70a 	.word	0x3f65f70a
 8007b4c:	cccccccd 	.word	0xcccccccd
 8007b50:	40476ccc 	.word	0x40476ccc

08007b54 <Si1147_ReadReg>:
#include <Si1147.h>

extern I2C_HandleTypeDef hi2c1;

uint8_t Si1147_ReadReg(uint8_t _reg)
{
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	220f      	movs	r2, #15
	uint8_t _ret;
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007b58:	26fa      	movs	r6, #250	; 0xfa
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &_ret, 1, 1000);
 8007b5a:	2417      	movs	r4, #23
{
 8007b5c:	b086      	sub	sp, #24
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007b5e:	4d0a      	ldr	r5, [pc, #40]	; (8007b88 <Si1147_ReadReg+0x34>)
{
 8007b60:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007b62:	00b6      	lsls	r6, r6, #2
{
 8007b64:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &_ret, 1, 1000);
 8007b66:	446c      	add	r4, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007b68:	9600      	str	r6, [sp, #0]
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	21c0      	movs	r1, #192	; 0xc0
 8007b6e:	0028      	movs	r0, r5
 8007b70:	f7fc f8de 	bl	8003d30 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &_ret, 1, 1000);
 8007b74:	9600      	str	r6, [sp, #0]
 8007b76:	2301      	movs	r3, #1
 8007b78:	0022      	movs	r2, r4
 8007b7a:	21c0      	movs	r1, #192	; 0xc0
 8007b7c:	0028      	movs	r0, r5
 8007b7e:	f7fc f96d 	bl	8003e5c <HAL_I2C_Master_Receive>
	return _ret;
 8007b82:	7820      	ldrb	r0, [r4, #0]
}
 8007b84:	b006      	add	sp, #24
 8007b86:	bd70      	pop	{r4, r5, r6, pc}
 8007b88:	20000380 	.word	0x20000380

08007b8c <Si1147_WriteReg>:

void Si1147_WriteReg(uint8_t _reg, uint8_t _data)
{
 8007b8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t _tempData[2] = {_reg, _data};
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
 8007b8e:	23fa      	movs	r3, #250	; 0xfa
	uint8_t _tempData[2] = {_reg, _data};
 8007b90:	aa03      	add	r2, sp, #12
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
 8007b92:	009b      	lsls	r3, r3, #2
	uint8_t _tempData[2] = {_reg, _data};
 8007b94:	7010      	strb	r0, [r2, #0]
 8007b96:	7051      	strb	r1, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
 8007b98:	4803      	ldr	r0, [pc, #12]	; (8007ba8 <Si1147_WriteReg+0x1c>)
 8007b9a:	9300      	str	r3, [sp, #0]
 8007b9c:	21c0      	movs	r1, #192	; 0xc0
 8007b9e:	2302      	movs	r3, #2
 8007ba0:	f7fc f8c6 	bl	8003d30 <HAL_I2C_Master_Transmit>
}
 8007ba4:	b005      	add	sp, #20
 8007ba6:	bd00      	pop	{pc}
 8007ba8:	20000380 	.word	0x20000380

08007bac <Si1147_WriteRegs>:

void Si1147_WriteRegs(uint8_t *_regs, uint8_t _n)
{
 8007bac:	b507      	push	{r0, r1, r2, lr}
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _regs, _n, 1000);
 8007bae:	b28b      	uxth	r3, r1
 8007bb0:	21fa      	movs	r1, #250	; 0xfa
 8007bb2:	0089      	lsls	r1, r1, #2
{
 8007bb4:	0002      	movs	r2, r0
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _regs, _n, 1000);
 8007bb6:	9100      	str	r1, [sp, #0]
 8007bb8:	4802      	ldr	r0, [pc, #8]	; (8007bc4 <Si1147_WriteRegs+0x18>)
 8007bba:	21c0      	movs	r1, #192	; 0xc0
 8007bbc:	f7fc f8b8 	bl	8003d30 <HAL_I2C_Master_Transmit>
}
 8007bc0:	bd07      	pop	{r0, r1, r2, pc}
 8007bc2:	46c0      	nop			; (mov r8, r8)
 8007bc4:	20000380 	.word	0x20000380

08007bc8 <Si1147_ReadRegs>:

void Si1147_ReadRegs(uint8_t _reg, uint8_t *_data, uint8_t _n)
{
 8007bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bca:	0014      	movs	r4, r2
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007bcc:	26fa      	movs	r6, #250	; 0xfa
{
 8007bce:	220f      	movs	r2, #15
 8007bd0:	000f      	movs	r7, r1
 8007bd2:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007bd4:	4d09      	ldr	r5, [pc, #36]	; (8007bfc <Si1147_ReadRegs+0x34>)
{
 8007bd6:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007bd8:	00b6      	lsls	r6, r6, #2
{
 8007bda:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8007bdc:	2301      	movs	r3, #1
 8007bde:	9600      	str	r6, [sp, #0]
 8007be0:	21c0      	movs	r1, #192	; 0xc0
 8007be2:	0028      	movs	r0, r5
 8007be4:	f7fc f8a4 	bl	8003d30 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, _data, _n, 1000);
 8007be8:	b2a3      	uxth	r3, r4
 8007bea:	9600      	str	r6, [sp, #0]
 8007bec:	003a      	movs	r2, r7
 8007bee:	21c0      	movs	r1, #192	; 0xc0
 8007bf0:	0028      	movs	r0, r5
 8007bf2:	f7fc f933 	bl	8003e5c <HAL_I2C_Master_Receive>
}
 8007bf6:	b005      	add	sp, #20
 8007bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bfa:	46c0      	nop			; (mov r8, r8)
 8007bfc:	20000380 	.word	0x20000380

08007c00 <Si1147_GetResponse>:
	uint8_t _tempData[2] = {SI1147_COMMAND, 0};
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
}

uint8_t Si1147_GetResponse()
{
 8007c00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t tempData = SI1147_RESPONSE;
 8007c02:	240f      	movs	r4, #15
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8007c04:	26fa      	movs	r6, #250	; 0xfa
	uint8_t tempData = SI1147_RESPONSE;
 8007c06:	2320      	movs	r3, #32
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8007c08:	4d0a      	ldr	r5, [pc, #40]	; (8007c34 <Si1147_GetResponse+0x34>)
	uint8_t tempData = SI1147_RESPONSE;
 8007c0a:	446c      	add	r4, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8007c0c:	00b6      	lsls	r6, r6, #2
	uint8_t tempData = SI1147_RESPONSE;
 8007c0e:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8007c10:	0022      	movs	r2, r4
 8007c12:	9600      	str	r6, [sp, #0]
 8007c14:	3b1f      	subs	r3, #31
 8007c16:	21c0      	movs	r1, #192	; 0xc0
 8007c18:	0028      	movs	r0, r5
 8007c1a:	f7fc f889 	bl	8003d30 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8007c1e:	9600      	str	r6, [sp, #0]
 8007c20:	2301      	movs	r3, #1
 8007c22:	0022      	movs	r2, r4
 8007c24:	21c0      	movs	r1, #192	; 0xc0
 8007c26:	0028      	movs	r0, r5
 8007c28:	f7fc f918 	bl	8003e5c <HAL_I2C_Master_Receive>
	return tempData;
 8007c2c:	7820      	ldrb	r0, [r4, #0]
}
 8007c2e:	b004      	add	sp, #16
 8007c30:	bd70      	pop	{r4, r5, r6, pc}
 8007c32:	46c0      	nop			; (mov r8, r8)
 8007c34:	20000380 	.word	0x20000380

08007c38 <Si1147_Init>:

uint8_t Si1147_Init()
{
 8007c38:	b573      	push	{r0, r1, r4, r5, r6, lr}

	// INT pin must be used! Especialy while power up, it must be on HIGH logic level!
	//pinMode(_intPin, INPUT_PULLUP);

	// Read PART_ID register (it shound return 0b01000111 for Si1147)
	_res = Si1147_ReadReg(0);
 8007c3a:	2000      	movs	r0, #0
 8007c3c:	f7ff ff8a 	bl	8007b54 <Si1147_ReadReg>
	if (_res != 0b01000111) return 0;
 8007c40:	2847      	cmp	r0, #71	; 0x47
 8007c42:	d001      	beq.n	8007c48 <Si1147_Init+0x10>
 8007c44:	2000      	movs	r0, #0

	// Enable Interrupt on INT pin of Si1147
	Si1147_WriteReg(SI1147_INT_CFG, 1);

	return 1;
}
 8007c46:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	Si1147_WriteReg(SI1147_COMMAND, 0x01);
 8007c48:	2101      	movs	r1, #1
 8007c4a:	2018      	movs	r0, #24
 8007c4c:	f7ff ff9e 	bl	8007b8c <Si1147_WriteReg>
	_res = Si1147_GetResponse();
 8007c50:	f7ff ffd6 	bl	8007c00 <Si1147_GetResponse>
 8007c54:	1e05      	subs	r5, r0, #0
	if (_res != 0) return 0;
 8007c56:	d1f5      	bne.n	8007c44 <Si1147_Init+0xc>
	Si1147_WriteReg(0x07, 0x17);
 8007c58:	2117      	movs	r1, #23
 8007c5a:	2007      	movs	r0, #7
 8007c5c:	f7ff ff96 	bl	8007b8c <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_PARAM_WR, 0);
 8007c60:	0029      	movs	r1, r5
 8007c62:	2017      	movs	r0, #23
 8007c64:	f7ff ff92 	bl	8007b8c <Si1147_WriteReg>
	tempRegs[0] = SI1147_COMMAND;
 8007c68:	2618      	movs	r6, #24
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED12_SELECT;
 8007c6a:	23a2      	movs	r3, #162	; 0xa2
	tempRegs[0] = SI1147_COMMAND;
 8007c6c:	ac01      	add	r4, sp, #4
	Si1147_WriteRegs(tempRegs, 2);
 8007c6e:	2102      	movs	r1, #2
 8007c70:	0020      	movs	r0, r4
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED12_SELECT;
 8007c72:	7063      	strb	r3, [r4, #1]
	tempRegs[0] = SI1147_COMMAND;
 8007c74:	7026      	strb	r6, [r4, #0]
	Si1147_WriteRegs(tempRegs, 2);
 8007c76:	f7ff ff99 	bl	8007bac <Si1147_WriteRegs>
	Si1147_WriteReg(SI1147_PARAM_WR, 0);
 8007c7a:	0029      	movs	r1, r5
 8007c7c:	2017      	movs	r0, #23
 8007c7e:	f7ff ff85 	bl	8007b8c <Si1147_WriteReg>
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED3_SELECT;
 8007c82:	23a3      	movs	r3, #163	; 0xa3
	Si1147_WriteRegs(tempRegs, 2);
 8007c84:	2102      	movs	r1, #2
 8007c86:	0020      	movs	r0, r4
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED3_SELECT;
 8007c88:	7063      	strb	r3, [r4, #1]
	tempRegs[0] = SI1147_COMMAND;
 8007c8a:	7026      	strb	r6, [r4, #0]
	Si1147_WriteRegs(tempRegs, 2);
 8007c8c:	f7ff ff8e 	bl	8007bac <Si1147_WriteRegs>
	Si1147_WriteReg(SI1147_PS_LED21, 0);
 8007c90:	0029      	movs	r1, r5
 8007c92:	200f      	movs	r0, #15
 8007c94:	f7ff ff7a 	bl	8007b8c <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_PS_LED3, 0);
 8007c98:	0029      	movs	r1, r5
 8007c9a:	2010      	movs	r0, #16
 8007c9c:	f7ff ff76 	bl	8007b8c <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_IRQ_ENABLE, 1);
 8007ca0:	2101      	movs	r1, #1
 8007ca2:	2004      	movs	r0, #4
 8007ca4:	f7ff ff72 	bl	8007b8c <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_IRQ_STATUS, 1);
 8007ca8:	2101      	movs	r1, #1
 8007caa:	2021      	movs	r0, #33	; 0x21
 8007cac:	f7ff ff6e 	bl	8007b8c <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_INT_CFG, 1);
 8007cb0:	2003      	movs	r0, #3
 8007cb2:	2101      	movs	r1, #1
 8007cb4:	f7ff ff6a 	bl	8007b8c <Si1147_WriteReg>
	return 1;
 8007cb8:	2001      	movs	r0, #1
 8007cba:	e7c4      	b.n	8007c46 <Si1147_Init+0xe>

08007cbc <Si1147_SetUV>:

void Si1147_SetUV()
{
 8007cbc:	b513      	push	{r0, r1, r4, lr}
	uint8_t tempRegs[5];

	// Enable UV meas. (1 << 7), ALS IR (1 << 5) and ALS VIS (1 << 4)  in CH list
	Si1147_WriteReg(SI1147_PARAM_WR, (1 << 7) | (1 << 5) | (1 << 4));
 8007cbe:	21b0      	movs	r1, #176	; 0xb0
 8007cc0:	2017      	movs	r0, #23
 8007cc2:	f7ff ff63 	bl	8007b8c <Si1147_WriteReg>
	tempRegs[0] = SI1147_COMMAND;
 8007cc6:	2418      	movs	r4, #24
 8007cc8:	466b      	mov	r3, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_CHLIST;
 8007cca:	466a      	mov	r2, sp
	tempRegs[0] = SI1147_COMMAND;
 8007ccc:	701c      	strb	r4, [r3, #0]
	tempRegs[1] = SI1147_PARAM_SET | SI1147_CHLIST;
 8007cce:	23a1      	movs	r3, #161	; 0xa1
	Si1147_WriteRegs(tempRegs, 2);
 8007cd0:	4668      	mov	r0, sp
 8007cd2:	2102      	movs	r1, #2
	tempRegs[1] = SI1147_PARAM_SET | SI1147_CHLIST;
 8007cd4:	7053      	strb	r3, [r2, #1]
	Si1147_WriteRegs(tempRegs, 2);
 8007cd6:	f7ff ff69 	bl	8007bac <Si1147_WriteRegs>

	// Configure UCOEF
	tempRegs[0] = SI1147_UCOEF0;
 8007cda:	466a      	mov	r2, sp
 8007cdc:	2313      	movs	r3, #19
 8007cde:	7013      	strb	r3, [r2, #0]
	tempRegs[1] = 0x7B;
 8007ce0:	3368      	adds	r3, #104	; 0x68
 8007ce2:	7053      	strb	r3, [r2, #1]
	tempRegs[2] = 0x6B;
 8007ce4:	3b10      	subs	r3, #16
 8007ce6:	7093      	strb	r3, [r2, #2]
	tempRegs[3] = 0x01;
 8007ce8:	3b6a      	subs	r3, #106	; 0x6a
 8007cea:	70d3      	strb	r3, [r2, #3]
	tempRegs[4] = 0x00;
 8007cec:	2300      	movs	r3, #0
	Si1147_WriteRegs(tempRegs, 5);
 8007cee:	4668      	mov	r0, sp
 8007cf0:	2105      	movs	r1, #5
	tempRegs[4] = 0x00;
 8007cf2:	7113      	strb	r3, [r2, #4]
	Si1147_WriteRegs(tempRegs, 5);
 8007cf4:	f7ff ff5a 	bl	8007bac <Si1147_WriteRegs>

	// Set the VIS_RANGE and IR_RANGE bits
	Si1147_WriteReg(SI1147_PARAM_WR, 1 << 5);
 8007cf8:	2120      	movs	r1, #32
 8007cfa:	2017      	movs	r0, #23
 8007cfc:	f7ff ff46 	bl	8007b8c <Si1147_WriteReg>
	//writeReg(SI1147_PARAM_WR, 0);
	tempRegs[0] = SI1147_COMMAND;
 8007d00:	466b      	mov	r3, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_VIS_ADC_MISC;
 8007d02:	466a      	mov	r2, sp
	tempRegs[0] = SI1147_COMMAND;
 8007d04:	701c      	strb	r4, [r3, #0]
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_VIS_ADC_MISC;
 8007d06:	23b2      	movs	r3, #178	; 0xb2
	Si1147_WriteRegs(tempRegs, 2);
 8007d08:	4668      	mov	r0, sp
 8007d0a:	2102      	movs	r1, #2
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_VIS_ADC_MISC;
 8007d0c:	7053      	strb	r3, [r2, #1]
	Si1147_WriteRegs(tempRegs, 2);
 8007d0e:	f7ff ff4d 	bl	8007bac <Si1147_WriteRegs>

	Si1147_WriteReg(SI1147_PARAM_WR, 1 << 5);
 8007d12:	2120      	movs	r1, #32
 8007d14:	2017      	movs	r0, #23
 8007d16:	f7ff ff39 	bl	8007b8c <Si1147_WriteReg>
	//writeReg(SI1147_PARAM_WR, 0);
	tempRegs[0] = SI1147_COMMAND;
 8007d1a:	466b      	mov	r3, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_IR_ADC_MISC;
 8007d1c:	466a      	mov	r2, sp
	tempRegs[0] = SI1147_COMMAND;
 8007d1e:	701c      	strb	r4, [r3, #0]
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_IR_ADC_MISC;
 8007d20:	23bf      	movs	r3, #191	; 0xbf
	Si1147_WriteRegs(tempRegs, 2);
 8007d22:	2102      	movs	r1, #2
 8007d24:	4668      	mov	r0, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_IR_ADC_MISC;
 8007d26:	7053      	strb	r3, [r2, #1]
	Si1147_WriteRegs(tempRegs, 2);
 8007d28:	f7ff ff40 	bl	8007bac <Si1147_WriteRegs>
}
 8007d2c:	bd13      	pop	{r0, r1, r4, pc}
	...

08007d30 <Si1147_ForceUV>:

void Si1147_ForceUV()
{
 8007d30:	b510      	push	{r4, lr}
	uint32_t _timeout = HAL_GetTick();
 8007d32:	f7fb f961 	bl	8002ff8 <HAL_GetTick>

	// Force one UV meas.
	Si1147_WriteReg(SI1147_COMMAND, SI1147_ALS_FORCE);
 8007d36:	2106      	movs	r1, #6
	uint32_t _timeout = HAL_GetTick();
 8007d38:	0004      	movs	r4, r0
	Si1147_WriteReg(SI1147_COMMAND, SI1147_ALS_FORCE);
 8007d3a:	2018      	movs	r0, #24
 8007d3c:	f7ff ff26 	bl	8007b8c <Si1147_WriteReg>

	// Wait for interrupt event
	while ((HAL_GPIO_ReadPin(SI1147_INT_GPIO_Port, SI1147_INT_Pin) == GPIO_PIN_SET) && ((HAL_GetTick() - _timeout) < SI1147_TIMEOUT));
 8007d40:	2120      	movs	r1, #32
 8007d42:	4808      	ldr	r0, [pc, #32]	; (8007d64 <Si1147_ForceUV+0x34>)
 8007d44:	f7fb fe50 	bl	80039e8 <HAL_GPIO_ReadPin>
 8007d48:	2801      	cmp	r0, #1
 8007d4a:	d004      	beq.n	8007d56 <Si1147_ForceUV+0x26>

	// Clear interrupt by sending 1 to corresponding interrupt
	Si1147_WriteReg(SI1147_IRQ_STATUS, 1);
 8007d4c:	2101      	movs	r1, #1
 8007d4e:	2021      	movs	r0, #33	; 0x21
 8007d50:	f7ff ff1c 	bl	8007b8c <Si1147_WriteReg>
}
 8007d54:	bd10      	pop	{r4, pc}
	while ((HAL_GPIO_ReadPin(SI1147_INT_GPIO_Port, SI1147_INT_Pin) == GPIO_PIN_SET) && ((HAL_GetTick() - _timeout) < SI1147_TIMEOUT));
 8007d56:	f7fb f94f 	bl	8002ff8 <HAL_GetTick>
 8007d5a:	1b00      	subs	r0, r0, r4
 8007d5c:	28c7      	cmp	r0, #199	; 0xc7
 8007d5e:	d9ef      	bls.n	8007d40 <Si1147_ForceUV+0x10>
 8007d60:	e7f4      	b.n	8007d4c <Si1147_ForceUV+0x1c>
 8007d62:	46c0      	nop			; (mov r8, r8)
 8007d64:	50000400 	.word	0x50000400

08007d68 <Si1147_GetUV>:

float Si1147_GetUV()
{
 8007d68:	b513      	push	{r0, r1, r4, lr}
	uint8_t regData[2];

  	// Get the UV data
	Si1147_ReadRegs(SI1147_AUX_DATA0, regData, 2);
 8007d6a:	ac01      	add	r4, sp, #4
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	0021      	movs	r1, r4
 8007d70:	202c      	movs	r0, #44	; 0x2c
 8007d72:	f7ff ff29 	bl	8007bc8 <Si1147_ReadRegs>

	return ((regData[1] << 8) | regData[0]) / 100.0;
 8007d76:	8820      	ldrh	r0, [r4, #0]
 8007d78:	f7fa ff7a 	bl	8002c70 <__aeabi_i2d>
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	4b03      	ldr	r3, [pc, #12]	; (8007d8c <Si1147_GetUV+0x24>)
 8007d80:	f7f9 fd58 	bl	8001834 <__aeabi_ddiv>
 8007d84:	f7fb f840 	bl	8002e08 <__aeabi_d2f>
}
 8007d88:	bd16      	pop	{r1, r2, r4, pc}
 8007d8a:	46c0      	nop			; (mov r8, r8)
 8007d8c:	40590000 	.word	0x40590000

08007d90 <Si1147_GetVis>:

int16_t Si1147_GetVis()
{
 8007d90:	b513      	push	{r0, r1, r4, lr}
	uint8_t regData[2];

	// Get ambient light visable spectrum data
	Si1147_ReadRegs(SI1147_ALS_VIS_DATA0, regData, 2);
 8007d92:	ac01      	add	r4, sp, #4
 8007d94:	2202      	movs	r2, #2
 8007d96:	0021      	movs	r1, r4
 8007d98:	2022      	movs	r0, #34	; 0x22
 8007d9a:	f7ff ff15 	bl	8007bc8 <Si1147_ReadRegs>
	return (int16_t)(((regData[1] << 8) | regData[0]) - 256);
 8007d9e:	7863      	ldrb	r3, [r4, #1]
 8007da0:	7820      	ldrb	r0, [r4, #0]
 8007da2:	021b      	lsls	r3, r3, #8
 8007da4:	4318      	orrs	r0, r3
 8007da6:	3801      	subs	r0, #1
 8007da8:	38ff      	subs	r0, #255	; 0xff
 8007daa:	b200      	sxth	r0, r0
}
 8007dac:	bd16      	pop	{r1, r2, r4, pc}
	...

08007db0 <communication_Setup>:
uint8_t rfBuffer[32];
uint64_t addr[2] = {0x65646F4E31, 0x65646F4E32};
const char syncStr[] = {"SYNC %3d"};

void communication_Setup()
{
 8007db0:	b510      	push	{r4, lr}
    RF24_setAutoAck(1);
 8007db2:	2001      	movs	r0, #1
 8007db4:	f7ff fd98 	bl	80078e8 <RF24_setAutoAck>
    RF24_enableAckPayload();
 8007db8:	f7ff fd58 	bl	800786c <RF24_enableAckPayload>
    RF24_setChannel(0);
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	f7ff fc1f 	bl	8007600 <RF24_setChannel>
    RF24_setDataRate(RF24_250KBPS);
 8007dc2:	2002      	movs	r0, #2
 8007dc4:	f7ff fdbc 	bl	8007940 <RF24_setDataRate>
    RF24_setPALevel(RF24_PA_MAX, 1);
 8007dc8:	2101      	movs	r1, #1
 8007dca:	2003      	movs	r0, #3
 8007dcc:	f7ff fda2 	bl	8007914 <RF24_setPALevel>
    RF24_openWritingPipe(addr[0]);
 8007dd0:	4c06      	ldr	r4, [pc, #24]	; (8007dec <communication_Setup+0x3c>)
 8007dd2:	6820      	ldr	r0, [r4, #0]
 8007dd4:	6861      	ldr	r1, [r4, #4]
 8007dd6:	f7ff fccd 	bl	8007774 <RF24_openWritingPipe>
    RF24_openReadingPipe(1, addr[1]);
 8007dda:	68a2      	ldr	r2, [r4, #8]
 8007ddc:	68e3      	ldr	r3, [r4, #12]
 8007dde:	2001      	movs	r0, #1
 8007de0:	f7ff fcda 	bl	8007798 <RF24_openReadingPipe>
    RF24_stopListening();
 8007de4:	f7ff fc30 	bl	8007648 <RF24_stopListening>
}
 8007de8:	bd10      	pop	{r4, pc}
 8007dea:	46c0      	nop			; (mov r8, r8)
 8007dec:	20000060 	.word	0x20000060

08007df0 <communication_Transmit>:
//    }
//    return syncOk;
//}

uint8_t communication_Transmit(void* _transmitBuffer, uint8_t _txSize, uint8_t* _receiveBuffer)
{
 8007df0:	b510      	push	{r4, lr}
 8007df2:	0014      	movs	r4, r2
    uint8_t _succ = 0;
    RF24_write(_transmitBuffer, _txSize, 0);
 8007df4:	2200      	movs	r2, #0
 8007df6:	f7ff fc7d 	bl	80076f4 <RF24_write>
    if (RF24_isAckPayloadAvailable())
 8007dfa:	f7ff fd6f 	bl	80078dc <RF24_isAckPayloadAvailable>
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d104      	bne.n	8007e0c <communication_Transmit+0x1c>
            RF24_read(_receiveBuffer, 32);
        }
        _succ = 1;
    }
    return _succ;
}
 8007e02:	bd10      	pop	{r4, pc}
            RF24_read(_receiveBuffer, 32);
 8007e04:	2120      	movs	r1, #32
 8007e06:	0020      	movs	r0, r4
 8007e08:	f7ff fcaa 	bl	8007760 <RF24_read>
        while (RF24_available(NULL))
 8007e0c:	2000      	movs	r0, #0
 8007e0e:	f7ff fc99 	bl	8007744 <RF24_available>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d1f6      	bne.n	8007e04 <communication_Transmit+0x14>
        _succ = 1;
 8007e16:	3001      	adds	r0, #1
 8007e18:	e7f3      	b.n	8007e02 <communication_Transmit+0x12>
	...

08007e1c <glassLCD_Update>:
		_lcdTemp[i] |= asciiToSeg[s[i] - ' '];
	}
}

void glassLCD_Update()
{
 8007e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e1e:	b087      	sub	sp, #28
	uint8_t _dotMask = 0;

	// Buffer for I2C data
	uint8_t _data[9] = {0};
 8007e20:	ad03      	add	r5, sp, #12
 8007e22:	2209      	movs	r2, #9
 8007e24:	2100      	movs	r1, #0
 8007e26:	0028      	movs	r0, r5
 8007e28:	f000 fafd 	bl	8008426 <memset>

	//Write segments
	_data[0] = 0;
	for (int i = 0; i < 8; i++)
 8007e2c:	2300      	movs	r3, #0
	{
		_data[i + 1] = _lcdTemp[i];
 8007e2e:	4f19      	ldr	r7, [pc, #100]	; (8007e94 <glassLCD_Update+0x78>)
 8007e30:	3301      	adds	r3, #1
 8007e32:	1e5a      	subs	r2, r3, #1
 8007e34:	5cba      	ldrb	r2, [r7, r2]
 8007e36:	54ea      	strb	r2, [r5, r3]
	for (int i = 0; i < 8; i++)
 8007e38:	2b08      	cmp	r3, #8
 8007e3a:	d1f9      	bne.n	8007e30 <glassLCD_Update+0x14>
	}
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, _data, 9, 1000);
 8007e3c:	23fa      	movs	r3, #250	; 0xfa
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	002a      	movs	r2, r5
 8007e44:	2309      	movs	r3, #9
 8007e46:	2170      	movs	r1, #112	; 0x70
 8007e48:	4813      	ldr	r0, [pc, #76]	; (8007e98 <glassLCD_Update+0x7c>)
 8007e4a:	f7fb ff71 	bl	8003d30 <HAL_I2C_Master_Transmit>
 8007e4e:	2602      	movs	r6, #2

	//Now write dots
	for (int i = 0; i < 8; i++)
 8007e50:	2400      	movs	r4, #0
	{
		_dotMask = (_dots & (1 << (7 - i))) ? 0b00100000 : 0b00000000;
 8007e52:	2207      	movs	r2, #7
 8007e54:	4b11      	ldr	r3, [pc, #68]	; (8007e9c <glassLCD_Update+0x80>)
 8007e56:	1b12      	subs	r2, r2, r4
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	0021      	movs	r1, r4
 8007e5c:	4113      	asrs	r3, r2
 8007e5e:	2201      	movs	r2, #1
	    _data[0] = 2 + (3 * i);
	    _data[1] = ((_lcdTemp[i] & 3) << 6) | _dotMask | (_lcdTemp[i + 1] >> 3);
 8007e60:	3401      	adds	r4, #1
		_dotMask = (_dots & (1 << (7 - i))) ? 0b00100000 : 0b00000000;
 8007e62:	4013      	ands	r3, r2
 8007e64:	015a      	lsls	r2, r3, #5
	    _data[1] = ((_lcdTemp[i] & 3) << 6) | _dotMask | (_lcdTemp[i + 1] >> 3);
 8007e66:	5c7b      	ldrb	r3, [r7, r1]
 8007e68:	5d39      	ldrb	r1, [r7, r4]
 8007e6a:	019b      	lsls	r3, r3, #6
 8007e6c:	08c9      	lsrs	r1, r1, #3
 8007e6e:	430b      	orrs	r3, r1
 8007e70:	4313      	orrs	r3, r2
 8007e72:	706b      	strb	r3, [r5, #1]
	    HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, _data, 2, 1000);
 8007e74:	23fa      	movs	r3, #250	; 0xfa
 8007e76:	009b      	lsls	r3, r3, #2
	    _data[0] = 2 + (3 * i);
 8007e78:	702e      	strb	r6, [r5, #0]
	    HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, _data, 2, 1000);
 8007e7a:	002a      	movs	r2, r5
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	2170      	movs	r1, #112	; 0x70
 8007e80:	2302      	movs	r3, #2
 8007e82:	4805      	ldr	r0, [pc, #20]	; (8007e98 <glassLCD_Update+0x7c>)
 8007e84:	3603      	adds	r6, #3
 8007e86:	f7fb ff53 	bl	8003d30 <HAL_I2C_Master_Transmit>
 8007e8a:	b2f6      	uxtb	r6, r6
	for (int i = 0; i < 8; i++)
 8007e8c:	2c08      	cmp	r4, #8
 8007e8e:	d1e0      	bne.n	8007e52 <glassLCD_Update+0x36>
	}
}
 8007e90:	b007      	add	sp, #28
 8007e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e94:	20000329 	.word	0x20000329
 8007e98:	20000380 	.word	0x20000380
 8007e9c:	20000328 	.word	0x20000328

08007ea0 <glassLCD_Clear>:

void glassLCD_Clear()
{
 8007ea0:	b510      	push	{r4, lr}
	memset(_lcdTemp, 0, 8);
 8007ea2:	2208      	movs	r2, #8
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	4803      	ldr	r0, [pc, #12]	; (8007eb4 <glassLCD_Clear+0x14>)
 8007ea8:	f000 fabd 	bl	8008426 <memset>
	_dots = 0;
 8007eac:	2200      	movs	r2, #0
 8007eae:	4b02      	ldr	r3, [pc, #8]	; (8007eb8 <glassLCD_Clear+0x18>)
 8007eb0:	701a      	strb	r2, [r3, #0]
}
 8007eb2:	bd10      	pop	{r4, pc}
 8007eb4:	20000329 	.word	0x20000329
 8007eb8:	20000328 	.word	0x20000328

08007ebc <glassLCD_WriteData>:
{
 8007ebc:	b570      	push	{r4, r5, r6, lr}
 8007ebe:	0004      	movs	r4, r0
  glassLCD_Clear();
 8007ec0:	f7ff ffee 	bl	8007ea0 <glassLCD_Clear>
	uint8_t _n = strlen(s);
 8007ec4:	0020      	movs	r0, r4
 8007ec6:	f7f8 f91f 	bl	8000108 <strlen>
	for (int i = 0; i < _n; i++)
 8007eca:	2300      	movs	r3, #0
		_lcdTemp[i] |= asciiToSeg[s[i] - ' '];
 8007ecc:	4907      	ldr	r1, [pc, #28]	; (8007eec <glassLCD_WriteData+0x30>)
 8007ece:	4d08      	ldr	r5, [pc, #32]	; (8007ef0 <glassLCD_WriteData+0x34>)
	for (int i = 0; i < _n; i++)
 8007ed0:	b2c0      	uxtb	r0, r0
 8007ed2:	4283      	cmp	r3, r0
 8007ed4:	db00      	blt.n	8007ed8 <glassLCD_WriteData+0x1c>
}
 8007ed6:	bd70      	pop	{r4, r5, r6, pc}
		_lcdTemp[i] |= asciiToSeg[s[i] - ' '];
 8007ed8:	5ce2      	ldrb	r2, [r4, r3]
 8007eda:	5c5e      	ldrb	r6, [r3, r1]
 8007edc:	18aa      	adds	r2, r5, r2
 8007ede:	3a20      	subs	r2, #32
 8007ee0:	7812      	ldrb	r2, [r2, #0]
 8007ee2:	4332      	orrs	r2, r6
 8007ee4:	545a      	strb	r2, [r3, r1]
	for (int i = 0; i < _n; i++)
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	e7f3      	b.n	8007ed2 <glassLCD_WriteData+0x16>
 8007eea:	46c0      	nop			; (mov r8, r8)
 8007eec:	20000329 	.word	0x20000329
 8007ef0:	0800b577 	.word	0x0800b577

08007ef4 <glassLCD_SetDot>:
//	}
//}

void glassLCD_SetDot(uint8_t _dot)
{
	_dots = _dot;
 8007ef4:	4b01      	ldr	r3, [pc, #4]	; (8007efc <glassLCD_SetDot+0x8>)
 8007ef6:	7018      	strb	r0, [r3, #0]
}
 8007ef8:	4770      	bx	lr
 8007efa:	46c0      	nop			; (mov r8, r8)
 8007efc:	20000328 	.word	0x20000328

08007f00 <glassLCD_WriteArrow>:

void glassLCD_WriteArrow(uint8_t _a)
{
 8007f00:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (int i = 0; i < 8; i++)
 8007f02:	2300      	movs	r3, #0
  {
	  if (_a & 1 << (7 - i))
 8007f04:	2507      	movs	r5, #7
 8007f06:	2601      	movs	r6, #1
 8007f08:	2420      	movs	r4, #32
 8007f0a:	4a08      	ldr	r2, [pc, #32]	; (8007f2c <glassLCD_WriteArrow+0x2c>)
 8007f0c:	0007      	movs	r7, r0
 8007f0e:	1ae9      	subs	r1, r5, r3
 8007f10:	410f      	asrs	r7, r1
 8007f12:	4237      	tst	r7, r6
 8007f14:	d006      	beq.n	8007f24 <glassLCD_WriteArrow+0x24>
  	  {
	  	  _lcdTemp[i] |= SEGW;
 8007f16:	5cd1      	ldrb	r1, [r2, r3]
 8007f18:	4321      	orrs	r1, r4
  	  }
  	  else
  	  {
	  	  _lcdTemp[i] &= ~(SEGW);
 8007f1a:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < 8; i++)
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	2b08      	cmp	r3, #8
 8007f20:	d1f4      	bne.n	8007f0c <glassLCD_WriteArrow+0xc>
  	  }
  }
}
 8007f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  	  _lcdTemp[i] &= ~(SEGW);
 8007f24:	5cd1      	ldrb	r1, [r2, r3]
 8007f26:	43a1      	bics	r1, r4
 8007f28:	e7f7      	b.n	8007f1a <glassLCD_WriteArrow+0x1a>
 8007f2a:	46c0      	nop			; (mov r8, r8)
 8007f2c:	20000329 	.word	0x20000329

08007f30 <glassLCD_WriteCmd>:

void glassLCD_WriteCmd(uint8_t _comm)
{
 8007f30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	_comm = _comm | 0b10000000;
 8007f32:	2380      	movs	r3, #128	; 0x80
 8007f34:	425b      	negs	r3, r3
 8007f36:	4318      	orrs	r0, r3
{
 8007f38:	220f      	movs	r2, #15
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, &_comm, 1, 1000);
 8007f3a:	23fa      	movs	r3, #250	; 0xfa
{
 8007f3c:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, &_comm, 1, 1000);
 8007f3e:	009b      	lsls	r3, r3, #2
	_comm = _comm | 0b10000000;
 8007f40:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, &_comm, 1, 1000);
 8007f42:	2170      	movs	r1, #112	; 0x70
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	4803      	ldr	r0, [pc, #12]	; (8007f54 <glassLCD_WriteCmd+0x24>)
 8007f48:	2301      	movs	r3, #1
 8007f4a:	f7fb fef1 	bl	8003d30 <HAL_I2C_Master_Transmit>
}
 8007f4e:	b005      	add	sp, #20
 8007f50:	bd00      	pop	{pc}
 8007f52:	46c0      	nop			; (mov r8, r8)
 8007f54:	20000380 	.word	0x20000380

08007f58 <glassLCD_Begin>:
{
 8007f58:	b510      	push	{r4, lr}
	glassLCD_WriteCmd(LCD_CONFIG);
 8007f5a:	204b      	movs	r0, #75	; 0x4b
 8007f5c:	f7ff ffe8 	bl	8007f30 <glassLCD_WriteCmd>
	glassLCD_Clear();
 8007f60:	f7ff ff9e 	bl	8007ea0 <glassLCD_Clear>
	glassLCD_Update();
 8007f64:	f7ff ff5a 	bl	8007e1c <glassLCD_Update>
}
 8007f68:	bd10      	pop	{r4, pc}
	...

08007f6c <RTC_GetTime>:
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
}

time_t RTC_GetTime()
{
 8007f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    RTC_TimeTypeDef sTime = {0};
    RTC_DateTypeDef sDate = {0};
 8007f6e:	2600      	movs	r6, #0
{
 8007f70:	b091      	sub	sp, #68	; 0x44
    RTC_TimeTypeDef sTime = {0};
 8007f72:	ac02      	add	r4, sp, #8
 8007f74:	2214      	movs	r2, #20
 8007f76:	2100      	movs	r1, #0
 8007f78:	0020      	movs	r0, r4
 8007f7a:	f000 fa54 	bl	8008426 <memset>
    struct tm _myTime;
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007f7e:	4f0f      	ldr	r7, [pc, #60]	; (8007fbc <RTC_GetTime+0x50>)
    RTC_DateTypeDef sDate = {0};
 8007f80:	ad01      	add	r5, sp, #4
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007f82:	0032      	movs	r2, r6
 8007f84:	0021      	movs	r1, r4
 8007f86:	0038      	movs	r0, r7
    RTC_DateTypeDef sDate = {0};
 8007f88:	9601      	str	r6, [sp, #4]
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8007f8a:	f7fc ffff 	bl	8004f8c <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8007f8e:	0032      	movs	r2, r6
 8007f90:	0029      	movs	r1, r5
 8007f92:	0038      	movs	r0, r7
 8007f94:	f7fd f824 	bl	8004fe0 <HAL_RTC_GetDate>

    _myTime.tm_hour = sTime.Hours;
 8007f98:	7823      	ldrb	r3, [r4, #0]

    _myTime.tm_mday = sDate.Date;
    _myTime.tm_mon = sDate.Month;
    _myTime.tm_year = sDate.Year + 2000 - 1900;

	return mktime(&_myTime);
 8007f9a:	a807      	add	r0, sp, #28
    _myTime.tm_hour = sTime.Hours;
 8007f9c:	9309      	str	r3, [sp, #36]	; 0x24
    _myTime.tm_min = sTime.Minutes;
 8007f9e:	7863      	ldrb	r3, [r4, #1]
 8007fa0:	9308      	str	r3, [sp, #32]
    _myTime.tm_sec = sTime.Seconds;
 8007fa2:	78a3      	ldrb	r3, [r4, #2]
 8007fa4:	9307      	str	r3, [sp, #28]
    _myTime.tm_mday = sDate.Date;
 8007fa6:	78ab      	ldrb	r3, [r5, #2]
 8007fa8:	930a      	str	r3, [sp, #40]	; 0x28
    _myTime.tm_mon = sDate.Month;
 8007faa:	786b      	ldrb	r3, [r5, #1]
 8007fac:	930b      	str	r3, [sp, #44]	; 0x2c
    _myTime.tm_year = sDate.Year + 2000 - 1900;
 8007fae:	78eb      	ldrb	r3, [r5, #3]
 8007fb0:	3364      	adds	r3, #100	; 0x64
 8007fb2:	930c      	str	r3, [sp, #48]	; 0x30
	return mktime(&_myTime);
 8007fb4:	f000 fb0c 	bl	80085d0 <mktime>
}
 8007fb8:	b011      	add	sp, #68	; 0x44
 8007fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fbc:	20000460 	.word	0x20000460

08007fc0 <RTC_EpochToHuman>:
{
    return mktime(&_t);
}

struct tm RTC_EpochToHuman(time_t _epoch)
{
 8007fc0:	b530      	push	{r4, r5, lr}
 8007fc2:	b08d      	sub	sp, #52	; 0x34
 8007fc4:	0005      	movs	r5, r0
    struct tm _t;
    memcpy(&_t, localtime((const time_t*)(&_epoch)), sizeof(_t));
 8007fc6:	a801      	add	r0, sp, #4
{
 8007fc8:	9101      	str	r1, [sp, #4]
    memcpy(&_t, localtime((const time_t*)(&_epoch)), sizeof(_t));
 8007fca:	f000 f90d 	bl	80081e8 <localtime>
 8007fce:	ac03      	add	r4, sp, #12
 8007fd0:	0001      	movs	r1, r0
 8007fd2:	2224      	movs	r2, #36	; 0x24
 8007fd4:	0020      	movs	r0, r4
 8007fd6:	f000 fa1d 	bl	8008414 <memcpy>
    return _t;
 8007fda:	002b      	movs	r3, r5
 8007fdc:	cc07      	ldmia	r4!, {r0, r1, r2}
 8007fde:	c307      	stmia	r3!, {r0, r1, r2}
 8007fe0:	cc07      	ldmia	r4!, {r0, r1, r2}
 8007fe2:	c307      	stmia	r3!, {r0, r1, r2}
 8007fe4:	cc07      	ldmia	r4!, {r0, r1, r2}
 8007fe6:	c307      	stmia	r3!, {r0, r1, r2}
}
 8007fe8:	0028      	movs	r0, r5
 8007fea:	b00d      	add	sp, #52	; 0x34
 8007fec:	bd30      	pop	{r4, r5, pc}
	...

08007ff0 <RTC_SetTime>:
{
 8007ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ff2:	0007      	movs	r7, r0
    RTC_DateTypeDef sDate = {0};
 8007ff4:	2600      	movs	r6, #0
{
 8007ff6:	b093      	sub	sp, #76	; 0x4c
    RTC_TimeTypeDef sTime = {0};
 8007ff8:	ac04      	add	r4, sp, #16
 8007ffa:	2214      	movs	r2, #20
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	0020      	movs	r0, r4
 8008000:	f000 fa11 	bl	8008426 <memset>
    struct tm _myTime = RTC_EpochToHuman(_epoch);
 8008004:	0039      	movs	r1, r7
 8008006:	a809      	add	r0, sp, #36	; 0x24
    RTC_DateTypeDef sDate = {0};
 8008008:	9603      	str	r6, [sp, #12]
    struct tm _myTime = RTC_EpochToHuman(_epoch);
 800800a:	f7ff ffd9 	bl	8007fc0 <RTC_EpochToHuman>
    sTime.Hours = _myTime.tm_hour;
 800800e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    RTC_DateTypeDef sDate = {0};
 8008010:	ad03      	add	r5, sp, #12
    sTime.Hours = _myTime.tm_hour;
 8008012:	9301      	str	r3, [sp, #4]
 8008014:	466b      	mov	r3, sp
 8008016:	791b      	ldrb	r3, [r3, #4]
    sDate.Year = (_myTime.tm_year) % 100;
 8008018:	980e      	ldr	r0, [sp, #56]	; 0x38
    sTime.Hours = _myTime.tm_hour;
 800801a:	7023      	strb	r3, [r4, #0]
    sTime.Minutes = _myTime.tm_min;
 800801c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    sDate.Year = (_myTime.tm_year) % 100;
 800801e:	2164      	movs	r1, #100	; 0x64
    sTime.Minutes = _myTime.tm_min;
 8008020:	9301      	str	r3, [sp, #4]
 8008022:	466b      	mov	r3, sp
 8008024:	791b      	ldrb	r3, [r3, #4]
 8008026:	7063      	strb	r3, [r4, #1]
    sTime.Seconds = _myTime.tm_sec;
 8008028:	ab02      	add	r3, sp, #8
 800802a:	7f1b      	ldrb	r3, [r3, #28]
 800802c:	70a3      	strb	r3, [r4, #2]
    sDate.Date = _myTime.tm_mday;
 800802e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008030:	9301      	str	r3, [sp, #4]
 8008032:	466b      	mov	r3, sp
 8008034:	791b      	ldrb	r3, [r3, #4]
 8008036:	70ab      	strb	r3, [r5, #2]
    sDate.Month = _myTime.tm_mon;
 8008038:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800803a:	9301      	str	r3, [sp, #4]
 800803c:	466b      	mov	r3, sp
 800803e:	791b      	ldrb	r3, [r3, #4]
 8008040:	706b      	strb	r3, [r5, #1]
    sDate.Year = (_myTime.tm_year) % 100;
 8008042:	f7f8 f9f7 	bl	8000434 <__aeabi_idivmod>
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8008046:	4f07      	ldr	r7, [pc, #28]	; (8008064 <RTC_SetTime+0x74>)
    sDate.Year = (_myTime.tm_year) % 100;
 8008048:	70e9      	strb	r1, [r5, #3]
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800804a:	0032      	movs	r2, r6
 800804c:	0021      	movs	r1, r4
 800804e:	0038      	movs	r0, r7
 8008050:	f7fc fde0 	bl	8004c14 <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8008054:	0032      	movs	r2, r6
 8008056:	0029      	movs	r1, r5
 8008058:	0038      	movs	r0, r7
 800805a:	f7fc fe59 	bl	8004d10 <HAL_RTC_SetDate>
}
 800805e:	b013      	add	sp, #76	; 0x4c
 8008060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008062:	46c0      	nop			; (mov r8, r8)
 8008064:	20000460 	.word	0x20000460

08008068 <RTC_SetAlarmEpoch>:
{
 8008068:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800806a:	2680      	movs	r6, #128	; 0x80
	RTC_TimeTypeDef _sTime = {0};
 800806c:	2514      	movs	r5, #20
{
 800806e:	0007      	movs	r7, r0
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8008070:	4c18      	ldr	r4, [pc, #96]	; (80080d4 <RTC_SetAlarmEpoch+0x6c>)
{
 8008072:	b09b      	sub	sp, #108	; 0x6c
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8008074:	0076      	lsls	r6, r6, #1
{
 8008076:	9101      	str	r1, [sp, #4]
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8008078:	0020      	movs	r0, r4
 800807a:	0031      	movs	r1, r6
 800807c:	f7fc fc9c 	bl	80049b8 <HAL_RTC_DeactivateAlarm>
	RTC_AlarmTypeDef _sAlarm = {0};
 8008080:	2228      	movs	r2, #40	; 0x28
 8008082:	2100      	movs	r1, #0
 8008084:	a810      	add	r0, sp, #64	; 0x40
 8008086:	f000 f9ce 	bl	8008426 <memset>
	RTC_TimeTypeDef _sTime = {0};
 800808a:	002a      	movs	r2, r5
 800808c:	2100      	movs	r1, #0
 800808e:	a802      	add	r0, sp, #8
 8008090:	f000 f9c9 	bl	8008426 <memset>
	struct tm _myTime = RTC_EpochToHuman(_alarmEpoch);
 8008094:	0039      	movs	r1, r7
 8008096:	a807      	add	r0, sp, #28
 8008098:	f7ff ff92 	bl	8007fc0 <RTC_EpochToHuman>
	_sAlarm.AlarmDateWeekDay = _myTime.tm_mday;
 800809c:	2139      	movs	r1, #57	; 0x39
	_sTime.Hours = _myTime.tm_hour;
 800809e:	9a09      	ldr	r2, [sp, #36]	; 0x24
	_sAlarm.AlarmDateWeekDay = _myTime.tm_mday;
 80080a0:	af02      	add	r7, sp, #8
	_sTime.Minutes = _myTime.tm_min;
 80080a2:	9b08      	ldr	r3, [sp, #32]
	_sAlarm.AlarmDateWeekDay = _myTime.tm_mday;
 80080a4:	980a      	ldr	r0, [sp, #40]	; 0x28
    _sAlarm.AlarmTime = _sTime;
 80080a6:	703a      	strb	r2, [r7, #0]
 80080a8:	7d3a      	ldrb	r2, [r7, #20]
	_sAlarm.AlarmDateWeekDay = _myTime.tm_mday;
 80080aa:	19c9      	adds	r1, r1, r7
 80080ac:	77c8      	strb	r0, [r1, #31]
    _sAlarm.AlarmTime = _sTime;
 80080ae:	707b      	strb	r3, [r7, #1]
 80080b0:	0039      	movs	r1, r7
 80080b2:	70ba      	strb	r2, [r7, #2]
 80080b4:	a810      	add	r0, sp, #64	; 0x40
 80080b6:	002a      	movs	r2, r5
 80080b8:	f000 f9ac 	bl	8008414 <memcpy>
    _sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80080bc:	2200      	movs	r2, #0
    _sAlarm.AlarmMask = _mask;
 80080be:	9b01      	ldr	r3, [sp, #4]
    HAL_RTC_SetAlarm_IT(&hrtc, &_sAlarm, RTC_FORMAT_BIN);
 80080c0:	a910      	add	r1, sp, #64	; 0x40
 80080c2:	0020      	movs	r0, r4
    _sAlarm.AlarmMask = _mask;
 80080c4:	9315      	str	r3, [sp, #84]	; 0x54
    _sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80080c6:	9216      	str	r2, [sp, #88]	; 0x58
    _sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80080c8:	9217      	str	r2, [sp, #92]	; 0x5c
    _sAlarm.Alarm = RTC_ALARM_A;
 80080ca:	9619      	str	r6, [sp, #100]	; 0x64
    HAL_RTC_SetAlarm_IT(&hrtc, &_sAlarm, RTC_FORMAT_BIN);
 80080cc:	f7fc fe8c 	bl	8004de8 <HAL_RTC_SetAlarm_IT>
}
 80080d0:	b01b      	add	sp, #108	; 0x6c
 80080d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080d4:	20000460 	.word	0x20000460

080080d8 <Sleep_LightSleep>:
#include "sleep.h"

void Sleep_LightSleep()
{
 80080d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_PWR_DisablePVD();
 80080da:	f7fb ffab 	bl	8004034 <HAL_PWR_DisablePVD>
	HAL_PWREx_EnableUltraLowPower();
 80080de:	f7fb ffdd 	bl	800409c <HAL_PWREx_EnableUltraLowPower>

	// Disable HAL_Tick (it triggers every 1ms, even from sleep)
	HAL_SuspendTick();
 80080e2:	f7fa ffa1 	bl	8003028 <HAL_SuspendTick>

	// Disable all unused periph. in sleep mode
	HAL_I2C_DeInit(&hi2c1);
 80080e6:	4f12      	ldr	r7, [pc, #72]	; (8008130 <Sleep_LightSleep+0x58>)
 80080e8:	0038      	movs	r0, r7
 80080ea:	f7fb fe07 	bl	8003cfc <HAL_I2C_DeInit>
	HAL_SPI_DeInit(&hspi1);
 80080ee:	4e11      	ldr	r6, [pc, #68]	; (8008134 <Sleep_LightSleep+0x5c>)
 80080f0:	0030      	movs	r0, r6
 80080f2:	f7fd f865 	bl	80051c0 <HAL_SPI_DeInit>
	HAL_UART_DeInit(&huart2);
 80080f6:	4d10      	ldr	r5, [pc, #64]	; (8008138 <Sleep_LightSleep+0x60>)
 80080f8:	0028      	movs	r0, r5
 80080fa:	f7fd fb62 	bl	80057c2 <HAL_UART_DeInit>
	HAL_ADC_DeInit(&hadc);
 80080fe:	4c0f      	ldr	r4, [pc, #60]	; (800813c <Sleep_LightSleep+0x64>)
 8008100:	0020      	movs	r0, r4
 8008102:	f7fb f925 	bl	8003350 <HAL_ADC_DeInit>

	// Enter "light sleep" mode and wait for Interrupt to wake up (WFI - Wait For Interrupt)
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8008106:	2101      	movs	r1, #1
 8008108:	0008      	movs	r0, r1
 800810a:	f7fb ff9b 	bl	8004044 <HAL_PWR_EnterSTOPMode>

	// Recover from "light sleep" mode

	// First set up all clock once again
	SystemClock_Config();
 800810e:	f7fd fd9b 	bl	8005c48 <SystemClock_Config>

	// Re-activate HAL_Tick
	HAL_ResumeTick();
 8008112:	f7fa ff91 	bl	8003038 <HAL_ResumeTick>

	// Re-Init all prev. disabled periph.
	HAL_I2C_Init(&hi2c1);
 8008116:	0038      	movs	r0, r7
 8008118:	f7fb fd9a 	bl	8003c50 <HAL_I2C_Init>
	HAL_SPI_Init(&hspi1);
 800811c:	0030      	movs	r0, r6
 800811e:	f7fd f80f 	bl	8005140 <HAL_SPI_Init>
	HAL_UART_Init(&huart2);
 8008122:	0028      	movs	r0, r5
 8008124:	f7fd fd5e 	bl	8005be4 <HAL_UART_Init>
	HAL_ADC_Init(&hadc);
 8008128:	0020      	movs	r0, r4
 800812a:	f7fb f839 	bl	80031a0 <HAL_ADC_Init>
}
 800812e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008130:	20000380 	.word	0x20000380
 8008134:	200004d4 	.word	0x200004d4
 8008138:	20000538 	.word	0x20000538
 800813c:	200005bc 	.word	0x200005bc

08008140 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8008140:	480d      	ldr	r0, [pc, #52]	; (8008178 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8008142:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8008144:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008146:	e003      	b.n	8008150 <LoopCopyDataInit>

08008148 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008148:	4b0c      	ldr	r3, [pc, #48]	; (800817c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800814a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800814c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800814e:	3104      	adds	r1, #4

08008150 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8008150:	480b      	ldr	r0, [pc, #44]	; (8008180 <LoopForever+0xa>)
  ldr  r3, =_edata
 8008152:	4b0c      	ldr	r3, [pc, #48]	; (8008184 <LoopForever+0xe>)
  adds  r2, r0, r1
 8008154:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008156:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008158:	d3f6      	bcc.n	8008148 <CopyDataInit>
  ldr  r2, =_sbss
 800815a:	4a0b      	ldr	r2, [pc, #44]	; (8008188 <LoopForever+0x12>)
  b  LoopFillZerobss
 800815c:	e002      	b.n	8008164 <LoopFillZerobss>

0800815e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800815e:	2300      	movs	r3, #0
  str  r3, [r2]
 8008160:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008162:	3204      	adds	r2, #4

08008164 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8008164:	4b09      	ldr	r3, [pc, #36]	; (800818c <LoopForever+0x16>)
  cmp  r2, r3
 8008166:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008168:	d3f9      	bcc.n	800815e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800816a:	f7fe fe4b 	bl	8006e04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800816e:	f000 f817 	bl	80081a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008172:	f7fd ffdb 	bl	800612c <main>

08008176 <LoopForever>:

LoopForever:
    b LoopForever
 8008176:	e7fe      	b.n	8008176 <LoopForever>
   ldr   r0, =_estack
 8008178:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 800817c:	0800b8c0 	.word	0x0800b8c0
  ldr  r0, =_sdata
 8008180:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008184:	2000028c 	.word	0x2000028c
  ldr  r2, =_sbss
 8008188:	20000290 	.word	0x20000290
  ldr  r3, = _ebss
 800818c:	20000620 	.word	0x20000620

08008190 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008190:	e7fe      	b.n	8008190 <ADC1_COMP_IRQHandler>
	...

08008194 <__errno>:
 8008194:	4b01      	ldr	r3, [pc, #4]	; (800819c <__errno+0x8>)
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	4770      	bx	lr
 800819a:	46c0      	nop			; (mov r8, r8)
 800819c:	20000070 	.word	0x20000070

080081a0 <__libc_init_array>:
 80081a0:	b570      	push	{r4, r5, r6, lr}
 80081a2:	2600      	movs	r6, #0
 80081a4:	4d0c      	ldr	r5, [pc, #48]	; (80081d8 <__libc_init_array+0x38>)
 80081a6:	4c0d      	ldr	r4, [pc, #52]	; (80081dc <__libc_init_array+0x3c>)
 80081a8:	1b64      	subs	r4, r4, r5
 80081aa:	10a4      	asrs	r4, r4, #2
 80081ac:	42a6      	cmp	r6, r4
 80081ae:	d109      	bne.n	80081c4 <__libc_init_array+0x24>
 80081b0:	2600      	movs	r6, #0
 80081b2:	f003 f8ef 	bl	800b394 <_init>
 80081b6:	4d0a      	ldr	r5, [pc, #40]	; (80081e0 <__libc_init_array+0x40>)
 80081b8:	4c0a      	ldr	r4, [pc, #40]	; (80081e4 <__libc_init_array+0x44>)
 80081ba:	1b64      	subs	r4, r4, r5
 80081bc:	10a4      	asrs	r4, r4, #2
 80081be:	42a6      	cmp	r6, r4
 80081c0:	d105      	bne.n	80081ce <__libc_init_array+0x2e>
 80081c2:	bd70      	pop	{r4, r5, r6, pc}
 80081c4:	00b3      	lsls	r3, r6, #2
 80081c6:	58eb      	ldr	r3, [r5, r3]
 80081c8:	4798      	blx	r3
 80081ca:	3601      	adds	r6, #1
 80081cc:	e7ee      	b.n	80081ac <__libc_init_array+0xc>
 80081ce:	00b3      	lsls	r3, r6, #2
 80081d0:	58eb      	ldr	r3, [r5, r3]
 80081d2:	4798      	blx	r3
 80081d4:	3601      	adds	r6, #1
 80081d6:	e7f2      	b.n	80081be <__libc_init_array+0x1e>
 80081d8:	0800b8b8 	.word	0x0800b8b8
 80081dc:	0800b8b8 	.word	0x0800b8b8
 80081e0:	0800b8b8 	.word	0x0800b8b8
 80081e4:	0800b8bc 	.word	0x0800b8bc

080081e8 <localtime>:
 80081e8:	4b07      	ldr	r3, [pc, #28]	; (8008208 <localtime+0x20>)
 80081ea:	b570      	push	{r4, r5, r6, lr}
 80081ec:	681c      	ldr	r4, [r3, #0]
 80081ee:	0005      	movs	r5, r0
 80081f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d103      	bne.n	80081fe <localtime+0x16>
 80081f6:	2024      	movs	r0, #36	; 0x24
 80081f8:	f000 f8f8 	bl	80083ec <malloc>
 80081fc:	63e0      	str	r0, [r4, #60]	; 0x3c
 80081fe:	0028      	movs	r0, r5
 8008200:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008202:	f000 f803 	bl	800820c <localtime_r>
 8008206:	bd70      	pop	{r4, r5, r6, pc}
 8008208:	20000070 	.word	0x20000070

0800820c <localtime_r>:
 800820c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800820e:	000c      	movs	r4, r1
 8008210:	0007      	movs	r7, r0
 8008212:	f000 fed7 	bl	8008fc4 <__gettzinfo>
 8008216:	0021      	movs	r1, r4
 8008218:	0005      	movs	r5, r0
 800821a:	0038      	movs	r0, r7
 800821c:	f000 fed6 	bl	8008fcc <gmtime_r>
 8008220:	4a6e      	ldr	r2, [pc, #440]	; (80083dc <localtime_r+0x1d0>)
 8008222:	6943      	ldr	r3, [r0, #20]
 8008224:	0004      	movs	r4, r0
 8008226:	189e      	adds	r6, r3, r2
 8008228:	07b3      	lsls	r3, r6, #30
 800822a:	d106      	bne.n	800823a <localtime_r+0x2e>
 800822c:	2164      	movs	r1, #100	; 0x64
 800822e:	0030      	movs	r0, r6
 8008230:	f7f8 f900 	bl	8000434 <__aeabi_idivmod>
 8008234:	2301      	movs	r3, #1
 8008236:	2900      	cmp	r1, #0
 8008238:	d106      	bne.n	8008248 <localtime_r+0x3c>
 800823a:	21c8      	movs	r1, #200	; 0xc8
 800823c:	0030      	movs	r0, r6
 800823e:	0049      	lsls	r1, r1, #1
 8008240:	f7f8 f8f8 	bl	8000434 <__aeabi_idivmod>
 8008244:	424b      	negs	r3, r1
 8008246:	414b      	adcs	r3, r1
 8008248:	2130      	movs	r1, #48	; 0x30
 800824a:	434b      	muls	r3, r1
 800824c:	4964      	ldr	r1, [pc, #400]	; (80083e0 <localtime_r+0x1d4>)
 800824e:	185b      	adds	r3, r3, r1
 8008250:	9301      	str	r3, [sp, #4]
 8008252:	f000 fcd1 	bl	8008bf8 <__tz_lock>
 8008256:	f000 fcd1 	bl	8008bfc <_tzset_unlocked>
 800825a:	4b62      	ldr	r3, [pc, #392]	; (80083e4 <localtime_r+0x1d8>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00d      	beq.n	800827e <localtime_r+0x72>
 8008262:	686b      	ldr	r3, [r5, #4]
 8008264:	429e      	cmp	r6, r3
 8008266:	d158      	bne.n	800831a <localtime_r+0x10e>
 8008268:	6829      	ldr	r1, [r5, #0]
 800826a:	683a      	ldr	r2, [r7, #0]
 800826c:	69e8      	ldr	r0, [r5, #28]
 800826e:	2900      	cmp	r1, #0
 8008270:	d15b      	bne.n	800832a <localtime_r+0x11e>
 8008272:	2301      	movs	r3, #1
 8008274:	4282      	cmp	r2, r0
 8008276:	da02      	bge.n	800827e <localtime_r+0x72>
 8008278:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800827a:	4282      	cmp	r2, r0
 800827c:	da5d      	bge.n	800833a <localtime_r+0x12e>
 800827e:	6223      	str	r3, [r4, #32]
 8008280:	6a23      	ldr	r3, [r4, #32]
 8008282:	2b01      	cmp	r3, #1
 8008284:	d15b      	bne.n	800833e <localtime_r+0x132>
 8008286:	6bef      	ldr	r7, [r5, #60]	; 0x3c
 8008288:	21e1      	movs	r1, #225	; 0xe1
 800828a:	0038      	movs	r0, r7
 800828c:	0109      	lsls	r1, r1, #4
 800828e:	f7f8 f8d1 	bl	8000434 <__aeabi_idivmod>
 8008292:	000e      	movs	r6, r1
 8008294:	213c      	movs	r1, #60	; 0x3c
 8008296:	0030      	movs	r0, r6
 8008298:	f7f8 f8cc 	bl	8000434 <__aeabi_idivmod>
 800829c:	6823      	ldr	r3, [r4, #0]
 800829e:	0030      	movs	r0, r6
 80082a0:	1a5d      	subs	r5, r3, r1
 80082a2:	6025      	str	r5, [r4, #0]
 80082a4:	213c      	movs	r1, #60	; 0x3c
 80082a6:	f7f7 ffdf 	bl	8000268 <__divsi3>
 80082aa:	21e1      	movs	r1, #225	; 0xe1
 80082ac:	6863      	ldr	r3, [r4, #4]
 80082ae:	0109      	lsls	r1, r1, #4
 80082b0:	1a1e      	subs	r6, r3, r0
 80082b2:	6066      	str	r6, [r4, #4]
 80082b4:	0038      	movs	r0, r7
 80082b6:	f7f7 ffd7 	bl	8000268 <__divsi3>
 80082ba:	68a3      	ldr	r3, [r4, #8]
 80082bc:	1a1b      	subs	r3, r3, r0
 80082be:	60a3      	str	r3, [r4, #8]
 80082c0:	2d3b      	cmp	r5, #59	; 0x3b
 80082c2:	dd3e      	ble.n	8008342 <localtime_r+0x136>
 80082c4:	3601      	adds	r6, #1
 80082c6:	6066      	str	r6, [r4, #4]
 80082c8:	3d3c      	subs	r5, #60	; 0x3c
 80082ca:	6025      	str	r5, [r4, #0]
 80082cc:	6862      	ldr	r2, [r4, #4]
 80082ce:	2a3b      	cmp	r2, #59	; 0x3b
 80082d0:	dd3d      	ble.n	800834e <localtime_r+0x142>
 80082d2:	3301      	adds	r3, #1
 80082d4:	60a3      	str	r3, [r4, #8]
 80082d6:	3a3c      	subs	r2, #60	; 0x3c
 80082d8:	6062      	str	r2, [r4, #4]
 80082da:	68a2      	ldr	r2, [r4, #8]
 80082dc:	2a17      	cmp	r2, #23
 80082de:	dd45      	ble.n	800836c <localtime_r+0x160>
 80082e0:	69e3      	ldr	r3, [r4, #28]
 80082e2:	3301      	adds	r3, #1
 80082e4:	61e3      	str	r3, [r4, #28]
 80082e6:	69a3      	ldr	r3, [r4, #24]
 80082e8:	3301      	adds	r3, #1
 80082ea:	2b06      	cmp	r3, #6
 80082ec:	dc35      	bgt.n	800835a <localtime_r+0x14e>
 80082ee:	61a3      	str	r3, [r4, #24]
 80082f0:	3a18      	subs	r2, #24
 80082f2:	68e3      	ldr	r3, [r4, #12]
 80082f4:	60a2      	str	r2, [r4, #8]
 80082f6:	6922      	ldr	r2, [r4, #16]
 80082f8:	3301      	adds	r3, #1
 80082fa:	9801      	ldr	r0, [sp, #4]
 80082fc:	60e3      	str	r3, [r4, #12]
 80082fe:	0091      	lsls	r1, r2, #2
 8008300:	5809      	ldr	r1, [r1, r0]
 8008302:	428b      	cmp	r3, r1
 8008304:	dd05      	ble.n	8008312 <localtime_r+0x106>
 8008306:	1a5b      	subs	r3, r3, r1
 8008308:	3201      	adds	r2, #1
 800830a:	60e3      	str	r3, [r4, #12]
 800830c:	2a0c      	cmp	r2, #12
 800830e:	d026      	beq.n	800835e <localtime_r+0x152>
 8008310:	6122      	str	r2, [r4, #16]
 8008312:	f000 fc72 	bl	8008bfa <__tz_unlock>
 8008316:	0020      	movs	r0, r4
 8008318:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800831a:	0030      	movs	r0, r6
 800831c:	f000 fbbe 	bl	8008a9c <__tzcalc_limits>
 8008320:	2800      	cmp	r0, #0
 8008322:	d1a1      	bne.n	8008268 <localtime_r+0x5c>
 8008324:	2301      	movs	r3, #1
 8008326:	425b      	negs	r3, r3
 8008328:	e7a9      	b.n	800827e <localtime_r+0x72>
 800832a:	2300      	movs	r3, #0
 800832c:	4282      	cmp	r2, r0
 800832e:	dba6      	blt.n	800827e <localtime_r+0x72>
 8008330:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8008332:	2101      	movs	r1, #1
 8008334:	4282      	cmp	r2, r0
 8008336:	db00      	blt.n	800833a <localtime_r+0x12e>
 8008338:	0019      	movs	r1, r3
 800833a:	000b      	movs	r3, r1
 800833c:	e79f      	b.n	800827e <localtime_r+0x72>
 800833e:	6a2f      	ldr	r7, [r5, #32]
 8008340:	e7a2      	b.n	8008288 <localtime_r+0x7c>
 8008342:	2d00      	cmp	r5, #0
 8008344:	dac2      	bge.n	80082cc <localtime_r+0xc0>
 8008346:	3e01      	subs	r6, #1
 8008348:	6066      	str	r6, [r4, #4]
 800834a:	353c      	adds	r5, #60	; 0x3c
 800834c:	e7bd      	b.n	80082ca <localtime_r+0xbe>
 800834e:	2a00      	cmp	r2, #0
 8008350:	dac3      	bge.n	80082da <localtime_r+0xce>
 8008352:	3b01      	subs	r3, #1
 8008354:	60a3      	str	r3, [r4, #8]
 8008356:	323c      	adds	r2, #60	; 0x3c
 8008358:	e7be      	b.n	80082d8 <localtime_r+0xcc>
 800835a:	2300      	movs	r3, #0
 800835c:	e7c7      	b.n	80082ee <localtime_r+0xe2>
 800835e:	2200      	movs	r2, #0
 8008360:	6963      	ldr	r3, [r4, #20]
 8008362:	6122      	str	r2, [r4, #16]
 8008364:	3301      	adds	r3, #1
 8008366:	6163      	str	r3, [r4, #20]
 8008368:	61e2      	str	r2, [r4, #28]
 800836a:	e7d2      	b.n	8008312 <localtime_r+0x106>
 800836c:	2a00      	cmp	r2, #0
 800836e:	dad0      	bge.n	8008312 <localtime_r+0x106>
 8008370:	69e3      	ldr	r3, [r4, #28]
 8008372:	3b01      	subs	r3, #1
 8008374:	61e3      	str	r3, [r4, #28]
 8008376:	69a3      	ldr	r3, [r4, #24]
 8008378:	3b01      	subs	r3, #1
 800837a:	d411      	bmi.n	80083a0 <localtime_r+0x194>
 800837c:	61a3      	str	r3, [r4, #24]
 800837e:	68e3      	ldr	r3, [r4, #12]
 8008380:	3218      	adds	r2, #24
 8008382:	1e59      	subs	r1, r3, #1
 8008384:	60e1      	str	r1, [r4, #12]
 8008386:	60a2      	str	r2, [r4, #8]
 8008388:	2900      	cmp	r1, #0
 800838a:	d1c2      	bne.n	8008312 <localtime_r+0x106>
 800838c:	6923      	ldr	r3, [r4, #16]
 800838e:	3b01      	subs	r3, #1
 8008390:	d408      	bmi.n	80083a4 <localtime_r+0x198>
 8008392:	6123      	str	r3, [r4, #16]
 8008394:	6923      	ldr	r3, [r4, #16]
 8008396:	9a01      	ldr	r2, [sp, #4]
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	589b      	ldr	r3, [r3, r2]
 800839c:	60e3      	str	r3, [r4, #12]
 800839e:	e7b8      	b.n	8008312 <localtime_r+0x106>
 80083a0:	2306      	movs	r3, #6
 80083a2:	e7eb      	b.n	800837c <localtime_r+0x170>
 80083a4:	230b      	movs	r3, #11
 80083a6:	6965      	ldr	r5, [r4, #20]
 80083a8:	4a0f      	ldr	r2, [pc, #60]	; (80083e8 <localtime_r+0x1dc>)
 80083aa:	6123      	str	r3, [r4, #16]
 80083ac:	1e6b      	subs	r3, r5, #1
 80083ae:	6163      	str	r3, [r4, #20]
 80083b0:	18ad      	adds	r5, r5, r2
 80083b2:	079b      	lsls	r3, r3, #30
 80083b4:	d106      	bne.n	80083c4 <localtime_r+0x1b8>
 80083b6:	2164      	movs	r1, #100	; 0x64
 80083b8:	0028      	movs	r0, r5
 80083ba:	f7f8 f83b 	bl	8000434 <__aeabi_idivmod>
 80083be:	2301      	movs	r3, #1
 80083c0:	2900      	cmp	r1, #0
 80083c2:	d106      	bne.n	80083d2 <localtime_r+0x1c6>
 80083c4:	21c8      	movs	r1, #200	; 0xc8
 80083c6:	0028      	movs	r0, r5
 80083c8:	0049      	lsls	r1, r1, #1
 80083ca:	f7f8 f833 	bl	8000434 <__aeabi_idivmod>
 80083ce:	424b      	negs	r3, r1
 80083d0:	414b      	adcs	r3, r1
 80083d2:	336d      	adds	r3, #109	; 0x6d
 80083d4:	33ff      	adds	r3, #255	; 0xff
 80083d6:	61e3      	str	r3, [r4, #28]
 80083d8:	e7dc      	b.n	8008394 <localtime_r+0x188>
 80083da:	46c0      	nop			; (mov r8, r8)
 80083dc:	0000076c 	.word	0x0000076c
 80083e0:	0800b614 	.word	0x0800b614
 80083e4:	20000358 	.word	0x20000358
 80083e8:	0000076b 	.word	0x0000076b

080083ec <malloc>:
 80083ec:	b510      	push	{r4, lr}
 80083ee:	4b03      	ldr	r3, [pc, #12]	; (80083fc <malloc+0x10>)
 80083f0:	0001      	movs	r1, r0
 80083f2:	6818      	ldr	r0, [r3, #0]
 80083f4:	f000 fac0 	bl	8008978 <_malloc_r>
 80083f8:	bd10      	pop	{r4, pc}
 80083fa:	46c0      	nop			; (mov r8, r8)
 80083fc:	20000070 	.word	0x20000070

08008400 <free>:
 8008400:	b510      	push	{r4, lr}
 8008402:	4b03      	ldr	r3, [pc, #12]	; (8008410 <free+0x10>)
 8008404:	0001      	movs	r1, r0
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	f000 fa6c 	bl	80088e4 <_free_r>
 800840c:	bd10      	pop	{r4, pc}
 800840e:	46c0      	nop			; (mov r8, r8)
 8008410:	20000070 	.word	0x20000070

08008414 <memcpy>:
 8008414:	2300      	movs	r3, #0
 8008416:	b510      	push	{r4, lr}
 8008418:	429a      	cmp	r2, r3
 800841a:	d100      	bne.n	800841e <memcpy+0xa>
 800841c:	bd10      	pop	{r4, pc}
 800841e:	5ccc      	ldrb	r4, [r1, r3]
 8008420:	54c4      	strb	r4, [r0, r3]
 8008422:	3301      	adds	r3, #1
 8008424:	e7f8      	b.n	8008418 <memcpy+0x4>

08008426 <memset>:
 8008426:	0003      	movs	r3, r0
 8008428:	1882      	adds	r2, r0, r2
 800842a:	4293      	cmp	r3, r2
 800842c:	d100      	bne.n	8008430 <memset+0xa>
 800842e:	4770      	bx	lr
 8008430:	7019      	strb	r1, [r3, #0]
 8008432:	3301      	adds	r3, #1
 8008434:	e7f9      	b.n	800842a <memset+0x4>
	...

08008438 <validate_structure>:
 8008438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800843a:	6801      	ldr	r1, [r0, #0]
 800843c:	0004      	movs	r4, r0
 800843e:	293b      	cmp	r1, #59	; 0x3b
 8008440:	d90b      	bls.n	800845a <validate_structure+0x22>
 8008442:	223c      	movs	r2, #60	; 0x3c
 8008444:	4668      	mov	r0, sp
 8008446:	f000 fd5f 	bl	8008f08 <div>
 800844a:	6863      	ldr	r3, [r4, #4]
 800844c:	9900      	ldr	r1, [sp, #0]
 800844e:	9a01      	ldr	r2, [sp, #4]
 8008450:	185b      	adds	r3, r3, r1
 8008452:	6063      	str	r3, [r4, #4]
 8008454:	2a00      	cmp	r2, #0
 8008456:	db6c      	blt.n	8008532 <validate_structure+0xfa>
 8008458:	6022      	str	r2, [r4, #0]
 800845a:	6861      	ldr	r1, [r4, #4]
 800845c:	293b      	cmp	r1, #59	; 0x3b
 800845e:	d90b      	bls.n	8008478 <validate_structure+0x40>
 8008460:	223c      	movs	r2, #60	; 0x3c
 8008462:	4668      	mov	r0, sp
 8008464:	f000 fd50 	bl	8008f08 <div>
 8008468:	68a3      	ldr	r3, [r4, #8]
 800846a:	9900      	ldr	r1, [sp, #0]
 800846c:	9a01      	ldr	r2, [sp, #4]
 800846e:	185b      	adds	r3, r3, r1
 8008470:	60a3      	str	r3, [r4, #8]
 8008472:	2a00      	cmp	r2, #0
 8008474:	db62      	blt.n	800853c <validate_structure+0x104>
 8008476:	6062      	str	r2, [r4, #4]
 8008478:	68a1      	ldr	r1, [r4, #8]
 800847a:	2917      	cmp	r1, #23
 800847c:	d90b      	bls.n	8008496 <validate_structure+0x5e>
 800847e:	2218      	movs	r2, #24
 8008480:	4668      	mov	r0, sp
 8008482:	f000 fd41 	bl	8008f08 <div>
 8008486:	68e3      	ldr	r3, [r4, #12]
 8008488:	9900      	ldr	r1, [sp, #0]
 800848a:	9a01      	ldr	r2, [sp, #4]
 800848c:	185b      	adds	r3, r3, r1
 800848e:	60e3      	str	r3, [r4, #12]
 8008490:	2a00      	cmp	r2, #0
 8008492:	db58      	blt.n	8008546 <validate_structure+0x10e>
 8008494:	60a2      	str	r2, [r4, #8]
 8008496:	6921      	ldr	r1, [r4, #16]
 8008498:	290b      	cmp	r1, #11
 800849a:	d90b      	bls.n	80084b4 <validate_structure+0x7c>
 800849c:	220c      	movs	r2, #12
 800849e:	4668      	mov	r0, sp
 80084a0:	f000 fd32 	bl	8008f08 <div>
 80084a4:	6963      	ldr	r3, [r4, #20]
 80084a6:	9900      	ldr	r1, [sp, #0]
 80084a8:	9a01      	ldr	r2, [sp, #4]
 80084aa:	185b      	adds	r3, r3, r1
 80084ac:	6163      	str	r3, [r4, #20]
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	db4e      	blt.n	8008550 <validate_structure+0x118>
 80084b2:	6122      	str	r2, [r4, #16]
 80084b4:	6965      	ldr	r5, [r4, #20]
 80084b6:	231c      	movs	r3, #28
 80084b8:	07aa      	lsls	r2, r5, #30
 80084ba:	d10f      	bne.n	80084dc <validate_structure+0xa4>
 80084bc:	2164      	movs	r1, #100	; 0x64
 80084be:	0028      	movs	r0, r5
 80084c0:	f7f7 ffb8 	bl	8000434 <__aeabi_idivmod>
 80084c4:	231d      	movs	r3, #29
 80084c6:	2900      	cmp	r1, #0
 80084c8:	d108      	bne.n	80084dc <validate_structure+0xa4>
 80084ca:	4b3d      	ldr	r3, [pc, #244]	; (80085c0 <validate_structure+0x188>)
 80084cc:	3191      	adds	r1, #145	; 0x91
 80084ce:	18e8      	adds	r0, r5, r3
 80084d0:	31ff      	adds	r1, #255	; 0xff
 80084d2:	f7f7 ffaf 	bl	8000434 <__aeabi_idivmod>
 80084d6:	424b      	negs	r3, r1
 80084d8:	414b      	adcs	r3, r1
 80084da:	331c      	adds	r3, #28
 80084dc:	68e2      	ldr	r2, [r4, #12]
 80084de:	2a00      	cmp	r2, #0
 80084e0:	dd3b      	ble.n	800855a <validate_structure+0x122>
 80084e2:	2602      	movs	r6, #2
 80084e4:	4f37      	ldr	r7, [pc, #220]	; (80085c4 <validate_structure+0x18c>)
 80084e6:	6921      	ldr	r1, [r4, #16]
 80084e8:	68e2      	ldr	r2, [r4, #12]
 80084ea:	2901      	cmp	r1, #1
 80084ec:	d061      	beq.n	80085b2 <validate_structure+0x17a>
 80084ee:	0088      	lsls	r0, r1, #2
 80084f0:	59c0      	ldr	r0, [r0, r7]
 80084f2:	4282      	cmp	r2, r0
 80084f4:	dd35      	ble.n	8008562 <validate_structure+0x12a>
 80084f6:	1a12      	subs	r2, r2, r0
 80084f8:	3101      	adds	r1, #1
 80084fa:	60e2      	str	r2, [r4, #12]
 80084fc:	6121      	str	r1, [r4, #16]
 80084fe:	290c      	cmp	r1, #12
 8008500:	d1f1      	bne.n	80084e6 <validate_structure+0xae>
 8008502:	2300      	movs	r3, #0
 8008504:	6965      	ldr	r5, [r4, #20]
 8008506:	6123      	str	r3, [r4, #16]
 8008508:	1c68      	adds	r0, r5, #1
 800850a:	6160      	str	r0, [r4, #20]
 800850c:	331c      	adds	r3, #28
 800850e:	0782      	lsls	r2, r0, #30
 8008510:	d1e9      	bne.n	80084e6 <validate_structure+0xae>
 8008512:	3158      	adds	r1, #88	; 0x58
 8008514:	f7f7 ff8e 	bl	8000434 <__aeabi_idivmod>
 8008518:	231d      	movs	r3, #29
 800851a:	2900      	cmp	r1, #0
 800851c:	d1e3      	bne.n	80084e6 <validate_structure+0xae>
 800851e:	4b2a      	ldr	r3, [pc, #168]	; (80085c8 <validate_structure+0x190>)
 8008520:	3191      	adds	r1, #145	; 0x91
 8008522:	18e8      	adds	r0, r5, r3
 8008524:	31ff      	adds	r1, #255	; 0xff
 8008526:	f7f7 ff85 	bl	8000434 <__aeabi_idivmod>
 800852a:	424b      	negs	r3, r1
 800852c:	414b      	adcs	r3, r1
 800852e:	331c      	adds	r3, #28
 8008530:	e7d9      	b.n	80084e6 <validate_structure+0xae>
 8008532:	323c      	adds	r2, #60	; 0x3c
 8008534:	3b01      	subs	r3, #1
 8008536:	6022      	str	r2, [r4, #0]
 8008538:	6063      	str	r3, [r4, #4]
 800853a:	e78e      	b.n	800845a <validate_structure+0x22>
 800853c:	323c      	adds	r2, #60	; 0x3c
 800853e:	3b01      	subs	r3, #1
 8008540:	6062      	str	r2, [r4, #4]
 8008542:	60a3      	str	r3, [r4, #8]
 8008544:	e798      	b.n	8008478 <validate_structure+0x40>
 8008546:	3218      	adds	r2, #24
 8008548:	3b01      	subs	r3, #1
 800854a:	60a2      	str	r2, [r4, #8]
 800854c:	60e3      	str	r3, [r4, #12]
 800854e:	e7a2      	b.n	8008496 <validate_structure+0x5e>
 8008550:	320c      	adds	r2, #12
 8008552:	3b01      	subs	r3, #1
 8008554:	6122      	str	r2, [r4, #16]
 8008556:	6163      	str	r3, [r4, #20]
 8008558:	e7ac      	b.n	80084b4 <validate_structure+0x7c>
 800855a:	271d      	movs	r7, #29
 800855c:	68e6      	ldr	r6, [r4, #12]
 800855e:	2e00      	cmp	r6, #0
 8008560:	dd00      	ble.n	8008564 <validate_structure+0x12c>
 8008562:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008564:	6922      	ldr	r2, [r4, #16]
 8008566:	3a01      	subs	r2, #1
 8008568:	6122      	str	r2, [r4, #16]
 800856a:	3201      	adds	r2, #1
 800856c:	d117      	bne.n	800859e <validate_structure+0x166>
 800856e:	230b      	movs	r3, #11
 8008570:	2203      	movs	r2, #3
 8008572:	6965      	ldr	r5, [r4, #20]
 8008574:	6123      	str	r3, [r4, #16]
 8008576:	1e68      	subs	r0, r5, #1
 8008578:	6160      	str	r0, [r4, #20]
 800857a:	3311      	adds	r3, #17
 800857c:	4210      	tst	r0, r2
 800857e:	d10e      	bne.n	800859e <validate_structure+0x166>
 8008580:	2164      	movs	r1, #100	; 0x64
 8008582:	f7f7 ff57 	bl	8000434 <__aeabi_idivmod>
 8008586:	003b      	movs	r3, r7
 8008588:	2900      	cmp	r1, #0
 800858a:	d108      	bne.n	800859e <validate_structure+0x166>
 800858c:	4b0f      	ldr	r3, [pc, #60]	; (80085cc <validate_structure+0x194>)
 800858e:	3191      	adds	r1, #145	; 0x91
 8008590:	18e8      	adds	r0, r5, r3
 8008592:	31ff      	adds	r1, #255	; 0xff
 8008594:	f7f7 ff4e 	bl	8000434 <__aeabi_idivmod>
 8008598:	424b      	negs	r3, r1
 800859a:	414b      	adcs	r3, r1
 800859c:	331c      	adds	r3, #28
 800859e:	6921      	ldr	r1, [r4, #16]
 80085a0:	001a      	movs	r2, r3
 80085a2:	2901      	cmp	r1, #1
 80085a4:	d002      	beq.n	80085ac <validate_structure+0x174>
 80085a6:	4a07      	ldr	r2, [pc, #28]	; (80085c4 <validate_structure+0x18c>)
 80085a8:	0089      	lsls	r1, r1, #2
 80085aa:	588a      	ldr	r2, [r1, r2]
 80085ac:	1996      	adds	r6, r2, r6
 80085ae:	60e6      	str	r6, [r4, #12]
 80085b0:	e7d4      	b.n	800855c <validate_structure+0x124>
 80085b2:	4293      	cmp	r3, r2
 80085b4:	dad5      	bge.n	8008562 <validate_structure+0x12a>
 80085b6:	1ad2      	subs	r2, r2, r3
 80085b8:	60e2      	str	r2, [r4, #12]
 80085ba:	6126      	str	r6, [r4, #16]
 80085bc:	e793      	b.n	80084e6 <validate_structure+0xae>
 80085be:	46c0      	nop			; (mov r8, r8)
 80085c0:	0000076c 	.word	0x0000076c
 80085c4:	0800b5b4 	.word	0x0800b5b4
 80085c8:	0000076d 	.word	0x0000076d
 80085cc:	0000076b 	.word	0x0000076b

080085d0 <mktime>:
 80085d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085d2:	b087      	sub	sp, #28
 80085d4:	0004      	movs	r4, r0
 80085d6:	f000 fcf5 	bl	8008fc4 <__gettzinfo>
 80085da:	9004      	str	r0, [sp, #16]
 80085dc:	0020      	movs	r0, r4
 80085de:	f7ff ff2b 	bl	8008438 <validate_structure>
 80085e2:	233c      	movs	r3, #60	; 0x3c
 80085e4:	6862      	ldr	r2, [r4, #4]
 80085e6:	68a1      	ldr	r1, [r4, #8]
 80085e8:	4353      	muls	r3, r2
 80085ea:	6822      	ldr	r2, [r4, #0]
 80085ec:	6965      	ldr	r5, [r4, #20]
 80085ee:	189b      	adds	r3, r3, r2
 80085f0:	22e1      	movs	r2, #225	; 0xe1
 80085f2:	0112      	lsls	r2, r2, #4
 80085f4:	434a      	muls	r2, r1
 80085f6:	189b      	adds	r3, r3, r2
 80085f8:	68e2      	ldr	r2, [r4, #12]
 80085fa:	9303      	str	r3, [sp, #12]
 80085fc:	6923      	ldr	r3, [r4, #16]
 80085fe:	1e50      	subs	r0, r2, #1
 8008600:	4ab1      	ldr	r2, [pc, #708]	; (80088c8 <mktime+0x2f8>)
 8008602:	0099      	lsls	r1, r3, #2
 8008604:	588a      	ldr	r2, [r1, r2]
 8008606:	1882      	adds	r2, r0, r2
 8008608:	9201      	str	r2, [sp, #4]
 800860a:	2b01      	cmp	r3, #1
 800860c:	dd12      	ble.n	8008634 <mktime+0x64>
 800860e:	07ab      	lsls	r3, r5, #30
 8008610:	d110      	bne.n	8008634 <mktime+0x64>
 8008612:	2164      	movs	r1, #100	; 0x64
 8008614:	0028      	movs	r0, r5
 8008616:	f7f7 ff0d 	bl	8000434 <__aeabi_idivmod>
 800861a:	2900      	cmp	r1, #0
 800861c:	d107      	bne.n	800862e <mktime+0x5e>
 800861e:	4bab      	ldr	r3, [pc, #684]	; (80088cc <mktime+0x2fc>)
 8008620:	3191      	adds	r1, #145	; 0x91
 8008622:	31ff      	adds	r1, #255	; 0xff
 8008624:	18e8      	adds	r0, r5, r3
 8008626:	f7f7 ff05 	bl	8000434 <__aeabi_idivmod>
 800862a:	2900      	cmp	r1, #0
 800862c:	d102      	bne.n	8008634 <mktime+0x64>
 800862e:	9b01      	ldr	r3, [sp, #4]
 8008630:	3301      	adds	r3, #1
 8008632:	9301      	str	r3, [sp, #4]
 8008634:	9b01      	ldr	r3, [sp, #4]
 8008636:	4aa6      	ldr	r2, [pc, #664]	; (80088d0 <mktime+0x300>)
 8008638:	61e3      	str	r3, [r4, #28]
 800863a:	4ba6      	ldr	r3, [pc, #664]	; (80088d4 <mktime+0x304>)
 800863c:	18eb      	adds	r3, r5, r3
 800863e:	4293      	cmp	r3, r2
 8008640:	d900      	bls.n	8008644 <mktime+0x74>
 8008642:	e0f8      	b.n	8008836 <mktime+0x266>
 8008644:	2346      	movs	r3, #70	; 0x46
 8008646:	9302      	str	r3, [sp, #8]
 8008648:	2d46      	cmp	r5, #70	; 0x46
 800864a:	dc00      	bgt.n	800864e <mktime+0x7e>
 800864c:	e072      	b.n	8008734 <mktime+0x164>
 800864e:	27b7      	movs	r7, #183	; 0xb7
 8008650:	26c8      	movs	r6, #200	; 0xc8
 8008652:	007f      	lsls	r7, r7, #1
 8008654:	0076      	lsls	r6, r6, #1
 8008656:	2203      	movs	r2, #3
 8008658:	9b02      	ldr	r3, [sp, #8]
 800865a:	4213      	tst	r3, r2
 800865c:	d168      	bne.n	8008730 <mktime+0x160>
 800865e:	0018      	movs	r0, r3
 8008660:	2164      	movs	r1, #100	; 0x64
 8008662:	f7f7 fee7 	bl	8000434 <__aeabi_idivmod>
 8008666:	003b      	movs	r3, r7
 8008668:	2900      	cmp	r1, #0
 800866a:	d109      	bne.n	8008680 <mktime+0xb0>
 800866c:	9b02      	ldr	r3, [sp, #8]
 800866e:	4a97      	ldr	r2, [pc, #604]	; (80088cc <mktime+0x2fc>)
 8008670:	0031      	movs	r1, r6
 8008672:	1898      	adds	r0, r3, r2
 8008674:	f7f7 fede 	bl	8000434 <__aeabi_idivmod>
 8008678:	424b      	negs	r3, r1
 800867a:	414b      	adcs	r3, r1
 800867c:	336e      	adds	r3, #110	; 0x6e
 800867e:	33ff      	adds	r3, #255	; 0xff
 8008680:	9a01      	ldr	r2, [sp, #4]
 8008682:	18d3      	adds	r3, r2, r3
 8008684:	9301      	str	r3, [sp, #4]
 8008686:	9b02      	ldr	r3, [sp, #8]
 8008688:	3301      	adds	r3, #1
 800868a:	9302      	str	r3, [sp, #8]
 800868c:	429d      	cmp	r5, r3
 800868e:	d1e2      	bne.n	8008656 <mktime+0x86>
 8008690:	9a01      	ldr	r2, [sp, #4]
 8008692:	4b91      	ldr	r3, [pc, #580]	; (80088d8 <mktime+0x308>)
 8008694:	4353      	muls	r3, r2
 8008696:	9a03      	ldr	r2, [sp, #12]
 8008698:	189b      	adds	r3, r3, r2
 800869a:	9303      	str	r3, [sp, #12]
 800869c:	f000 faac 	bl	8008bf8 <__tz_lock>
 80086a0:	f000 faac 	bl	8008bfc <_tzset_unlocked>
 80086a4:	4b8d      	ldr	r3, [pc, #564]	; (80088dc <mktime+0x30c>)
 80086a6:	681d      	ldr	r5, [r3, #0]
 80086a8:	2d00      	cmp	r5, #0
 80086aa:	d100      	bne.n	80086ae <mktime+0xde>
 80086ac:	e107      	b.n	80088be <mktime+0x2ee>
 80086ae:	6963      	ldr	r3, [r4, #20]
 80086b0:	4a86      	ldr	r2, [pc, #536]	; (80088cc <mktime+0x2fc>)
 80086b2:	6a26      	ldr	r6, [r4, #32]
 80086b4:	1898      	adds	r0, r3, r2
 80086b6:	2e00      	cmp	r6, #0
 80086b8:	dd00      	ble.n	80086bc <mktime+0xec>
 80086ba:	2601      	movs	r6, #1
 80086bc:	9b04      	ldr	r3, [sp, #16]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	9305      	str	r3, [sp, #20]
 80086c2:	4298      	cmp	r0, r3
 80086c4:	d000      	beq.n	80086c8 <mktime+0xf8>
 80086c6:	e073      	b.n	80087b0 <mktime+0x1e0>
 80086c8:	9b04      	ldr	r3, [sp, #16]
 80086ca:	9d03      	ldr	r5, [sp, #12]
 80086cc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	9305      	str	r3, [sp, #20]
 80086d2:	1a1a      	subs	r2, r3, r0
 80086d4:	9b04      	ldr	r3, [sp, #16]
 80086d6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	1acf      	subs	r7, r1, r3
 80086dc:	42bd      	cmp	r5, r7
 80086de:	db00      	blt.n	80086e2 <mktime+0x112>
 80086e0:	e06d      	b.n	80087be <mktime+0x1ee>
 80086e2:	9904      	ldr	r1, [sp, #16]
 80086e4:	6809      	ldr	r1, [r1, #0]
 80086e6:	2900      	cmp	r1, #0
 80086e8:	d100      	bne.n	80086ec <mktime+0x11c>
 80086ea:	e06d      	b.n	80087c8 <mktime+0x1f8>
 80086ec:	9903      	ldr	r1, [sp, #12]
 80086ee:	4291      	cmp	r1, r2
 80086f0:	da00      	bge.n	80086f4 <mktime+0x124>
 80086f2:	e0e1      	b.n	80088b8 <mktime+0x2e8>
 80086f4:	2501      	movs	r5, #1
 80086f6:	42b9      	cmp	r1, r7
 80086f8:	db00      	blt.n	80086fc <mktime+0x12c>
 80086fa:	2500      	movs	r5, #0
 80086fc:	2e00      	cmp	r6, #0
 80086fe:	db00      	blt.n	8008702 <mktime+0x132>
 8008700:	e0a0      	b.n	8008844 <mktime+0x274>
 8008702:	2d01      	cmp	r5, #1
 8008704:	d000      	beq.n	8008708 <mktime+0x138>
 8008706:	e0da      	b.n	80088be <mktime+0x2ee>
 8008708:	2501      	movs	r5, #1
 800870a:	9b04      	ldr	r3, [sp, #16]
 800870c:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 800870e:	9b03      	ldr	r3, [sp, #12]
 8008710:	199e      	adds	r6, r3, r6
 8008712:	f000 fa72 	bl	8008bfa <__tz_unlock>
 8008716:	9801      	ldr	r0, [sp, #4]
 8008718:	6225      	str	r5, [r4, #32]
 800871a:	3004      	adds	r0, #4
 800871c:	2107      	movs	r1, #7
 800871e:	f7f7 fe89 	bl	8000434 <__aeabi_idivmod>
 8008722:	2900      	cmp	r1, #0
 8008724:	da00      	bge.n	8008728 <mktime+0x158>
 8008726:	e084      	b.n	8008832 <mktime+0x262>
 8008728:	61a1      	str	r1, [r4, #24]
 800872a:	0030      	movs	r0, r6
 800872c:	b007      	add	sp, #28
 800872e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008730:	236e      	movs	r3, #110	; 0x6e
 8008732:	e7a4      	b.n	800867e <mktime+0xae>
 8008734:	429d      	cmp	r5, r3
 8008736:	d0ab      	beq.n	8008690 <mktime+0xc0>
 8008738:	2645      	movs	r6, #69	; 0x45
 800873a:	2703      	movs	r7, #3
 800873c:	42ae      	cmp	r6, r5
 800873e:	dc17      	bgt.n	8008770 <mktime+0x1a0>
 8008740:	423d      	tst	r5, r7
 8008742:	d130      	bne.n	80087a6 <mktime+0x1d6>
 8008744:	2164      	movs	r1, #100	; 0x64
 8008746:	0028      	movs	r0, r5
 8008748:	f7f7 fe74 	bl	8000434 <__aeabi_idivmod>
 800874c:	2900      	cmp	r1, #0
 800874e:	d12c      	bne.n	80087aa <mktime+0x1da>
 8008750:	4b5e      	ldr	r3, [pc, #376]	; (80088cc <mktime+0x2fc>)
 8008752:	3191      	adds	r1, #145	; 0x91
 8008754:	18e8      	adds	r0, r5, r3
 8008756:	31ff      	adds	r1, #255	; 0xff
 8008758:	f7f7 fe6c 	bl	8000434 <__aeabi_idivmod>
 800875c:	000b      	movs	r3, r1
 800875e:	4259      	negs	r1, r3
 8008760:	4159      	adcs	r1, r3
 8008762:	316e      	adds	r1, #110	; 0x6e
 8008764:	31ff      	adds	r1, #255	; 0xff
 8008766:	9b01      	ldr	r3, [sp, #4]
 8008768:	9502      	str	r5, [sp, #8]
 800876a:	1a5b      	subs	r3, r3, r1
 800876c:	9301      	str	r3, [sp, #4]
 800876e:	e78f      	b.n	8008690 <mktime+0xc0>
 8008770:	423e      	tst	r6, r7
 8008772:	d116      	bne.n	80087a2 <mktime+0x1d2>
 8008774:	2164      	movs	r1, #100	; 0x64
 8008776:	0030      	movs	r0, r6
 8008778:	f7f7 fe5c 	bl	8000434 <__aeabi_idivmod>
 800877c:	23b7      	movs	r3, #183	; 0xb7
 800877e:	005b      	lsls	r3, r3, #1
 8008780:	2900      	cmp	r1, #0
 8008782:	d109      	bne.n	8008798 <mktime+0x1c8>
 8008784:	4b51      	ldr	r3, [pc, #324]	; (80088cc <mktime+0x2fc>)
 8008786:	3191      	adds	r1, #145	; 0x91
 8008788:	18f0      	adds	r0, r6, r3
 800878a:	31ff      	adds	r1, #255	; 0xff
 800878c:	f7f7 fe52 	bl	8000434 <__aeabi_idivmod>
 8008790:	424b      	negs	r3, r1
 8008792:	414b      	adcs	r3, r1
 8008794:	336e      	adds	r3, #110	; 0x6e
 8008796:	33ff      	adds	r3, #255	; 0xff
 8008798:	9a01      	ldr	r2, [sp, #4]
 800879a:	3e01      	subs	r6, #1
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	9301      	str	r3, [sp, #4]
 80087a0:	e7cc      	b.n	800873c <mktime+0x16c>
 80087a2:	236e      	movs	r3, #110	; 0x6e
 80087a4:	e7f7      	b.n	8008796 <mktime+0x1c6>
 80087a6:	216e      	movs	r1, #110	; 0x6e
 80087a8:	e7dc      	b.n	8008764 <mktime+0x194>
 80087aa:	21b7      	movs	r1, #183	; 0xb7
 80087ac:	0049      	lsls	r1, r1, #1
 80087ae:	e7da      	b.n	8008766 <mktime+0x196>
 80087b0:	f000 f974 	bl	8008a9c <__tzcalc_limits>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	d000      	beq.n	80087ba <mktime+0x1ea>
 80087b8:	e786      	b.n	80086c8 <mktime+0xf8>
 80087ba:	0035      	movs	r5, r6
 80087bc:	e7a1      	b.n	8008702 <mktime+0x132>
 80087be:	9d03      	ldr	r5, [sp, #12]
 80087c0:	1a09      	subs	r1, r1, r0
 80087c2:	428d      	cmp	r5, r1
 80087c4:	dbf9      	blt.n	80087ba <mktime+0x1ea>
 80087c6:	e78c      	b.n	80086e2 <mktime+0x112>
 80087c8:	9d03      	ldr	r5, [sp, #12]
 80087ca:	4295      	cmp	r5, r2
 80087cc:	da36      	bge.n	800883c <mktime+0x26c>
 80087ce:	9a03      	ldr	r2, [sp, #12]
 80087d0:	2501      	movs	r5, #1
 80087d2:	42ba      	cmp	r2, r7
 80087d4:	da00      	bge.n	80087d8 <mktime+0x208>
 80087d6:	e791      	b.n	80086fc <mktime+0x12c>
 80087d8:	000d      	movs	r5, r1
 80087da:	e78f      	b.n	80086fc <mktime+0x12c>
 80087dc:	2701      	movs	r7, #1
 80087de:	427f      	negs	r7, r7
 80087e0:	e04b      	b.n	800887a <mktime+0x2aa>
 80087e2:	21b6      	movs	r1, #182	; 0xb6
 80087e4:	0049      	lsls	r1, r1, #1
 80087e6:	61e1      	str	r1, [r4, #28]
 80087e8:	e78b      	b.n	8008702 <mktime+0x132>
 80087ea:	216e      	movs	r1, #110	; 0x6e
 80087ec:	e062      	b.n	80088b4 <mktime+0x2e4>
 80087ee:	9a02      	ldr	r2, [sp, #8]
 80087f0:	421a      	tst	r2, r3
 80087f2:	d117      	bne.n	8008824 <mktime+0x254>
 80087f4:	2164      	movs	r1, #100	; 0x64
 80087f6:	0010      	movs	r0, r2
 80087f8:	f7f7 fe1c 	bl	8000434 <__aeabi_idivmod>
 80087fc:	2900      	cmp	r1, #0
 80087fe:	d113      	bne.n	8008828 <mktime+0x258>
 8008800:	4a32      	ldr	r2, [pc, #200]	; (80088cc <mktime+0x2fc>)
 8008802:	9b02      	ldr	r3, [sp, #8]
 8008804:	4694      	mov	ip, r2
 8008806:	3191      	adds	r1, #145	; 0x91
 8008808:	4463      	add	r3, ip
 800880a:	0018      	movs	r0, r3
 800880c:	31ff      	adds	r1, #255	; 0xff
 800880e:	f7f7 fe11 	bl	8000434 <__aeabi_idivmod>
 8008812:	000b      	movs	r3, r1
 8008814:	4259      	negs	r1, r3
 8008816:	4159      	adcs	r1, r3
 8008818:	316e      	adds	r1, #110	; 0x6e
 800881a:	31ff      	adds	r1, #255	; 0xff
 800881c:	42b9      	cmp	r1, r7
 800881e:	dd06      	ble.n	800882e <mktime+0x25e>
 8008820:	61e7      	str	r7, [r4, #28]
 8008822:	e76e      	b.n	8008702 <mktime+0x132>
 8008824:	216e      	movs	r1, #110	; 0x6e
 8008826:	e7f8      	b.n	800881a <mktime+0x24a>
 8008828:	21b7      	movs	r1, #183	; 0xb7
 800882a:	0049      	lsls	r1, r1, #1
 800882c:	e7f6      	b.n	800881c <mktime+0x24c>
 800882e:	1a7f      	subs	r7, r7, r1
 8008830:	e7f6      	b.n	8008820 <mktime+0x250>
 8008832:	3107      	adds	r1, #7
 8008834:	e778      	b.n	8008728 <mktime+0x158>
 8008836:	2601      	movs	r6, #1
 8008838:	4276      	negs	r6, r6
 800883a:	e776      	b.n	800872a <mktime+0x15a>
 800883c:	2501      	movs	r5, #1
 800883e:	2e00      	cmp	r6, #0
 8008840:	da00      	bge.n	8008844 <mktime+0x274>
 8008842:	e761      	b.n	8008708 <mktime+0x138>
 8008844:	406e      	eors	r6, r5
 8008846:	2e01      	cmp	r6, #1
 8008848:	d000      	beq.n	800884c <mktime+0x27c>
 800884a:	e75a      	b.n	8008702 <mktime+0x132>
 800884c:	1a1b      	subs	r3, r3, r0
 800884e:	2d00      	cmp	r5, #0
 8008850:	d100      	bne.n	8008854 <mktime+0x284>
 8008852:	425b      	negs	r3, r3
 8008854:	6822      	ldr	r2, [r4, #0]
 8008856:	0020      	movs	r0, r4
 8008858:	18d2      	adds	r2, r2, r3
 800885a:	6022      	str	r2, [r4, #0]
 800885c:	9a03      	ldr	r2, [sp, #12]
 800885e:	68e7      	ldr	r7, [r4, #12]
 8008860:	18d3      	adds	r3, r2, r3
 8008862:	9303      	str	r3, [sp, #12]
 8008864:	f7ff fde8 	bl	8008438 <validate_structure>
 8008868:	68e3      	ldr	r3, [r4, #12]
 800886a:	1bdf      	subs	r7, r3, r7
 800886c:	d100      	bne.n	8008870 <mktime+0x2a0>
 800886e:	e748      	b.n	8008702 <mktime+0x132>
 8008870:	2f01      	cmp	r7, #1
 8008872:	dcb3      	bgt.n	80087dc <mktime+0x20c>
 8008874:	1c7b      	adds	r3, r7, #1
 8008876:	da00      	bge.n	800887a <mktime+0x2aa>
 8008878:	0037      	movs	r7, r6
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	69e2      	ldr	r2, [r4, #28]
 800887e:	19db      	adds	r3, r3, r7
 8008880:	9301      	str	r3, [sp, #4]
 8008882:	2303      	movs	r3, #3
 8008884:	18bf      	adds	r7, r7, r2
 8008886:	d5b2      	bpl.n	80087ee <mktime+0x21e>
 8008888:	9a02      	ldr	r2, [sp, #8]
 800888a:	1e50      	subs	r0, r2, #1
 800888c:	4218      	tst	r0, r3
 800888e:	d1a8      	bne.n	80087e2 <mktime+0x212>
 8008890:	2164      	movs	r1, #100	; 0x64
 8008892:	f7f7 fdcf 	bl	8000434 <__aeabi_idivmod>
 8008896:	2900      	cmp	r1, #0
 8008898:	d1a7      	bne.n	80087ea <mktime+0x21a>
 800889a:	4a11      	ldr	r2, [pc, #68]	; (80088e0 <mktime+0x310>)
 800889c:	9b02      	ldr	r3, [sp, #8]
 800889e:	4694      	mov	ip, r2
 80088a0:	3191      	adds	r1, #145	; 0x91
 80088a2:	4463      	add	r3, ip
 80088a4:	0018      	movs	r0, r3
 80088a6:	31ff      	adds	r1, #255	; 0xff
 80088a8:	f7f7 fdc4 	bl	8000434 <__aeabi_idivmod>
 80088ac:	000b      	movs	r3, r1
 80088ae:	4259      	negs	r1, r3
 80088b0:	4159      	adcs	r1, r3
 80088b2:	316d      	adds	r1, #109	; 0x6d
 80088b4:	31ff      	adds	r1, #255	; 0xff
 80088b6:	e796      	b.n	80087e6 <mktime+0x216>
 80088b8:	2500      	movs	r5, #0
 80088ba:	2e00      	cmp	r6, #0
 80088bc:	dac2      	bge.n	8008844 <mktime+0x274>
 80088be:	9b04      	ldr	r3, [sp, #16]
 80088c0:	6a1e      	ldr	r6, [r3, #32]
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	199e      	adds	r6, r3, r6
 80088c6:	e724      	b.n	8008712 <mktime+0x142>
 80088c8:	0800b5e4 	.word	0x0800b5e4
 80088cc:	0000076c 	.word	0x0000076c
 80088d0:	00004e20 	.word	0x00004e20
 80088d4:	00002710 	.word	0x00002710
 80088d8:	00015180 	.word	0x00015180
 80088dc:	20000358 	.word	0x20000358
 80088e0:	0000076b 	.word	0x0000076b

080088e4 <_free_r>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	0005      	movs	r5, r0
 80088e8:	2900      	cmp	r1, #0
 80088ea:	d010      	beq.n	800890e <_free_r+0x2a>
 80088ec:	1f0c      	subs	r4, r1, #4
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	da00      	bge.n	80088f6 <_free_r+0x12>
 80088f4:	18e4      	adds	r4, r4, r3
 80088f6:	0028      	movs	r0, r5
 80088f8:	f000 fc26 	bl	8009148 <__malloc_lock>
 80088fc:	4a1d      	ldr	r2, [pc, #116]	; (8008974 <_free_r+0x90>)
 80088fe:	6813      	ldr	r3, [r2, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d105      	bne.n	8008910 <_free_r+0x2c>
 8008904:	6063      	str	r3, [r4, #4]
 8008906:	6014      	str	r4, [r2, #0]
 8008908:	0028      	movs	r0, r5
 800890a:	f000 fc1e 	bl	800914a <__malloc_unlock>
 800890e:	bd70      	pop	{r4, r5, r6, pc}
 8008910:	42a3      	cmp	r3, r4
 8008912:	d909      	bls.n	8008928 <_free_r+0x44>
 8008914:	6821      	ldr	r1, [r4, #0]
 8008916:	1860      	adds	r0, r4, r1
 8008918:	4283      	cmp	r3, r0
 800891a:	d1f3      	bne.n	8008904 <_free_r+0x20>
 800891c:	6818      	ldr	r0, [r3, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	1841      	adds	r1, r0, r1
 8008922:	6021      	str	r1, [r4, #0]
 8008924:	e7ee      	b.n	8008904 <_free_r+0x20>
 8008926:	0013      	movs	r3, r2
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	2a00      	cmp	r2, #0
 800892c:	d001      	beq.n	8008932 <_free_r+0x4e>
 800892e:	42a2      	cmp	r2, r4
 8008930:	d9f9      	bls.n	8008926 <_free_r+0x42>
 8008932:	6819      	ldr	r1, [r3, #0]
 8008934:	1858      	adds	r0, r3, r1
 8008936:	42a0      	cmp	r0, r4
 8008938:	d10b      	bne.n	8008952 <_free_r+0x6e>
 800893a:	6820      	ldr	r0, [r4, #0]
 800893c:	1809      	adds	r1, r1, r0
 800893e:	1858      	adds	r0, r3, r1
 8008940:	6019      	str	r1, [r3, #0]
 8008942:	4282      	cmp	r2, r0
 8008944:	d1e0      	bne.n	8008908 <_free_r+0x24>
 8008946:	6810      	ldr	r0, [r2, #0]
 8008948:	6852      	ldr	r2, [r2, #4]
 800894a:	1841      	adds	r1, r0, r1
 800894c:	6019      	str	r1, [r3, #0]
 800894e:	605a      	str	r2, [r3, #4]
 8008950:	e7da      	b.n	8008908 <_free_r+0x24>
 8008952:	42a0      	cmp	r0, r4
 8008954:	d902      	bls.n	800895c <_free_r+0x78>
 8008956:	230c      	movs	r3, #12
 8008958:	602b      	str	r3, [r5, #0]
 800895a:	e7d5      	b.n	8008908 <_free_r+0x24>
 800895c:	6821      	ldr	r1, [r4, #0]
 800895e:	1860      	adds	r0, r4, r1
 8008960:	4282      	cmp	r2, r0
 8008962:	d103      	bne.n	800896c <_free_r+0x88>
 8008964:	6810      	ldr	r0, [r2, #0]
 8008966:	6852      	ldr	r2, [r2, #4]
 8008968:	1841      	adds	r1, r0, r1
 800896a:	6021      	str	r1, [r4, #0]
 800896c:	6062      	str	r2, [r4, #4]
 800896e:	605c      	str	r4, [r3, #4]
 8008970:	e7ca      	b.n	8008908 <_free_r+0x24>
 8008972:	46c0      	nop			; (mov r8, r8)
 8008974:	20000334 	.word	0x20000334

08008978 <_malloc_r>:
 8008978:	2303      	movs	r3, #3
 800897a:	b570      	push	{r4, r5, r6, lr}
 800897c:	1ccd      	adds	r5, r1, #3
 800897e:	439d      	bics	r5, r3
 8008980:	3508      	adds	r5, #8
 8008982:	0006      	movs	r6, r0
 8008984:	2d0c      	cmp	r5, #12
 8008986:	d21e      	bcs.n	80089c6 <_malloc_r+0x4e>
 8008988:	250c      	movs	r5, #12
 800898a:	42a9      	cmp	r1, r5
 800898c:	d81d      	bhi.n	80089ca <_malloc_r+0x52>
 800898e:	0030      	movs	r0, r6
 8008990:	f000 fbda 	bl	8009148 <__malloc_lock>
 8008994:	4a25      	ldr	r2, [pc, #148]	; (8008a2c <_malloc_r+0xb4>)
 8008996:	6814      	ldr	r4, [r2, #0]
 8008998:	0021      	movs	r1, r4
 800899a:	2900      	cmp	r1, #0
 800899c:	d119      	bne.n	80089d2 <_malloc_r+0x5a>
 800899e:	4c24      	ldr	r4, [pc, #144]	; (8008a30 <_malloc_r+0xb8>)
 80089a0:	6823      	ldr	r3, [r4, #0]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d103      	bne.n	80089ae <_malloc_r+0x36>
 80089a6:	0030      	movs	r0, r6
 80089a8:	f000 f844 	bl	8008a34 <_sbrk_r>
 80089ac:	6020      	str	r0, [r4, #0]
 80089ae:	0029      	movs	r1, r5
 80089b0:	0030      	movs	r0, r6
 80089b2:	f000 f83f 	bl	8008a34 <_sbrk_r>
 80089b6:	1c43      	adds	r3, r0, #1
 80089b8:	d12c      	bne.n	8008a14 <_malloc_r+0x9c>
 80089ba:	230c      	movs	r3, #12
 80089bc:	0030      	movs	r0, r6
 80089be:	6033      	str	r3, [r6, #0]
 80089c0:	f000 fbc3 	bl	800914a <__malloc_unlock>
 80089c4:	e003      	b.n	80089ce <_malloc_r+0x56>
 80089c6:	2d00      	cmp	r5, #0
 80089c8:	dadf      	bge.n	800898a <_malloc_r+0x12>
 80089ca:	230c      	movs	r3, #12
 80089cc:	6033      	str	r3, [r6, #0]
 80089ce:	2000      	movs	r0, #0
 80089d0:	bd70      	pop	{r4, r5, r6, pc}
 80089d2:	680b      	ldr	r3, [r1, #0]
 80089d4:	1b5b      	subs	r3, r3, r5
 80089d6:	d41a      	bmi.n	8008a0e <_malloc_r+0x96>
 80089d8:	2b0b      	cmp	r3, #11
 80089da:	d903      	bls.n	80089e4 <_malloc_r+0x6c>
 80089dc:	600b      	str	r3, [r1, #0]
 80089de:	18cc      	adds	r4, r1, r3
 80089e0:	6025      	str	r5, [r4, #0]
 80089e2:	e003      	b.n	80089ec <_malloc_r+0x74>
 80089e4:	428c      	cmp	r4, r1
 80089e6:	d10e      	bne.n	8008a06 <_malloc_r+0x8e>
 80089e8:	6863      	ldr	r3, [r4, #4]
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	0030      	movs	r0, r6
 80089ee:	f000 fbac 	bl	800914a <__malloc_unlock>
 80089f2:	0020      	movs	r0, r4
 80089f4:	2207      	movs	r2, #7
 80089f6:	300b      	adds	r0, #11
 80089f8:	1d23      	adds	r3, r4, #4
 80089fa:	4390      	bics	r0, r2
 80089fc:	1ac3      	subs	r3, r0, r3
 80089fe:	d0e7      	beq.n	80089d0 <_malloc_r+0x58>
 8008a00:	425a      	negs	r2, r3
 8008a02:	50e2      	str	r2, [r4, r3]
 8008a04:	e7e4      	b.n	80089d0 <_malloc_r+0x58>
 8008a06:	684b      	ldr	r3, [r1, #4]
 8008a08:	6063      	str	r3, [r4, #4]
 8008a0a:	000c      	movs	r4, r1
 8008a0c:	e7ee      	b.n	80089ec <_malloc_r+0x74>
 8008a0e:	000c      	movs	r4, r1
 8008a10:	6849      	ldr	r1, [r1, #4]
 8008a12:	e7c2      	b.n	800899a <_malloc_r+0x22>
 8008a14:	2303      	movs	r3, #3
 8008a16:	1cc4      	adds	r4, r0, #3
 8008a18:	439c      	bics	r4, r3
 8008a1a:	42a0      	cmp	r0, r4
 8008a1c:	d0e0      	beq.n	80089e0 <_malloc_r+0x68>
 8008a1e:	1a21      	subs	r1, r4, r0
 8008a20:	0030      	movs	r0, r6
 8008a22:	f000 f807 	bl	8008a34 <_sbrk_r>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	d1da      	bne.n	80089e0 <_malloc_r+0x68>
 8008a2a:	e7c6      	b.n	80089ba <_malloc_r+0x42>
 8008a2c:	20000334 	.word	0x20000334
 8008a30:	20000338 	.word	0x20000338

08008a34 <_sbrk_r>:
 8008a34:	2300      	movs	r3, #0
 8008a36:	b570      	push	{r4, r5, r6, lr}
 8008a38:	4c06      	ldr	r4, [pc, #24]	; (8008a54 <_sbrk_r+0x20>)
 8008a3a:	0005      	movs	r5, r0
 8008a3c:	0008      	movs	r0, r1
 8008a3e:	6023      	str	r3, [r4, #0]
 8008a40:	f7fe f9c6 	bl	8006dd0 <_sbrk>
 8008a44:	1c43      	adds	r3, r0, #1
 8008a46:	d103      	bne.n	8008a50 <_sbrk_r+0x1c>
 8008a48:	6823      	ldr	r3, [r4, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d000      	beq.n	8008a50 <_sbrk_r+0x1c>
 8008a4e:	602b      	str	r3, [r5, #0]
 8008a50:	bd70      	pop	{r4, r5, r6, pc}
 8008a52:	46c0      	nop			; (mov r8, r8)
 8008a54:	2000061c 	.word	0x2000061c

08008a58 <siprintf>:
 8008a58:	b40e      	push	{r1, r2, r3}
 8008a5a:	b510      	push	{r4, lr}
 8008a5c:	b09d      	sub	sp, #116	; 0x74
 8008a5e:	a902      	add	r1, sp, #8
 8008a60:	9002      	str	r0, [sp, #8]
 8008a62:	6108      	str	r0, [r1, #16]
 8008a64:	480b      	ldr	r0, [pc, #44]	; (8008a94 <siprintf+0x3c>)
 8008a66:	2482      	movs	r4, #130	; 0x82
 8008a68:	6088      	str	r0, [r1, #8]
 8008a6a:	6148      	str	r0, [r1, #20]
 8008a6c:	2001      	movs	r0, #1
 8008a6e:	4240      	negs	r0, r0
 8008a70:	ab1f      	add	r3, sp, #124	; 0x7c
 8008a72:	81c8      	strh	r0, [r1, #14]
 8008a74:	4808      	ldr	r0, [pc, #32]	; (8008a98 <siprintf+0x40>)
 8008a76:	cb04      	ldmia	r3!, {r2}
 8008a78:	00a4      	lsls	r4, r4, #2
 8008a7a:	6800      	ldr	r0, [r0, #0]
 8008a7c:	9301      	str	r3, [sp, #4]
 8008a7e:	818c      	strh	r4, [r1, #12]
 8008a80:	f000 fbc6 	bl	8009210 <_svfiprintf_r>
 8008a84:	2300      	movs	r3, #0
 8008a86:	9a02      	ldr	r2, [sp, #8]
 8008a88:	7013      	strb	r3, [r2, #0]
 8008a8a:	b01d      	add	sp, #116	; 0x74
 8008a8c:	bc10      	pop	{r4}
 8008a8e:	bc08      	pop	{r3}
 8008a90:	b003      	add	sp, #12
 8008a92:	4718      	bx	r3
 8008a94:	7fffffff 	.word	0x7fffffff
 8008a98:	20000070 	.word	0x20000070

08008a9c <__tzcalc_limits>:
 8008a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a9e:	b089      	sub	sp, #36	; 0x24
 8008aa0:	0004      	movs	r4, r0
 8008aa2:	f000 fa8f 	bl	8008fc4 <__gettzinfo>
 8008aa6:	4b4c      	ldr	r3, [pc, #304]	; (8008bd8 <__tzcalc_limits+0x13c>)
 8008aa8:	0007      	movs	r7, r0
 8008aaa:	2000      	movs	r0, #0
 8008aac:	429c      	cmp	r4, r3
 8008aae:	dd58      	ble.n	8008b62 <__tzcalc_limits+0xc6>
 8008ab0:	256e      	movs	r5, #110	; 0x6e
 8008ab2:	2164      	movs	r1, #100	; 0x64
 8008ab4:	4b49      	ldr	r3, [pc, #292]	; (8008bdc <__tzcalc_limits+0x140>)
 8008ab6:	35ff      	adds	r5, #255	; 0xff
 8008ab8:	18e0      	adds	r0, r4, r3
 8008aba:	4345      	muls	r5, r0
 8008abc:	4b48      	ldr	r3, [pc, #288]	; (8008be0 <__tzcalc_limits+0x144>)
 8008abe:	607c      	str	r4, [r7, #4]
 8008ac0:	18e0      	adds	r0, r4, r3
 8008ac2:	4b48      	ldr	r3, [pc, #288]	; (8008be4 <__tzcalc_limits+0x148>)
 8008ac4:	1080      	asrs	r0, r0, #2
 8008ac6:	182d      	adds	r5, r5, r0
 8008ac8:	4249      	negs	r1, r1
 8008aca:	18e0      	adds	r0, r4, r3
 8008acc:	f7f7 fbcc 	bl	8000268 <__divsi3>
 8008ad0:	21c8      	movs	r1, #200	; 0xc8
 8008ad2:	4b45      	ldr	r3, [pc, #276]	; (8008be8 <__tzcalc_limits+0x14c>)
 8008ad4:	182d      	adds	r5, r5, r0
 8008ad6:	0049      	lsls	r1, r1, #1
 8008ad8:	18e0      	adds	r0, r4, r3
 8008ada:	f7f7 fbc5 	bl	8000268 <__divsi3>
 8008ade:	2164      	movs	r1, #100	; 0x64
 8008ae0:	182b      	adds	r3, r5, r0
 8008ae2:	0020      	movs	r0, r4
 8008ae4:	9301      	str	r3, [sp, #4]
 8008ae6:	f7f7 fca5 	bl	8000434 <__aeabi_idivmod>
 8008aea:	9102      	str	r1, [sp, #8]
 8008aec:	21c8      	movs	r1, #200	; 0xc8
 8008aee:	0020      	movs	r0, r4
 8008af0:	0049      	lsls	r1, r1, #1
 8008af2:	f7f7 fc9f 	bl	8000434 <__aeabi_idivmod>
 8008af6:	000a      	movs	r2, r1
 8008af8:	4253      	negs	r3, r2
 8008afa:	415a      	adcs	r2, r3
 8008afc:	003b      	movs	r3, r7
 8008afe:	3340      	adds	r3, #64	; 0x40
 8008b00:	9307      	str	r3, [sp, #28]
 8008b02:	2303      	movs	r3, #3
 8008b04:	003d      	movs	r5, r7
 8008b06:	401c      	ands	r4, r3
 8008b08:	9103      	str	r1, [sp, #12]
 8008b0a:	9205      	str	r2, [sp, #20]
 8008b0c:	3508      	adds	r5, #8
 8008b0e:	9406      	str	r4, [sp, #24]
 8008b10:	782b      	ldrb	r3, [r5, #0]
 8008b12:	2b4a      	cmp	r3, #74	; 0x4a
 8008b14:	d127      	bne.n	8008b66 <__tzcalc_limits+0xca>
 8008b16:	9a01      	ldr	r2, [sp, #4]
 8008b18:	68eb      	ldr	r3, [r5, #12]
 8008b1a:	18d1      	adds	r1, r2, r3
 8008b1c:	9a06      	ldr	r2, [sp, #24]
 8008b1e:	2a00      	cmp	r2, #0
 8008b20:	d102      	bne.n	8008b28 <__tzcalc_limits+0x8c>
 8008b22:	9a02      	ldr	r2, [sp, #8]
 8008b24:	2a00      	cmp	r2, #0
 8008b26:	d103      	bne.n	8008b30 <__tzcalc_limits+0x94>
 8008b28:	2400      	movs	r4, #0
 8008b2a:	9a03      	ldr	r2, [sp, #12]
 8008b2c:	42a2      	cmp	r2, r4
 8008b2e:	d103      	bne.n	8008b38 <__tzcalc_limits+0x9c>
 8008b30:	2401      	movs	r4, #1
 8008b32:	2b3b      	cmp	r3, #59	; 0x3b
 8008b34:	dc00      	bgt.n	8008b38 <__tzcalc_limits+0x9c>
 8008b36:	2400      	movs	r4, #0
 8008b38:	1864      	adds	r4, r4, r1
 8008b3a:	3c01      	subs	r4, #1
 8008b3c:	492b      	ldr	r1, [pc, #172]	; (8008bec <__tzcalc_limits+0x150>)
 8008b3e:	692b      	ldr	r3, [r5, #16]
 8008b40:	434c      	muls	r4, r1
 8008b42:	18e4      	adds	r4, r4, r3
 8008b44:	69ab      	ldr	r3, [r5, #24]
 8008b46:	18e4      	adds	r4, r4, r3
 8008b48:	9b07      	ldr	r3, [sp, #28]
 8008b4a:	616c      	str	r4, [r5, #20]
 8008b4c:	351c      	adds	r5, #28
 8008b4e:	42ab      	cmp	r3, r5
 8008b50:	d1de      	bne.n	8008b10 <__tzcalc_limits+0x74>
 8008b52:	69fa      	ldr	r2, [r7, #28]
 8008b54:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b56:	2301      	movs	r3, #1
 8008b58:	428a      	cmp	r2, r1
 8008b5a:	db00      	blt.n	8008b5e <__tzcalc_limits+0xc2>
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	2001      	movs	r0, #1
 8008b60:	603b      	str	r3, [r7, #0]
 8008b62:	b009      	add	sp, #36	; 0x24
 8008b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b66:	2b44      	cmp	r3, #68	; 0x44
 8008b68:	d103      	bne.n	8008b72 <__tzcalc_limits+0xd6>
 8008b6a:	9b01      	ldr	r3, [sp, #4]
 8008b6c:	68ea      	ldr	r2, [r5, #12]
 8008b6e:	189c      	adds	r4, r3, r2
 8008b70:	e7e4      	b.n	8008b3c <__tzcalc_limits+0xa0>
 8008b72:	9a06      	ldr	r2, [sp, #24]
 8008b74:	9b05      	ldr	r3, [sp, #20]
 8008b76:	2a00      	cmp	r2, #0
 8008b78:	d103      	bne.n	8008b82 <__tzcalc_limits+0xe6>
 8008b7a:	9a02      	ldr	r2, [sp, #8]
 8008b7c:	2a00      	cmp	r2, #0
 8008b7e:	d000      	beq.n	8008b82 <__tzcalc_limits+0xe6>
 8008b80:	2301      	movs	r3, #1
 8008b82:	2230      	movs	r2, #48	; 0x30
 8008b84:	4353      	muls	r3, r2
 8008b86:	4a1a      	ldr	r2, [pc, #104]	; (8008bf0 <__tzcalc_limits+0x154>)
 8008b88:	686e      	ldr	r6, [r5, #4]
 8008b8a:	189b      	adds	r3, r3, r2
 8008b8c:	9304      	str	r3, [sp, #16]
 8008b8e:	001a      	movs	r2, r3
 8008b90:	2301      	movs	r3, #1
 8008b92:	9c01      	ldr	r4, [sp, #4]
 8008b94:	42b3      	cmp	r3, r6
 8008b96:	db18      	blt.n	8008bca <__tzcalc_limits+0x12e>
 8008b98:	2e00      	cmp	r6, #0
 8008b9a:	dc00      	bgt.n	8008b9e <__tzcalc_limits+0x102>
 8008b9c:	2601      	movs	r6, #1
 8008b9e:	1d20      	adds	r0, r4, #4
 8008ba0:	2107      	movs	r1, #7
 8008ba2:	f7f7 fc47 	bl	8000434 <__aeabi_idivmod>
 8008ba6:	68eb      	ldr	r3, [r5, #12]
 8008ba8:	1a5b      	subs	r3, r3, r1
 8008baa:	d500      	bpl.n	8008bae <__tzcalc_limits+0x112>
 8008bac:	3307      	adds	r3, #7
 8008bae:	2107      	movs	r1, #7
 8008bb0:	68aa      	ldr	r2, [r5, #8]
 8008bb2:	3a01      	subs	r2, #1
 8008bb4:	4351      	muls	r1, r2
 8008bb6:	18c9      	adds	r1, r1, r3
 8008bb8:	4b0e      	ldr	r3, [pc, #56]	; (8008bf4 <__tzcalc_limits+0x158>)
 8008bba:	18f6      	adds	r6, r6, r3
 8008bbc:	9b04      	ldr	r3, [sp, #16]
 8008bbe:	00b6      	lsls	r6, r6, #2
 8008bc0:	58f3      	ldr	r3, [r6, r3]
 8008bc2:	4299      	cmp	r1, r3
 8008bc4:	da05      	bge.n	8008bd2 <__tzcalc_limits+0x136>
 8008bc6:	1864      	adds	r4, r4, r1
 8008bc8:	e7b8      	b.n	8008b3c <__tzcalc_limits+0xa0>
 8008bca:	ca02      	ldmia	r2!, {r1}
 8008bcc:	3301      	adds	r3, #1
 8008bce:	1864      	adds	r4, r4, r1
 8008bd0:	e7e0      	b.n	8008b94 <__tzcalc_limits+0xf8>
 8008bd2:	3907      	subs	r1, #7
 8008bd4:	e7f5      	b.n	8008bc2 <__tzcalc_limits+0x126>
 8008bd6:	46c0      	nop			; (mov r8, r8)
 8008bd8:	000007b1 	.word	0x000007b1
 8008bdc:	fffff84e 	.word	0xfffff84e
 8008be0:	fffff84f 	.word	0xfffff84f
 8008be4:	fffff893 	.word	0xfffff893
 8008be8:	fffff9bf 	.word	0xfffff9bf
 8008bec:	00015180 	.word	0x00015180
 8008bf0:	0800b614 	.word	0x0800b614
 8008bf4:	3fffffff 	.word	0x3fffffff

08008bf8 <__tz_lock>:
 8008bf8:	4770      	bx	lr

08008bfa <__tz_unlock>:
 8008bfa:	4770      	bx	lr

08008bfc <_tzset_unlocked>:
 8008bfc:	b510      	push	{r4, lr}
 8008bfe:	4b02      	ldr	r3, [pc, #8]	; (8008c08 <_tzset_unlocked+0xc>)
 8008c00:	6818      	ldr	r0, [r3, #0]
 8008c02:	f000 f803 	bl	8008c0c <_tzset_unlocked_r>
 8008c06:	bd10      	pop	{r4, pc}
 8008c08:	20000070 	.word	0x20000070

08008c0c <_tzset_unlocked_r>:
 8008c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c0e:	b08d      	sub	sp, #52	; 0x34
 8008c10:	0007      	movs	r7, r0
 8008c12:	f000 f9d7 	bl	8008fc4 <__gettzinfo>
 8008c16:	49af      	ldr	r1, [pc, #700]	; (8008ed4 <_tzset_unlocked_r+0x2c8>)
 8008c18:	0006      	movs	r6, r0
 8008c1a:	0038      	movs	r0, r7
 8008c1c:	f000 f9cc 	bl	8008fb8 <_getenv_r>
 8008c20:	4dad      	ldr	r5, [pc, #692]	; (8008ed8 <_tzset_unlocked_r+0x2cc>)
 8008c22:	1e04      	subs	r4, r0, #0
 8008c24:	d10d      	bne.n	8008c42 <_tzset_unlocked_r+0x36>
 8008c26:	4bad      	ldr	r3, [pc, #692]	; (8008edc <_tzset_unlocked_r+0x2d0>)
 8008c28:	4aad      	ldr	r2, [pc, #692]	; (8008ee0 <_tzset_unlocked_r+0x2d4>)
 8008c2a:	6018      	str	r0, [r3, #0]
 8008c2c:	4bad      	ldr	r3, [pc, #692]	; (8008ee4 <_tzset_unlocked_r+0x2d8>)
 8008c2e:	6018      	str	r0, [r3, #0]
 8008c30:	4bad      	ldr	r3, [pc, #692]	; (8008ee8 <_tzset_unlocked_r+0x2dc>)
 8008c32:	6828      	ldr	r0, [r5, #0]
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	605a      	str	r2, [r3, #4]
 8008c38:	f7ff fbe2 	bl	8008400 <free>
 8008c3c:	602c      	str	r4, [r5, #0]
 8008c3e:	b00d      	add	sp, #52	; 0x34
 8008c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c42:	6829      	ldr	r1, [r5, #0]
 8008c44:	2900      	cmp	r1, #0
 8008c46:	d15a      	bne.n	8008cfe <_tzset_unlocked_r+0xf2>
 8008c48:	6828      	ldr	r0, [r5, #0]
 8008c4a:	f7ff fbd9 	bl	8008400 <free>
 8008c4e:	0020      	movs	r0, r4
 8008c50:	f7f7 fa5a 	bl	8000108 <strlen>
 8008c54:	1c41      	adds	r1, r0, #1
 8008c56:	0038      	movs	r0, r7
 8008c58:	f7ff fe8e 	bl	8008978 <_malloc_r>
 8008c5c:	6028      	str	r0, [r5, #0]
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	d152      	bne.n	8008d08 <_tzset_unlocked_r+0xfc>
 8008c62:	7823      	ldrb	r3, [r4, #0]
 8008c64:	3b3a      	subs	r3, #58	; 0x3a
 8008c66:	4259      	negs	r1, r3
 8008c68:	4159      	adcs	r1, r3
 8008c6a:	1864      	adds	r4, r4, r1
 8008c6c:	ab0a      	add	r3, sp, #40	; 0x28
 8008c6e:	4a9f      	ldr	r2, [pc, #636]	; (8008eec <_tzset_unlocked_r+0x2e0>)
 8008c70:	499f      	ldr	r1, [pc, #636]	; (8008ef0 <_tzset_unlocked_r+0x2e4>)
 8008c72:	0020      	movs	r0, r4
 8008c74:	f000 fd58 	bl	8009728 <siscanf>
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	dde0      	ble.n	8008c3e <_tzset_unlocked_r+0x32>
 8008c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c7e:	18e4      	adds	r4, r4, r3
 8008c80:	7823      	ldrb	r3, [r4, #0]
 8008c82:	2b2d      	cmp	r3, #45	; 0x2d
 8008c84:	d144      	bne.n	8008d10 <_tzset_unlocked_r+0x104>
 8008c86:	3b2e      	subs	r3, #46	; 0x2e
 8008c88:	3401      	adds	r4, #1
 8008c8a:	9304      	str	r3, [sp, #16]
 8008c8c:	2716      	movs	r7, #22
 8008c8e:	ab02      	add	r3, sp, #8
 8008c90:	18ff      	adds	r7, r7, r3
 8008c92:	2300      	movs	r3, #0
 8008c94:	803b      	strh	r3, [r7, #0]
 8008c96:	2300      	movs	r3, #0
 8008c98:	ad08      	add	r5, sp, #32
 8008c9a:	802b      	strh	r3, [r5, #0]
 8008c9c:	ab0a      	add	r3, sp, #40	; 0x28
 8008c9e:	9303      	str	r3, [sp, #12]
 8008ca0:	9502      	str	r5, [sp, #8]
 8008ca2:	9301      	str	r3, [sp, #4]
 8008ca4:	9700      	str	r7, [sp, #0]
 8008ca6:	aa07      	add	r2, sp, #28
 8008ca8:	4992      	ldr	r1, [pc, #584]	; (8008ef4 <_tzset_unlocked_r+0x2e8>)
 8008caa:	0020      	movs	r0, r4
 8008cac:	f000 fd3c 	bl	8009728 <siscanf>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	ddc4      	ble.n	8008c3e <_tzset_unlocked_r+0x32>
 8008cb4:	233c      	movs	r3, #60	; 0x3c
 8008cb6:	883a      	ldrh	r2, [r7, #0]
 8008cb8:	4f8f      	ldr	r7, [pc, #572]	; (8008ef8 <_tzset_unlocked_r+0x2ec>)
 8008cba:	4353      	muls	r3, r2
 8008cbc:	882a      	ldrh	r2, [r5, #0]
 8008cbe:	4d8a      	ldr	r5, [pc, #552]	; (8008ee8 <_tzset_unlocked_r+0x2dc>)
 8008cc0:	189b      	adds	r3, r3, r2
 8008cc2:	aa02      	add	r2, sp, #8
 8008cc4:	8a91      	ldrh	r1, [r2, #20]
 8008cc6:	22e1      	movs	r2, #225	; 0xe1
 8008cc8:	0112      	lsls	r2, r2, #4
 8008cca:	434a      	muls	r2, r1
 8008ccc:	189b      	adds	r3, r3, r2
 8008cce:	9a04      	ldr	r2, [sp, #16]
 8008cd0:	4987      	ldr	r1, [pc, #540]	; (8008ef0 <_tzset_unlocked_r+0x2e4>)
 8008cd2:	435a      	muls	r2, r3
 8008cd4:	4b85      	ldr	r3, [pc, #532]	; (8008eec <_tzset_unlocked_r+0x2e0>)
 8008cd6:	6232      	str	r2, [r6, #32]
 8008cd8:	602b      	str	r3, [r5, #0]
 8008cda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cdc:	003a      	movs	r2, r7
 8008cde:	18e4      	adds	r4, r4, r3
 8008ce0:	0020      	movs	r0, r4
 8008ce2:	ab0a      	add	r3, sp, #40	; 0x28
 8008ce4:	f000 fd20 	bl	8009728 <siscanf>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	dc18      	bgt.n	8008d1e <_tzset_unlocked_r+0x112>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	6a32      	ldr	r2, [r6, #32]
 8008cf0:	606b      	str	r3, [r5, #4]
 8008cf2:	4b7a      	ldr	r3, [pc, #488]	; (8008edc <_tzset_unlocked_r+0x2d0>)
 8008cf4:	601a      	str	r2, [r3, #0]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	4b7a      	ldr	r3, [pc, #488]	; (8008ee4 <_tzset_unlocked_r+0x2d8>)
 8008cfa:	601a      	str	r2, [r3, #0]
 8008cfc:	e79f      	b.n	8008c3e <_tzset_unlocked_r+0x32>
 8008cfe:	f7f7 fa0a 	bl	8000116 <strcmp>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	d09b      	beq.n	8008c3e <_tzset_unlocked_r+0x32>
 8008d06:	e79f      	b.n	8008c48 <_tzset_unlocked_r+0x3c>
 8008d08:	0021      	movs	r1, r4
 8008d0a:	f000 fd37 	bl	800977c <strcpy>
 8008d0e:	e7a8      	b.n	8008c62 <_tzset_unlocked_r+0x56>
 8008d10:	2201      	movs	r2, #1
 8008d12:	3b2b      	subs	r3, #43	; 0x2b
 8008d14:	9204      	str	r2, [sp, #16]
 8008d16:	4259      	negs	r1, r3
 8008d18:	4159      	adcs	r1, r3
 8008d1a:	1864      	adds	r4, r4, r1
 8008d1c:	e7b6      	b.n	8008c8c <_tzset_unlocked_r+0x80>
 8008d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d20:	606f      	str	r7, [r5, #4]
 8008d22:	18e4      	adds	r4, r4, r3
 8008d24:	7823      	ldrb	r3, [r4, #0]
 8008d26:	2b2d      	cmp	r3, #45	; 0x2d
 8008d28:	d000      	beq.n	8008d2c <_tzset_unlocked_r+0x120>
 8008d2a:	e08f      	b.n	8008e4c <_tzset_unlocked_r+0x240>
 8008d2c:	3b2e      	subs	r3, #46	; 0x2e
 8008d2e:	3401      	adds	r4, #1
 8008d30:	9304      	str	r3, [sp, #16]
 8008d32:	2716      	movs	r7, #22
 8008d34:	2300      	movs	r3, #0
 8008d36:	aa02      	add	r2, sp, #8
 8008d38:	18bf      	adds	r7, r7, r2
 8008d3a:	ad07      	add	r5, sp, #28
 8008d3c:	8313      	strh	r3, [r2, #24]
 8008d3e:	802b      	strh	r3, [r5, #0]
 8008d40:	803b      	strh	r3, [r7, #0]
 8008d42:	aa08      	add	r2, sp, #32
 8008d44:	930a      	str	r3, [sp, #40]	; 0x28
 8008d46:	ab0a      	add	r3, sp, #40	; 0x28
 8008d48:	9202      	str	r2, [sp, #8]
 8008d4a:	9303      	str	r3, [sp, #12]
 8008d4c:	9301      	str	r3, [sp, #4]
 8008d4e:	9700      	str	r7, [sp, #0]
 8008d50:	002a      	movs	r2, r5
 8008d52:	4968      	ldr	r1, [pc, #416]	; (8008ef4 <_tzset_unlocked_r+0x2e8>)
 8008d54:	0020      	movs	r0, r4
 8008d56:	f000 fce7 	bl	8009728 <siscanf>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	dd00      	ble.n	8008d60 <_tzset_unlocked_r+0x154>
 8008d5e:	e07c      	b.n	8008e5a <_tzset_unlocked_r+0x24e>
 8008d60:	6a33      	ldr	r3, [r6, #32]
 8008d62:	4a66      	ldr	r2, [pc, #408]	; (8008efc <_tzset_unlocked_r+0x2f0>)
 8008d64:	189b      	adds	r3, r3, r2
 8008d66:	63f3      	str	r3, [r6, #60]	; 0x3c
 8008d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d6a:	0037      	movs	r7, r6
 8008d6c:	18e4      	adds	r4, r4, r3
 8008d6e:	2300      	movs	r3, #0
 8008d70:	3708      	adds	r7, #8
 8008d72:	9304      	str	r3, [sp, #16]
 8008d74:	7823      	ldrb	r3, [r4, #0]
 8008d76:	3b2c      	subs	r3, #44	; 0x2c
 8008d78:	4259      	negs	r1, r3
 8008d7a:	4159      	adcs	r1, r3
 8008d7c:	1864      	adds	r4, r4, r1
 8008d7e:	7825      	ldrb	r5, [r4, #0]
 8008d80:	2d4d      	cmp	r5, #77	; 0x4d
 8008d82:	d000      	beq.n	8008d86 <_tzset_unlocked_r+0x17a>
 8008d84:	e078      	b.n	8008e78 <_tzset_unlocked_r+0x26c>
 8008d86:	221e      	movs	r2, #30
 8008d88:	a902      	add	r1, sp, #8
 8008d8a:	1852      	adds	r2, r2, r1
 8008d8c:	9202      	str	r2, [sp, #8]
 8008d8e:	aa09      	add	r2, sp, #36	; 0x24
 8008d90:	9200      	str	r2, [sp, #0]
 8008d92:	221a      	movs	r2, #26
 8008d94:	ab0a      	add	r3, sp, #40	; 0x28
 8008d96:	1852      	adds	r2, r2, r1
 8008d98:	9303      	str	r3, [sp, #12]
 8008d9a:	9301      	str	r3, [sp, #4]
 8008d9c:	4958      	ldr	r1, [pc, #352]	; (8008f00 <_tzset_unlocked_r+0x2f4>)
 8008d9e:	0020      	movs	r0, r4
 8008da0:	f000 fcc2 	bl	8009728 <siscanf>
 8008da4:	2803      	cmp	r0, #3
 8008da6:	d000      	beq.n	8008daa <_tzset_unlocked_r+0x19e>
 8008da8:	e749      	b.n	8008c3e <_tzset_unlocked_r+0x32>
 8008daa:	ab02      	add	r3, sp, #8
 8008dac:	8b59      	ldrh	r1, [r3, #26]
 8008dae:	1e4b      	subs	r3, r1, #1
 8008db0:	2b0b      	cmp	r3, #11
 8008db2:	d900      	bls.n	8008db6 <_tzset_unlocked_r+0x1aa>
 8008db4:	e743      	b.n	8008c3e <_tzset_unlocked_r+0x32>
 8008db6:	ab02      	add	r3, sp, #8
 8008db8:	8b9a      	ldrh	r2, [r3, #28]
 8008dba:	1e53      	subs	r3, r2, #1
 8008dbc:	2b04      	cmp	r3, #4
 8008dbe:	d900      	bls.n	8008dc2 <_tzset_unlocked_r+0x1b6>
 8008dc0:	e73d      	b.n	8008c3e <_tzset_unlocked_r+0x32>
 8008dc2:	ab02      	add	r3, sp, #8
 8008dc4:	8bdb      	ldrh	r3, [r3, #30]
 8008dc6:	2b06      	cmp	r3, #6
 8008dc8:	d900      	bls.n	8008dcc <_tzset_unlocked_r+0x1c0>
 8008dca:	e738      	b.n	8008c3e <_tzset_unlocked_r+0x32>
 8008dcc:	703d      	strb	r5, [r7, #0]
 8008dce:	6079      	str	r1, [r7, #4]
 8008dd0:	60ba      	str	r2, [r7, #8]
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dd6:	18e5      	adds	r5, r4, r3
 8008dd8:	2302      	movs	r3, #2
 8008dda:	aa07      	add	r2, sp, #28
 8008ddc:	8013      	strh	r3, [r2, #0]
 8008dde:	2300      	movs	r3, #0
 8008de0:	a902      	add	r1, sp, #8
 8008de2:	ac08      	add	r4, sp, #32
 8008de4:	82cb      	strh	r3, [r1, #22]
 8008de6:	8023      	strh	r3, [r4, #0]
 8008de8:	930a      	str	r3, [sp, #40]	; 0x28
 8008dea:	782b      	ldrb	r3, [r5, #0]
 8008dec:	2b2f      	cmp	r3, #47	; 0x2f
 8008dee:	d10b      	bne.n	8008e08 <_tzset_unlocked_r+0x1fc>
 8008df0:	2116      	movs	r1, #22
 8008df2:	a802      	add	r0, sp, #8
 8008df4:	1809      	adds	r1, r1, r0
 8008df6:	ab0a      	add	r3, sp, #40	; 0x28
 8008df8:	9100      	str	r1, [sp, #0]
 8008dfa:	9303      	str	r3, [sp, #12]
 8008dfc:	9402      	str	r4, [sp, #8]
 8008dfe:	9301      	str	r3, [sp, #4]
 8008e00:	4940      	ldr	r1, [pc, #256]	; (8008f04 <_tzset_unlocked_r+0x2f8>)
 8008e02:	0028      	movs	r0, r5
 8008e04:	f000 fc90 	bl	8009728 <siscanf>
 8008e08:	ab02      	add	r3, sp, #8
 8008e0a:	8ada      	ldrh	r2, [r3, #22]
 8008e0c:	233c      	movs	r3, #60	; 0x3c
 8008e0e:	4353      	muls	r3, r2
 8008e10:	8822      	ldrh	r2, [r4, #0]
 8008e12:	189b      	adds	r3, r3, r2
 8008e14:	aa07      	add	r2, sp, #28
 8008e16:	8811      	ldrh	r1, [r2, #0]
 8008e18:	22e1      	movs	r2, #225	; 0xe1
 8008e1a:	0112      	lsls	r2, r2, #4
 8008e1c:	434a      	muls	r2, r1
 8008e1e:	189b      	adds	r3, r3, r2
 8008e20:	613b      	str	r3, [r7, #16]
 8008e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e24:	371c      	adds	r7, #28
 8008e26:	18ec      	adds	r4, r5, r3
 8008e28:	9b04      	ldr	r3, [sp, #16]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	9304      	str	r3, [sp, #16]
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d1a0      	bne.n	8008d74 <_tzset_unlocked_r+0x168>
 8008e32:	6870      	ldr	r0, [r6, #4]
 8008e34:	f7ff fe32 	bl	8008a9c <__tzcalc_limits>
 8008e38:	6a32      	ldr	r2, [r6, #32]
 8008e3a:	4b28      	ldr	r3, [pc, #160]	; (8008edc <_tzset_unlocked_r+0x2d0>)
 8008e3c:	601a      	str	r2, [r3, #0]
 8008e3e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8008e40:	1a9b      	subs	r3, r3, r2
 8008e42:	1e5a      	subs	r2, r3, #1
 8008e44:	4193      	sbcs	r3, r2
 8008e46:	4a27      	ldr	r2, [pc, #156]	; (8008ee4 <_tzset_unlocked_r+0x2d8>)
 8008e48:	6013      	str	r3, [r2, #0]
 8008e4a:	e6f8      	b.n	8008c3e <_tzset_unlocked_r+0x32>
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	3b2b      	subs	r3, #43	; 0x2b
 8008e50:	9204      	str	r2, [sp, #16]
 8008e52:	4259      	negs	r1, r3
 8008e54:	4159      	adcs	r1, r3
 8008e56:	1864      	adds	r4, r4, r1
 8008e58:	e76b      	b.n	8008d32 <_tzset_unlocked_r+0x126>
 8008e5a:	233c      	movs	r3, #60	; 0x3c
 8008e5c:	883a      	ldrh	r2, [r7, #0]
 8008e5e:	8829      	ldrh	r1, [r5, #0]
 8008e60:	4353      	muls	r3, r2
 8008e62:	aa02      	add	r2, sp, #8
 8008e64:	8b12      	ldrh	r2, [r2, #24]
 8008e66:	189b      	adds	r3, r3, r2
 8008e68:	22e1      	movs	r2, #225	; 0xe1
 8008e6a:	0112      	lsls	r2, r2, #4
 8008e6c:	434a      	muls	r2, r1
 8008e6e:	189b      	adds	r3, r3, r2
 8008e70:	9a04      	ldr	r2, [sp, #16]
 8008e72:	435a      	muls	r2, r3
 8008e74:	0013      	movs	r3, r2
 8008e76:	e776      	b.n	8008d66 <_tzset_unlocked_r+0x15a>
 8008e78:	2344      	movs	r3, #68	; 0x44
 8008e7a:	9305      	str	r3, [sp, #20]
 8008e7c:	2d4a      	cmp	r5, #74	; 0x4a
 8008e7e:	d101      	bne.n	8008e84 <_tzset_unlocked_r+0x278>
 8008e80:	3401      	adds	r4, #1
 8008e82:	9505      	str	r5, [sp, #20]
 8008e84:	220a      	movs	r2, #10
 8008e86:	a90b      	add	r1, sp, #44	; 0x2c
 8008e88:	0020      	movs	r0, r4
 8008e8a:	f000 fd27 	bl	80098dc <strtoul>
 8008e8e:	231e      	movs	r3, #30
 8008e90:	aa02      	add	r2, sp, #8
 8008e92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008e94:	189b      	adds	r3, r3, r2
 8008e96:	8018      	strh	r0, [r3, #0]
 8008e98:	42ac      	cmp	r4, r5
 8008e9a:	d115      	bne.n	8008ec8 <_tzset_unlocked_r+0x2bc>
 8008e9c:	9b04      	ldr	r3, [sp, #16]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d108      	bne.n	8008eb4 <_tzset_unlocked_r+0x2a8>
 8008ea2:	334d      	adds	r3, #77	; 0x4d
 8008ea4:	7233      	strb	r3, [r6, #8]
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	60f3      	str	r3, [r6, #12]
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	6133      	str	r3, [r6, #16]
 8008eae:	9b04      	ldr	r3, [sp, #16]
 8008eb0:	6173      	str	r3, [r6, #20]
 8008eb2:	e791      	b.n	8008dd8 <_tzset_unlocked_r+0x1cc>
 8008eb4:	224d      	movs	r2, #77	; 0x4d
 8008eb6:	1d73      	adds	r3, r6, #5
 8008eb8:	77da      	strb	r2, [r3, #31]
 8008eba:	230b      	movs	r3, #11
 8008ebc:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ebe:	3b0a      	subs	r3, #10
 8008ec0:	62f3      	str	r3, [r6, #44]	; 0x2c
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	6333      	str	r3, [r6, #48]	; 0x30
 8008ec6:	e787      	b.n	8008dd8 <_tzset_unlocked_r+0x1cc>
 8008ec8:	466b      	mov	r3, sp
 8008eca:	7d1b      	ldrb	r3, [r3, #20]
 8008ecc:	b280      	uxth	r0, r0
 8008ece:	703b      	strb	r3, [r7, #0]
 8008ed0:	60f8      	str	r0, [r7, #12]
 8008ed2:	e781      	b.n	8008dd8 <_tzset_unlocked_r+0x1cc>
 8008ed4:	0800b674 	.word	0x0800b674
 8008ed8:	20000354 	.word	0x20000354
 8008edc:	2000035c 	.word	0x2000035c
 8008ee0:	0800b677 	.word	0x0800b677
 8008ee4:	20000358 	.word	0x20000358
 8008ee8:	200000d4 	.word	0x200000d4
 8008eec:	20000347 	.word	0x20000347
 8008ef0:	0800b67b 	.word	0x0800b67b
 8008ef4:	0800b69e 	.word	0x0800b69e
 8008ef8:	2000033c 	.word	0x2000033c
 8008efc:	fffff1f0 	.word	0xfffff1f0
 8008f00:	0800b68a 	.word	0x0800b68a
 8008f04:	0800b69d 	.word	0x0800b69d

08008f08 <div>:
 8008f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0a:	000f      	movs	r7, r1
 8008f0c:	0006      	movs	r6, r0
 8008f0e:	0011      	movs	r1, r2
 8008f10:	0038      	movs	r0, r7
 8008f12:	0015      	movs	r5, r2
 8008f14:	f7f7 f9a8 	bl	8000268 <__divsi3>
 8008f18:	0029      	movs	r1, r5
 8008f1a:	0004      	movs	r4, r0
 8008f1c:	0038      	movs	r0, r7
 8008f1e:	f7f7 fa89 	bl	8000434 <__aeabi_idivmod>
 8008f22:	2f00      	cmp	r7, #0
 8008f24:	db07      	blt.n	8008f36 <div+0x2e>
 8008f26:	2900      	cmp	r1, #0
 8008f28:	da01      	bge.n	8008f2e <div+0x26>
 8008f2a:	3401      	adds	r4, #1
 8008f2c:	1b49      	subs	r1, r1, r5
 8008f2e:	0030      	movs	r0, r6
 8008f30:	6034      	str	r4, [r6, #0]
 8008f32:	6071      	str	r1, [r6, #4]
 8008f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f36:	2900      	cmp	r1, #0
 8008f38:	ddf9      	ble.n	8008f2e <div+0x26>
 8008f3a:	3c01      	subs	r4, #1
 8008f3c:	1949      	adds	r1, r1, r5
 8008f3e:	e7f6      	b.n	8008f2e <div+0x26>

08008f40 <_findenv_r>:
 8008f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f42:	000e      	movs	r6, r1
 8008f44:	b085      	sub	sp, #20
 8008f46:	0007      	movs	r7, r0
 8008f48:	9203      	str	r2, [sp, #12]
 8008f4a:	f000 fcdb 	bl	8009904 <__env_lock>
 8008f4e:	4c19      	ldr	r4, [pc, #100]	; (8008fb4 <_findenv_r+0x74>)
 8008f50:	0033      	movs	r3, r6
 8008f52:	6825      	ldr	r5, [r4, #0]
 8008f54:	2d00      	cmp	r5, #0
 8008f56:	d106      	bne.n	8008f66 <_findenv_r+0x26>
 8008f58:	0038      	movs	r0, r7
 8008f5a:	f000 fcd4 	bl	8009906 <__env_unlock>
 8008f5e:	2000      	movs	r0, #0
 8008f60:	b005      	add	sp, #20
 8008f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f64:	3301      	adds	r3, #1
 8008f66:	781a      	ldrb	r2, [r3, #0]
 8008f68:	2a00      	cmp	r2, #0
 8008f6a:	d01f      	beq.n	8008fac <_findenv_r+0x6c>
 8008f6c:	2a3d      	cmp	r2, #61	; 0x3d
 8008f6e:	d1f9      	bne.n	8008f64 <_findenv_r+0x24>
 8008f70:	e7f2      	b.n	8008f58 <_findenv_r+0x18>
 8008f72:	3504      	adds	r5, #4
 8008f74:	6828      	ldr	r0, [r5, #0]
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d0ee      	beq.n	8008f58 <_findenv_r+0x18>
 8008f7a:	9a01      	ldr	r2, [sp, #4]
 8008f7c:	0031      	movs	r1, r6
 8008f7e:	f000 fc05 	bl	800978c <strncmp>
 8008f82:	2800      	cmp	r0, #0
 8008f84:	d1f5      	bne.n	8008f72 <_findenv_r+0x32>
 8008f86:	9a01      	ldr	r2, [sp, #4]
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	4694      	mov	ip, r2
 8008f8c:	4463      	add	r3, ip
 8008f8e:	9302      	str	r3, [sp, #8]
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	2b3d      	cmp	r3, #61	; 0x3d
 8008f94:	d1ed      	bne.n	8008f72 <_findenv_r+0x32>
 8008f96:	6823      	ldr	r3, [r4, #0]
 8008f98:	0038      	movs	r0, r7
 8008f9a:	1aed      	subs	r5, r5, r3
 8008f9c:	9b03      	ldr	r3, [sp, #12]
 8008f9e:	10ad      	asrs	r5, r5, #2
 8008fa0:	601d      	str	r5, [r3, #0]
 8008fa2:	f000 fcb0 	bl	8009906 <__env_unlock>
 8008fa6:	9802      	ldr	r0, [sp, #8]
 8008fa8:	3001      	adds	r0, #1
 8008faa:	e7d9      	b.n	8008f60 <_findenv_r+0x20>
 8008fac:	1b9b      	subs	r3, r3, r6
 8008fae:	9301      	str	r3, [sp, #4]
 8008fb0:	e7e0      	b.n	8008f74 <_findenv_r+0x34>
 8008fb2:	46c0      	nop			; (mov r8, r8)
 8008fb4:	20000058 	.word	0x20000058

08008fb8 <_getenv_r>:
 8008fb8:	b507      	push	{r0, r1, r2, lr}
 8008fba:	aa01      	add	r2, sp, #4
 8008fbc:	f7ff ffc0 	bl	8008f40 <_findenv_r>
 8008fc0:	bd0e      	pop	{r1, r2, r3, pc}
	...

08008fc4 <__gettzinfo>:
 8008fc4:	4800      	ldr	r0, [pc, #0]	; (8008fc8 <__gettzinfo+0x4>)
 8008fc6:	4770      	bx	lr
 8008fc8:	200000dc 	.word	0x200000dc

08008fcc <gmtime_r>:
 8008fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fce:	6805      	ldr	r5, [r0, #0]
 8008fd0:	b085      	sub	sp, #20
 8008fd2:	000c      	movs	r4, r1
 8008fd4:	0028      	movs	r0, r5
 8008fd6:	4952      	ldr	r1, [pc, #328]	; (8009120 <gmtime_r+0x154>)
 8008fd8:	f7f7 f946 	bl	8000268 <__divsi3>
 8008fdc:	4950      	ldr	r1, [pc, #320]	; (8009120 <gmtime_r+0x154>)
 8008fde:	0006      	movs	r6, r0
 8008fe0:	0028      	movs	r0, r5
 8008fe2:	f7f7 fa27 	bl	8000434 <__aeabi_idivmod>
 8008fe6:	1e0f      	subs	r7, r1, #0
 8008fe8:	da00      	bge.n	8008fec <gmtime_r+0x20>
 8008fea:	e080      	b.n	80090ee <gmtime_r+0x122>
 8008fec:	4b4d      	ldr	r3, [pc, #308]	; (8009124 <gmtime_r+0x158>)
 8008fee:	21e1      	movs	r1, #225	; 0xe1
 8008ff0:	0038      	movs	r0, r7
 8008ff2:	0109      	lsls	r1, r1, #4
 8008ff4:	18f5      	adds	r5, r6, r3
 8008ff6:	f7f7 f937 	bl	8000268 <__divsi3>
 8008ffa:	21e1      	movs	r1, #225	; 0xe1
 8008ffc:	60a0      	str	r0, [r4, #8]
 8008ffe:	0109      	lsls	r1, r1, #4
 8009000:	0038      	movs	r0, r7
 8009002:	f7f7 fa17 	bl	8000434 <__aeabi_idivmod>
 8009006:	000e      	movs	r6, r1
 8009008:	213c      	movs	r1, #60	; 0x3c
 800900a:	0030      	movs	r0, r6
 800900c:	f7f7 f92c 	bl	8000268 <__divsi3>
 8009010:	213c      	movs	r1, #60	; 0x3c
 8009012:	6060      	str	r0, [r4, #4]
 8009014:	0030      	movs	r0, r6
 8009016:	f7f7 fa0d 	bl	8000434 <__aeabi_idivmod>
 800901a:	1ce8      	adds	r0, r5, #3
 800901c:	6021      	str	r1, [r4, #0]
 800901e:	2107      	movs	r1, #7
 8009020:	f7f7 fa08 	bl	8000434 <__aeabi_idivmod>
 8009024:	0028      	movs	r0, r5
 8009026:	61a1      	str	r1, [r4, #24]
 8009028:	493f      	ldr	r1, [pc, #252]	; (8009128 <gmtime_r+0x15c>)
 800902a:	f7f7 f91d 	bl	8000268 <__divsi3>
 800902e:	4e3f      	ldr	r6, [pc, #252]	; (800912c <gmtime_r+0x160>)
 8009030:	493f      	ldr	r1, [pc, #252]	; (8009130 <gmtime_r+0x164>)
 8009032:	4346      	muls	r6, r0
 8009034:	1976      	adds	r6, r6, r5
 8009036:	0007      	movs	r7, r0
 8009038:	0030      	movs	r0, r6
 800903a:	f7f7 f88b 	bl	8000154 <__udivsi3>
 800903e:	493d      	ldr	r1, [pc, #244]	; (8009134 <gmtime_r+0x168>)
 8009040:	1985      	adds	r5, r0, r6
 8009042:	0030      	movs	r0, r6
 8009044:	f7f7 f886 	bl	8000154 <__udivsi3>
 8009048:	493b      	ldr	r1, [pc, #236]	; (8009138 <gmtime_r+0x16c>)
 800904a:	1a2d      	subs	r5, r5, r0
 800904c:	0030      	movs	r0, r6
 800904e:	f7f7 f881 	bl	8000154 <__udivsi3>
 8009052:	216e      	movs	r1, #110	; 0x6e
 8009054:	1a2d      	subs	r5, r5, r0
 8009056:	31ff      	adds	r1, #255	; 0xff
 8009058:	0028      	movs	r0, r5
 800905a:	f7f7 f87b 	bl	8000154 <__udivsi3>
 800905e:	4937      	ldr	r1, [pc, #220]	; (800913c <gmtime_r+0x170>)
 8009060:	9001      	str	r0, [sp, #4]
 8009062:	0028      	movs	r0, r5
 8009064:	f7f7 f876 	bl	8000154 <__udivsi3>
 8009068:	4932      	ldr	r1, [pc, #200]	; (8009134 <gmtime_r+0x168>)
 800906a:	1986      	adds	r6, r0, r6
 800906c:	0028      	movs	r0, r5
 800906e:	f7f7 f871 	bl	8000154 <__udivsi3>
 8009072:	216e      	movs	r1, #110	; 0x6e
 8009074:	9b01      	ldr	r3, [sp, #4]
 8009076:	31ff      	adds	r1, #255	; 0xff
 8009078:	4359      	muls	r1, r3
 800907a:	1a36      	subs	r6, r6, r0
 800907c:	1a73      	subs	r3, r6, r1
 800907e:	0018      	movs	r0, r3
 8009080:	2605      	movs	r6, #5
 8009082:	4370      	muls	r0, r6
 8009084:	2199      	movs	r1, #153	; 0x99
 8009086:	3002      	adds	r0, #2
 8009088:	9302      	str	r3, [sp, #8]
 800908a:	f7f7 f863 	bl	8000154 <__udivsi3>
 800908e:	0005      	movs	r5, r0
 8009090:	2099      	movs	r0, #153	; 0x99
 8009092:	4368      	muls	r0, r5
 8009094:	9b02      	ldr	r3, [sp, #8]
 8009096:	3002      	adds	r0, #2
 8009098:	3301      	adds	r3, #1
 800909a:	0031      	movs	r1, r6
 800909c:	9303      	str	r3, [sp, #12]
 800909e:	f7f7 f859 	bl	8000154 <__udivsi3>
 80090a2:	9b03      	ldr	r3, [sp, #12]
 80090a4:	1a1b      	subs	r3, r3, r0
 80090a6:	9303      	str	r3, [sp, #12]
 80090a8:	2302      	movs	r3, #2
 80090aa:	2d09      	cmp	r5, #9
 80090ac:	d900      	bls.n	80090b0 <gmtime_r+0xe4>
 80090ae:	3b0c      	subs	r3, #12
 80090b0:	195d      	adds	r5, r3, r5
 80090b2:	23c8      	movs	r3, #200	; 0xc8
 80090b4:	005b      	lsls	r3, r3, #1
 80090b6:	435f      	muls	r7, r3
 80090b8:	9b01      	ldr	r3, [sp, #4]
 80090ba:	2601      	movs	r6, #1
 80090bc:	18ff      	adds	r7, r7, r3
 80090be:	2300      	movs	r3, #0
 80090c0:	42ae      	cmp	r6, r5
 80090c2:	415b      	adcs	r3, r3
 80090c4:	18ff      	adds	r7, r7, r3
 80090c6:	2332      	movs	r3, #50	; 0x32
 80090c8:	9a02      	ldr	r2, [sp, #8]
 80090ca:	33ff      	adds	r3, #255	; 0xff
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d912      	bls.n	80090f6 <gmtime_r+0x12a>
 80090d0:	0016      	movs	r6, r2
 80090d2:	3e33      	subs	r6, #51	; 0x33
 80090d4:	3eff      	subs	r6, #255	; 0xff
 80090d6:	4b1a      	ldr	r3, [pc, #104]	; (8009140 <gmtime_r+0x174>)
 80090d8:	0020      	movs	r0, r4
 80090da:	18ff      	adds	r7, r7, r3
 80090dc:	9b03      	ldr	r3, [sp, #12]
 80090de:	61e6      	str	r6, [r4, #28]
 80090e0:	60e3      	str	r3, [r4, #12]
 80090e2:	2300      	movs	r3, #0
 80090e4:	6167      	str	r7, [r4, #20]
 80090e6:	6125      	str	r5, [r4, #16]
 80090e8:	6223      	str	r3, [r4, #32]
 80090ea:	b005      	add	sp, #20
 80090ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ee:	4b0c      	ldr	r3, [pc, #48]	; (8009120 <gmtime_r+0x154>)
 80090f0:	18cf      	adds	r7, r1, r3
 80090f2:	4b14      	ldr	r3, [pc, #80]	; (8009144 <gmtime_r+0x178>)
 80090f4:	e77b      	b.n	8008fee <gmtime_r+0x22>
 80090f6:	9b01      	ldr	r3, [sp, #4]
 80090f8:	079b      	lsls	r3, r3, #30
 80090fa:	d105      	bne.n	8009108 <gmtime_r+0x13c>
 80090fc:	2164      	movs	r1, #100	; 0x64
 80090fe:	9801      	ldr	r0, [sp, #4]
 8009100:	f7f7 f8ae 	bl	8000260 <__aeabi_uidivmod>
 8009104:	2900      	cmp	r1, #0
 8009106:	d106      	bne.n	8009116 <gmtime_r+0x14a>
 8009108:	21c8      	movs	r1, #200	; 0xc8
 800910a:	9801      	ldr	r0, [sp, #4]
 800910c:	0049      	lsls	r1, r1, #1
 800910e:	f7f7 f8a7 	bl	8000260 <__aeabi_uidivmod>
 8009112:	424e      	negs	r6, r1
 8009114:	414e      	adcs	r6, r1
 8009116:	9802      	ldr	r0, [sp, #8]
 8009118:	303b      	adds	r0, #59	; 0x3b
 800911a:	1986      	adds	r6, r0, r6
 800911c:	e7db      	b.n	80090d6 <gmtime_r+0x10a>
 800911e:	46c0      	nop			; (mov r8, r8)
 8009120:	00015180 	.word	0x00015180
 8009124:	000afa6c 	.word	0x000afa6c
 8009128:	00023ab1 	.word	0x00023ab1
 800912c:	fffdc54f 	.word	0xfffdc54f
 8009130:	00008eac 	.word	0x00008eac
 8009134:	000005b4 	.word	0x000005b4
 8009138:	00023ab0 	.word	0x00023ab0
 800913c:	00008e94 	.word	0x00008e94
 8009140:	fffff894 	.word	0xfffff894
 8009144:	000afa6b 	.word	0x000afa6b

08009148 <__malloc_lock>:
 8009148:	4770      	bx	lr

0800914a <__malloc_unlock>:
 800914a:	4770      	bx	lr

0800914c <__ssputs_r>:
 800914c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800914e:	688e      	ldr	r6, [r1, #8]
 8009150:	b085      	sub	sp, #20
 8009152:	0007      	movs	r7, r0
 8009154:	000c      	movs	r4, r1
 8009156:	9203      	str	r2, [sp, #12]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	429e      	cmp	r6, r3
 800915c:	d839      	bhi.n	80091d2 <__ssputs_r+0x86>
 800915e:	2390      	movs	r3, #144	; 0x90
 8009160:	898a      	ldrh	r2, [r1, #12]
 8009162:	00db      	lsls	r3, r3, #3
 8009164:	421a      	tst	r2, r3
 8009166:	d034      	beq.n	80091d2 <__ssputs_r+0x86>
 8009168:	2503      	movs	r5, #3
 800916a:	6909      	ldr	r1, [r1, #16]
 800916c:	6823      	ldr	r3, [r4, #0]
 800916e:	1a5b      	subs	r3, r3, r1
 8009170:	9302      	str	r3, [sp, #8]
 8009172:	6963      	ldr	r3, [r4, #20]
 8009174:	9802      	ldr	r0, [sp, #8]
 8009176:	435d      	muls	r5, r3
 8009178:	0feb      	lsrs	r3, r5, #31
 800917a:	195d      	adds	r5, r3, r5
 800917c:	9b01      	ldr	r3, [sp, #4]
 800917e:	106d      	asrs	r5, r5, #1
 8009180:	3301      	adds	r3, #1
 8009182:	181b      	adds	r3, r3, r0
 8009184:	42ab      	cmp	r3, r5
 8009186:	d900      	bls.n	800918a <__ssputs_r+0x3e>
 8009188:	001d      	movs	r5, r3
 800918a:	0553      	lsls	r3, r2, #21
 800918c:	d532      	bpl.n	80091f4 <__ssputs_r+0xa8>
 800918e:	0029      	movs	r1, r5
 8009190:	0038      	movs	r0, r7
 8009192:	f7ff fbf1 	bl	8008978 <_malloc_r>
 8009196:	1e06      	subs	r6, r0, #0
 8009198:	d109      	bne.n	80091ae <__ssputs_r+0x62>
 800919a:	230c      	movs	r3, #12
 800919c:	603b      	str	r3, [r7, #0]
 800919e:	2340      	movs	r3, #64	; 0x40
 80091a0:	2001      	movs	r0, #1
 80091a2:	89a2      	ldrh	r2, [r4, #12]
 80091a4:	4240      	negs	r0, r0
 80091a6:	4313      	orrs	r3, r2
 80091a8:	81a3      	strh	r3, [r4, #12]
 80091aa:	b005      	add	sp, #20
 80091ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ae:	9a02      	ldr	r2, [sp, #8]
 80091b0:	6921      	ldr	r1, [r4, #16]
 80091b2:	f7ff f92f 	bl	8008414 <memcpy>
 80091b6:	89a3      	ldrh	r3, [r4, #12]
 80091b8:	4a14      	ldr	r2, [pc, #80]	; (800920c <__ssputs_r+0xc0>)
 80091ba:	401a      	ands	r2, r3
 80091bc:	2380      	movs	r3, #128	; 0x80
 80091be:	4313      	orrs	r3, r2
 80091c0:	81a3      	strh	r3, [r4, #12]
 80091c2:	9b02      	ldr	r3, [sp, #8]
 80091c4:	6126      	str	r6, [r4, #16]
 80091c6:	18f6      	adds	r6, r6, r3
 80091c8:	6026      	str	r6, [r4, #0]
 80091ca:	6165      	str	r5, [r4, #20]
 80091cc:	9e01      	ldr	r6, [sp, #4]
 80091ce:	1aed      	subs	r5, r5, r3
 80091d0:	60a5      	str	r5, [r4, #8]
 80091d2:	9b01      	ldr	r3, [sp, #4]
 80091d4:	42b3      	cmp	r3, r6
 80091d6:	d200      	bcs.n	80091da <__ssputs_r+0x8e>
 80091d8:	001e      	movs	r6, r3
 80091da:	0032      	movs	r2, r6
 80091dc:	9903      	ldr	r1, [sp, #12]
 80091de:	6820      	ldr	r0, [r4, #0]
 80091e0:	f000 fbc1 	bl	8009966 <memmove>
 80091e4:	68a3      	ldr	r3, [r4, #8]
 80091e6:	2000      	movs	r0, #0
 80091e8:	1b9b      	subs	r3, r3, r6
 80091ea:	60a3      	str	r3, [r4, #8]
 80091ec:	6823      	ldr	r3, [r4, #0]
 80091ee:	199e      	adds	r6, r3, r6
 80091f0:	6026      	str	r6, [r4, #0]
 80091f2:	e7da      	b.n	80091aa <__ssputs_r+0x5e>
 80091f4:	002a      	movs	r2, r5
 80091f6:	0038      	movs	r0, r7
 80091f8:	f000 fbc7 	bl	800998a <_realloc_r>
 80091fc:	1e06      	subs	r6, r0, #0
 80091fe:	d1e0      	bne.n	80091c2 <__ssputs_r+0x76>
 8009200:	6921      	ldr	r1, [r4, #16]
 8009202:	0038      	movs	r0, r7
 8009204:	f7ff fb6e 	bl	80088e4 <_free_r>
 8009208:	e7c7      	b.n	800919a <__ssputs_r+0x4e>
 800920a:	46c0      	nop			; (mov r8, r8)
 800920c:	fffffb7f 	.word	0xfffffb7f

08009210 <_svfiprintf_r>:
 8009210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009212:	b09f      	sub	sp, #124	; 0x7c
 8009214:	9002      	str	r0, [sp, #8]
 8009216:	9305      	str	r3, [sp, #20]
 8009218:	898b      	ldrh	r3, [r1, #12]
 800921a:	000f      	movs	r7, r1
 800921c:	0016      	movs	r6, r2
 800921e:	061b      	lsls	r3, r3, #24
 8009220:	d511      	bpl.n	8009246 <_svfiprintf_r+0x36>
 8009222:	690b      	ldr	r3, [r1, #16]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10e      	bne.n	8009246 <_svfiprintf_r+0x36>
 8009228:	2140      	movs	r1, #64	; 0x40
 800922a:	f7ff fba5 	bl	8008978 <_malloc_r>
 800922e:	6038      	str	r0, [r7, #0]
 8009230:	6138      	str	r0, [r7, #16]
 8009232:	2800      	cmp	r0, #0
 8009234:	d105      	bne.n	8009242 <_svfiprintf_r+0x32>
 8009236:	230c      	movs	r3, #12
 8009238:	9a02      	ldr	r2, [sp, #8]
 800923a:	3801      	subs	r0, #1
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	b01f      	add	sp, #124	; 0x7c
 8009240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009242:	2340      	movs	r3, #64	; 0x40
 8009244:	617b      	str	r3, [r7, #20]
 8009246:	2300      	movs	r3, #0
 8009248:	ad06      	add	r5, sp, #24
 800924a:	616b      	str	r3, [r5, #20]
 800924c:	3320      	adds	r3, #32
 800924e:	766b      	strb	r3, [r5, #25]
 8009250:	3310      	adds	r3, #16
 8009252:	76ab      	strb	r3, [r5, #26]
 8009254:	0034      	movs	r4, r6
 8009256:	7823      	ldrb	r3, [r4, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d147      	bne.n	80092ec <_svfiprintf_r+0xdc>
 800925c:	1ba3      	subs	r3, r4, r6
 800925e:	9304      	str	r3, [sp, #16]
 8009260:	d00d      	beq.n	800927e <_svfiprintf_r+0x6e>
 8009262:	1ba3      	subs	r3, r4, r6
 8009264:	0032      	movs	r2, r6
 8009266:	0039      	movs	r1, r7
 8009268:	9802      	ldr	r0, [sp, #8]
 800926a:	f7ff ff6f 	bl	800914c <__ssputs_r>
 800926e:	1c43      	adds	r3, r0, #1
 8009270:	d100      	bne.n	8009274 <_svfiprintf_r+0x64>
 8009272:	e0b5      	b.n	80093e0 <_svfiprintf_r+0x1d0>
 8009274:	696a      	ldr	r2, [r5, #20]
 8009276:	9b04      	ldr	r3, [sp, #16]
 8009278:	4694      	mov	ip, r2
 800927a:	4463      	add	r3, ip
 800927c:	616b      	str	r3, [r5, #20]
 800927e:	7823      	ldrb	r3, [r4, #0]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d100      	bne.n	8009286 <_svfiprintf_r+0x76>
 8009284:	e0ac      	b.n	80093e0 <_svfiprintf_r+0x1d0>
 8009286:	2201      	movs	r2, #1
 8009288:	2300      	movs	r3, #0
 800928a:	4252      	negs	r2, r2
 800928c:	606a      	str	r2, [r5, #4]
 800928e:	a902      	add	r1, sp, #8
 8009290:	3254      	adds	r2, #84	; 0x54
 8009292:	1852      	adds	r2, r2, r1
 8009294:	3401      	adds	r4, #1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	60eb      	str	r3, [r5, #12]
 800929a:	60ab      	str	r3, [r5, #8]
 800929c:	7013      	strb	r3, [r2, #0]
 800929e:	65ab      	str	r3, [r5, #88]	; 0x58
 80092a0:	4e58      	ldr	r6, [pc, #352]	; (8009404 <_svfiprintf_r+0x1f4>)
 80092a2:	2205      	movs	r2, #5
 80092a4:	7821      	ldrb	r1, [r4, #0]
 80092a6:	0030      	movs	r0, r6
 80092a8:	f000 fb52 	bl	8009950 <memchr>
 80092ac:	1c62      	adds	r2, r4, #1
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d120      	bne.n	80092f4 <_svfiprintf_r+0xe4>
 80092b2:	6829      	ldr	r1, [r5, #0]
 80092b4:	06cb      	lsls	r3, r1, #27
 80092b6:	d504      	bpl.n	80092c2 <_svfiprintf_r+0xb2>
 80092b8:	2353      	movs	r3, #83	; 0x53
 80092ba:	ae02      	add	r6, sp, #8
 80092bc:	3020      	adds	r0, #32
 80092be:	199b      	adds	r3, r3, r6
 80092c0:	7018      	strb	r0, [r3, #0]
 80092c2:	070b      	lsls	r3, r1, #28
 80092c4:	d504      	bpl.n	80092d0 <_svfiprintf_r+0xc0>
 80092c6:	2353      	movs	r3, #83	; 0x53
 80092c8:	202b      	movs	r0, #43	; 0x2b
 80092ca:	ae02      	add	r6, sp, #8
 80092cc:	199b      	adds	r3, r3, r6
 80092ce:	7018      	strb	r0, [r3, #0]
 80092d0:	7823      	ldrb	r3, [r4, #0]
 80092d2:	2b2a      	cmp	r3, #42	; 0x2a
 80092d4:	d016      	beq.n	8009304 <_svfiprintf_r+0xf4>
 80092d6:	2000      	movs	r0, #0
 80092d8:	210a      	movs	r1, #10
 80092da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092dc:	7822      	ldrb	r2, [r4, #0]
 80092de:	3a30      	subs	r2, #48	; 0x30
 80092e0:	2a09      	cmp	r2, #9
 80092e2:	d955      	bls.n	8009390 <_svfiprintf_r+0x180>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d015      	beq.n	8009314 <_svfiprintf_r+0x104>
 80092e8:	9309      	str	r3, [sp, #36]	; 0x24
 80092ea:	e013      	b.n	8009314 <_svfiprintf_r+0x104>
 80092ec:	2b25      	cmp	r3, #37	; 0x25
 80092ee:	d0b5      	beq.n	800925c <_svfiprintf_r+0x4c>
 80092f0:	3401      	adds	r4, #1
 80092f2:	e7b0      	b.n	8009256 <_svfiprintf_r+0x46>
 80092f4:	2301      	movs	r3, #1
 80092f6:	1b80      	subs	r0, r0, r6
 80092f8:	4083      	lsls	r3, r0
 80092fa:	6829      	ldr	r1, [r5, #0]
 80092fc:	0014      	movs	r4, r2
 80092fe:	430b      	orrs	r3, r1
 8009300:	602b      	str	r3, [r5, #0]
 8009302:	e7cd      	b.n	80092a0 <_svfiprintf_r+0x90>
 8009304:	9b05      	ldr	r3, [sp, #20]
 8009306:	1d18      	adds	r0, r3, #4
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	9005      	str	r0, [sp, #20]
 800930c:	2b00      	cmp	r3, #0
 800930e:	db39      	blt.n	8009384 <_svfiprintf_r+0x174>
 8009310:	9309      	str	r3, [sp, #36]	; 0x24
 8009312:	0014      	movs	r4, r2
 8009314:	7823      	ldrb	r3, [r4, #0]
 8009316:	2b2e      	cmp	r3, #46	; 0x2e
 8009318:	d10b      	bne.n	8009332 <_svfiprintf_r+0x122>
 800931a:	7863      	ldrb	r3, [r4, #1]
 800931c:	1c62      	adds	r2, r4, #1
 800931e:	2b2a      	cmp	r3, #42	; 0x2a
 8009320:	d13e      	bne.n	80093a0 <_svfiprintf_r+0x190>
 8009322:	9b05      	ldr	r3, [sp, #20]
 8009324:	3402      	adds	r4, #2
 8009326:	1d1a      	adds	r2, r3, #4
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	9205      	str	r2, [sp, #20]
 800932c:	2b00      	cmp	r3, #0
 800932e:	db34      	blt.n	800939a <_svfiprintf_r+0x18a>
 8009330:	9307      	str	r3, [sp, #28]
 8009332:	4e35      	ldr	r6, [pc, #212]	; (8009408 <_svfiprintf_r+0x1f8>)
 8009334:	7821      	ldrb	r1, [r4, #0]
 8009336:	2203      	movs	r2, #3
 8009338:	0030      	movs	r0, r6
 800933a:	f000 fb09 	bl	8009950 <memchr>
 800933e:	2800      	cmp	r0, #0
 8009340:	d006      	beq.n	8009350 <_svfiprintf_r+0x140>
 8009342:	2340      	movs	r3, #64	; 0x40
 8009344:	1b80      	subs	r0, r0, r6
 8009346:	4083      	lsls	r3, r0
 8009348:	682a      	ldr	r2, [r5, #0]
 800934a:	3401      	adds	r4, #1
 800934c:	4313      	orrs	r3, r2
 800934e:	602b      	str	r3, [r5, #0]
 8009350:	7821      	ldrb	r1, [r4, #0]
 8009352:	2206      	movs	r2, #6
 8009354:	482d      	ldr	r0, [pc, #180]	; (800940c <_svfiprintf_r+0x1fc>)
 8009356:	1c66      	adds	r6, r4, #1
 8009358:	7629      	strb	r1, [r5, #24]
 800935a:	f000 faf9 	bl	8009950 <memchr>
 800935e:	2800      	cmp	r0, #0
 8009360:	d046      	beq.n	80093f0 <_svfiprintf_r+0x1e0>
 8009362:	4b2b      	ldr	r3, [pc, #172]	; (8009410 <_svfiprintf_r+0x200>)
 8009364:	2b00      	cmp	r3, #0
 8009366:	d12f      	bne.n	80093c8 <_svfiprintf_r+0x1b8>
 8009368:	6829      	ldr	r1, [r5, #0]
 800936a:	9b05      	ldr	r3, [sp, #20]
 800936c:	2207      	movs	r2, #7
 800936e:	05c9      	lsls	r1, r1, #23
 8009370:	d528      	bpl.n	80093c4 <_svfiprintf_r+0x1b4>
 8009372:	189b      	adds	r3, r3, r2
 8009374:	4393      	bics	r3, r2
 8009376:	3308      	adds	r3, #8
 8009378:	9305      	str	r3, [sp, #20]
 800937a:	696b      	ldr	r3, [r5, #20]
 800937c:	9a03      	ldr	r2, [sp, #12]
 800937e:	189b      	adds	r3, r3, r2
 8009380:	616b      	str	r3, [r5, #20]
 8009382:	e767      	b.n	8009254 <_svfiprintf_r+0x44>
 8009384:	425b      	negs	r3, r3
 8009386:	60eb      	str	r3, [r5, #12]
 8009388:	2302      	movs	r3, #2
 800938a:	430b      	orrs	r3, r1
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	e7c0      	b.n	8009312 <_svfiprintf_r+0x102>
 8009390:	434b      	muls	r3, r1
 8009392:	3401      	adds	r4, #1
 8009394:	189b      	adds	r3, r3, r2
 8009396:	2001      	movs	r0, #1
 8009398:	e7a0      	b.n	80092dc <_svfiprintf_r+0xcc>
 800939a:	2301      	movs	r3, #1
 800939c:	425b      	negs	r3, r3
 800939e:	e7c7      	b.n	8009330 <_svfiprintf_r+0x120>
 80093a0:	2300      	movs	r3, #0
 80093a2:	0014      	movs	r4, r2
 80093a4:	200a      	movs	r0, #10
 80093a6:	001a      	movs	r2, r3
 80093a8:	606b      	str	r3, [r5, #4]
 80093aa:	7821      	ldrb	r1, [r4, #0]
 80093ac:	3930      	subs	r1, #48	; 0x30
 80093ae:	2909      	cmp	r1, #9
 80093b0:	d903      	bls.n	80093ba <_svfiprintf_r+0x1aa>
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d0bd      	beq.n	8009332 <_svfiprintf_r+0x122>
 80093b6:	9207      	str	r2, [sp, #28]
 80093b8:	e7bb      	b.n	8009332 <_svfiprintf_r+0x122>
 80093ba:	4342      	muls	r2, r0
 80093bc:	3401      	adds	r4, #1
 80093be:	1852      	adds	r2, r2, r1
 80093c0:	2301      	movs	r3, #1
 80093c2:	e7f2      	b.n	80093aa <_svfiprintf_r+0x19a>
 80093c4:	3307      	adds	r3, #7
 80093c6:	e7d5      	b.n	8009374 <_svfiprintf_r+0x164>
 80093c8:	ab05      	add	r3, sp, #20
 80093ca:	9300      	str	r3, [sp, #0]
 80093cc:	003a      	movs	r2, r7
 80093ce:	4b11      	ldr	r3, [pc, #68]	; (8009414 <_svfiprintf_r+0x204>)
 80093d0:	0029      	movs	r1, r5
 80093d2:	9802      	ldr	r0, [sp, #8]
 80093d4:	e000      	b.n	80093d8 <_svfiprintf_r+0x1c8>
 80093d6:	bf00      	nop
 80093d8:	9003      	str	r0, [sp, #12]
 80093da:	9b03      	ldr	r3, [sp, #12]
 80093dc:	3301      	adds	r3, #1
 80093de:	d1cc      	bne.n	800937a <_svfiprintf_r+0x16a>
 80093e0:	89bb      	ldrh	r3, [r7, #12]
 80093e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80093e4:	065b      	lsls	r3, r3, #25
 80093e6:	d400      	bmi.n	80093ea <_svfiprintf_r+0x1da>
 80093e8:	e729      	b.n	800923e <_svfiprintf_r+0x2e>
 80093ea:	2001      	movs	r0, #1
 80093ec:	4240      	negs	r0, r0
 80093ee:	e726      	b.n	800923e <_svfiprintf_r+0x2e>
 80093f0:	ab05      	add	r3, sp, #20
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	003a      	movs	r2, r7
 80093f6:	4b07      	ldr	r3, [pc, #28]	; (8009414 <_svfiprintf_r+0x204>)
 80093f8:	0029      	movs	r1, r5
 80093fa:	9802      	ldr	r0, [sp, #8]
 80093fc:	f000 f87a 	bl	80094f4 <_printf_i>
 8009400:	e7ea      	b.n	80093d8 <_svfiprintf_r+0x1c8>
 8009402:	46c0      	nop			; (mov r8, r8)
 8009404:	0800b6b0 	.word	0x0800b6b0
 8009408:	0800b6b6 	.word	0x0800b6b6
 800940c:	0800b6ba 	.word	0x0800b6ba
 8009410:	00000000 	.word	0x00000000
 8009414:	0800914d 	.word	0x0800914d

08009418 <_printf_common>:
 8009418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800941a:	0015      	movs	r5, r2
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	688a      	ldr	r2, [r1, #8]
 8009420:	690b      	ldr	r3, [r1, #16]
 8009422:	9000      	str	r0, [sp, #0]
 8009424:	000c      	movs	r4, r1
 8009426:	4293      	cmp	r3, r2
 8009428:	da00      	bge.n	800942c <_printf_common+0x14>
 800942a:	0013      	movs	r3, r2
 800942c:	0022      	movs	r2, r4
 800942e:	602b      	str	r3, [r5, #0]
 8009430:	3243      	adds	r2, #67	; 0x43
 8009432:	7812      	ldrb	r2, [r2, #0]
 8009434:	2a00      	cmp	r2, #0
 8009436:	d001      	beq.n	800943c <_printf_common+0x24>
 8009438:	3301      	adds	r3, #1
 800943a:	602b      	str	r3, [r5, #0]
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	069b      	lsls	r3, r3, #26
 8009440:	d502      	bpl.n	8009448 <_printf_common+0x30>
 8009442:	682b      	ldr	r3, [r5, #0]
 8009444:	3302      	adds	r3, #2
 8009446:	602b      	str	r3, [r5, #0]
 8009448:	2706      	movs	r7, #6
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	401f      	ands	r7, r3
 800944e:	d027      	beq.n	80094a0 <_printf_common+0x88>
 8009450:	0023      	movs	r3, r4
 8009452:	3343      	adds	r3, #67	; 0x43
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	1e5a      	subs	r2, r3, #1
 8009458:	4193      	sbcs	r3, r2
 800945a:	6822      	ldr	r2, [r4, #0]
 800945c:	0692      	lsls	r2, r2, #26
 800945e:	d430      	bmi.n	80094c2 <_printf_common+0xaa>
 8009460:	0022      	movs	r2, r4
 8009462:	9901      	ldr	r1, [sp, #4]
 8009464:	3243      	adds	r2, #67	; 0x43
 8009466:	9800      	ldr	r0, [sp, #0]
 8009468:	9e08      	ldr	r6, [sp, #32]
 800946a:	47b0      	blx	r6
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d025      	beq.n	80094bc <_printf_common+0xa4>
 8009470:	2306      	movs	r3, #6
 8009472:	6820      	ldr	r0, [r4, #0]
 8009474:	682a      	ldr	r2, [r5, #0]
 8009476:	68e1      	ldr	r1, [r4, #12]
 8009478:	4003      	ands	r3, r0
 800947a:	2500      	movs	r5, #0
 800947c:	2b04      	cmp	r3, #4
 800947e:	d103      	bne.n	8009488 <_printf_common+0x70>
 8009480:	1a8d      	subs	r5, r1, r2
 8009482:	43eb      	mvns	r3, r5
 8009484:	17db      	asrs	r3, r3, #31
 8009486:	401d      	ands	r5, r3
 8009488:	68a3      	ldr	r3, [r4, #8]
 800948a:	6922      	ldr	r2, [r4, #16]
 800948c:	4293      	cmp	r3, r2
 800948e:	dd01      	ble.n	8009494 <_printf_common+0x7c>
 8009490:	1a9b      	subs	r3, r3, r2
 8009492:	18ed      	adds	r5, r5, r3
 8009494:	2700      	movs	r7, #0
 8009496:	42bd      	cmp	r5, r7
 8009498:	d120      	bne.n	80094dc <_printf_common+0xc4>
 800949a:	2000      	movs	r0, #0
 800949c:	e010      	b.n	80094c0 <_printf_common+0xa8>
 800949e:	3701      	adds	r7, #1
 80094a0:	68e3      	ldr	r3, [r4, #12]
 80094a2:	682a      	ldr	r2, [r5, #0]
 80094a4:	1a9b      	subs	r3, r3, r2
 80094a6:	429f      	cmp	r7, r3
 80094a8:	dad2      	bge.n	8009450 <_printf_common+0x38>
 80094aa:	0022      	movs	r2, r4
 80094ac:	2301      	movs	r3, #1
 80094ae:	3219      	adds	r2, #25
 80094b0:	9901      	ldr	r1, [sp, #4]
 80094b2:	9800      	ldr	r0, [sp, #0]
 80094b4:	9e08      	ldr	r6, [sp, #32]
 80094b6:	47b0      	blx	r6
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	d1f0      	bne.n	800949e <_printf_common+0x86>
 80094bc:	2001      	movs	r0, #1
 80094be:	4240      	negs	r0, r0
 80094c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80094c2:	2030      	movs	r0, #48	; 0x30
 80094c4:	18e1      	adds	r1, r4, r3
 80094c6:	3143      	adds	r1, #67	; 0x43
 80094c8:	7008      	strb	r0, [r1, #0]
 80094ca:	0021      	movs	r1, r4
 80094cc:	1c5a      	adds	r2, r3, #1
 80094ce:	3145      	adds	r1, #69	; 0x45
 80094d0:	7809      	ldrb	r1, [r1, #0]
 80094d2:	18a2      	adds	r2, r4, r2
 80094d4:	3243      	adds	r2, #67	; 0x43
 80094d6:	3302      	adds	r3, #2
 80094d8:	7011      	strb	r1, [r2, #0]
 80094da:	e7c1      	b.n	8009460 <_printf_common+0x48>
 80094dc:	0022      	movs	r2, r4
 80094de:	2301      	movs	r3, #1
 80094e0:	321a      	adds	r2, #26
 80094e2:	9901      	ldr	r1, [sp, #4]
 80094e4:	9800      	ldr	r0, [sp, #0]
 80094e6:	9e08      	ldr	r6, [sp, #32]
 80094e8:	47b0      	blx	r6
 80094ea:	1c43      	adds	r3, r0, #1
 80094ec:	d0e6      	beq.n	80094bc <_printf_common+0xa4>
 80094ee:	3701      	adds	r7, #1
 80094f0:	e7d1      	b.n	8009496 <_printf_common+0x7e>
	...

080094f4 <_printf_i>:
 80094f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094f6:	b08b      	sub	sp, #44	; 0x2c
 80094f8:	9206      	str	r2, [sp, #24]
 80094fa:	000a      	movs	r2, r1
 80094fc:	3243      	adds	r2, #67	; 0x43
 80094fe:	9307      	str	r3, [sp, #28]
 8009500:	9005      	str	r0, [sp, #20]
 8009502:	9204      	str	r2, [sp, #16]
 8009504:	7e0a      	ldrb	r2, [r1, #24]
 8009506:	000c      	movs	r4, r1
 8009508:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800950a:	2a6e      	cmp	r2, #110	; 0x6e
 800950c:	d100      	bne.n	8009510 <_printf_i+0x1c>
 800950e:	e08f      	b.n	8009630 <_printf_i+0x13c>
 8009510:	d817      	bhi.n	8009542 <_printf_i+0x4e>
 8009512:	2a63      	cmp	r2, #99	; 0x63
 8009514:	d02c      	beq.n	8009570 <_printf_i+0x7c>
 8009516:	d808      	bhi.n	800952a <_printf_i+0x36>
 8009518:	2a00      	cmp	r2, #0
 800951a:	d100      	bne.n	800951e <_printf_i+0x2a>
 800951c:	e099      	b.n	8009652 <_printf_i+0x15e>
 800951e:	2a58      	cmp	r2, #88	; 0x58
 8009520:	d054      	beq.n	80095cc <_printf_i+0xd8>
 8009522:	0026      	movs	r6, r4
 8009524:	3642      	adds	r6, #66	; 0x42
 8009526:	7032      	strb	r2, [r6, #0]
 8009528:	e029      	b.n	800957e <_printf_i+0x8a>
 800952a:	2a64      	cmp	r2, #100	; 0x64
 800952c:	d001      	beq.n	8009532 <_printf_i+0x3e>
 800952e:	2a69      	cmp	r2, #105	; 0x69
 8009530:	d1f7      	bne.n	8009522 <_printf_i+0x2e>
 8009532:	6821      	ldr	r1, [r4, #0]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	0608      	lsls	r0, r1, #24
 8009538:	d523      	bpl.n	8009582 <_printf_i+0x8e>
 800953a:	1d11      	adds	r1, r2, #4
 800953c:	6019      	str	r1, [r3, #0]
 800953e:	6815      	ldr	r5, [r2, #0]
 8009540:	e025      	b.n	800958e <_printf_i+0x9a>
 8009542:	2a73      	cmp	r2, #115	; 0x73
 8009544:	d100      	bne.n	8009548 <_printf_i+0x54>
 8009546:	e088      	b.n	800965a <_printf_i+0x166>
 8009548:	d808      	bhi.n	800955c <_printf_i+0x68>
 800954a:	2a6f      	cmp	r2, #111	; 0x6f
 800954c:	d029      	beq.n	80095a2 <_printf_i+0xae>
 800954e:	2a70      	cmp	r2, #112	; 0x70
 8009550:	d1e7      	bne.n	8009522 <_printf_i+0x2e>
 8009552:	2220      	movs	r2, #32
 8009554:	6809      	ldr	r1, [r1, #0]
 8009556:	430a      	orrs	r2, r1
 8009558:	6022      	str	r2, [r4, #0]
 800955a:	e003      	b.n	8009564 <_printf_i+0x70>
 800955c:	2a75      	cmp	r2, #117	; 0x75
 800955e:	d020      	beq.n	80095a2 <_printf_i+0xae>
 8009560:	2a78      	cmp	r2, #120	; 0x78
 8009562:	d1de      	bne.n	8009522 <_printf_i+0x2e>
 8009564:	0022      	movs	r2, r4
 8009566:	2178      	movs	r1, #120	; 0x78
 8009568:	3245      	adds	r2, #69	; 0x45
 800956a:	7011      	strb	r1, [r2, #0]
 800956c:	4a6c      	ldr	r2, [pc, #432]	; (8009720 <_printf_i+0x22c>)
 800956e:	e030      	b.n	80095d2 <_printf_i+0xde>
 8009570:	000e      	movs	r6, r1
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	3642      	adds	r6, #66	; 0x42
 8009576:	1d11      	adds	r1, r2, #4
 8009578:	6019      	str	r1, [r3, #0]
 800957a:	6813      	ldr	r3, [r2, #0]
 800957c:	7033      	strb	r3, [r6, #0]
 800957e:	2301      	movs	r3, #1
 8009580:	e079      	b.n	8009676 <_printf_i+0x182>
 8009582:	0649      	lsls	r1, r1, #25
 8009584:	d5d9      	bpl.n	800953a <_printf_i+0x46>
 8009586:	1d11      	adds	r1, r2, #4
 8009588:	6019      	str	r1, [r3, #0]
 800958a:	2300      	movs	r3, #0
 800958c:	5ed5      	ldrsh	r5, [r2, r3]
 800958e:	2d00      	cmp	r5, #0
 8009590:	da03      	bge.n	800959a <_printf_i+0xa6>
 8009592:	232d      	movs	r3, #45	; 0x2d
 8009594:	9a04      	ldr	r2, [sp, #16]
 8009596:	426d      	negs	r5, r5
 8009598:	7013      	strb	r3, [r2, #0]
 800959a:	4b62      	ldr	r3, [pc, #392]	; (8009724 <_printf_i+0x230>)
 800959c:	270a      	movs	r7, #10
 800959e:	9303      	str	r3, [sp, #12]
 80095a0:	e02f      	b.n	8009602 <_printf_i+0x10e>
 80095a2:	6820      	ldr	r0, [r4, #0]
 80095a4:	6819      	ldr	r1, [r3, #0]
 80095a6:	0605      	lsls	r5, r0, #24
 80095a8:	d503      	bpl.n	80095b2 <_printf_i+0xbe>
 80095aa:	1d08      	adds	r0, r1, #4
 80095ac:	6018      	str	r0, [r3, #0]
 80095ae:	680d      	ldr	r5, [r1, #0]
 80095b0:	e005      	b.n	80095be <_printf_i+0xca>
 80095b2:	0640      	lsls	r0, r0, #25
 80095b4:	d5f9      	bpl.n	80095aa <_printf_i+0xb6>
 80095b6:	680d      	ldr	r5, [r1, #0]
 80095b8:	1d08      	adds	r0, r1, #4
 80095ba:	6018      	str	r0, [r3, #0]
 80095bc:	b2ad      	uxth	r5, r5
 80095be:	4b59      	ldr	r3, [pc, #356]	; (8009724 <_printf_i+0x230>)
 80095c0:	2708      	movs	r7, #8
 80095c2:	9303      	str	r3, [sp, #12]
 80095c4:	2a6f      	cmp	r2, #111	; 0x6f
 80095c6:	d018      	beq.n	80095fa <_printf_i+0x106>
 80095c8:	270a      	movs	r7, #10
 80095ca:	e016      	b.n	80095fa <_printf_i+0x106>
 80095cc:	3145      	adds	r1, #69	; 0x45
 80095ce:	700a      	strb	r2, [r1, #0]
 80095d0:	4a54      	ldr	r2, [pc, #336]	; (8009724 <_printf_i+0x230>)
 80095d2:	9203      	str	r2, [sp, #12]
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	6821      	ldr	r1, [r4, #0]
 80095d8:	1d10      	adds	r0, r2, #4
 80095da:	6018      	str	r0, [r3, #0]
 80095dc:	6815      	ldr	r5, [r2, #0]
 80095de:	0608      	lsls	r0, r1, #24
 80095e0:	d522      	bpl.n	8009628 <_printf_i+0x134>
 80095e2:	07cb      	lsls	r3, r1, #31
 80095e4:	d502      	bpl.n	80095ec <_printf_i+0xf8>
 80095e6:	2320      	movs	r3, #32
 80095e8:	4319      	orrs	r1, r3
 80095ea:	6021      	str	r1, [r4, #0]
 80095ec:	2710      	movs	r7, #16
 80095ee:	2d00      	cmp	r5, #0
 80095f0:	d103      	bne.n	80095fa <_printf_i+0x106>
 80095f2:	2320      	movs	r3, #32
 80095f4:	6822      	ldr	r2, [r4, #0]
 80095f6:	439a      	bics	r2, r3
 80095f8:	6022      	str	r2, [r4, #0]
 80095fa:	0023      	movs	r3, r4
 80095fc:	2200      	movs	r2, #0
 80095fe:	3343      	adds	r3, #67	; 0x43
 8009600:	701a      	strb	r2, [r3, #0]
 8009602:	6863      	ldr	r3, [r4, #4]
 8009604:	60a3      	str	r3, [r4, #8]
 8009606:	2b00      	cmp	r3, #0
 8009608:	db5c      	blt.n	80096c4 <_printf_i+0x1d0>
 800960a:	2204      	movs	r2, #4
 800960c:	6821      	ldr	r1, [r4, #0]
 800960e:	4391      	bics	r1, r2
 8009610:	6021      	str	r1, [r4, #0]
 8009612:	2d00      	cmp	r5, #0
 8009614:	d158      	bne.n	80096c8 <_printf_i+0x1d4>
 8009616:	9e04      	ldr	r6, [sp, #16]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d064      	beq.n	80096e6 <_printf_i+0x1f2>
 800961c:	0026      	movs	r6, r4
 800961e:	9b03      	ldr	r3, [sp, #12]
 8009620:	3642      	adds	r6, #66	; 0x42
 8009622:	781b      	ldrb	r3, [r3, #0]
 8009624:	7033      	strb	r3, [r6, #0]
 8009626:	e05e      	b.n	80096e6 <_printf_i+0x1f2>
 8009628:	0648      	lsls	r0, r1, #25
 800962a:	d5da      	bpl.n	80095e2 <_printf_i+0xee>
 800962c:	b2ad      	uxth	r5, r5
 800962e:	e7d8      	b.n	80095e2 <_printf_i+0xee>
 8009630:	6809      	ldr	r1, [r1, #0]
 8009632:	681a      	ldr	r2, [r3, #0]
 8009634:	0608      	lsls	r0, r1, #24
 8009636:	d505      	bpl.n	8009644 <_printf_i+0x150>
 8009638:	1d11      	adds	r1, r2, #4
 800963a:	6019      	str	r1, [r3, #0]
 800963c:	6813      	ldr	r3, [r2, #0]
 800963e:	6962      	ldr	r2, [r4, #20]
 8009640:	601a      	str	r2, [r3, #0]
 8009642:	e006      	b.n	8009652 <_printf_i+0x15e>
 8009644:	0649      	lsls	r1, r1, #25
 8009646:	d5f7      	bpl.n	8009638 <_printf_i+0x144>
 8009648:	1d11      	adds	r1, r2, #4
 800964a:	6019      	str	r1, [r3, #0]
 800964c:	6813      	ldr	r3, [r2, #0]
 800964e:	8aa2      	ldrh	r2, [r4, #20]
 8009650:	801a      	strh	r2, [r3, #0]
 8009652:	2300      	movs	r3, #0
 8009654:	9e04      	ldr	r6, [sp, #16]
 8009656:	6123      	str	r3, [r4, #16]
 8009658:	e054      	b.n	8009704 <_printf_i+0x210>
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	1d11      	adds	r1, r2, #4
 800965e:	6019      	str	r1, [r3, #0]
 8009660:	6816      	ldr	r6, [r2, #0]
 8009662:	2100      	movs	r1, #0
 8009664:	6862      	ldr	r2, [r4, #4]
 8009666:	0030      	movs	r0, r6
 8009668:	f000 f972 	bl	8009950 <memchr>
 800966c:	2800      	cmp	r0, #0
 800966e:	d001      	beq.n	8009674 <_printf_i+0x180>
 8009670:	1b80      	subs	r0, r0, r6
 8009672:	6060      	str	r0, [r4, #4]
 8009674:	6863      	ldr	r3, [r4, #4]
 8009676:	6123      	str	r3, [r4, #16]
 8009678:	2300      	movs	r3, #0
 800967a:	9a04      	ldr	r2, [sp, #16]
 800967c:	7013      	strb	r3, [r2, #0]
 800967e:	e041      	b.n	8009704 <_printf_i+0x210>
 8009680:	6923      	ldr	r3, [r4, #16]
 8009682:	0032      	movs	r2, r6
 8009684:	9906      	ldr	r1, [sp, #24]
 8009686:	9805      	ldr	r0, [sp, #20]
 8009688:	9d07      	ldr	r5, [sp, #28]
 800968a:	47a8      	blx	r5
 800968c:	1c43      	adds	r3, r0, #1
 800968e:	d043      	beq.n	8009718 <_printf_i+0x224>
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	2500      	movs	r5, #0
 8009694:	079b      	lsls	r3, r3, #30
 8009696:	d40f      	bmi.n	80096b8 <_printf_i+0x1c4>
 8009698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800969a:	68e0      	ldr	r0, [r4, #12]
 800969c:	4298      	cmp	r0, r3
 800969e:	da3d      	bge.n	800971c <_printf_i+0x228>
 80096a0:	0018      	movs	r0, r3
 80096a2:	e03b      	b.n	800971c <_printf_i+0x228>
 80096a4:	0022      	movs	r2, r4
 80096a6:	2301      	movs	r3, #1
 80096a8:	3219      	adds	r2, #25
 80096aa:	9906      	ldr	r1, [sp, #24]
 80096ac:	9805      	ldr	r0, [sp, #20]
 80096ae:	9e07      	ldr	r6, [sp, #28]
 80096b0:	47b0      	blx	r6
 80096b2:	1c43      	adds	r3, r0, #1
 80096b4:	d030      	beq.n	8009718 <_printf_i+0x224>
 80096b6:	3501      	adds	r5, #1
 80096b8:	68e3      	ldr	r3, [r4, #12]
 80096ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096bc:	1a9b      	subs	r3, r3, r2
 80096be:	429d      	cmp	r5, r3
 80096c0:	dbf0      	blt.n	80096a4 <_printf_i+0x1b0>
 80096c2:	e7e9      	b.n	8009698 <_printf_i+0x1a4>
 80096c4:	2d00      	cmp	r5, #0
 80096c6:	d0a9      	beq.n	800961c <_printf_i+0x128>
 80096c8:	9e04      	ldr	r6, [sp, #16]
 80096ca:	0028      	movs	r0, r5
 80096cc:	0039      	movs	r1, r7
 80096ce:	f7f6 fdc7 	bl	8000260 <__aeabi_uidivmod>
 80096d2:	9b03      	ldr	r3, [sp, #12]
 80096d4:	3e01      	subs	r6, #1
 80096d6:	5c5b      	ldrb	r3, [r3, r1]
 80096d8:	0028      	movs	r0, r5
 80096da:	7033      	strb	r3, [r6, #0]
 80096dc:	0039      	movs	r1, r7
 80096de:	f7f6 fd39 	bl	8000154 <__udivsi3>
 80096e2:	1e05      	subs	r5, r0, #0
 80096e4:	d1f1      	bne.n	80096ca <_printf_i+0x1d6>
 80096e6:	2f08      	cmp	r7, #8
 80096e8:	d109      	bne.n	80096fe <_printf_i+0x20a>
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	07db      	lsls	r3, r3, #31
 80096ee:	d506      	bpl.n	80096fe <_printf_i+0x20a>
 80096f0:	6863      	ldr	r3, [r4, #4]
 80096f2:	6922      	ldr	r2, [r4, #16]
 80096f4:	4293      	cmp	r3, r2
 80096f6:	dc02      	bgt.n	80096fe <_printf_i+0x20a>
 80096f8:	2330      	movs	r3, #48	; 0x30
 80096fa:	3e01      	subs	r6, #1
 80096fc:	7033      	strb	r3, [r6, #0]
 80096fe:	9b04      	ldr	r3, [sp, #16]
 8009700:	1b9b      	subs	r3, r3, r6
 8009702:	6123      	str	r3, [r4, #16]
 8009704:	9b07      	ldr	r3, [sp, #28]
 8009706:	aa09      	add	r2, sp, #36	; 0x24
 8009708:	9300      	str	r3, [sp, #0]
 800970a:	0021      	movs	r1, r4
 800970c:	9b06      	ldr	r3, [sp, #24]
 800970e:	9805      	ldr	r0, [sp, #20]
 8009710:	f7ff fe82 	bl	8009418 <_printf_common>
 8009714:	1c43      	adds	r3, r0, #1
 8009716:	d1b3      	bne.n	8009680 <_printf_i+0x18c>
 8009718:	2001      	movs	r0, #1
 800971a:	4240      	negs	r0, r0
 800971c:	b00b      	add	sp, #44	; 0x2c
 800971e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009720:	0800b6d2 	.word	0x0800b6d2
 8009724:	0800b6c1 	.word	0x0800b6c1

08009728 <siscanf>:
 8009728:	b40e      	push	{r1, r2, r3}
 800972a:	2381      	movs	r3, #129	; 0x81
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	b09d      	sub	sp, #116	; 0x74
 8009730:	ac02      	add	r4, sp, #8
 8009732:	ad21      	add	r5, sp, #132	; 0x84
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	cd40      	ldmia	r5!, {r6}
 8009738:	81a3      	strh	r3, [r4, #12]
 800973a:	9002      	str	r0, [sp, #8]
 800973c:	9006      	str	r0, [sp, #24]
 800973e:	f7f6 fce3 	bl	8000108 <strlen>
 8009742:	4b0b      	ldr	r3, [pc, #44]	; (8009770 <siscanf+0x48>)
 8009744:	6060      	str	r0, [r4, #4]
 8009746:	6263      	str	r3, [r4, #36]	; 0x24
 8009748:	2300      	movs	r3, #0
 800974a:	6160      	str	r0, [r4, #20]
 800974c:	4809      	ldr	r0, [pc, #36]	; (8009774 <siscanf+0x4c>)
 800974e:	6363      	str	r3, [r4, #52]	; 0x34
 8009750:	64a3      	str	r3, [r4, #72]	; 0x48
 8009752:	3b01      	subs	r3, #1
 8009754:	81e3      	strh	r3, [r4, #14]
 8009756:	0032      	movs	r2, r6
 8009758:	002b      	movs	r3, r5
 800975a:	0021      	movs	r1, r4
 800975c:	6800      	ldr	r0, [r0, #0]
 800975e:	9501      	str	r5, [sp, #4]
 8009760:	f000 f994 	bl	8009a8c <__ssvfiscanf_r>
 8009764:	b01d      	add	sp, #116	; 0x74
 8009766:	bc70      	pop	{r4, r5, r6}
 8009768:	bc08      	pop	{r3}
 800976a:	b003      	add	sp, #12
 800976c:	4718      	bx	r3
 800976e:	46c0      	nop			; (mov r8, r8)
 8009770:	08009779 	.word	0x08009779
 8009774:	20000070 	.word	0x20000070

08009778 <__seofread>:
 8009778:	2000      	movs	r0, #0
 800977a:	4770      	bx	lr

0800977c <strcpy>:
 800977c:	1c03      	adds	r3, r0, #0
 800977e:	780a      	ldrb	r2, [r1, #0]
 8009780:	3101      	adds	r1, #1
 8009782:	701a      	strb	r2, [r3, #0]
 8009784:	3301      	adds	r3, #1
 8009786:	2a00      	cmp	r2, #0
 8009788:	d1f9      	bne.n	800977e <strcpy+0x2>
 800978a:	4770      	bx	lr

0800978c <strncmp>:
 800978c:	2300      	movs	r3, #0
 800978e:	b530      	push	{r4, r5, lr}
 8009790:	429a      	cmp	r2, r3
 8009792:	d00a      	beq.n	80097aa <strncmp+0x1e>
 8009794:	3a01      	subs	r2, #1
 8009796:	5cc4      	ldrb	r4, [r0, r3]
 8009798:	5ccd      	ldrb	r5, [r1, r3]
 800979a:	42ac      	cmp	r4, r5
 800979c:	d104      	bne.n	80097a8 <strncmp+0x1c>
 800979e:	429a      	cmp	r2, r3
 80097a0:	d002      	beq.n	80097a8 <strncmp+0x1c>
 80097a2:	3301      	adds	r3, #1
 80097a4:	2c00      	cmp	r4, #0
 80097a6:	d1f6      	bne.n	8009796 <strncmp+0xa>
 80097a8:	1b63      	subs	r3, r4, r5
 80097aa:	0018      	movs	r0, r3
 80097ac:	bd30      	pop	{r4, r5, pc}

080097ae <_strtoul_l.isra.0>:
 80097ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097b0:	001f      	movs	r7, r3
 80097b2:	000e      	movs	r6, r1
 80097b4:	b087      	sub	sp, #28
 80097b6:	9005      	str	r0, [sp, #20]
 80097b8:	9103      	str	r1, [sp, #12]
 80097ba:	9201      	str	r2, [sp, #4]
 80097bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80097be:	7834      	ldrb	r4, [r6, #0]
 80097c0:	f000 f8a2 	bl	8009908 <__locale_ctype_ptr_l>
 80097c4:	2208      	movs	r2, #8
 80097c6:	1900      	adds	r0, r0, r4
 80097c8:	7843      	ldrb	r3, [r0, #1]
 80097ca:	1c75      	adds	r5, r6, #1
 80097cc:	4013      	ands	r3, r2
 80097ce:	d10c      	bne.n	80097ea <_strtoul_l.isra.0+0x3c>
 80097d0:	2c2d      	cmp	r4, #45	; 0x2d
 80097d2:	d10c      	bne.n	80097ee <_strtoul_l.isra.0+0x40>
 80097d4:	3301      	adds	r3, #1
 80097d6:	782c      	ldrb	r4, [r5, #0]
 80097d8:	9302      	str	r3, [sp, #8]
 80097da:	1cb5      	adds	r5, r6, #2
 80097dc:	2f00      	cmp	r7, #0
 80097de:	d00c      	beq.n	80097fa <_strtoul_l.isra.0+0x4c>
 80097e0:	2f10      	cmp	r7, #16
 80097e2:	d114      	bne.n	800980e <_strtoul_l.isra.0+0x60>
 80097e4:	2c30      	cmp	r4, #48	; 0x30
 80097e6:	d00a      	beq.n	80097fe <_strtoul_l.isra.0+0x50>
 80097e8:	e011      	b.n	800980e <_strtoul_l.isra.0+0x60>
 80097ea:	002e      	movs	r6, r5
 80097ec:	e7e6      	b.n	80097bc <_strtoul_l.isra.0+0xe>
 80097ee:	9302      	str	r3, [sp, #8]
 80097f0:	2c2b      	cmp	r4, #43	; 0x2b
 80097f2:	d1f3      	bne.n	80097dc <_strtoul_l.isra.0+0x2e>
 80097f4:	782c      	ldrb	r4, [r5, #0]
 80097f6:	1cb5      	adds	r5, r6, #2
 80097f8:	e7f0      	b.n	80097dc <_strtoul_l.isra.0+0x2e>
 80097fa:	2c30      	cmp	r4, #48	; 0x30
 80097fc:	d12f      	bne.n	800985e <_strtoul_l.isra.0+0xb0>
 80097fe:	2220      	movs	r2, #32
 8009800:	782b      	ldrb	r3, [r5, #0]
 8009802:	4393      	bics	r3, r2
 8009804:	2b58      	cmp	r3, #88	; 0x58
 8009806:	d154      	bne.n	80098b2 <_strtoul_l.isra.0+0x104>
 8009808:	2710      	movs	r7, #16
 800980a:	786c      	ldrb	r4, [r5, #1]
 800980c:	3502      	adds	r5, #2
 800980e:	2001      	movs	r0, #1
 8009810:	0039      	movs	r1, r7
 8009812:	4240      	negs	r0, r0
 8009814:	f7f6 fc9e 	bl	8000154 <__udivsi3>
 8009818:	0006      	movs	r6, r0
 800981a:	2001      	movs	r0, #1
 800981c:	0039      	movs	r1, r7
 800981e:	4240      	negs	r0, r0
 8009820:	f7f6 fd1e 	bl	8000260 <__aeabi_uidivmod>
 8009824:	2300      	movs	r3, #0
 8009826:	9104      	str	r1, [sp, #16]
 8009828:	2101      	movs	r1, #1
 800982a:	2201      	movs	r2, #1
 800982c:	0018      	movs	r0, r3
 800982e:	468c      	mov	ip, r1
 8009830:	4252      	negs	r2, r2
 8009832:	0021      	movs	r1, r4
 8009834:	3930      	subs	r1, #48	; 0x30
 8009836:	2909      	cmp	r1, #9
 8009838:	d813      	bhi.n	8009862 <_strtoul_l.isra.0+0xb4>
 800983a:	000c      	movs	r4, r1
 800983c:	42a7      	cmp	r7, r4
 800983e:	dd1e      	ble.n	800987e <_strtoul_l.isra.0+0xd0>
 8009840:	2b00      	cmp	r3, #0
 8009842:	db1a      	blt.n	800987a <_strtoul_l.isra.0+0xcc>
 8009844:	0013      	movs	r3, r2
 8009846:	4286      	cmp	r6, r0
 8009848:	d306      	bcc.n	8009858 <_strtoul_l.isra.0+0xaa>
 800984a:	d102      	bne.n	8009852 <_strtoul_l.isra.0+0xa4>
 800984c:	9904      	ldr	r1, [sp, #16]
 800984e:	42a1      	cmp	r1, r4
 8009850:	db02      	blt.n	8009858 <_strtoul_l.isra.0+0xaa>
 8009852:	4663      	mov	r3, ip
 8009854:	4378      	muls	r0, r7
 8009856:	1820      	adds	r0, r4, r0
 8009858:	782c      	ldrb	r4, [r5, #0]
 800985a:	3501      	adds	r5, #1
 800985c:	e7e9      	b.n	8009832 <_strtoul_l.isra.0+0x84>
 800985e:	270a      	movs	r7, #10
 8009860:	e7d5      	b.n	800980e <_strtoul_l.isra.0+0x60>
 8009862:	0021      	movs	r1, r4
 8009864:	3941      	subs	r1, #65	; 0x41
 8009866:	2919      	cmp	r1, #25
 8009868:	d801      	bhi.n	800986e <_strtoul_l.isra.0+0xc0>
 800986a:	3c37      	subs	r4, #55	; 0x37
 800986c:	e7e6      	b.n	800983c <_strtoul_l.isra.0+0x8e>
 800986e:	0021      	movs	r1, r4
 8009870:	3961      	subs	r1, #97	; 0x61
 8009872:	2919      	cmp	r1, #25
 8009874:	d803      	bhi.n	800987e <_strtoul_l.isra.0+0xd0>
 8009876:	3c57      	subs	r4, #87	; 0x57
 8009878:	e7e0      	b.n	800983c <_strtoul_l.isra.0+0x8e>
 800987a:	0013      	movs	r3, r2
 800987c:	e7ec      	b.n	8009858 <_strtoul_l.isra.0+0xaa>
 800987e:	2b00      	cmp	r3, #0
 8009880:	da09      	bge.n	8009896 <_strtoul_l.isra.0+0xe8>
 8009882:	2322      	movs	r3, #34	; 0x22
 8009884:	2001      	movs	r0, #1
 8009886:	9a05      	ldr	r2, [sp, #20]
 8009888:	4240      	negs	r0, r0
 800988a:	6013      	str	r3, [r2, #0]
 800988c:	9b01      	ldr	r3, [sp, #4]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10b      	bne.n	80098aa <_strtoul_l.isra.0+0xfc>
 8009892:	b007      	add	sp, #28
 8009894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009896:	9a02      	ldr	r2, [sp, #8]
 8009898:	2a00      	cmp	r2, #0
 800989a:	d000      	beq.n	800989e <_strtoul_l.isra.0+0xf0>
 800989c:	4240      	negs	r0, r0
 800989e:	9a01      	ldr	r2, [sp, #4]
 80098a0:	2a00      	cmp	r2, #0
 80098a2:	d0f6      	beq.n	8009892 <_strtoul_l.isra.0+0xe4>
 80098a4:	9a03      	ldr	r2, [sp, #12]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d000      	beq.n	80098ac <_strtoul_l.isra.0+0xfe>
 80098aa:	1e6a      	subs	r2, r5, #1
 80098ac:	9b01      	ldr	r3, [sp, #4]
 80098ae:	601a      	str	r2, [r3, #0]
 80098b0:	e7ef      	b.n	8009892 <_strtoul_l.isra.0+0xe4>
 80098b2:	2430      	movs	r4, #48	; 0x30
 80098b4:	2f00      	cmp	r7, #0
 80098b6:	d1aa      	bne.n	800980e <_strtoul_l.isra.0+0x60>
 80098b8:	3708      	adds	r7, #8
 80098ba:	e7a8      	b.n	800980e <_strtoul_l.isra.0+0x60>

080098bc <_strtoul_r>:
 80098bc:	b513      	push	{r0, r1, r4, lr}
 80098be:	4c05      	ldr	r4, [pc, #20]	; (80098d4 <_strtoul_r+0x18>)
 80098c0:	6824      	ldr	r4, [r4, #0]
 80098c2:	6a24      	ldr	r4, [r4, #32]
 80098c4:	2c00      	cmp	r4, #0
 80098c6:	d100      	bne.n	80098ca <_strtoul_r+0xe>
 80098c8:	4c03      	ldr	r4, [pc, #12]	; (80098d8 <_strtoul_r+0x1c>)
 80098ca:	9400      	str	r4, [sp, #0]
 80098cc:	f7ff ff6f 	bl	80097ae <_strtoul_l.isra.0>
 80098d0:	bd16      	pop	{r1, r2, r4, pc}
 80098d2:	46c0      	nop			; (mov r8, r8)
 80098d4:	20000070 	.word	0x20000070
 80098d8:	2000011c 	.word	0x2000011c

080098dc <strtoul>:
 80098dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098de:	0013      	movs	r3, r2
 80098e0:	4a06      	ldr	r2, [pc, #24]	; (80098fc <strtoul+0x20>)
 80098e2:	0005      	movs	r5, r0
 80098e4:	6810      	ldr	r0, [r2, #0]
 80098e6:	6a04      	ldr	r4, [r0, #32]
 80098e8:	2c00      	cmp	r4, #0
 80098ea:	d100      	bne.n	80098ee <strtoul+0x12>
 80098ec:	4c04      	ldr	r4, [pc, #16]	; (8009900 <strtoul+0x24>)
 80098ee:	000a      	movs	r2, r1
 80098f0:	9400      	str	r4, [sp, #0]
 80098f2:	0029      	movs	r1, r5
 80098f4:	f7ff ff5b 	bl	80097ae <_strtoul_l.isra.0>
 80098f8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80098fa:	46c0      	nop			; (mov r8, r8)
 80098fc:	20000070 	.word	0x20000070
 8009900:	2000011c 	.word	0x2000011c

08009904 <__env_lock>:
 8009904:	4770      	bx	lr

08009906 <__env_unlock>:
 8009906:	4770      	bx	lr

08009908 <__locale_ctype_ptr_l>:
 8009908:	30ec      	adds	r0, #236	; 0xec
 800990a:	6800      	ldr	r0, [r0, #0]
 800990c:	4770      	bx	lr
	...

08009910 <__locale_ctype_ptr>:
 8009910:	4b04      	ldr	r3, [pc, #16]	; (8009924 <__locale_ctype_ptr+0x14>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d100      	bne.n	800991c <__locale_ctype_ptr+0xc>
 800991a:	4b03      	ldr	r3, [pc, #12]	; (8009928 <__locale_ctype_ptr+0x18>)
 800991c:	33ec      	adds	r3, #236	; 0xec
 800991e:	6818      	ldr	r0, [r3, #0]
 8009920:	4770      	bx	lr
 8009922:	46c0      	nop			; (mov r8, r8)
 8009924:	20000070 	.word	0x20000070
 8009928:	2000011c 	.word	0x2000011c

0800992c <__ascii_mbtowc>:
 800992c:	b082      	sub	sp, #8
 800992e:	2900      	cmp	r1, #0
 8009930:	d100      	bne.n	8009934 <__ascii_mbtowc+0x8>
 8009932:	a901      	add	r1, sp, #4
 8009934:	1e10      	subs	r0, r2, #0
 8009936:	d006      	beq.n	8009946 <__ascii_mbtowc+0x1a>
 8009938:	2b00      	cmp	r3, #0
 800993a:	d006      	beq.n	800994a <__ascii_mbtowc+0x1e>
 800993c:	7813      	ldrb	r3, [r2, #0]
 800993e:	600b      	str	r3, [r1, #0]
 8009940:	7810      	ldrb	r0, [r2, #0]
 8009942:	1e43      	subs	r3, r0, #1
 8009944:	4198      	sbcs	r0, r3
 8009946:	b002      	add	sp, #8
 8009948:	4770      	bx	lr
 800994a:	2002      	movs	r0, #2
 800994c:	4240      	negs	r0, r0
 800994e:	e7fa      	b.n	8009946 <__ascii_mbtowc+0x1a>

08009950 <memchr>:
 8009950:	b2c9      	uxtb	r1, r1
 8009952:	1882      	adds	r2, r0, r2
 8009954:	4290      	cmp	r0, r2
 8009956:	d101      	bne.n	800995c <memchr+0xc>
 8009958:	2000      	movs	r0, #0
 800995a:	4770      	bx	lr
 800995c:	7803      	ldrb	r3, [r0, #0]
 800995e:	428b      	cmp	r3, r1
 8009960:	d0fb      	beq.n	800995a <memchr+0xa>
 8009962:	3001      	adds	r0, #1
 8009964:	e7f6      	b.n	8009954 <memchr+0x4>

08009966 <memmove>:
 8009966:	b510      	push	{r4, lr}
 8009968:	4288      	cmp	r0, r1
 800996a:	d902      	bls.n	8009972 <memmove+0xc>
 800996c:	188b      	adds	r3, r1, r2
 800996e:	4298      	cmp	r0, r3
 8009970:	d308      	bcc.n	8009984 <memmove+0x1e>
 8009972:	2300      	movs	r3, #0
 8009974:	429a      	cmp	r2, r3
 8009976:	d007      	beq.n	8009988 <memmove+0x22>
 8009978:	5ccc      	ldrb	r4, [r1, r3]
 800997a:	54c4      	strb	r4, [r0, r3]
 800997c:	3301      	adds	r3, #1
 800997e:	e7f9      	b.n	8009974 <memmove+0xe>
 8009980:	5c8b      	ldrb	r3, [r1, r2]
 8009982:	5483      	strb	r3, [r0, r2]
 8009984:	3a01      	subs	r2, #1
 8009986:	d2fb      	bcs.n	8009980 <memmove+0x1a>
 8009988:	bd10      	pop	{r4, pc}

0800998a <_realloc_r>:
 800998a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800998c:	0007      	movs	r7, r0
 800998e:	000d      	movs	r5, r1
 8009990:	0016      	movs	r6, r2
 8009992:	2900      	cmp	r1, #0
 8009994:	d105      	bne.n	80099a2 <_realloc_r+0x18>
 8009996:	0011      	movs	r1, r2
 8009998:	f7fe ffee 	bl	8008978 <_malloc_r>
 800999c:	0004      	movs	r4, r0
 800999e:	0020      	movs	r0, r4
 80099a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099a2:	2a00      	cmp	r2, #0
 80099a4:	d103      	bne.n	80099ae <_realloc_r+0x24>
 80099a6:	f7fe ff9d 	bl	80088e4 <_free_r>
 80099aa:	0034      	movs	r4, r6
 80099ac:	e7f7      	b.n	800999e <_realloc_r+0x14>
 80099ae:	f000 fc69 	bl	800a284 <_malloc_usable_size_r>
 80099b2:	002c      	movs	r4, r5
 80099b4:	4286      	cmp	r6, r0
 80099b6:	d9f2      	bls.n	800999e <_realloc_r+0x14>
 80099b8:	0031      	movs	r1, r6
 80099ba:	0038      	movs	r0, r7
 80099bc:	f7fe ffdc 	bl	8008978 <_malloc_r>
 80099c0:	1e04      	subs	r4, r0, #0
 80099c2:	d0ec      	beq.n	800999e <_realloc_r+0x14>
 80099c4:	0029      	movs	r1, r5
 80099c6:	0032      	movs	r2, r6
 80099c8:	f7fe fd24 	bl	8008414 <memcpy>
 80099cc:	0029      	movs	r1, r5
 80099ce:	0038      	movs	r0, r7
 80099d0:	f7fe ff88 	bl	80088e4 <_free_r>
 80099d4:	e7e3      	b.n	800999e <_realloc_r+0x14>

080099d6 <_sungetc_r>:
 80099d6:	b570      	push	{r4, r5, r6, lr}
 80099d8:	0014      	movs	r4, r2
 80099da:	1c4b      	adds	r3, r1, #1
 80099dc:	d103      	bne.n	80099e6 <_sungetc_r+0x10>
 80099de:	2501      	movs	r5, #1
 80099e0:	426d      	negs	r5, r5
 80099e2:	0028      	movs	r0, r5
 80099e4:	bd70      	pop	{r4, r5, r6, pc}
 80099e6:	8993      	ldrh	r3, [r2, #12]
 80099e8:	2220      	movs	r2, #32
 80099ea:	4393      	bics	r3, r2
 80099ec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80099ee:	81a3      	strh	r3, [r4, #12]
 80099f0:	b2ce      	uxtb	r6, r1
 80099f2:	b2cd      	uxtb	r5, r1
 80099f4:	6863      	ldr	r3, [r4, #4]
 80099f6:	2a00      	cmp	r2, #0
 80099f8:	d010      	beq.n	8009a1c <_sungetc_r+0x46>
 80099fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80099fc:	4293      	cmp	r3, r2
 80099fe:	da07      	bge.n	8009a10 <_sungetc_r+0x3a>
 8009a00:	6823      	ldr	r3, [r4, #0]
 8009a02:	3b01      	subs	r3, #1
 8009a04:	6023      	str	r3, [r4, #0]
 8009a06:	701e      	strb	r6, [r3, #0]
 8009a08:	6863      	ldr	r3, [r4, #4]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	6063      	str	r3, [r4, #4]
 8009a0e:	e7e8      	b.n	80099e2 <_sungetc_r+0xc>
 8009a10:	0021      	movs	r1, r4
 8009a12:	f000 fbed 	bl	800a1f0 <__submore>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	d0f2      	beq.n	8009a00 <_sungetc_r+0x2a>
 8009a1a:	e7e0      	b.n	80099de <_sungetc_r+0x8>
 8009a1c:	6921      	ldr	r1, [r4, #16]
 8009a1e:	6822      	ldr	r2, [r4, #0]
 8009a20:	2900      	cmp	r1, #0
 8009a22:	d007      	beq.n	8009a34 <_sungetc_r+0x5e>
 8009a24:	4291      	cmp	r1, r2
 8009a26:	d205      	bcs.n	8009a34 <_sungetc_r+0x5e>
 8009a28:	1e51      	subs	r1, r2, #1
 8009a2a:	7808      	ldrb	r0, [r1, #0]
 8009a2c:	4285      	cmp	r5, r0
 8009a2e:	d101      	bne.n	8009a34 <_sungetc_r+0x5e>
 8009a30:	6021      	str	r1, [r4, #0]
 8009a32:	e7ea      	b.n	8009a0a <_sungetc_r+0x34>
 8009a34:	6423      	str	r3, [r4, #64]	; 0x40
 8009a36:	0023      	movs	r3, r4
 8009a38:	3344      	adds	r3, #68	; 0x44
 8009a3a:	6363      	str	r3, [r4, #52]	; 0x34
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	63a3      	str	r3, [r4, #56]	; 0x38
 8009a40:	0023      	movs	r3, r4
 8009a42:	3346      	adds	r3, #70	; 0x46
 8009a44:	63e2      	str	r2, [r4, #60]	; 0x3c
 8009a46:	701e      	strb	r6, [r3, #0]
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e7de      	b.n	8009a0c <_sungetc_r+0x36>

08009a4e <__ssrefill_r>:
 8009a4e:	b510      	push	{r4, lr}
 8009a50:	000c      	movs	r4, r1
 8009a52:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009a54:	2900      	cmp	r1, #0
 8009a56:	d00e      	beq.n	8009a76 <__ssrefill_r+0x28>
 8009a58:	0023      	movs	r3, r4
 8009a5a:	3344      	adds	r3, #68	; 0x44
 8009a5c:	4299      	cmp	r1, r3
 8009a5e:	d001      	beq.n	8009a64 <__ssrefill_r+0x16>
 8009a60:	f7fe ff40 	bl	80088e4 <_free_r>
 8009a64:	2000      	movs	r0, #0
 8009a66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a68:	6360      	str	r0, [r4, #52]	; 0x34
 8009a6a:	6063      	str	r3, [r4, #4]
 8009a6c:	4283      	cmp	r3, r0
 8009a6e:	d002      	beq.n	8009a76 <__ssrefill_r+0x28>
 8009a70:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009a72:	6023      	str	r3, [r4, #0]
 8009a74:	bd10      	pop	{r4, pc}
 8009a76:	6923      	ldr	r3, [r4, #16]
 8009a78:	2001      	movs	r0, #1
 8009a7a:	6023      	str	r3, [r4, #0]
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	89a2      	ldrh	r2, [r4, #12]
 8009a80:	6063      	str	r3, [r4, #4]
 8009a82:	3320      	adds	r3, #32
 8009a84:	4313      	orrs	r3, r2
 8009a86:	81a3      	strh	r3, [r4, #12]
 8009a88:	4240      	negs	r0, r0
 8009a8a:	e7f3      	b.n	8009a74 <__ssrefill_r+0x26>

08009a8c <__ssvfiscanf_r>:
 8009a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a8e:	4cbd      	ldr	r4, [pc, #756]	; (8009d84 <__ssvfiscanf_r+0x2f8>)
 8009a90:	2586      	movs	r5, #134	; 0x86
 8009a92:	44a5      	add	sp, r4
 8009a94:	9303      	str	r3, [sp, #12]
 8009a96:	2300      	movs	r3, #0
 8009a98:	9348      	str	r3, [sp, #288]	; 0x120
 8009a9a:	9349      	str	r3, [sp, #292]	; 0x124
 8009a9c:	ab05      	add	r3, sp, #20
 8009a9e:	934a      	str	r3, [sp, #296]	; 0x128
 8009aa0:	23be      	movs	r3, #190	; 0xbe
 8009aa2:	006d      	lsls	r5, r5, #1
 8009aa4:	9000      	str	r0, [sp, #0]
 8009aa6:	000c      	movs	r4, r1
 8009aa8:	a802      	add	r0, sp, #8
 8009aaa:	49b7      	ldr	r1, [pc, #732]	; (8009d88 <__ssvfiscanf_r+0x2fc>)
 8009aac:	005b      	lsls	r3, r3, #1
 8009aae:	1940      	adds	r0, r0, r5
 8009ab0:	27c0      	movs	r7, #192	; 0xc0
 8009ab2:	50c1      	str	r1, [r0, r3]
 8009ab4:	ab02      	add	r3, sp, #8
 8009ab6:	195b      	adds	r3, r3, r5
 8009ab8:	0015      	movs	r5, r2
 8009aba:	49b4      	ldr	r1, [pc, #720]	; (8009d8c <__ssvfiscanf_r+0x300>)
 8009abc:	007f      	lsls	r7, r7, #1
 8009abe:	51d9      	str	r1, [r3, r7]
 8009ac0:	782b      	ldrb	r3, [r5, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d100      	bne.n	8009ac8 <__ssvfiscanf_r+0x3c>
 8009ac6:	e15b      	b.n	8009d80 <__ssvfiscanf_r+0x2f4>
 8009ac8:	f7ff ff22 	bl	8009910 <__locale_ctype_ptr>
 8009acc:	2208      	movs	r2, #8
 8009ace:	782b      	ldrb	r3, [r5, #0]
 8009ad0:	18c0      	adds	r0, r0, r3
 8009ad2:	9301      	str	r3, [sp, #4]
 8009ad4:	7843      	ldrb	r3, [r0, #1]
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	d141      	bne.n	8009b5e <__ssvfiscanf_r+0xd2>
 8009ada:	9a01      	ldr	r2, [sp, #4]
 8009adc:	1c6e      	adds	r6, r5, #1
 8009ade:	2a25      	cmp	r2, #37	; 0x25
 8009ae0:	d000      	beq.n	8009ae4 <__ssvfiscanf_r+0x58>
 8009ae2:	e0a8      	b.n	8009c36 <__ssvfiscanf_r+0x1aa>
 8009ae4:	9347      	str	r3, [sp, #284]	; 0x11c
 8009ae6:	9345      	str	r3, [sp, #276]	; 0x114
 8009ae8:	786b      	ldrb	r3, [r5, #1]
 8009aea:	2b2a      	cmp	r3, #42	; 0x2a
 8009aec:	d102      	bne.n	8009af4 <__ssvfiscanf_r+0x68>
 8009aee:	3b1a      	subs	r3, #26
 8009af0:	9345      	str	r3, [sp, #276]	; 0x114
 8009af2:	1cae      	adds	r6, r5, #2
 8009af4:	0035      	movs	r5, r6
 8009af6:	220a      	movs	r2, #10
 8009af8:	7829      	ldrb	r1, [r5, #0]
 8009afa:	000b      	movs	r3, r1
 8009afc:	3b30      	subs	r3, #48	; 0x30
 8009afe:	2b09      	cmp	r3, #9
 8009b00:	d948      	bls.n	8009b94 <__ssvfiscanf_r+0x108>
 8009b02:	4ea3      	ldr	r6, [pc, #652]	; (8009d90 <__ssvfiscanf_r+0x304>)
 8009b04:	2203      	movs	r2, #3
 8009b06:	0030      	movs	r0, r6
 8009b08:	f7ff ff22 	bl	8009950 <memchr>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	d007      	beq.n	8009b20 <__ssvfiscanf_r+0x94>
 8009b10:	2301      	movs	r3, #1
 8009b12:	1b80      	subs	r0, r0, r6
 8009b14:	4083      	lsls	r3, r0
 8009b16:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009b18:	3501      	adds	r5, #1
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	9202      	str	r2, [sp, #8]
 8009b1e:	9345      	str	r3, [sp, #276]	; 0x114
 8009b20:	782b      	ldrb	r3, [r5, #0]
 8009b22:	1c6e      	adds	r6, r5, #1
 8009b24:	2b67      	cmp	r3, #103	; 0x67
 8009b26:	d858      	bhi.n	8009bda <__ssvfiscanf_r+0x14e>
 8009b28:	2b65      	cmp	r3, #101	; 0x65
 8009b2a:	d300      	bcc.n	8009b2e <__ssvfiscanf_r+0xa2>
 8009b2c:	e0dd      	b.n	8009cea <__ssvfiscanf_r+0x25e>
 8009b2e:	2b47      	cmp	r3, #71	; 0x47
 8009b30:	d838      	bhi.n	8009ba4 <__ssvfiscanf_r+0x118>
 8009b32:	2b45      	cmp	r3, #69	; 0x45
 8009b34:	d300      	bcc.n	8009b38 <__ssvfiscanf_r+0xac>
 8009b36:	e0d8      	b.n	8009cea <__ssvfiscanf_r+0x25e>
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d100      	bne.n	8009b3e <__ssvfiscanf_r+0xb2>
 8009b3c:	e11d      	b.n	8009d7a <__ssvfiscanf_r+0x2ee>
 8009b3e:	2b25      	cmp	r3, #37	; 0x25
 8009b40:	d079      	beq.n	8009c36 <__ssvfiscanf_r+0x1aa>
 8009b42:	2303      	movs	r3, #3
 8009b44:	934b      	str	r3, [sp, #300]	; 0x12c
 8009b46:	3307      	adds	r3, #7
 8009b48:	9346      	str	r3, [sp, #280]	; 0x118
 8009b4a:	e053      	b.n	8009bf4 <__ssvfiscanf_r+0x168>
 8009b4c:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8009b4e:	3301      	adds	r3, #1
 8009b50:	9201      	str	r2, [sp, #4]
 8009b52:	3201      	adds	r2, #1
 8009b54:	9249      	str	r2, [sp, #292]	; 0x124
 8009b56:	6862      	ldr	r2, [r4, #4]
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	3a01      	subs	r2, #1
 8009b5c:	6062      	str	r2, [r4, #4]
 8009b5e:	6863      	ldr	r3, [r4, #4]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	dd0b      	ble.n	8009b7c <__ssvfiscanf_r+0xf0>
 8009b64:	f7ff fed4 	bl	8009910 <__locale_ctype_ptr>
 8009b68:	2108      	movs	r1, #8
 8009b6a:	6823      	ldr	r3, [r4, #0]
 8009b6c:	781a      	ldrb	r2, [r3, #0]
 8009b6e:	1880      	adds	r0, r0, r2
 8009b70:	7842      	ldrb	r2, [r0, #1]
 8009b72:	420a      	tst	r2, r1
 8009b74:	d1ea      	bne.n	8009b4c <__ssvfiscanf_r+0xc0>
 8009b76:	1c6e      	adds	r6, r5, #1
 8009b78:	0035      	movs	r5, r6
 8009b7a:	e7a1      	b.n	8009ac0 <__ssvfiscanf_r+0x34>
 8009b7c:	2286      	movs	r2, #134	; 0x86
 8009b7e:	ab02      	add	r3, sp, #8
 8009b80:	0052      	lsls	r2, r2, #1
 8009b82:	189b      	adds	r3, r3, r2
 8009b84:	59db      	ldr	r3, [r3, r7]
 8009b86:	0021      	movs	r1, r4
 8009b88:	9800      	ldr	r0, [sp, #0]
 8009b8a:	9301      	str	r3, [sp, #4]
 8009b8c:	4798      	blx	r3
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	d0e8      	beq.n	8009b64 <__ssvfiscanf_r+0xd8>
 8009b92:	e7f0      	b.n	8009b76 <__ssvfiscanf_r+0xea>
 8009b94:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009b96:	3501      	adds	r5, #1
 8009b98:	9302      	str	r3, [sp, #8]
 8009b9a:	4353      	muls	r3, r2
 8009b9c:	3b30      	subs	r3, #48	; 0x30
 8009b9e:	1859      	adds	r1, r3, r1
 8009ba0:	9147      	str	r1, [sp, #284]	; 0x11c
 8009ba2:	e7a9      	b.n	8009af8 <__ssvfiscanf_r+0x6c>
 8009ba4:	2b5b      	cmp	r3, #91	; 0x5b
 8009ba6:	d100      	bne.n	8009baa <__ssvfiscanf_r+0x11e>
 8009ba8:	e077      	b.n	8009c9a <__ssvfiscanf_r+0x20e>
 8009baa:	d80f      	bhi.n	8009bcc <__ssvfiscanf_r+0x140>
 8009bac:	2b58      	cmp	r3, #88	; 0x58
 8009bae:	d1c8      	bne.n	8009b42 <__ssvfiscanf_r+0xb6>
 8009bb0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009bb2:	9201      	str	r2, [sp, #4]
 8009bb4:	2280      	movs	r2, #128	; 0x80
 8009bb6:	9901      	ldr	r1, [sp, #4]
 8009bb8:	0092      	lsls	r2, r2, #2
 8009bba:	430a      	orrs	r2, r1
 8009bbc:	9245      	str	r2, [sp, #276]	; 0x114
 8009bbe:	2210      	movs	r2, #16
 8009bc0:	9246      	str	r2, [sp, #280]	; 0x118
 8009bc2:	2203      	movs	r2, #3
 8009bc4:	2b6e      	cmp	r3, #110	; 0x6e
 8009bc6:	dd14      	ble.n	8009bf2 <__ssvfiscanf_r+0x166>
 8009bc8:	3201      	adds	r2, #1
 8009bca:	e012      	b.n	8009bf2 <__ssvfiscanf_r+0x166>
 8009bcc:	2b63      	cmp	r3, #99	; 0x63
 8009bce:	d100      	bne.n	8009bd2 <__ssvfiscanf_r+0x146>
 8009bd0:	e071      	b.n	8009cb6 <__ssvfiscanf_r+0x22a>
 8009bd2:	2b64      	cmp	r3, #100	; 0x64
 8009bd4:	d1b5      	bne.n	8009b42 <__ssvfiscanf_r+0xb6>
 8009bd6:	220a      	movs	r2, #10
 8009bd8:	e7f2      	b.n	8009bc0 <__ssvfiscanf_r+0x134>
 8009bda:	2b70      	cmp	r3, #112	; 0x70
 8009bdc:	d052      	beq.n	8009c84 <__ssvfiscanf_r+0x1f8>
 8009bde:	d822      	bhi.n	8009c26 <__ssvfiscanf_r+0x19a>
 8009be0:	2b6e      	cmp	r3, #110	; 0x6e
 8009be2:	d100      	bne.n	8009be6 <__ssvfiscanf_r+0x15a>
 8009be4:	e06f      	b.n	8009cc6 <__ssvfiscanf_r+0x23a>
 8009be6:	d854      	bhi.n	8009c92 <__ssvfiscanf_r+0x206>
 8009be8:	2b69      	cmp	r3, #105	; 0x69
 8009bea:	d1aa      	bne.n	8009b42 <__ssvfiscanf_r+0xb6>
 8009bec:	2300      	movs	r3, #0
 8009bee:	2203      	movs	r2, #3
 8009bf0:	9346      	str	r3, [sp, #280]	; 0x118
 8009bf2:	924b      	str	r2, [sp, #300]	; 0x12c
 8009bf4:	6863      	ldr	r3, [r4, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dc00      	bgt.n	8009bfc <__ssvfiscanf_r+0x170>
 8009bfa:	e078      	b.n	8009cee <__ssvfiscanf_r+0x262>
 8009bfc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009bfe:	9301      	str	r3, [sp, #4]
 8009c00:	065b      	lsls	r3, r3, #25
 8009c02:	d400      	bmi.n	8009c06 <__ssvfiscanf_r+0x17a>
 8009c04:	e08b      	b.n	8009d1e <__ssvfiscanf_r+0x292>
 8009c06:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	dd00      	ble.n	8009c0e <__ssvfiscanf_r+0x182>
 8009c0c:	e09d      	b.n	8009d4a <__ssvfiscanf_r+0x2be>
 8009c0e:	ab03      	add	r3, sp, #12
 8009c10:	0022      	movs	r2, r4
 8009c12:	a945      	add	r1, sp, #276	; 0x114
 8009c14:	9800      	ldr	r0, [sp, #0]
 8009c16:	f000 f8bf 	bl	8009d98 <_scanf_chars>
 8009c1a:	2801      	cmp	r0, #1
 8009c1c:	d100      	bne.n	8009c20 <__ssvfiscanf_r+0x194>
 8009c1e:	e0af      	b.n	8009d80 <__ssvfiscanf_r+0x2f4>
 8009c20:	2802      	cmp	r0, #2
 8009c22:	d1a9      	bne.n	8009b78 <__ssvfiscanf_r+0xec>
 8009c24:	e025      	b.n	8009c72 <__ssvfiscanf_r+0x1e6>
 8009c26:	2b75      	cmp	r3, #117	; 0x75
 8009c28:	d0d5      	beq.n	8009bd6 <__ssvfiscanf_r+0x14a>
 8009c2a:	2b78      	cmp	r3, #120	; 0x78
 8009c2c:	d0c0      	beq.n	8009bb0 <__ssvfiscanf_r+0x124>
 8009c2e:	2b73      	cmp	r3, #115	; 0x73
 8009c30:	d187      	bne.n	8009b42 <__ssvfiscanf_r+0xb6>
 8009c32:	2302      	movs	r3, #2
 8009c34:	e03d      	b.n	8009cb2 <__ssvfiscanf_r+0x226>
 8009c36:	6863      	ldr	r3, [r4, #4]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	dd0f      	ble.n	8009c5c <__ssvfiscanf_r+0x1d0>
 8009c3c:	6823      	ldr	r3, [r4, #0]
 8009c3e:	9901      	ldr	r1, [sp, #4]
 8009c40:	781a      	ldrb	r2, [r3, #0]
 8009c42:	4291      	cmp	r1, r2
 8009c44:	d000      	beq.n	8009c48 <__ssvfiscanf_r+0x1bc>
 8009c46:	e09b      	b.n	8009d80 <__ssvfiscanf_r+0x2f4>
 8009c48:	3301      	adds	r3, #1
 8009c4a:	6862      	ldr	r2, [r4, #4]
 8009c4c:	6023      	str	r3, [r4, #0]
 8009c4e:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8009c50:	3a01      	subs	r2, #1
 8009c52:	9301      	str	r3, [sp, #4]
 8009c54:	3301      	adds	r3, #1
 8009c56:	6062      	str	r2, [r4, #4]
 8009c58:	9349      	str	r3, [sp, #292]	; 0x124
 8009c5a:	e78d      	b.n	8009b78 <__ssvfiscanf_r+0xec>
 8009c5c:	2286      	movs	r2, #134	; 0x86
 8009c5e:	ab02      	add	r3, sp, #8
 8009c60:	0052      	lsls	r2, r2, #1
 8009c62:	189b      	adds	r3, r3, r2
 8009c64:	59db      	ldr	r3, [r3, r7]
 8009c66:	0021      	movs	r1, r4
 8009c68:	9800      	ldr	r0, [sp, #0]
 8009c6a:	9302      	str	r3, [sp, #8]
 8009c6c:	4798      	blx	r3
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d0e4      	beq.n	8009c3c <__ssvfiscanf_r+0x1b0>
 8009c72:	9848      	ldr	r0, [sp, #288]	; 0x120
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d000      	beq.n	8009c7a <__ssvfiscanf_r+0x1ee>
 8009c78:	e07b      	b.n	8009d72 <__ssvfiscanf_r+0x2e6>
 8009c7a:	3801      	subs	r0, #1
 8009c7c:	23a7      	movs	r3, #167	; 0xa7
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	449d      	add	sp, r3
 8009c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c84:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009c86:	9201      	str	r2, [sp, #4]
 8009c88:	2220      	movs	r2, #32
 8009c8a:	9901      	ldr	r1, [sp, #4]
 8009c8c:	430a      	orrs	r2, r1
 8009c8e:	9245      	str	r2, [sp, #276]	; 0x114
 8009c90:	e78e      	b.n	8009bb0 <__ssvfiscanf_r+0x124>
 8009c92:	2308      	movs	r3, #8
 8009c94:	2204      	movs	r2, #4
 8009c96:	9346      	str	r3, [sp, #280]	; 0x118
 8009c98:	e7ab      	b.n	8009bf2 <__ssvfiscanf_r+0x166>
 8009c9a:	0031      	movs	r1, r6
 8009c9c:	a805      	add	r0, sp, #20
 8009c9e:	f000 f9df 	bl	800a060 <__sccl>
 8009ca2:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009ca4:	0006      	movs	r6, r0
 8009ca6:	9301      	str	r3, [sp, #4]
 8009ca8:	2340      	movs	r3, #64	; 0x40
 8009caa:	9a01      	ldr	r2, [sp, #4]
 8009cac:	4313      	orrs	r3, r2
 8009cae:	9345      	str	r3, [sp, #276]	; 0x114
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	934b      	str	r3, [sp, #300]	; 0x12c
 8009cb4:	e79e      	b.n	8009bf4 <__ssvfiscanf_r+0x168>
 8009cb6:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009cb8:	9301      	str	r3, [sp, #4]
 8009cba:	2340      	movs	r3, #64	; 0x40
 8009cbc:	9a01      	ldr	r2, [sp, #4]
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	9345      	str	r3, [sp, #276]	; 0x114
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	e7f5      	b.n	8009cb2 <__ssvfiscanf_r+0x226>
 8009cc6:	9945      	ldr	r1, [sp, #276]	; 0x114
 8009cc8:	06cb      	lsls	r3, r1, #27
 8009cca:	d500      	bpl.n	8009cce <__ssvfiscanf_r+0x242>
 8009ccc:	e754      	b.n	8009b78 <__ssvfiscanf_r+0xec>
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8009cd2:	07c8      	lsls	r0, r1, #31
 8009cd4:	d504      	bpl.n	8009ce0 <__ssvfiscanf_r+0x254>
 8009cd6:	1d19      	adds	r1, r3, #4
 8009cd8:	9103      	str	r1, [sp, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	801a      	strh	r2, [r3, #0]
 8009cde:	e74b      	b.n	8009b78 <__ssvfiscanf_r+0xec>
 8009ce0:	1d19      	adds	r1, r3, #4
 8009ce2:	9103      	str	r1, [sp, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	601a      	str	r2, [r3, #0]
 8009ce8:	e746      	b.n	8009b78 <__ssvfiscanf_r+0xec>
 8009cea:	2305      	movs	r3, #5
 8009cec:	e7e1      	b.n	8009cb2 <__ssvfiscanf_r+0x226>
 8009cee:	2286      	movs	r2, #134	; 0x86
 8009cf0:	ab02      	add	r3, sp, #8
 8009cf2:	0052      	lsls	r2, r2, #1
 8009cf4:	189b      	adds	r3, r3, r2
 8009cf6:	59db      	ldr	r3, [r3, r7]
 8009cf8:	0021      	movs	r1, r4
 8009cfa:	9800      	ldr	r0, [sp, #0]
 8009cfc:	9301      	str	r3, [sp, #4]
 8009cfe:	4798      	blx	r3
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d100      	bne.n	8009d06 <__ssvfiscanf_r+0x27a>
 8009d04:	e77a      	b.n	8009bfc <__ssvfiscanf_r+0x170>
 8009d06:	e7b4      	b.n	8009c72 <__ssvfiscanf_r+0x1e6>
 8009d08:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8009d0a:	9201      	str	r2, [sp, #4]
 8009d0c:	3201      	adds	r2, #1
 8009d0e:	9249      	str	r2, [sp, #292]	; 0x124
 8009d10:	6862      	ldr	r2, [r4, #4]
 8009d12:	3a01      	subs	r2, #1
 8009d14:	6062      	str	r2, [r4, #4]
 8009d16:	2a00      	cmp	r2, #0
 8009d18:	dd0b      	ble.n	8009d32 <__ssvfiscanf_r+0x2a6>
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	6023      	str	r3, [r4, #0]
 8009d1e:	f7ff fdf7 	bl	8009910 <__locale_ctype_ptr>
 8009d22:	2108      	movs	r1, #8
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	781a      	ldrb	r2, [r3, #0]
 8009d28:	1880      	adds	r0, r0, r2
 8009d2a:	7842      	ldrb	r2, [r0, #1]
 8009d2c:	420a      	tst	r2, r1
 8009d2e:	d1eb      	bne.n	8009d08 <__ssvfiscanf_r+0x27c>
 8009d30:	e769      	b.n	8009c06 <__ssvfiscanf_r+0x17a>
 8009d32:	2286      	movs	r2, #134	; 0x86
 8009d34:	ab02      	add	r3, sp, #8
 8009d36:	0052      	lsls	r2, r2, #1
 8009d38:	189b      	adds	r3, r3, r2
 8009d3a:	59db      	ldr	r3, [r3, r7]
 8009d3c:	0021      	movs	r1, r4
 8009d3e:	9800      	ldr	r0, [sp, #0]
 8009d40:	9301      	str	r3, [sp, #4]
 8009d42:	4798      	blx	r3
 8009d44:	2800      	cmp	r0, #0
 8009d46:	d0ea      	beq.n	8009d1e <__ssvfiscanf_r+0x292>
 8009d48:	e793      	b.n	8009c72 <__ssvfiscanf_r+0x1e6>
 8009d4a:	2b04      	cmp	r3, #4
 8009d4c:	dc06      	bgt.n	8009d5c <__ssvfiscanf_r+0x2d0>
 8009d4e:	ab03      	add	r3, sp, #12
 8009d50:	0022      	movs	r2, r4
 8009d52:	a945      	add	r1, sp, #276	; 0x114
 8009d54:	9800      	ldr	r0, [sp, #0]
 8009d56:	f000 f883 	bl	8009e60 <_scanf_i>
 8009d5a:	e75e      	b.n	8009c1a <__ssvfiscanf_r+0x18e>
 8009d5c:	4b0d      	ldr	r3, [pc, #52]	; (8009d94 <__ssvfiscanf_r+0x308>)
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d100      	bne.n	8009d64 <__ssvfiscanf_r+0x2d8>
 8009d62:	e709      	b.n	8009b78 <__ssvfiscanf_r+0xec>
 8009d64:	ab03      	add	r3, sp, #12
 8009d66:	0022      	movs	r2, r4
 8009d68:	a945      	add	r1, sp, #276	; 0x114
 8009d6a:	9800      	ldr	r0, [sp, #0]
 8009d6c:	e000      	b.n	8009d70 <__ssvfiscanf_r+0x2e4>
 8009d6e:	bf00      	nop
 8009d70:	e753      	b.n	8009c1a <__ssvfiscanf_r+0x18e>
 8009d72:	89a3      	ldrh	r3, [r4, #12]
 8009d74:	065b      	lsls	r3, r3, #25
 8009d76:	d400      	bmi.n	8009d7a <__ssvfiscanf_r+0x2ee>
 8009d78:	e780      	b.n	8009c7c <__ssvfiscanf_r+0x1f0>
 8009d7a:	2001      	movs	r0, #1
 8009d7c:	4240      	negs	r0, r0
 8009d7e:	e77d      	b.n	8009c7c <__ssvfiscanf_r+0x1f0>
 8009d80:	9848      	ldr	r0, [sp, #288]	; 0x120
 8009d82:	e77b      	b.n	8009c7c <__ssvfiscanf_r+0x1f0>
 8009d84:	fffffd64 	.word	0xfffffd64
 8009d88:	080099d7 	.word	0x080099d7
 8009d8c:	08009a4f 	.word	0x08009a4f
 8009d90:	0800b6b6 	.word	0x0800b6b6
 8009d94:	00000000 	.word	0x00000000

08009d98 <_scanf_chars>:
 8009d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d9a:	0015      	movs	r5, r2
 8009d9c:	688a      	ldr	r2, [r1, #8]
 8009d9e:	9001      	str	r0, [sp, #4]
 8009da0:	000c      	movs	r4, r1
 8009da2:	2a00      	cmp	r2, #0
 8009da4:	d106      	bne.n	8009db4 <_scanf_chars+0x1c>
 8009da6:	698a      	ldr	r2, [r1, #24]
 8009da8:	1e51      	subs	r1, r2, #1
 8009daa:	418a      	sbcs	r2, r1
 8009dac:	2101      	movs	r1, #1
 8009dae:	4252      	negs	r2, r2
 8009db0:	430a      	orrs	r2, r1
 8009db2:	60a2      	str	r2, [r4, #8]
 8009db4:	6822      	ldr	r2, [r4, #0]
 8009db6:	06d2      	lsls	r2, r2, #27
 8009db8:	d403      	bmi.n	8009dc2 <_scanf_chars+0x2a>
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	1d11      	adds	r1, r2, #4
 8009dbe:	6019      	str	r1, [r3, #0]
 8009dc0:	6817      	ldr	r7, [r2, #0]
 8009dc2:	2600      	movs	r6, #0
 8009dc4:	69a3      	ldr	r3, [r4, #24]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d01c      	beq.n	8009e04 <_scanf_chars+0x6c>
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d108      	bne.n	8009de0 <_scanf_chars+0x48>
 8009dce:	682b      	ldr	r3, [r5, #0]
 8009dd0:	6962      	ldr	r2, [r4, #20]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	5cd3      	ldrb	r3, [r2, r3]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d114      	bne.n	8009e04 <_scanf_chars+0x6c>
 8009dda:	2e00      	cmp	r6, #0
 8009ddc:	d130      	bne.n	8009e40 <_scanf_chars+0xa8>
 8009dde:	e006      	b.n	8009dee <_scanf_chars+0x56>
 8009de0:	2b02      	cmp	r3, #2
 8009de2:	d006      	beq.n	8009df2 <_scanf_chars+0x5a>
 8009de4:	2e00      	cmp	r6, #0
 8009de6:	d12b      	bne.n	8009e40 <_scanf_chars+0xa8>
 8009de8:	69a3      	ldr	r3, [r4, #24]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d128      	bne.n	8009e40 <_scanf_chars+0xa8>
 8009dee:	2001      	movs	r0, #1
 8009df0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009df2:	f7ff fd8d 	bl	8009910 <__locale_ctype_ptr>
 8009df6:	2208      	movs	r2, #8
 8009df8:	682b      	ldr	r3, [r5, #0]
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	18c0      	adds	r0, r0, r3
 8009dfe:	7843      	ldrb	r3, [r0, #1]
 8009e00:	4213      	tst	r3, r2
 8009e02:	d1ef      	bne.n	8009de4 <_scanf_chars+0x4c>
 8009e04:	2210      	movs	r2, #16
 8009e06:	6823      	ldr	r3, [r4, #0]
 8009e08:	3601      	adds	r6, #1
 8009e0a:	4213      	tst	r3, r2
 8009e0c:	d103      	bne.n	8009e16 <_scanf_chars+0x7e>
 8009e0e:	682b      	ldr	r3, [r5, #0]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	703b      	strb	r3, [r7, #0]
 8009e14:	3701      	adds	r7, #1
 8009e16:	682a      	ldr	r2, [r5, #0]
 8009e18:	686b      	ldr	r3, [r5, #4]
 8009e1a:	3201      	adds	r2, #1
 8009e1c:	602a      	str	r2, [r5, #0]
 8009e1e:	68a2      	ldr	r2, [r4, #8]
 8009e20:	3b01      	subs	r3, #1
 8009e22:	3a01      	subs	r2, #1
 8009e24:	606b      	str	r3, [r5, #4]
 8009e26:	60a2      	str	r2, [r4, #8]
 8009e28:	2a00      	cmp	r2, #0
 8009e2a:	d009      	beq.n	8009e40 <_scanf_chars+0xa8>
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dcc9      	bgt.n	8009dc4 <_scanf_chars+0x2c>
 8009e30:	23c0      	movs	r3, #192	; 0xc0
 8009e32:	005b      	lsls	r3, r3, #1
 8009e34:	58e3      	ldr	r3, [r4, r3]
 8009e36:	0029      	movs	r1, r5
 8009e38:	9801      	ldr	r0, [sp, #4]
 8009e3a:	4798      	blx	r3
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	d0c1      	beq.n	8009dc4 <_scanf_chars+0x2c>
 8009e40:	2310      	movs	r3, #16
 8009e42:	6822      	ldr	r2, [r4, #0]
 8009e44:	4013      	ands	r3, r2
 8009e46:	d106      	bne.n	8009e56 <_scanf_chars+0xbe>
 8009e48:	68e2      	ldr	r2, [r4, #12]
 8009e4a:	3201      	adds	r2, #1
 8009e4c:	60e2      	str	r2, [r4, #12]
 8009e4e:	69a2      	ldr	r2, [r4, #24]
 8009e50:	2a00      	cmp	r2, #0
 8009e52:	d000      	beq.n	8009e56 <_scanf_chars+0xbe>
 8009e54:	703b      	strb	r3, [r7, #0]
 8009e56:	6923      	ldr	r3, [r4, #16]
 8009e58:	2000      	movs	r0, #0
 8009e5a:	199e      	adds	r6, r3, r6
 8009e5c:	6126      	str	r6, [r4, #16]
 8009e5e:	e7c7      	b.n	8009df0 <_scanf_chars+0x58>

08009e60 <_scanf_i>:
 8009e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e62:	000c      	movs	r4, r1
 8009e64:	b08d      	sub	sp, #52	; 0x34
 8009e66:	9302      	str	r3, [sp, #8]
 8009e68:	4b77      	ldr	r3, [pc, #476]	; (800a048 <_scanf_i+0x1e8>)
 8009e6a:	9005      	str	r0, [sp, #20]
 8009e6c:	0016      	movs	r6, r2
 8009e6e:	aa09      	add	r2, sp, #36	; 0x24
 8009e70:	cb23      	ldmia	r3!, {r0, r1, r5}
 8009e72:	c223      	stmia	r2!, {r0, r1, r5}
 8009e74:	4b75      	ldr	r3, [pc, #468]	; (800a04c <_scanf_i+0x1ec>)
 8009e76:	9306      	str	r3, [sp, #24]
 8009e78:	69a3      	ldr	r3, [r4, #24]
 8009e7a:	2b03      	cmp	r3, #3
 8009e7c:	d001      	beq.n	8009e82 <_scanf_i+0x22>
 8009e7e:	4b74      	ldr	r3, [pc, #464]	; (800a050 <_scanf_i+0x1f0>)
 8009e80:	9306      	str	r3, [sp, #24]
 8009e82:	22ae      	movs	r2, #174	; 0xae
 8009e84:	2000      	movs	r0, #0
 8009e86:	68a3      	ldr	r3, [r4, #8]
 8009e88:	0052      	lsls	r2, r2, #1
 8009e8a:	1e59      	subs	r1, r3, #1
 8009e8c:	9004      	str	r0, [sp, #16]
 8009e8e:	4291      	cmp	r1, r2
 8009e90:	d905      	bls.n	8009e9e <_scanf_i+0x3e>
 8009e92:	3b5e      	subs	r3, #94	; 0x5e
 8009e94:	3bff      	subs	r3, #255	; 0xff
 8009e96:	9304      	str	r3, [sp, #16]
 8009e98:	235e      	movs	r3, #94	; 0x5e
 8009e9a:	33ff      	adds	r3, #255	; 0xff
 8009e9c:	60a3      	str	r3, [r4, #8]
 8009e9e:	0023      	movs	r3, r4
 8009ea0:	331c      	adds	r3, #28
 8009ea2:	9301      	str	r3, [sp, #4]
 8009ea4:	23d0      	movs	r3, #208	; 0xd0
 8009ea6:	2700      	movs	r7, #0
 8009ea8:	6822      	ldr	r2, [r4, #0]
 8009eaa:	011b      	lsls	r3, r3, #4
 8009eac:	4313      	orrs	r3, r2
 8009eae:	6023      	str	r3, [r4, #0]
 8009eb0:	9b01      	ldr	r3, [sp, #4]
 8009eb2:	9303      	str	r3, [sp, #12]
 8009eb4:	6833      	ldr	r3, [r6, #0]
 8009eb6:	a809      	add	r0, sp, #36	; 0x24
 8009eb8:	7819      	ldrb	r1, [r3, #0]
 8009eba:	00bb      	lsls	r3, r7, #2
 8009ebc:	2202      	movs	r2, #2
 8009ebe:	5818      	ldr	r0, [r3, r0]
 8009ec0:	f7ff fd46 	bl	8009950 <memchr>
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	d02b      	beq.n	8009f20 <_scanf_i+0xc0>
 8009ec8:	2f01      	cmp	r7, #1
 8009eca:	d15f      	bne.n	8009f8c <_scanf_i+0x12c>
 8009ecc:	6863      	ldr	r3, [r4, #4]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d106      	bne.n	8009ee0 <_scanf_i+0x80>
 8009ed2:	3308      	adds	r3, #8
 8009ed4:	6822      	ldr	r2, [r4, #0]
 8009ed6:	6063      	str	r3, [r4, #4]
 8009ed8:	33f9      	adds	r3, #249	; 0xf9
 8009eda:	33ff      	adds	r3, #255	; 0xff
 8009edc:	4313      	orrs	r3, r2
 8009ede:	6023      	str	r3, [r4, #0]
 8009ee0:	4b5c      	ldr	r3, [pc, #368]	; (800a054 <_scanf_i+0x1f4>)
 8009ee2:	6822      	ldr	r2, [r4, #0]
 8009ee4:	4013      	ands	r3, r2
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	68a3      	ldr	r3, [r4, #8]
 8009eea:	1e5a      	subs	r2, r3, #1
 8009eec:	60a2      	str	r2, [r4, #8]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d016      	beq.n	8009f20 <_scanf_i+0xc0>
 8009ef2:	9b03      	ldr	r3, [sp, #12]
 8009ef4:	1c5d      	adds	r5, r3, #1
 8009ef6:	6833      	ldr	r3, [r6, #0]
 8009ef8:	1c5a      	adds	r2, r3, #1
 8009efa:	6032      	str	r2, [r6, #0]
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	9a03      	ldr	r2, [sp, #12]
 8009f00:	9503      	str	r5, [sp, #12]
 8009f02:	7013      	strb	r3, [r2, #0]
 8009f04:	6873      	ldr	r3, [r6, #4]
 8009f06:	3b01      	subs	r3, #1
 8009f08:	6073      	str	r3, [r6, #4]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	dc08      	bgt.n	8009f20 <_scanf_i+0xc0>
 8009f0e:	23c0      	movs	r3, #192	; 0xc0
 8009f10:	005b      	lsls	r3, r3, #1
 8009f12:	58e3      	ldr	r3, [r4, r3]
 8009f14:	0031      	movs	r1, r6
 8009f16:	9805      	ldr	r0, [sp, #20]
 8009f18:	9307      	str	r3, [sp, #28]
 8009f1a:	4798      	blx	r3
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d17d      	bne.n	800a01c <_scanf_i+0x1bc>
 8009f20:	3701      	adds	r7, #1
 8009f22:	2f03      	cmp	r7, #3
 8009f24:	d1c6      	bne.n	8009eb4 <_scanf_i+0x54>
 8009f26:	6863      	ldr	r3, [r4, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d101      	bne.n	8009f30 <_scanf_i+0xd0>
 8009f2c:	330a      	adds	r3, #10
 8009f2e:	6063      	str	r3, [r4, #4]
 8009f30:	2110      	movs	r1, #16
 8009f32:	2700      	movs	r7, #0
 8009f34:	6863      	ldr	r3, [r4, #4]
 8009f36:	6960      	ldr	r0, [r4, #20]
 8009f38:	1ac9      	subs	r1, r1, r3
 8009f3a:	4b47      	ldr	r3, [pc, #284]	; (800a058 <_scanf_i+0x1f8>)
 8009f3c:	18c9      	adds	r1, r1, r3
 8009f3e:	f000 f88f 	bl	800a060 <__sccl>
 8009f42:	9d03      	ldr	r5, [sp, #12]
 8009f44:	68a3      	ldr	r3, [r4, #8]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d041      	beq.n	8009fce <_scanf_i+0x16e>
 8009f4a:	6832      	ldr	r2, [r6, #0]
 8009f4c:	6960      	ldr	r0, [r4, #20]
 8009f4e:	7811      	ldrb	r1, [r2, #0]
 8009f50:	5c40      	ldrb	r0, [r0, r1]
 8009f52:	2800      	cmp	r0, #0
 8009f54:	d03b      	beq.n	8009fce <_scanf_i+0x16e>
 8009f56:	2930      	cmp	r1, #48	; 0x30
 8009f58:	d128      	bne.n	8009fac <_scanf_i+0x14c>
 8009f5a:	2080      	movs	r0, #128	; 0x80
 8009f5c:	6821      	ldr	r1, [r4, #0]
 8009f5e:	0100      	lsls	r0, r0, #4
 8009f60:	4201      	tst	r1, r0
 8009f62:	d023      	beq.n	8009fac <_scanf_i+0x14c>
 8009f64:	9a04      	ldr	r2, [sp, #16]
 8009f66:	3701      	adds	r7, #1
 8009f68:	2a00      	cmp	r2, #0
 8009f6a:	d003      	beq.n	8009f74 <_scanf_i+0x114>
 8009f6c:	3a01      	subs	r2, #1
 8009f6e:	3301      	adds	r3, #1
 8009f70:	9204      	str	r2, [sp, #16]
 8009f72:	60a3      	str	r3, [r4, #8]
 8009f74:	6873      	ldr	r3, [r6, #4]
 8009f76:	3b01      	subs	r3, #1
 8009f78:	6073      	str	r3, [r6, #4]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	dd1e      	ble.n	8009fbc <_scanf_i+0x15c>
 8009f7e:	6833      	ldr	r3, [r6, #0]
 8009f80:	3301      	adds	r3, #1
 8009f82:	6033      	str	r3, [r6, #0]
 8009f84:	68a3      	ldr	r3, [r4, #8]
 8009f86:	3b01      	subs	r3, #1
 8009f88:	60a3      	str	r3, [r4, #8]
 8009f8a:	e7db      	b.n	8009f44 <_scanf_i+0xe4>
 8009f8c:	2f02      	cmp	r7, #2
 8009f8e:	d1ab      	bne.n	8009ee8 <_scanf_i+0x88>
 8009f90:	21c0      	movs	r1, #192	; 0xc0
 8009f92:	2380      	movs	r3, #128	; 0x80
 8009f94:	6822      	ldr	r2, [r4, #0]
 8009f96:	00c9      	lsls	r1, r1, #3
 8009f98:	4011      	ands	r1, r2
 8009f9a:	009b      	lsls	r3, r3, #2
 8009f9c:	4299      	cmp	r1, r3
 8009f9e:	d1c2      	bne.n	8009f26 <_scanf_i+0xc6>
 8009fa0:	3bf1      	subs	r3, #241	; 0xf1
 8009fa2:	3bff      	subs	r3, #255	; 0xff
 8009fa4:	6063      	str	r3, [r4, #4]
 8009fa6:	33f0      	adds	r3, #240	; 0xf0
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	e79c      	b.n	8009ee6 <_scanf_i+0x86>
 8009fac:	6821      	ldr	r1, [r4, #0]
 8009fae:	4b2b      	ldr	r3, [pc, #172]	; (800a05c <_scanf_i+0x1fc>)
 8009fb0:	400b      	ands	r3, r1
 8009fb2:	6023      	str	r3, [r4, #0]
 8009fb4:	7813      	ldrb	r3, [r2, #0]
 8009fb6:	702b      	strb	r3, [r5, #0]
 8009fb8:	3501      	adds	r5, #1
 8009fba:	e7db      	b.n	8009f74 <_scanf_i+0x114>
 8009fbc:	23c0      	movs	r3, #192	; 0xc0
 8009fbe:	005b      	lsls	r3, r3, #1
 8009fc0:	58e3      	ldr	r3, [r4, r3]
 8009fc2:	0031      	movs	r1, r6
 8009fc4:	9805      	ldr	r0, [sp, #20]
 8009fc6:	9303      	str	r3, [sp, #12]
 8009fc8:	4798      	blx	r3
 8009fca:	2800      	cmp	r0, #0
 8009fcc:	d0da      	beq.n	8009f84 <_scanf_i+0x124>
 8009fce:	6823      	ldr	r3, [r4, #0]
 8009fd0:	05db      	lsls	r3, r3, #23
 8009fd2:	d50e      	bpl.n	8009ff2 <_scanf_i+0x192>
 8009fd4:	9b01      	ldr	r3, [sp, #4]
 8009fd6:	429d      	cmp	r5, r3
 8009fd8:	d907      	bls.n	8009fea <_scanf_i+0x18a>
 8009fda:	23be      	movs	r3, #190	; 0xbe
 8009fdc:	3d01      	subs	r5, #1
 8009fde:	005b      	lsls	r3, r3, #1
 8009fe0:	7829      	ldrb	r1, [r5, #0]
 8009fe2:	58e3      	ldr	r3, [r4, r3]
 8009fe4:	0032      	movs	r2, r6
 8009fe6:	9805      	ldr	r0, [sp, #20]
 8009fe8:	4798      	blx	r3
 8009fea:	9b01      	ldr	r3, [sp, #4]
 8009fec:	2001      	movs	r0, #1
 8009fee:	429d      	cmp	r5, r3
 8009ff0:	d027      	beq.n	800a042 <_scanf_i+0x1e2>
 8009ff2:	2210      	movs	r2, #16
 8009ff4:	6823      	ldr	r3, [r4, #0]
 8009ff6:	401a      	ands	r2, r3
 8009ff8:	d11c      	bne.n	800a034 <_scanf_i+0x1d4>
 8009ffa:	702a      	strb	r2, [r5, #0]
 8009ffc:	6863      	ldr	r3, [r4, #4]
 8009ffe:	9901      	ldr	r1, [sp, #4]
 800a000:	9805      	ldr	r0, [sp, #20]
 800a002:	9e06      	ldr	r6, [sp, #24]
 800a004:	47b0      	blx	r6
 800a006:	9b02      	ldr	r3, [sp, #8]
 800a008:	6822      	ldr	r2, [r4, #0]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	0691      	lsls	r1, r2, #26
 800a00e:	d507      	bpl.n	800a020 <_scanf_i+0x1c0>
 800a010:	9902      	ldr	r1, [sp, #8]
 800a012:	1d1a      	adds	r2, r3, #4
 800a014:	600a      	str	r2, [r1, #0]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	6018      	str	r0, [r3, #0]
 800a01a:	e008      	b.n	800a02e <_scanf_i+0x1ce>
 800a01c:	2700      	movs	r7, #0
 800a01e:	e7d6      	b.n	8009fce <_scanf_i+0x16e>
 800a020:	07d1      	lsls	r1, r2, #31
 800a022:	d5f5      	bpl.n	800a010 <_scanf_i+0x1b0>
 800a024:	9902      	ldr	r1, [sp, #8]
 800a026:	1d1a      	adds	r2, r3, #4
 800a028:	600a      	str	r2, [r1, #0]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	8018      	strh	r0, [r3, #0]
 800a02e:	68e3      	ldr	r3, [r4, #12]
 800a030:	3301      	adds	r3, #1
 800a032:	60e3      	str	r3, [r4, #12]
 800a034:	2000      	movs	r0, #0
 800a036:	9b01      	ldr	r3, [sp, #4]
 800a038:	1aed      	subs	r5, r5, r3
 800a03a:	6923      	ldr	r3, [r4, #16]
 800a03c:	19ef      	adds	r7, r5, r7
 800a03e:	19df      	adds	r7, r3, r7
 800a040:	6127      	str	r7, [r4, #16]
 800a042:	b00d      	add	sp, #52	; 0x34
 800a044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a046:	46c0      	nop			; (mov r8, r8)
 800a048:	0800b3b0 	.word	0x0800b3b0
 800a04c:	0800a1d1 	.word	0x0800a1d1
 800a050:	080098bd 	.word	0x080098bd
 800a054:	fffffaff 	.word	0xfffffaff
 800a058:	0800b6eb 	.word	0x0800b6eb
 800a05c:	fffff6ff 	.word	0xfffff6ff

0800a060 <__sccl>:
 800a060:	b570      	push	{r4, r5, r6, lr}
 800a062:	780b      	ldrb	r3, [r1, #0]
 800a064:	2b5e      	cmp	r3, #94	; 0x5e
 800a066:	d00d      	beq.n	800a084 <__sccl+0x24>
 800a068:	1c4a      	adds	r2, r1, #1
 800a06a:	2100      	movs	r1, #0
 800a06c:	0004      	movs	r4, r0
 800a06e:	1c45      	adds	r5, r0, #1
 800a070:	35ff      	adds	r5, #255	; 0xff
 800a072:	7021      	strb	r1, [r4, #0]
 800a074:	3401      	adds	r4, #1
 800a076:	42a5      	cmp	r5, r4
 800a078:	d1fb      	bne.n	800a072 <__sccl+0x12>
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d106      	bne.n	800a08c <__sccl+0x2c>
 800a07e:	3a01      	subs	r2, #1
 800a080:	0010      	movs	r0, r2
 800a082:	bd70      	pop	{r4, r5, r6, pc}
 800a084:	1c8a      	adds	r2, r1, #2
 800a086:	784b      	ldrb	r3, [r1, #1]
 800a088:	2101      	movs	r1, #1
 800a08a:	e7ef      	b.n	800a06c <__sccl+0xc>
 800a08c:	2401      	movs	r4, #1
 800a08e:	404c      	eors	r4, r1
 800a090:	0011      	movs	r1, r2
 800a092:	54c4      	strb	r4, [r0, r3]
 800a094:	780d      	ldrb	r5, [r1, #0]
 800a096:	1c4a      	adds	r2, r1, #1
 800a098:	2d2d      	cmp	r5, #45	; 0x2d
 800a09a:	d007      	beq.n	800a0ac <__sccl+0x4c>
 800a09c:	2d5d      	cmp	r5, #93	; 0x5d
 800a09e:	d0ef      	beq.n	800a080 <__sccl+0x20>
 800a0a0:	2d00      	cmp	r5, #0
 800a0a2:	d101      	bne.n	800a0a8 <__sccl+0x48>
 800a0a4:	000a      	movs	r2, r1
 800a0a6:	e7eb      	b.n	800a080 <__sccl+0x20>
 800a0a8:	002b      	movs	r3, r5
 800a0aa:	e7f1      	b.n	800a090 <__sccl+0x30>
 800a0ac:	784e      	ldrb	r6, [r1, #1]
 800a0ae:	2e5d      	cmp	r6, #93	; 0x5d
 800a0b0:	d0fa      	beq.n	800a0a8 <__sccl+0x48>
 800a0b2:	42b3      	cmp	r3, r6
 800a0b4:	dcf8      	bgt.n	800a0a8 <__sccl+0x48>
 800a0b6:	3102      	adds	r1, #2
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	54c4      	strb	r4, [r0, r3]
 800a0bc:	429e      	cmp	r6, r3
 800a0be:	dcfb      	bgt.n	800a0b8 <__sccl+0x58>
 800a0c0:	e7e8      	b.n	800a094 <__sccl+0x34>
	...

0800a0c4 <_strtol_l.isra.0>:
 800a0c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0c6:	001f      	movs	r7, r3
 800a0c8:	000e      	movs	r6, r1
 800a0ca:	b087      	sub	sp, #28
 800a0cc:	9005      	str	r0, [sp, #20]
 800a0ce:	9103      	str	r1, [sp, #12]
 800a0d0:	9202      	str	r2, [sp, #8]
 800a0d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a0d4:	7834      	ldrb	r4, [r6, #0]
 800a0d6:	f7ff fc17 	bl	8009908 <__locale_ctype_ptr_l>
 800a0da:	2208      	movs	r2, #8
 800a0dc:	1900      	adds	r0, r0, r4
 800a0de:	7843      	ldrb	r3, [r0, #1]
 800a0e0:	1c75      	adds	r5, r6, #1
 800a0e2:	4013      	ands	r3, r2
 800a0e4:	d10c      	bne.n	800a100 <_strtol_l.isra.0+0x3c>
 800a0e6:	2c2d      	cmp	r4, #45	; 0x2d
 800a0e8:	d10c      	bne.n	800a104 <_strtol_l.isra.0+0x40>
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	782c      	ldrb	r4, [r5, #0]
 800a0ee:	9301      	str	r3, [sp, #4]
 800a0f0:	1cb5      	adds	r5, r6, #2
 800a0f2:	2f00      	cmp	r7, #0
 800a0f4:	d00c      	beq.n	800a110 <_strtol_l.isra.0+0x4c>
 800a0f6:	2f10      	cmp	r7, #16
 800a0f8:	d114      	bne.n	800a124 <_strtol_l.isra.0+0x60>
 800a0fa:	2c30      	cmp	r4, #48	; 0x30
 800a0fc:	d00a      	beq.n	800a114 <_strtol_l.isra.0+0x50>
 800a0fe:	e011      	b.n	800a124 <_strtol_l.isra.0+0x60>
 800a100:	002e      	movs	r6, r5
 800a102:	e7e6      	b.n	800a0d2 <_strtol_l.isra.0+0xe>
 800a104:	9301      	str	r3, [sp, #4]
 800a106:	2c2b      	cmp	r4, #43	; 0x2b
 800a108:	d1f3      	bne.n	800a0f2 <_strtol_l.isra.0+0x2e>
 800a10a:	782c      	ldrb	r4, [r5, #0]
 800a10c:	1cb5      	adds	r5, r6, #2
 800a10e:	e7f0      	b.n	800a0f2 <_strtol_l.isra.0+0x2e>
 800a110:	2c30      	cmp	r4, #48	; 0x30
 800a112:	d12f      	bne.n	800a174 <_strtol_l.isra.0+0xb0>
 800a114:	2220      	movs	r2, #32
 800a116:	782b      	ldrb	r3, [r5, #0]
 800a118:	4393      	bics	r3, r2
 800a11a:	2b58      	cmp	r3, #88	; 0x58
 800a11c:	d151      	bne.n	800a1c2 <_strtol_l.isra.0+0xfe>
 800a11e:	2710      	movs	r7, #16
 800a120:	786c      	ldrb	r4, [r5, #1]
 800a122:	3502      	adds	r5, #2
 800a124:	9b01      	ldr	r3, [sp, #4]
 800a126:	4a29      	ldr	r2, [pc, #164]	; (800a1cc <_strtol_l.isra.0+0x108>)
 800a128:	0039      	movs	r1, r7
 800a12a:	189e      	adds	r6, r3, r2
 800a12c:	0030      	movs	r0, r6
 800a12e:	f7f6 f897 	bl	8000260 <__aeabi_uidivmod>
 800a132:	0030      	movs	r0, r6
 800a134:	9104      	str	r1, [sp, #16]
 800a136:	0039      	movs	r1, r7
 800a138:	f7f6 f80c 	bl	8000154 <__udivsi3>
 800a13c:	2101      	movs	r1, #1
 800a13e:	2300      	movs	r3, #0
 800a140:	4249      	negs	r1, r1
 800a142:	0002      	movs	r2, r0
 800a144:	468c      	mov	ip, r1
 800a146:	0018      	movs	r0, r3
 800a148:	0021      	movs	r1, r4
 800a14a:	3930      	subs	r1, #48	; 0x30
 800a14c:	2909      	cmp	r1, #9
 800a14e:	d813      	bhi.n	800a178 <_strtol_l.isra.0+0xb4>
 800a150:	000c      	movs	r4, r1
 800a152:	42a7      	cmp	r7, r4
 800a154:	dd1c      	ble.n	800a190 <_strtol_l.isra.0+0xcc>
 800a156:	1c59      	adds	r1, r3, #1
 800a158:	d009      	beq.n	800a16e <_strtol_l.isra.0+0xaa>
 800a15a:	4663      	mov	r3, ip
 800a15c:	4282      	cmp	r2, r0
 800a15e:	d306      	bcc.n	800a16e <_strtol_l.isra.0+0xaa>
 800a160:	d102      	bne.n	800a168 <_strtol_l.isra.0+0xa4>
 800a162:	9904      	ldr	r1, [sp, #16]
 800a164:	42a1      	cmp	r1, r4
 800a166:	db02      	blt.n	800a16e <_strtol_l.isra.0+0xaa>
 800a168:	2301      	movs	r3, #1
 800a16a:	4378      	muls	r0, r7
 800a16c:	1820      	adds	r0, r4, r0
 800a16e:	782c      	ldrb	r4, [r5, #0]
 800a170:	3501      	adds	r5, #1
 800a172:	e7e9      	b.n	800a148 <_strtol_l.isra.0+0x84>
 800a174:	270a      	movs	r7, #10
 800a176:	e7d5      	b.n	800a124 <_strtol_l.isra.0+0x60>
 800a178:	0021      	movs	r1, r4
 800a17a:	3941      	subs	r1, #65	; 0x41
 800a17c:	2919      	cmp	r1, #25
 800a17e:	d801      	bhi.n	800a184 <_strtol_l.isra.0+0xc0>
 800a180:	3c37      	subs	r4, #55	; 0x37
 800a182:	e7e6      	b.n	800a152 <_strtol_l.isra.0+0x8e>
 800a184:	0021      	movs	r1, r4
 800a186:	3961      	subs	r1, #97	; 0x61
 800a188:	2919      	cmp	r1, #25
 800a18a:	d801      	bhi.n	800a190 <_strtol_l.isra.0+0xcc>
 800a18c:	3c57      	subs	r4, #87	; 0x57
 800a18e:	e7e0      	b.n	800a152 <_strtol_l.isra.0+0x8e>
 800a190:	1c5a      	adds	r2, r3, #1
 800a192:	d108      	bne.n	800a1a6 <_strtol_l.isra.0+0xe2>
 800a194:	9a05      	ldr	r2, [sp, #20]
 800a196:	3323      	adds	r3, #35	; 0x23
 800a198:	6013      	str	r3, [r2, #0]
 800a19a:	9b02      	ldr	r3, [sp, #8]
 800a19c:	0030      	movs	r0, r6
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d10b      	bne.n	800a1ba <_strtol_l.isra.0+0xf6>
 800a1a2:	b007      	add	sp, #28
 800a1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1a6:	9a01      	ldr	r2, [sp, #4]
 800a1a8:	2a00      	cmp	r2, #0
 800a1aa:	d000      	beq.n	800a1ae <_strtol_l.isra.0+0xea>
 800a1ac:	4240      	negs	r0, r0
 800a1ae:	9a02      	ldr	r2, [sp, #8]
 800a1b0:	2a00      	cmp	r2, #0
 800a1b2:	d0f6      	beq.n	800a1a2 <_strtol_l.isra.0+0xde>
 800a1b4:	9a03      	ldr	r2, [sp, #12]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d000      	beq.n	800a1bc <_strtol_l.isra.0+0xf8>
 800a1ba:	1e6a      	subs	r2, r5, #1
 800a1bc:	9b02      	ldr	r3, [sp, #8]
 800a1be:	601a      	str	r2, [r3, #0]
 800a1c0:	e7ef      	b.n	800a1a2 <_strtol_l.isra.0+0xde>
 800a1c2:	2430      	movs	r4, #48	; 0x30
 800a1c4:	2f00      	cmp	r7, #0
 800a1c6:	d1ad      	bne.n	800a124 <_strtol_l.isra.0+0x60>
 800a1c8:	3708      	adds	r7, #8
 800a1ca:	e7ab      	b.n	800a124 <_strtol_l.isra.0+0x60>
 800a1cc:	7fffffff 	.word	0x7fffffff

0800a1d0 <_strtol_r>:
 800a1d0:	b513      	push	{r0, r1, r4, lr}
 800a1d2:	4c05      	ldr	r4, [pc, #20]	; (800a1e8 <_strtol_r+0x18>)
 800a1d4:	6824      	ldr	r4, [r4, #0]
 800a1d6:	6a24      	ldr	r4, [r4, #32]
 800a1d8:	2c00      	cmp	r4, #0
 800a1da:	d100      	bne.n	800a1de <_strtol_r+0xe>
 800a1dc:	4c03      	ldr	r4, [pc, #12]	; (800a1ec <_strtol_r+0x1c>)
 800a1de:	9400      	str	r4, [sp, #0]
 800a1e0:	f7ff ff70 	bl	800a0c4 <_strtol_l.isra.0>
 800a1e4:	bd16      	pop	{r1, r2, r4, pc}
 800a1e6:	46c0      	nop			; (mov r8, r8)
 800a1e8:	20000070 	.word	0x20000070
 800a1ec:	2000011c 	.word	0x2000011c

0800a1f0 <__submore>:
 800a1f0:	000b      	movs	r3, r1
 800a1f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1f4:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800a1f6:	3344      	adds	r3, #68	; 0x44
 800a1f8:	000c      	movs	r4, r1
 800a1fa:	429d      	cmp	r5, r3
 800a1fc:	d11c      	bne.n	800a238 <__submore+0x48>
 800a1fe:	2680      	movs	r6, #128	; 0x80
 800a200:	00f6      	lsls	r6, r6, #3
 800a202:	0031      	movs	r1, r6
 800a204:	f7fe fbb8 	bl	8008978 <_malloc_r>
 800a208:	2800      	cmp	r0, #0
 800a20a:	d102      	bne.n	800a212 <__submore+0x22>
 800a20c:	2001      	movs	r0, #1
 800a20e:	4240      	negs	r0, r0
 800a210:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a212:	0023      	movs	r3, r4
 800a214:	6360      	str	r0, [r4, #52]	; 0x34
 800a216:	63a6      	str	r6, [r4, #56]	; 0x38
 800a218:	3346      	adds	r3, #70	; 0x46
 800a21a:	781a      	ldrb	r2, [r3, #0]
 800a21c:	4b10      	ldr	r3, [pc, #64]	; (800a260 <__submore+0x70>)
 800a21e:	54c2      	strb	r2, [r0, r3]
 800a220:	0023      	movs	r3, r4
 800a222:	3345      	adds	r3, #69	; 0x45
 800a224:	781a      	ldrb	r2, [r3, #0]
 800a226:	4b0f      	ldr	r3, [pc, #60]	; (800a264 <__submore+0x74>)
 800a228:	54c2      	strb	r2, [r0, r3]
 800a22a:	782a      	ldrb	r2, [r5, #0]
 800a22c:	4b0e      	ldr	r3, [pc, #56]	; (800a268 <__submore+0x78>)
 800a22e:	54c2      	strb	r2, [r0, r3]
 800a230:	18c0      	adds	r0, r0, r3
 800a232:	6020      	str	r0, [r4, #0]
 800a234:	2000      	movs	r0, #0
 800a236:	e7eb      	b.n	800a210 <__submore+0x20>
 800a238:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800a23a:	0029      	movs	r1, r5
 800a23c:	0073      	lsls	r3, r6, #1
 800a23e:	001a      	movs	r2, r3
 800a240:	9301      	str	r3, [sp, #4]
 800a242:	f7ff fba2 	bl	800998a <_realloc_r>
 800a246:	1e05      	subs	r5, r0, #0
 800a248:	d0e0      	beq.n	800a20c <__submore+0x1c>
 800a24a:	1987      	adds	r7, r0, r6
 800a24c:	0001      	movs	r1, r0
 800a24e:	0032      	movs	r2, r6
 800a250:	0038      	movs	r0, r7
 800a252:	f7fe f8df 	bl	8008414 <memcpy>
 800a256:	9b01      	ldr	r3, [sp, #4]
 800a258:	6027      	str	r7, [r4, #0]
 800a25a:	6365      	str	r5, [r4, #52]	; 0x34
 800a25c:	63a3      	str	r3, [r4, #56]	; 0x38
 800a25e:	e7e9      	b.n	800a234 <__submore+0x44>
 800a260:	000003ff 	.word	0x000003ff
 800a264:	000003fe 	.word	0x000003fe
 800a268:	000003fd 	.word	0x000003fd

0800a26c <__ascii_wctomb>:
 800a26c:	1e0b      	subs	r3, r1, #0
 800a26e:	d004      	beq.n	800a27a <__ascii_wctomb+0xe>
 800a270:	2aff      	cmp	r2, #255	; 0xff
 800a272:	d904      	bls.n	800a27e <__ascii_wctomb+0x12>
 800a274:	238a      	movs	r3, #138	; 0x8a
 800a276:	6003      	str	r3, [r0, #0]
 800a278:	3b8b      	subs	r3, #139	; 0x8b
 800a27a:	0018      	movs	r0, r3
 800a27c:	4770      	bx	lr
 800a27e:	700a      	strb	r2, [r1, #0]
 800a280:	2301      	movs	r3, #1
 800a282:	e7fa      	b.n	800a27a <__ascii_wctomb+0xe>

0800a284 <_malloc_usable_size_r>:
 800a284:	1f0b      	subs	r3, r1, #4
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	1f18      	subs	r0, r3, #4
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	da01      	bge.n	800a292 <_malloc_usable_size_r+0xe>
 800a28e:	580b      	ldr	r3, [r1, r0]
 800a290:	18c0      	adds	r0, r0, r3
 800a292:	4770      	bx	lr

0800a294 <round>:
 800a294:	b570      	push	{r4, r5, r6, lr}
 800a296:	004a      	lsls	r2, r1, #1
 800a298:	4d1d      	ldr	r5, [pc, #116]	; (800a310 <round+0x7c>)
 800a29a:	0d52      	lsrs	r2, r2, #21
 800a29c:	1955      	adds	r5, r2, r5
 800a29e:	000e      	movs	r6, r1
 800a2a0:	2d13      	cmp	r5, #19
 800a2a2:	dc18      	bgt.n	800a2d6 <round+0x42>
 800a2a4:	2d00      	cmp	r5, #0
 800a2a6:	da09      	bge.n	800a2bc <round+0x28>
 800a2a8:	0fcb      	lsrs	r3, r1, #31
 800a2aa:	07db      	lsls	r3, r3, #31
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	1c69      	adds	r1, r5, #1
 800a2b0:	d101      	bne.n	800a2b6 <round+0x22>
 800a2b2:	4918      	ldr	r1, [pc, #96]	; (800a314 <round+0x80>)
 800a2b4:	430b      	orrs	r3, r1
 800a2b6:	0019      	movs	r1, r3
 800a2b8:	0010      	movs	r0, r2
 800a2ba:	e016      	b.n	800a2ea <round+0x56>
 800a2bc:	4a16      	ldr	r2, [pc, #88]	; (800a318 <round+0x84>)
 800a2be:	412a      	asrs	r2, r5
 800a2c0:	420a      	tst	r2, r1
 800a2c2:	d101      	bne.n	800a2c8 <round+0x34>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	d010      	beq.n	800a2ea <round+0x56>
 800a2c8:	2380      	movs	r3, #128	; 0x80
 800a2ca:	031b      	lsls	r3, r3, #12
 800a2cc:	412b      	asrs	r3, r5
 800a2ce:	199b      	adds	r3, r3, r6
 800a2d0:	4393      	bics	r3, r2
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	e7ef      	b.n	800a2b6 <round+0x22>
 800a2d6:	2d33      	cmp	r5, #51	; 0x33
 800a2d8:	dd08      	ble.n	800a2ec <round+0x58>
 800a2da:	2380      	movs	r3, #128	; 0x80
 800a2dc:	00db      	lsls	r3, r3, #3
 800a2de:	429d      	cmp	r5, r3
 800a2e0:	d103      	bne.n	800a2ea <round+0x56>
 800a2e2:	0002      	movs	r2, r0
 800a2e4:	000b      	movs	r3, r1
 800a2e6:	f7f6 ff95 	bl	8001214 <__aeabi_dadd>
 800a2ea:	bd70      	pop	{r4, r5, r6, pc}
 800a2ec:	4e0b      	ldr	r6, [pc, #44]	; (800a31c <round+0x88>)
 800a2ee:	1992      	adds	r2, r2, r6
 800a2f0:	2601      	movs	r6, #1
 800a2f2:	4276      	negs	r6, r6
 800a2f4:	40d6      	lsrs	r6, r2
 800a2f6:	4206      	tst	r6, r0
 800a2f8:	d0f7      	beq.n	800a2ea <round+0x56>
 800a2fa:	2233      	movs	r2, #51	; 0x33
 800a2fc:	1b55      	subs	r5, r2, r5
 800a2fe:	3a32      	subs	r2, #50	; 0x32
 800a300:	40aa      	lsls	r2, r5
 800a302:	1812      	adds	r2, r2, r0
 800a304:	4282      	cmp	r2, r0
 800a306:	41a4      	sbcs	r4, r4
 800a308:	4264      	negs	r4, r4
 800a30a:	190b      	adds	r3, r1, r4
 800a30c:	43b2      	bics	r2, r6
 800a30e:	e7d2      	b.n	800a2b6 <round+0x22>
 800a310:	fffffc01 	.word	0xfffffc01
 800a314:	3ff00000 	.word	0x3ff00000
 800a318:	000fffff 	.word	0x000fffff
 800a31c:	fffffbed 	.word	0xfffffbed

0800a320 <pow>:
 800a320:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a322:	b091      	sub	sp, #68	; 0x44
 800a324:	001f      	movs	r7, r3
 800a326:	9000      	str	r0, [sp, #0]
 800a328:	9101      	str	r1, [sp, #4]
 800a32a:	0016      	movs	r6, r2
 800a32c:	f000 f99c 	bl	800a668 <__ieee754_pow>
 800a330:	4bc5      	ldr	r3, [pc, #788]	; (800a648 <pow+0x328>)
 800a332:	0004      	movs	r4, r0
 800a334:	781b      	ldrb	r3, [r3, #0]
 800a336:	000d      	movs	r5, r1
 800a338:	b25b      	sxtb	r3, r3
 800a33a:	9303      	str	r3, [sp, #12]
 800a33c:	3301      	adds	r3, #1
 800a33e:	d100      	bne.n	800a342 <pow+0x22>
 800a340:	e0d8      	b.n	800a4f4 <pow+0x1d4>
 800a342:	0032      	movs	r2, r6
 800a344:	003b      	movs	r3, r7
 800a346:	0030      	movs	r0, r6
 800a348:	0039      	movs	r1, r7
 800a34a:	f7f8 fc3d 	bl	8002bc8 <__aeabi_dcmpun>
 800a34e:	9004      	str	r0, [sp, #16]
 800a350:	2800      	cmp	r0, #0
 800a352:	d000      	beq.n	800a356 <pow+0x36>
 800a354:	e0ce      	b.n	800a4f4 <pow+0x1d4>
 800a356:	9a00      	ldr	r2, [sp, #0]
 800a358:	9b01      	ldr	r3, [sp, #4]
 800a35a:	0010      	movs	r0, r2
 800a35c:	0019      	movs	r1, r3
 800a35e:	f7f8 fc33 	bl	8002bc8 <__aeabi_dcmpun>
 800a362:	2200      	movs	r2, #0
 800a364:	9005      	str	r0, [sp, #20]
 800a366:	2800      	cmp	r0, #0
 800a368:	d020      	beq.n	800a3ac <pow+0x8c>
 800a36a:	2300      	movs	r3, #0
 800a36c:	0030      	movs	r0, r6
 800a36e:	0039      	movs	r1, r7
 800a370:	f7f6 f876 	bl	8000460 <__aeabi_dcmpeq>
 800a374:	2800      	cmp	r0, #0
 800a376:	d100      	bne.n	800a37a <pow+0x5a>
 800a378:	e0bc      	b.n	800a4f4 <pow+0x1d4>
 800a37a:	2301      	movs	r3, #1
 800a37c:	2200      	movs	r2, #0
 800a37e:	9306      	str	r3, [sp, #24]
 800a380:	4bb2      	ldr	r3, [pc, #712]	; (800a64c <pow+0x32c>)
 800a382:	960a      	str	r6, [sp, #40]	; 0x28
 800a384:	970b      	str	r7, [sp, #44]	; 0x2c
 800a386:	9307      	str	r3, [sp, #28]
 800a388:	9b04      	ldr	r3, [sp, #16]
 800a38a:	930e      	str	r3, [sp, #56]	; 0x38
 800a38c:	9b00      	ldr	r3, [sp, #0]
 800a38e:	9c01      	ldr	r4, [sp, #4]
 800a390:	9308      	str	r3, [sp, #32]
 800a392:	9409      	str	r4, [sp, #36]	; 0x24
 800a394:	4bae      	ldr	r3, [pc, #696]	; (800a650 <pow+0x330>)
 800a396:	920c      	str	r2, [sp, #48]	; 0x30
 800a398:	930d      	str	r3, [sp, #52]	; 0x34
 800a39a:	9b03      	ldr	r3, [sp, #12]
 800a39c:	2b02      	cmp	r3, #2
 800a39e:	d035      	beq.n	800a40c <pow+0xec>
 800a3a0:	a806      	add	r0, sp, #24
 800a3a2:	f000 fefb 	bl	800b19c <matherr>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	d127      	bne.n	800a3fa <pow+0xda>
 800a3aa:	e05c      	b.n	800a466 <pow+0x146>
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	9800      	ldr	r0, [sp, #0]
 800a3b0:	9901      	ldr	r1, [sp, #4]
 800a3b2:	f7f6 f855 	bl	8000460 <__aeabi_dcmpeq>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	d05a      	beq.n	800a470 <pow+0x150>
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	2300      	movs	r3, #0
 800a3be:	0030      	movs	r0, r6
 800a3c0:	0039      	movs	r1, r7
 800a3c2:	f7f6 f84d 	bl	8000460 <__aeabi_dcmpeq>
 800a3c6:	9004      	str	r0, [sp, #16]
 800a3c8:	2800      	cmp	r0, #0
 800a3ca:	d022      	beq.n	800a412 <pow+0xf2>
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	9306      	str	r3, [sp, #24]
 800a3d0:	4b9e      	ldr	r3, [pc, #632]	; (800a64c <pow+0x32c>)
 800a3d2:	960a      	str	r6, [sp, #40]	; 0x28
 800a3d4:	970b      	str	r7, [sp, #44]	; 0x2c
 800a3d6:	9307      	str	r3, [sp, #28]
 800a3d8:	9b05      	ldr	r3, [sp, #20]
 800a3da:	930e      	str	r3, [sp, #56]	; 0x38
 800a3dc:	9b00      	ldr	r3, [sp, #0]
 800a3de:	9c01      	ldr	r4, [sp, #4]
 800a3e0:	9308      	str	r3, [sp, #32]
 800a3e2:	9409      	str	r4, [sp, #36]	; 0x24
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	2400      	movs	r4, #0
 800a3e8:	930c      	str	r3, [sp, #48]	; 0x30
 800a3ea:	940d      	str	r4, [sp, #52]	; 0x34
 800a3ec:	9b03      	ldr	r3, [sp, #12]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d0d6      	beq.n	800a3a0 <pow+0x80>
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	4b96      	ldr	r3, [pc, #600]	; (800a650 <pow+0x330>)
 800a3f6:	920c      	str	r2, [sp, #48]	; 0x30
 800a3f8:	930d      	str	r3, [sp, #52]	; 0x34
 800a3fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d004      	beq.n	800a40c <pow+0xec>
 800a402:	f7fd fec7 	bl	8008194 <__errno>
 800a406:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a408:	9300      	str	r3, [sp, #0]
 800a40a:	6003      	str	r3, [r0, #0]
 800a40c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a40e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a410:	e070      	b.n	800a4f4 <pow+0x1d4>
 800a412:	0030      	movs	r0, r6
 800a414:	0039      	movs	r1, r7
 800a416:	f000 feb9 	bl	800b18c <finite>
 800a41a:	2800      	cmp	r0, #0
 800a41c:	d06a      	beq.n	800a4f4 <pow+0x1d4>
 800a41e:	2200      	movs	r2, #0
 800a420:	2300      	movs	r3, #0
 800a422:	0030      	movs	r0, r6
 800a424:	0039      	movs	r1, r7
 800a426:	f7f6 f821 	bl	800046c <__aeabi_dcmplt>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d062      	beq.n	800a4f4 <pow+0x1d4>
 800a42e:	2301      	movs	r3, #1
 800a430:	9306      	str	r3, [sp, #24]
 800a432:	4b86      	ldr	r3, [pc, #536]	; (800a64c <pow+0x32c>)
 800a434:	960a      	str	r6, [sp, #40]	; 0x28
 800a436:	970b      	str	r7, [sp, #44]	; 0x2c
 800a438:	9307      	str	r3, [sp, #28]
 800a43a:	9b04      	ldr	r3, [sp, #16]
 800a43c:	930e      	str	r3, [sp, #56]	; 0x38
 800a43e:	9b00      	ldr	r3, [sp, #0]
 800a440:	9c01      	ldr	r4, [sp, #4]
 800a442:	9308      	str	r3, [sp, #32]
 800a444:	9409      	str	r4, [sp, #36]	; 0x24
 800a446:	4b80      	ldr	r3, [pc, #512]	; (800a648 <pow+0x328>)
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	b25b      	sxtb	r3, r3
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d104      	bne.n	800a45a <pow+0x13a>
 800a450:	2300      	movs	r3, #0
 800a452:	2400      	movs	r4, #0
 800a454:	930c      	str	r3, [sp, #48]	; 0x30
 800a456:	940d      	str	r4, [sp, #52]	; 0x34
 800a458:	e7a2      	b.n	800a3a0 <pow+0x80>
 800a45a:	2000      	movs	r0, #0
 800a45c:	497d      	ldr	r1, [pc, #500]	; (800a654 <pow+0x334>)
 800a45e:	900c      	str	r0, [sp, #48]	; 0x30
 800a460:	910d      	str	r1, [sp, #52]	; 0x34
 800a462:	2b02      	cmp	r3, #2
 800a464:	d19c      	bne.n	800a3a0 <pow+0x80>
 800a466:	f7fd fe95 	bl	8008194 <__errno>
 800a46a:	2321      	movs	r3, #33	; 0x21
 800a46c:	6003      	str	r3, [r0, #0]
 800a46e:	e7c4      	b.n	800a3fa <pow+0xda>
 800a470:	0020      	movs	r0, r4
 800a472:	0029      	movs	r1, r5
 800a474:	f000 fe8a 	bl	800b18c <finite>
 800a478:	9003      	str	r0, [sp, #12]
 800a47a:	2800      	cmp	r0, #0
 800a47c:	d000      	beq.n	800a480 <pow+0x160>
 800a47e:	e0ab      	b.n	800a5d8 <pow+0x2b8>
 800a480:	9800      	ldr	r0, [sp, #0]
 800a482:	9901      	ldr	r1, [sp, #4]
 800a484:	f000 fe82 	bl	800b18c <finite>
 800a488:	2800      	cmp	r0, #0
 800a48a:	d100      	bne.n	800a48e <pow+0x16e>
 800a48c:	e0a4      	b.n	800a5d8 <pow+0x2b8>
 800a48e:	0030      	movs	r0, r6
 800a490:	0039      	movs	r1, r7
 800a492:	f000 fe7b 	bl	800b18c <finite>
 800a496:	2800      	cmp	r0, #0
 800a498:	d100      	bne.n	800a49c <pow+0x17c>
 800a49a:	e09d      	b.n	800a5d8 <pow+0x2b8>
 800a49c:	002b      	movs	r3, r5
 800a49e:	0022      	movs	r2, r4
 800a4a0:	0020      	movs	r0, r4
 800a4a2:	0029      	movs	r1, r5
 800a4a4:	f7f8 fb90 	bl	8002bc8 <__aeabi_dcmpun>
 800a4a8:	2500      	movs	r5, #0
 800a4aa:	4b67      	ldr	r3, [pc, #412]	; (800a648 <pow+0x328>)
 800a4ac:	ac06      	add	r4, sp, #24
 800a4ae:	575d      	ldrsb	r5, [r3, r5]
 800a4b0:	4b66      	ldr	r3, [pc, #408]	; (800a64c <pow+0x32c>)
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	d02f      	beq.n	800a516 <pow+0x1f6>
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	6063      	str	r3, [r4, #4]
 800a4ba:	9b03      	ldr	r3, [sp, #12]
 800a4bc:	9206      	str	r2, [sp, #24]
 800a4be:	6223      	str	r3, [r4, #32]
 800a4c0:	6126      	str	r6, [r4, #16]
 800a4c2:	6167      	str	r7, [r4, #20]
 800a4c4:	9a00      	ldr	r2, [sp, #0]
 800a4c6:	9b01      	ldr	r3, [sp, #4]
 800a4c8:	60a2      	str	r2, [r4, #8]
 800a4ca:	60e3      	str	r3, [r4, #12]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	2d00      	cmp	r5, #0
 800a4d2:	d113      	bne.n	800a4fc <pow+0x1dc>
 800a4d4:	61a2      	str	r2, [r4, #24]
 800a4d6:	61e3      	str	r3, [r4, #28]
 800a4d8:	0020      	movs	r0, r4
 800a4da:	f000 fe5f 	bl	800b19c <matherr>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	d014      	beq.n	800a50c <pow+0x1ec>
 800a4e2:	6a23      	ldr	r3, [r4, #32]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d003      	beq.n	800a4f0 <pow+0x1d0>
 800a4e8:	f7fd fe54 	bl	8008194 <__errno>
 800a4ec:	6a23      	ldr	r3, [r4, #32]
 800a4ee:	6003      	str	r3, [r0, #0]
 800a4f0:	69e5      	ldr	r5, [r4, #28]
 800a4f2:	69a4      	ldr	r4, [r4, #24]
 800a4f4:	0020      	movs	r0, r4
 800a4f6:	0029      	movs	r1, r5
 800a4f8:	b011      	add	sp, #68	; 0x44
 800a4fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4fc:	0010      	movs	r0, r2
 800a4fe:	0019      	movs	r1, r3
 800a500:	f7f7 f998 	bl	8001834 <__aeabi_ddiv>
 800a504:	61a0      	str	r0, [r4, #24]
 800a506:	61e1      	str	r1, [r4, #28]
 800a508:	2d02      	cmp	r5, #2
 800a50a:	d1e5      	bne.n	800a4d8 <pow+0x1b8>
 800a50c:	f7fd fe42 	bl	8008194 <__errno>
 800a510:	2321      	movs	r3, #33	; 0x21
 800a512:	6003      	str	r3, [r0, #0]
 800a514:	e7e5      	b.n	800a4e2 <pow+0x1c2>
 800a516:	2203      	movs	r2, #3
 800a518:	6063      	str	r3, [r4, #4]
 800a51a:	9206      	str	r2, [sp, #24]
 800a51c:	6220      	str	r0, [r4, #32]
 800a51e:	9a00      	ldr	r2, [sp, #0]
 800a520:	9b01      	ldr	r3, [sp, #4]
 800a522:	6126      	str	r6, [r4, #16]
 800a524:	6167      	str	r7, [r4, #20]
 800a526:	60a2      	str	r2, [r4, #8]
 800a528:	60e3      	str	r3, [r4, #12]
 800a52a:	2d00      	cmp	r5, #0
 800a52c:	d12c      	bne.n	800a588 <pow+0x268>
 800a52e:	9800      	ldr	r0, [sp, #0]
 800a530:	9901      	ldr	r1, [sp, #4]
 800a532:	22e0      	movs	r2, #224	; 0xe0
 800a534:	4b48      	ldr	r3, [pc, #288]	; (800a658 <pow+0x338>)
 800a536:	0612      	lsls	r2, r2, #24
 800a538:	61a2      	str	r2, [r4, #24]
 800a53a:	61e3      	str	r3, [r4, #28]
 800a53c:	2200      	movs	r2, #0
 800a53e:	2300      	movs	r3, #0
 800a540:	f7f5 ff94 	bl	800046c <__aeabi_dcmplt>
 800a544:	2800      	cmp	r0, #0
 800a546:	d040      	beq.n	800a5ca <pow+0x2aa>
 800a548:	2200      	movs	r2, #0
 800a54a:	4b44      	ldr	r3, [pc, #272]	; (800a65c <pow+0x33c>)
 800a54c:	0030      	movs	r0, r6
 800a54e:	0039      	movs	r1, r7
 800a550:	f7f7 fda4 	bl	800209c <__aeabi_dmul>
 800a554:	0006      	movs	r6, r0
 800a556:	000f      	movs	r7, r1
 800a558:	f000 fe28 	bl	800b1ac <rint>
 800a55c:	0002      	movs	r2, r0
 800a55e:	000b      	movs	r3, r1
 800a560:	0030      	movs	r0, r6
 800a562:	0039      	movs	r1, r7
 800a564:	f7f5 ff7c 	bl	8000460 <__aeabi_dcmpeq>
 800a568:	2800      	cmp	r0, #0
 800a56a:	d104      	bne.n	800a576 <pow+0x256>
 800a56c:	22e0      	movs	r2, #224	; 0xe0
 800a56e:	4b3c      	ldr	r3, [pc, #240]	; (800a660 <pow+0x340>)
 800a570:	0612      	lsls	r2, r2, #24
 800a572:	61a2      	str	r2, [r4, #24]
 800a574:	61e3      	str	r3, [r4, #28]
 800a576:	4b34      	ldr	r3, [pc, #208]	; (800a648 <pow+0x328>)
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	b25b      	sxtb	r3, r3
 800a57c:	2b02      	cmp	r3, #2
 800a57e:	d124      	bne.n	800a5ca <pow+0x2aa>
 800a580:	f7fd fe08 	bl	8008194 <__errno>
 800a584:	2322      	movs	r3, #34	; 0x22
 800a586:	e7c4      	b.n	800a512 <pow+0x1f2>
 800a588:	2200      	movs	r2, #0
 800a58a:	9800      	ldr	r0, [sp, #0]
 800a58c:	9901      	ldr	r1, [sp, #4]
 800a58e:	4b35      	ldr	r3, [pc, #212]	; (800a664 <pow+0x344>)
 800a590:	61a2      	str	r2, [r4, #24]
 800a592:	61e3      	str	r3, [r4, #28]
 800a594:	2200      	movs	r2, #0
 800a596:	2300      	movs	r3, #0
 800a598:	f7f5 ff68 	bl	800046c <__aeabi_dcmplt>
 800a59c:	2800      	cmp	r0, #0
 800a59e:	d0ea      	beq.n	800a576 <pow+0x256>
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	4b2e      	ldr	r3, [pc, #184]	; (800a65c <pow+0x33c>)
 800a5a4:	0030      	movs	r0, r6
 800a5a6:	0039      	movs	r1, r7
 800a5a8:	f7f7 fd78 	bl	800209c <__aeabi_dmul>
 800a5ac:	0006      	movs	r6, r0
 800a5ae:	000f      	movs	r7, r1
 800a5b0:	f000 fdfc 	bl	800b1ac <rint>
 800a5b4:	0002      	movs	r2, r0
 800a5b6:	000b      	movs	r3, r1
 800a5b8:	0030      	movs	r0, r6
 800a5ba:	0039      	movs	r1, r7
 800a5bc:	f7f5 ff50 	bl	8000460 <__aeabi_dcmpeq>
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d1d8      	bne.n	800a576 <pow+0x256>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	4b23      	ldr	r3, [pc, #140]	; (800a654 <pow+0x334>)
 800a5c8:	e7d3      	b.n	800a572 <pow+0x252>
 800a5ca:	0020      	movs	r0, r4
 800a5cc:	f000 fde6 	bl	800b19c <matherr>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	d000      	beq.n	800a5d6 <pow+0x2b6>
 800a5d4:	e785      	b.n	800a4e2 <pow+0x1c2>
 800a5d6:	e7d3      	b.n	800a580 <pow+0x260>
 800a5d8:	2200      	movs	r2, #0
 800a5da:	2300      	movs	r3, #0
 800a5dc:	0020      	movs	r0, r4
 800a5de:	0029      	movs	r1, r5
 800a5e0:	f7f5 ff3e 	bl	8000460 <__aeabi_dcmpeq>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d100      	bne.n	800a5ea <pow+0x2ca>
 800a5e8:	e784      	b.n	800a4f4 <pow+0x1d4>
 800a5ea:	9800      	ldr	r0, [sp, #0]
 800a5ec:	9901      	ldr	r1, [sp, #4]
 800a5ee:	f000 fdcd 	bl	800b18c <finite>
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d100      	bne.n	800a5f8 <pow+0x2d8>
 800a5f6:	e77d      	b.n	800a4f4 <pow+0x1d4>
 800a5f8:	0030      	movs	r0, r6
 800a5fa:	0039      	movs	r1, r7
 800a5fc:	f000 fdc6 	bl	800b18c <finite>
 800a600:	2800      	cmp	r0, #0
 800a602:	d100      	bne.n	800a606 <pow+0x2e6>
 800a604:	e776      	b.n	800a4f4 <pow+0x1d4>
 800a606:	2304      	movs	r3, #4
 800a608:	9306      	str	r3, [sp, #24]
 800a60a:	4b10      	ldr	r3, [pc, #64]	; (800a64c <pow+0x32c>)
 800a60c:	960a      	str	r6, [sp, #40]	; 0x28
 800a60e:	970b      	str	r7, [sp, #44]	; 0x2c
 800a610:	9307      	str	r3, [sp, #28]
 800a612:	2300      	movs	r3, #0
 800a614:	930e      	str	r3, [sp, #56]	; 0x38
 800a616:	9b00      	ldr	r3, [sp, #0]
 800a618:	9c01      	ldr	r4, [sp, #4]
 800a61a:	9308      	str	r3, [sp, #32]
 800a61c:	9409      	str	r4, [sp, #36]	; 0x24
 800a61e:	2300      	movs	r3, #0
 800a620:	2400      	movs	r4, #0
 800a622:	930c      	str	r3, [sp, #48]	; 0x30
 800a624:	940d      	str	r4, [sp, #52]	; 0x34
 800a626:	4b08      	ldr	r3, [pc, #32]	; (800a648 <pow+0x328>)
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	b25b      	sxtb	r3, r3
 800a62c:	2b02      	cmp	r3, #2
 800a62e:	d103      	bne.n	800a638 <pow+0x318>
 800a630:	f7fd fdb0 	bl	8008194 <__errno>
 800a634:	2322      	movs	r3, #34	; 0x22
 800a636:	e719      	b.n	800a46c <pow+0x14c>
 800a638:	a806      	add	r0, sp, #24
 800a63a:	f000 fdaf 	bl	800b19c <matherr>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d000      	beq.n	800a644 <pow+0x324>
 800a642:	e6da      	b.n	800a3fa <pow+0xda>
 800a644:	e7f4      	b.n	800a630 <pow+0x310>
 800a646:	46c0      	nop			; (mov r8, r8)
 800a648:	20000288 	.word	0x20000288
 800a64c:	0800b868 	.word	0x0800b868
 800a650:	3ff00000 	.word	0x3ff00000
 800a654:	fff00000 	.word	0xfff00000
 800a658:	47efffff 	.word	0x47efffff
 800a65c:	3fe00000 	.word	0x3fe00000
 800a660:	c7efffff 	.word	0xc7efffff
 800a664:	7ff00000 	.word	0x7ff00000

0800a668 <__ieee754_pow>:
 800a668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a66a:	b097      	sub	sp, #92	; 0x5c
 800a66c:	9200      	str	r2, [sp, #0]
 800a66e:	9301      	str	r3, [sp, #4]
 800a670:	9b01      	ldr	r3, [sp, #4]
 800a672:	000e      	movs	r6, r1
 800a674:	9106      	str	r1, [sp, #24]
 800a676:	9900      	ldr	r1, [sp, #0]
 800a678:	005d      	lsls	r5, r3, #1
 800a67a:	9302      	str	r3, [sp, #8]
 800a67c:	000b      	movs	r3, r1
 800a67e:	086d      	lsrs	r5, r5, #1
 800a680:	0007      	movs	r7, r0
 800a682:	432b      	orrs	r3, r5
 800a684:	d101      	bne.n	800a68a <__ieee754_pow+0x22>
 800a686:	f000 fc94 	bl	800afb2 <__ieee754_pow+0x94a>
 800a68a:	4b74      	ldr	r3, [pc, #464]	; (800a85c <__ieee754_pow+0x1f4>)
 800a68c:	0074      	lsls	r4, r6, #1
 800a68e:	0864      	lsrs	r4, r4, #1
 800a690:	469c      	mov	ip, r3
 800a692:	429c      	cmp	r4, r3
 800a694:	dc0b      	bgt.n	800a6ae <__ieee754_pow+0x46>
 800a696:	d104      	bne.n	800a6a2 <__ieee754_pow+0x3a>
 800a698:	2800      	cmp	r0, #0
 800a69a:	d108      	bne.n	800a6ae <__ieee754_pow+0x46>
 800a69c:	42a5      	cmp	r5, r4
 800a69e:	dc0c      	bgt.n	800a6ba <__ieee754_pow+0x52>
 800a6a0:	e001      	b.n	800a6a6 <__ieee754_pow+0x3e>
 800a6a2:	429d      	cmp	r5, r3
 800a6a4:	dc03      	bgt.n	800a6ae <__ieee754_pow+0x46>
 800a6a6:	4565      	cmp	r5, ip
 800a6a8:	d10c      	bne.n	800a6c4 <__ieee754_pow+0x5c>
 800a6aa:	2900      	cmp	r1, #0
 800a6ac:	d00a      	beq.n	800a6c4 <__ieee754_pow+0x5c>
 800a6ae:	4b6c      	ldr	r3, [pc, #432]	; (800a860 <__ieee754_pow+0x1f8>)
 800a6b0:	18e4      	adds	r4, r4, r3
 800a6b2:	4327      	orrs	r7, r4
 800a6b4:	d101      	bne.n	800a6ba <__ieee754_pow+0x52>
 800a6b6:	f000 fc7c 	bl	800afb2 <__ieee754_pow+0x94a>
 800a6ba:	486a      	ldr	r0, [pc, #424]	; (800a864 <__ieee754_pow+0x1fc>)
 800a6bc:	f000 fd70 	bl	800b1a0 <nan>
 800a6c0:	b017      	add	sp, #92	; 0x5c
 800a6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	9304      	str	r3, [sp, #16]
 800a6c8:	2e00      	cmp	r6, #0
 800a6ca:	da17      	bge.n	800a6fc <__ieee754_pow+0x94>
 800a6cc:	4a66      	ldr	r2, [pc, #408]	; (800a868 <__ieee754_pow+0x200>)
 800a6ce:	4295      	cmp	r5, r2
 800a6d0:	dc47      	bgt.n	800a762 <__ieee754_pow+0xfa>
 800a6d2:	4a66      	ldr	r2, [pc, #408]	; (800a86c <__ieee754_pow+0x204>)
 800a6d4:	4295      	cmp	r5, r2
 800a6d6:	dd11      	ble.n	800a6fc <__ieee754_pow+0x94>
 800a6d8:	4b65      	ldr	r3, [pc, #404]	; (800a870 <__ieee754_pow+0x208>)
 800a6da:	152a      	asrs	r2, r5, #20
 800a6dc:	18d2      	adds	r2, r2, r3
 800a6de:	2a14      	cmp	r2, #20
 800a6e0:	dd21      	ble.n	800a726 <__ieee754_pow+0xbe>
 800a6e2:	2034      	movs	r0, #52	; 0x34
 800a6e4:	1a82      	subs	r2, r0, r2
 800a6e6:	9800      	ldr	r0, [sp, #0]
 800a6e8:	40d0      	lsrs	r0, r2
 800a6ea:	0003      	movs	r3, r0
 800a6ec:	4093      	lsls	r3, r2
 800a6ee:	4299      	cmp	r1, r3
 800a6f0:	d104      	bne.n	800a6fc <__ieee754_pow+0x94>
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	4010      	ands	r0, r2
 800a6f6:	1892      	adds	r2, r2, r2
 800a6f8:	1a13      	subs	r3, r2, r0
 800a6fa:	9304      	str	r3, [sp, #16]
 800a6fc:	2900      	cmp	r1, #0
 800a6fe:	d155      	bne.n	800a7ac <__ieee754_pow+0x144>
 800a700:	4565      	cmp	r5, ip
 800a702:	d11f      	bne.n	800a744 <__ieee754_pow+0xdc>
 800a704:	4b56      	ldr	r3, [pc, #344]	; (800a860 <__ieee754_pow+0x1f8>)
 800a706:	18e3      	adds	r3, r4, r3
 800a708:	431f      	orrs	r7, r3
 800a70a:	d101      	bne.n	800a710 <__ieee754_pow+0xa8>
 800a70c:	f000 fc51 	bl	800afb2 <__ieee754_pow+0x94a>
 800a710:	4b56      	ldr	r3, [pc, #344]	; (800a86c <__ieee754_pow+0x204>)
 800a712:	429c      	cmp	r4, r3
 800a714:	dd27      	ble.n	800a766 <__ieee754_pow+0xfe>
 800a716:	9800      	ldr	r0, [sp, #0]
 800a718:	9901      	ldr	r1, [sp, #4]
 800a71a:	9b02      	ldr	r3, [sp, #8]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	dacf      	bge.n	800a6c0 <__ieee754_pow+0x58>
 800a720:	2000      	movs	r0, #0
 800a722:	2100      	movs	r1, #0
 800a724:	e7cc      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a726:	2900      	cmp	r1, #0
 800a728:	d140      	bne.n	800a7ac <__ieee754_pow+0x144>
 800a72a:	2314      	movs	r3, #20
 800a72c:	1a9a      	subs	r2, r3, r2
 800a72e:	002b      	movs	r3, r5
 800a730:	4113      	asrs	r3, r2
 800a732:	0019      	movs	r1, r3
 800a734:	4091      	lsls	r1, r2
 800a736:	428d      	cmp	r5, r1
 800a738:	d104      	bne.n	800a744 <__ieee754_pow+0xdc>
 800a73a:	2201      	movs	r2, #1
 800a73c:	4013      	ands	r3, r2
 800a73e:	1892      	adds	r2, r2, r2
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	9304      	str	r3, [sp, #16]
 800a744:	4b4b      	ldr	r3, [pc, #300]	; (800a874 <__ieee754_pow+0x20c>)
 800a746:	429d      	cmp	r5, r3
 800a748:	d119      	bne.n	800a77e <__ieee754_pow+0x116>
 800a74a:	9b02      	ldr	r3, [sp, #8]
 800a74c:	0038      	movs	r0, r7
 800a74e:	0031      	movs	r1, r6
 800a750:	2b00      	cmp	r3, #0
 800a752:	dab5      	bge.n	800a6c0 <__ieee754_pow+0x58>
 800a754:	003a      	movs	r2, r7
 800a756:	0033      	movs	r3, r6
 800a758:	2000      	movs	r0, #0
 800a75a:	4946      	ldr	r1, [pc, #280]	; (800a874 <__ieee754_pow+0x20c>)
 800a75c:	f7f7 f86a 	bl	8001834 <__aeabi_ddiv>
 800a760:	e7ae      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a762:	2302      	movs	r3, #2
 800a764:	e7c9      	b.n	800a6fa <__ieee754_pow+0x92>
 800a766:	9b02      	ldr	r3, [sp, #8]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	dad9      	bge.n	800a720 <__ieee754_pow+0xb8>
 800a76c:	2280      	movs	r2, #128	; 0x80
 800a76e:	0612      	lsls	r2, r2, #24
 800a770:	4694      	mov	ip, r2
 800a772:	9b00      	ldr	r3, [sp, #0]
 800a774:	0018      	movs	r0, r3
 800a776:	9b01      	ldr	r3, [sp, #4]
 800a778:	4463      	add	r3, ip
 800a77a:	0019      	movs	r1, r3
 800a77c:	e7a0      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a77e:	2380      	movs	r3, #128	; 0x80
 800a780:	9a02      	ldr	r2, [sp, #8]
 800a782:	05db      	lsls	r3, r3, #23
 800a784:	429a      	cmp	r2, r3
 800a786:	d106      	bne.n	800a796 <__ieee754_pow+0x12e>
 800a788:	003a      	movs	r2, r7
 800a78a:	0033      	movs	r3, r6
 800a78c:	0038      	movs	r0, r7
 800a78e:	0031      	movs	r1, r6
 800a790:	f7f7 fc84 	bl	800209c <__aeabi_dmul>
 800a794:	e794      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a796:	4b38      	ldr	r3, [pc, #224]	; (800a878 <__ieee754_pow+0x210>)
 800a798:	9a02      	ldr	r2, [sp, #8]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d106      	bne.n	800a7ac <__ieee754_pow+0x144>
 800a79e:	2e00      	cmp	r6, #0
 800a7a0:	db04      	blt.n	800a7ac <__ieee754_pow+0x144>
 800a7a2:	0038      	movs	r0, r7
 800a7a4:	0031      	movs	r1, r6
 800a7a6:	f000 fc3d 	bl	800b024 <__ieee754_sqrt>
 800a7aa:	e789      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a7ac:	0038      	movs	r0, r7
 800a7ae:	0031      	movs	r1, r6
 800a7b0:	f000 fce8 	bl	800b184 <fabs>
 800a7b4:	2f00      	cmp	r7, #0
 800a7b6:	d127      	bne.n	800a808 <__ieee754_pow+0x1a0>
 800a7b8:	2c00      	cmp	r4, #0
 800a7ba:	d004      	beq.n	800a7c6 <__ieee754_pow+0x15e>
 800a7bc:	4a2d      	ldr	r2, [pc, #180]	; (800a874 <__ieee754_pow+0x20c>)
 800a7be:	00b3      	lsls	r3, r6, #2
 800a7c0:	089b      	lsrs	r3, r3, #2
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d120      	bne.n	800a808 <__ieee754_pow+0x1a0>
 800a7c6:	9b02      	ldr	r3, [sp, #8]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	da05      	bge.n	800a7d8 <__ieee754_pow+0x170>
 800a7cc:	0002      	movs	r2, r0
 800a7ce:	000b      	movs	r3, r1
 800a7d0:	2000      	movs	r0, #0
 800a7d2:	4928      	ldr	r1, [pc, #160]	; (800a874 <__ieee754_pow+0x20c>)
 800a7d4:	f7f7 f82e 	bl	8001834 <__aeabi_ddiv>
 800a7d8:	9b06      	ldr	r3, [sp, #24]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	db00      	blt.n	800a7e0 <__ieee754_pow+0x178>
 800a7de:	e76f      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a7e0:	4b1f      	ldr	r3, [pc, #124]	; (800a860 <__ieee754_pow+0x1f8>)
 800a7e2:	18e4      	adds	r4, r4, r3
 800a7e4:	9b04      	ldr	r3, [sp, #16]
 800a7e6:	431c      	orrs	r4, r3
 800a7e8:	d106      	bne.n	800a7f8 <__ieee754_pow+0x190>
 800a7ea:	0002      	movs	r2, r0
 800a7ec:	000b      	movs	r3, r1
 800a7ee:	f7f7 fed5 	bl	800259c <__aeabi_dsub>
 800a7f2:	0002      	movs	r2, r0
 800a7f4:	000b      	movs	r3, r1
 800a7f6:	e7b1      	b.n	800a75c <__ieee754_pow+0xf4>
 800a7f8:	9b04      	ldr	r3, [sp, #16]
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	d000      	beq.n	800a800 <__ieee754_pow+0x198>
 800a7fe:	e75f      	b.n	800a6c0 <__ieee754_pow+0x58>
 800a800:	2480      	movs	r4, #128	; 0x80
 800a802:	0624      	lsls	r4, r4, #24
 800a804:	190b      	adds	r3, r1, r4
 800a806:	e7b8      	b.n	800a77a <__ieee754_pow+0x112>
 800a808:	0ff3      	lsrs	r3, r6, #31
 800a80a:	3b01      	subs	r3, #1
 800a80c:	9310      	str	r3, [sp, #64]	; 0x40
 800a80e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a810:	9b04      	ldr	r3, [sp, #16]
 800a812:	4313      	orrs	r3, r2
 800a814:	d104      	bne.n	800a820 <__ieee754_pow+0x1b8>
 800a816:	003a      	movs	r2, r7
 800a818:	0033      	movs	r3, r6
 800a81a:	0038      	movs	r0, r7
 800a81c:	0031      	movs	r1, r6
 800a81e:	e7e6      	b.n	800a7ee <__ieee754_pow+0x186>
 800a820:	4b16      	ldr	r3, [pc, #88]	; (800a87c <__ieee754_pow+0x214>)
 800a822:	429d      	cmp	r5, r3
 800a824:	dc00      	bgt.n	800a828 <__ieee754_pow+0x1c0>
 800a826:	e0f5      	b.n	800aa14 <__ieee754_pow+0x3ac>
 800a828:	4b15      	ldr	r3, [pc, #84]	; (800a880 <__ieee754_pow+0x218>)
 800a82a:	429d      	cmp	r5, r3
 800a82c:	dd0b      	ble.n	800a846 <__ieee754_pow+0x1de>
 800a82e:	4b0f      	ldr	r3, [pc, #60]	; (800a86c <__ieee754_pow+0x204>)
 800a830:	429c      	cmp	r4, r3
 800a832:	dc0e      	bgt.n	800a852 <__ieee754_pow+0x1ea>
 800a834:	9b02      	ldr	r3, [sp, #8]
 800a836:	2b00      	cmp	r3, #0
 800a838:	db00      	blt.n	800a83c <__ieee754_pow+0x1d4>
 800a83a:	e771      	b.n	800a720 <__ieee754_pow+0xb8>
 800a83c:	4a11      	ldr	r2, [pc, #68]	; (800a884 <__ieee754_pow+0x21c>)
 800a83e:	4b12      	ldr	r3, [pc, #72]	; (800a888 <__ieee754_pow+0x220>)
 800a840:	0010      	movs	r0, r2
 800a842:	0019      	movs	r1, r3
 800a844:	e7a4      	b.n	800a790 <__ieee754_pow+0x128>
 800a846:	4b11      	ldr	r3, [pc, #68]	; (800a88c <__ieee754_pow+0x224>)
 800a848:	429c      	cmp	r4, r3
 800a84a:	ddf3      	ble.n	800a834 <__ieee754_pow+0x1cc>
 800a84c:	4b09      	ldr	r3, [pc, #36]	; (800a874 <__ieee754_pow+0x20c>)
 800a84e:	429c      	cmp	r4, r3
 800a850:	dd1e      	ble.n	800a890 <__ieee754_pow+0x228>
 800a852:	9b02      	ldr	r3, [sp, #8]
 800a854:	2b00      	cmp	r3, #0
 800a856:	dcf1      	bgt.n	800a83c <__ieee754_pow+0x1d4>
 800a858:	e762      	b.n	800a720 <__ieee754_pow+0xb8>
 800a85a:	46c0      	nop			; (mov r8, r8)
 800a85c:	7ff00000 	.word	0x7ff00000
 800a860:	c0100000 	.word	0xc0100000
 800a864:	0800b6b5 	.word	0x0800b6b5
 800a868:	433fffff 	.word	0x433fffff
 800a86c:	3fefffff 	.word	0x3fefffff
 800a870:	fffffc01 	.word	0xfffffc01
 800a874:	3ff00000 	.word	0x3ff00000
 800a878:	3fe00000 	.word	0x3fe00000
 800a87c:	41e00000 	.word	0x41e00000
 800a880:	43f00000 	.word	0x43f00000
 800a884:	8800759c 	.word	0x8800759c
 800a888:	7e37e43c 	.word	0x7e37e43c
 800a88c:	3feffffe 	.word	0x3feffffe
 800a890:	2200      	movs	r2, #0
 800a892:	4b52      	ldr	r3, [pc, #328]	; (800a9dc <__ieee754_pow+0x374>)
 800a894:	f7f7 fe82 	bl	800259c <__aeabi_dsub>
 800a898:	22c0      	movs	r2, #192	; 0xc0
 800a89a:	4b51      	ldr	r3, [pc, #324]	; (800a9e0 <__ieee754_pow+0x378>)
 800a89c:	05d2      	lsls	r2, r2, #23
 800a89e:	0006      	movs	r6, r0
 800a8a0:	000f      	movs	r7, r1
 800a8a2:	f7f7 fbfb 	bl	800209c <__aeabi_dmul>
 800a8a6:	4a4f      	ldr	r2, [pc, #316]	; (800a9e4 <__ieee754_pow+0x37c>)
 800a8a8:	9002      	str	r0, [sp, #8]
 800a8aa:	9103      	str	r1, [sp, #12]
 800a8ac:	4b4e      	ldr	r3, [pc, #312]	; (800a9e8 <__ieee754_pow+0x380>)
 800a8ae:	0030      	movs	r0, r6
 800a8b0:	0039      	movs	r1, r7
 800a8b2:	f7f7 fbf3 	bl	800209c <__aeabi_dmul>
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	9006      	str	r0, [sp, #24]
 800a8ba:	9107      	str	r1, [sp, #28]
 800a8bc:	4b4b      	ldr	r3, [pc, #300]	; (800a9ec <__ieee754_pow+0x384>)
 800a8be:	0030      	movs	r0, r6
 800a8c0:	0039      	movs	r1, r7
 800a8c2:	f7f7 fbeb 	bl	800209c <__aeabi_dmul>
 800a8c6:	0002      	movs	r2, r0
 800a8c8:	000b      	movs	r3, r1
 800a8ca:	4849      	ldr	r0, [pc, #292]	; (800a9f0 <__ieee754_pow+0x388>)
 800a8cc:	4949      	ldr	r1, [pc, #292]	; (800a9f4 <__ieee754_pow+0x38c>)
 800a8ce:	f7f7 fe65 	bl	800259c <__aeabi_dsub>
 800a8d2:	0032      	movs	r2, r6
 800a8d4:	003b      	movs	r3, r7
 800a8d6:	f7f7 fbe1 	bl	800209c <__aeabi_dmul>
 800a8da:	0002      	movs	r2, r0
 800a8dc:	000b      	movs	r3, r1
 800a8de:	2000      	movs	r0, #0
 800a8e0:	4945      	ldr	r1, [pc, #276]	; (800a9f8 <__ieee754_pow+0x390>)
 800a8e2:	f7f7 fe5b 	bl	800259c <__aeabi_dsub>
 800a8e6:	0032      	movs	r2, r6
 800a8e8:	0004      	movs	r4, r0
 800a8ea:	000d      	movs	r5, r1
 800a8ec:	003b      	movs	r3, r7
 800a8ee:	0030      	movs	r0, r6
 800a8f0:	0039      	movs	r1, r7
 800a8f2:	f7f7 fbd3 	bl	800209c <__aeabi_dmul>
 800a8f6:	0002      	movs	r2, r0
 800a8f8:	000b      	movs	r3, r1
 800a8fa:	0020      	movs	r0, r4
 800a8fc:	0029      	movs	r1, r5
 800a8fe:	f7f7 fbcd 	bl	800209c <__aeabi_dmul>
 800a902:	4a3e      	ldr	r2, [pc, #248]	; (800a9fc <__ieee754_pow+0x394>)
 800a904:	4b36      	ldr	r3, [pc, #216]	; (800a9e0 <__ieee754_pow+0x378>)
 800a906:	f7f7 fbc9 	bl	800209c <__aeabi_dmul>
 800a90a:	0002      	movs	r2, r0
 800a90c:	000b      	movs	r3, r1
 800a90e:	9806      	ldr	r0, [sp, #24]
 800a910:	9907      	ldr	r1, [sp, #28]
 800a912:	f7f7 fe43 	bl	800259c <__aeabi_dsub>
 800a916:	0002      	movs	r2, r0
 800a918:	000b      	movs	r3, r1
 800a91a:	0004      	movs	r4, r0
 800a91c:	000d      	movs	r5, r1
 800a91e:	9802      	ldr	r0, [sp, #8]
 800a920:	9903      	ldr	r1, [sp, #12]
 800a922:	f7f6 fc77 	bl	8001214 <__aeabi_dadd>
 800a926:	9a02      	ldr	r2, [sp, #8]
 800a928:	9b03      	ldr	r3, [sp, #12]
 800a92a:	2000      	movs	r0, #0
 800a92c:	9006      	str	r0, [sp, #24]
 800a92e:	9107      	str	r1, [sp, #28]
 800a930:	f7f7 fe34 	bl	800259c <__aeabi_dsub>
 800a934:	0002      	movs	r2, r0
 800a936:	000b      	movs	r3, r1
 800a938:	0020      	movs	r0, r4
 800a93a:	0029      	movs	r1, r5
 800a93c:	f7f7 fe2e 	bl	800259c <__aeabi_dsub>
 800a940:	9b04      	ldr	r3, [sp, #16]
 800a942:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a944:	3b01      	subs	r3, #1
 800a946:	0006      	movs	r6, r0
 800a948:	000f      	movs	r7, r1
 800a94a:	4313      	orrs	r3, r2
 800a94c:	d000      	beq.n	800a950 <__ieee754_pow+0x2e8>
 800a94e:	e1da      	b.n	800ad06 <__ieee754_pow+0x69e>
 800a950:	2300      	movs	r3, #0
 800a952:	4c2b      	ldr	r4, [pc, #172]	; (800aa00 <__ieee754_pow+0x398>)
 800a954:	9302      	str	r3, [sp, #8]
 800a956:	9403      	str	r4, [sp, #12]
 800a958:	9c00      	ldr	r4, [sp, #0]
 800a95a:	9d01      	ldr	r5, [sp, #4]
 800a95c:	9800      	ldr	r0, [sp, #0]
 800a95e:	9901      	ldr	r1, [sp, #4]
 800a960:	2400      	movs	r4, #0
 800a962:	002b      	movs	r3, r5
 800a964:	0022      	movs	r2, r4
 800a966:	f7f7 fe19 	bl	800259c <__aeabi_dsub>
 800a96a:	9a06      	ldr	r2, [sp, #24]
 800a96c:	9b07      	ldr	r3, [sp, #28]
 800a96e:	f7f7 fb95 	bl	800209c <__aeabi_dmul>
 800a972:	9a00      	ldr	r2, [sp, #0]
 800a974:	9b01      	ldr	r3, [sp, #4]
 800a976:	9004      	str	r0, [sp, #16]
 800a978:	9105      	str	r1, [sp, #20]
 800a97a:	0030      	movs	r0, r6
 800a97c:	0039      	movs	r1, r7
 800a97e:	f7f7 fb8d 	bl	800209c <__aeabi_dmul>
 800a982:	0002      	movs	r2, r0
 800a984:	000b      	movs	r3, r1
 800a986:	9804      	ldr	r0, [sp, #16]
 800a988:	9905      	ldr	r1, [sp, #20]
 800a98a:	f7f6 fc43 	bl	8001214 <__aeabi_dadd>
 800a98e:	0022      	movs	r2, r4
 800a990:	002b      	movs	r3, r5
 800a992:	9004      	str	r0, [sp, #16]
 800a994:	9105      	str	r1, [sp, #20]
 800a996:	9806      	ldr	r0, [sp, #24]
 800a998:	9907      	ldr	r1, [sp, #28]
 800a99a:	f7f7 fb7f 	bl	800209c <__aeabi_dmul>
 800a99e:	0006      	movs	r6, r0
 800a9a0:	000f      	movs	r7, r1
 800a9a2:	000b      	movs	r3, r1
 800a9a4:	0002      	movs	r2, r0
 800a9a6:	9804      	ldr	r0, [sp, #16]
 800a9a8:	9905      	ldr	r1, [sp, #20]
 800a9aa:	9606      	str	r6, [sp, #24]
 800a9ac:	9707      	str	r7, [sp, #28]
 800a9ae:	f7f6 fc31 	bl	8001214 <__aeabi_dadd>
 800a9b2:	4b14      	ldr	r3, [pc, #80]	; (800aa04 <__ieee754_pow+0x39c>)
 800a9b4:	0005      	movs	r5, r0
 800a9b6:	000c      	movs	r4, r1
 800a9b8:	9108      	str	r1, [sp, #32]
 800a9ba:	4299      	cmp	r1, r3
 800a9bc:	dc00      	bgt.n	800a9c0 <__ieee754_pow+0x358>
 800a9be:	e2d4      	b.n	800af6a <__ieee754_pow+0x902>
 800a9c0:	4b11      	ldr	r3, [pc, #68]	; (800aa08 <__ieee754_pow+0x3a0>)
 800a9c2:	18cb      	adds	r3, r1, r3
 800a9c4:	4303      	orrs	r3, r0
 800a9c6:	d100      	bne.n	800a9ca <__ieee754_pow+0x362>
 800a9c8:	e1d6      	b.n	800ad78 <__ieee754_pow+0x710>
 800a9ca:	9802      	ldr	r0, [sp, #8]
 800a9cc:	9903      	ldr	r1, [sp, #12]
 800a9ce:	4a0f      	ldr	r2, [pc, #60]	; (800aa0c <__ieee754_pow+0x3a4>)
 800a9d0:	4b0f      	ldr	r3, [pc, #60]	; (800aa10 <__ieee754_pow+0x3a8>)
 800a9d2:	f7f7 fb63 	bl	800209c <__aeabi_dmul>
 800a9d6:	4a0d      	ldr	r2, [pc, #52]	; (800aa0c <__ieee754_pow+0x3a4>)
 800a9d8:	4b0d      	ldr	r3, [pc, #52]	; (800aa10 <__ieee754_pow+0x3a8>)
 800a9da:	e6d9      	b.n	800a790 <__ieee754_pow+0x128>
 800a9dc:	3ff00000 	.word	0x3ff00000
 800a9e0:	3ff71547 	.word	0x3ff71547
 800a9e4:	f85ddf44 	.word	0xf85ddf44
 800a9e8:	3e54ae0b 	.word	0x3e54ae0b
 800a9ec:	3fd00000 	.word	0x3fd00000
 800a9f0:	55555555 	.word	0x55555555
 800a9f4:	3fd55555 	.word	0x3fd55555
 800a9f8:	3fe00000 	.word	0x3fe00000
 800a9fc:	652b82fe 	.word	0x652b82fe
 800aa00:	bff00000 	.word	0xbff00000
 800aa04:	408fffff 	.word	0x408fffff
 800aa08:	bf700000 	.word	0xbf700000
 800aa0c:	8800759c 	.word	0x8800759c
 800aa10:	7e37e43c 	.word	0x7e37e43c
 800aa14:	4bbd      	ldr	r3, [pc, #756]	; (800ad0c <__ieee754_pow+0x6a4>)
 800aa16:	2200      	movs	r2, #0
 800aa18:	429c      	cmp	r4, r3
 800aa1a:	dc06      	bgt.n	800aa2a <__ieee754_pow+0x3c2>
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	4bbc      	ldr	r3, [pc, #752]	; (800ad10 <__ieee754_pow+0x6a8>)
 800aa20:	f7f7 fb3c 	bl	800209c <__aeabi_dmul>
 800aa24:	2235      	movs	r2, #53	; 0x35
 800aa26:	000c      	movs	r4, r1
 800aa28:	4252      	negs	r2, r2
 800aa2a:	4dba      	ldr	r5, [pc, #744]	; (800ad14 <__ieee754_pow+0x6ac>)
 800aa2c:	1523      	asrs	r3, r4, #20
 800aa2e:	195b      	adds	r3, r3, r5
 800aa30:	189b      	adds	r3, r3, r2
 800aa32:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa34:	0324      	lsls	r4, r4, #12
 800aa36:	4db8      	ldr	r5, [pc, #736]	; (800ad18 <__ieee754_pow+0x6b0>)
 800aa38:	4bb8      	ldr	r3, [pc, #736]	; (800ad1c <__ieee754_pow+0x6b4>)
 800aa3a:	0b24      	lsrs	r4, r4, #12
 800aa3c:	4325      	orrs	r5, r4
 800aa3e:	2600      	movs	r6, #0
 800aa40:	429c      	cmp	r4, r3
 800aa42:	dd09      	ble.n	800aa58 <__ieee754_pow+0x3f0>
 800aa44:	4bb6      	ldr	r3, [pc, #728]	; (800ad20 <__ieee754_pow+0x6b8>)
 800aa46:	3601      	adds	r6, #1
 800aa48:	429c      	cmp	r4, r3
 800aa4a:	dd05      	ble.n	800aa58 <__ieee754_pow+0x3f0>
 800aa4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa4e:	199b      	adds	r3, r3, r6
 800aa50:	2600      	movs	r6, #0
 800aa52:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa54:	4bb3      	ldr	r3, [pc, #716]	; (800ad24 <__ieee754_pow+0x6bc>)
 800aa56:	18ed      	adds	r5, r5, r3
 800aa58:	0029      	movs	r1, r5
 800aa5a:	00f3      	lsls	r3, r6, #3
 800aa5c:	9311      	str	r3, [sp, #68]	; 0x44
 800aa5e:	4bb2      	ldr	r3, [pc, #712]	; (800ad28 <__ieee754_pow+0x6c0>)
 800aa60:	00f2      	lsls	r2, r6, #3
 800aa62:	189b      	adds	r3, r3, r2
 800aa64:	685c      	ldr	r4, [r3, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	930e      	str	r3, [sp, #56]	; 0x38
 800aa6a:	940f      	str	r4, [sp, #60]	; 0x3c
 800aa6c:	001a      	movs	r2, r3
 800aa6e:	0023      	movs	r3, r4
 800aa70:	900c      	str	r0, [sp, #48]	; 0x30
 800aa72:	910d      	str	r1, [sp, #52]	; 0x34
 800aa74:	f7f7 fd92 	bl	800259c <__aeabi_dsub>
 800aa78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa7c:	9012      	str	r0, [sp, #72]	; 0x48
 800aa7e:	9113      	str	r1, [sp, #76]	; 0x4c
 800aa80:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aa82:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aa84:	f7f6 fbc6 	bl	8001214 <__aeabi_dadd>
 800aa88:	0002      	movs	r2, r0
 800aa8a:	000b      	movs	r3, r1
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	49a2      	ldr	r1, [pc, #648]	; (800ad18 <__ieee754_pow+0x6b0>)
 800aa90:	f7f6 fed0 	bl	8001834 <__aeabi_ddiv>
 800aa94:	0002      	movs	r2, r0
 800aa96:	000b      	movs	r3, r1
 800aa98:	9014      	str	r0, [sp, #80]	; 0x50
 800aa9a:	9115      	str	r1, [sp, #84]	; 0x54
 800aa9c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aa9e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aaa0:	f7f7 fafc 	bl	800209c <__aeabi_dmul>
 800aaa4:	9008      	str	r0, [sp, #32]
 800aaa6:	9109      	str	r1, [sp, #36]	; 0x24
 800aaa8:	9b08      	ldr	r3, [sp, #32]
 800aaaa:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800aaac:	2180      	movs	r1, #128	; 0x80
 800aaae:	106d      	asrs	r5, r5, #1
 800aab0:	0589      	lsls	r1, r1, #22
 800aab2:	9306      	str	r3, [sp, #24]
 800aab4:	9407      	str	r4, [sp, #28]
 800aab6:	430d      	orrs	r5, r1
 800aab8:	2300      	movs	r3, #0
 800aaba:	2180      	movs	r1, #128	; 0x80
 800aabc:	2200      	movs	r2, #0
 800aabe:	9306      	str	r3, [sp, #24]
 800aac0:	0309      	lsls	r1, r1, #12
 800aac2:	9b06      	ldr	r3, [sp, #24]
 800aac4:	9c07      	ldr	r4, [sp, #28]
 800aac6:	186d      	adds	r5, r5, r1
 800aac8:	9302      	str	r3, [sp, #8]
 800aaca:	9403      	str	r4, [sp, #12]
 800aacc:	9802      	ldr	r0, [sp, #8]
 800aace:	9903      	ldr	r1, [sp, #12]
 800aad0:	04b6      	lsls	r6, r6, #18
 800aad2:	19ab      	adds	r3, r5, r6
 800aad4:	0014      	movs	r4, r2
 800aad6:	001d      	movs	r5, r3
 800aad8:	f7f7 fae0 	bl	800209c <__aeabi_dmul>
 800aadc:	0002      	movs	r2, r0
 800aade:	000b      	movs	r3, r1
 800aae0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aae2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aae4:	f7f7 fd5a 	bl	800259c <__aeabi_dsub>
 800aae8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aaea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aaec:	0006      	movs	r6, r0
 800aaee:	000f      	movs	r7, r1
 800aaf0:	0020      	movs	r0, r4
 800aaf2:	0029      	movs	r1, r5
 800aaf4:	f7f7 fd52 	bl	800259c <__aeabi_dsub>
 800aaf8:	0002      	movs	r2, r0
 800aafa:	000b      	movs	r3, r1
 800aafc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aafe:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ab00:	f7f7 fd4c 	bl	800259c <__aeabi_dsub>
 800ab04:	9a02      	ldr	r2, [sp, #8]
 800ab06:	9b03      	ldr	r3, [sp, #12]
 800ab08:	f7f7 fac8 	bl	800209c <__aeabi_dmul>
 800ab0c:	0002      	movs	r2, r0
 800ab0e:	000b      	movs	r3, r1
 800ab10:	0030      	movs	r0, r6
 800ab12:	0039      	movs	r1, r7
 800ab14:	f7f7 fd42 	bl	800259c <__aeabi_dsub>
 800ab18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ab1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab1c:	f7f7 fabe 	bl	800209c <__aeabi_dmul>
 800ab20:	9a08      	ldr	r2, [sp, #32]
 800ab22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab24:	900c      	str	r0, [sp, #48]	; 0x30
 800ab26:	910d      	str	r1, [sp, #52]	; 0x34
 800ab28:	0010      	movs	r0, r2
 800ab2a:	0019      	movs	r1, r3
 800ab2c:	f7f7 fab6 	bl	800209c <__aeabi_dmul>
 800ab30:	0006      	movs	r6, r0
 800ab32:	000f      	movs	r7, r1
 800ab34:	4a7d      	ldr	r2, [pc, #500]	; (800ad2c <__ieee754_pow+0x6c4>)
 800ab36:	4b7e      	ldr	r3, [pc, #504]	; (800ad30 <__ieee754_pow+0x6c8>)
 800ab38:	f7f7 fab0 	bl	800209c <__aeabi_dmul>
 800ab3c:	4a7d      	ldr	r2, [pc, #500]	; (800ad34 <__ieee754_pow+0x6cc>)
 800ab3e:	4b7e      	ldr	r3, [pc, #504]	; (800ad38 <__ieee754_pow+0x6d0>)
 800ab40:	f7f6 fb68 	bl	8001214 <__aeabi_dadd>
 800ab44:	0032      	movs	r2, r6
 800ab46:	003b      	movs	r3, r7
 800ab48:	f7f7 faa8 	bl	800209c <__aeabi_dmul>
 800ab4c:	4a7b      	ldr	r2, [pc, #492]	; (800ad3c <__ieee754_pow+0x6d4>)
 800ab4e:	4b7c      	ldr	r3, [pc, #496]	; (800ad40 <__ieee754_pow+0x6d8>)
 800ab50:	f7f6 fb60 	bl	8001214 <__aeabi_dadd>
 800ab54:	0032      	movs	r2, r6
 800ab56:	003b      	movs	r3, r7
 800ab58:	f7f7 faa0 	bl	800209c <__aeabi_dmul>
 800ab5c:	4a79      	ldr	r2, [pc, #484]	; (800ad44 <__ieee754_pow+0x6dc>)
 800ab5e:	4b7a      	ldr	r3, [pc, #488]	; (800ad48 <__ieee754_pow+0x6e0>)
 800ab60:	f7f6 fb58 	bl	8001214 <__aeabi_dadd>
 800ab64:	0032      	movs	r2, r6
 800ab66:	003b      	movs	r3, r7
 800ab68:	f7f7 fa98 	bl	800209c <__aeabi_dmul>
 800ab6c:	4a77      	ldr	r2, [pc, #476]	; (800ad4c <__ieee754_pow+0x6e4>)
 800ab6e:	4b78      	ldr	r3, [pc, #480]	; (800ad50 <__ieee754_pow+0x6e8>)
 800ab70:	f7f6 fb50 	bl	8001214 <__aeabi_dadd>
 800ab74:	0032      	movs	r2, r6
 800ab76:	003b      	movs	r3, r7
 800ab78:	f7f7 fa90 	bl	800209c <__aeabi_dmul>
 800ab7c:	4a75      	ldr	r2, [pc, #468]	; (800ad54 <__ieee754_pow+0x6ec>)
 800ab7e:	4b76      	ldr	r3, [pc, #472]	; (800ad58 <__ieee754_pow+0x6f0>)
 800ab80:	f7f6 fb48 	bl	8001214 <__aeabi_dadd>
 800ab84:	0032      	movs	r2, r6
 800ab86:	0004      	movs	r4, r0
 800ab88:	000d      	movs	r5, r1
 800ab8a:	003b      	movs	r3, r7
 800ab8c:	0030      	movs	r0, r6
 800ab8e:	0039      	movs	r1, r7
 800ab90:	f7f7 fa84 	bl	800209c <__aeabi_dmul>
 800ab94:	0002      	movs	r2, r0
 800ab96:	000b      	movs	r3, r1
 800ab98:	0020      	movs	r0, r4
 800ab9a:	0029      	movs	r1, r5
 800ab9c:	f7f7 fa7e 	bl	800209c <__aeabi_dmul>
 800aba0:	9a02      	ldr	r2, [sp, #8]
 800aba2:	9b03      	ldr	r3, [sp, #12]
 800aba4:	0004      	movs	r4, r0
 800aba6:	000d      	movs	r5, r1
 800aba8:	9808      	ldr	r0, [sp, #32]
 800abaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800abac:	f7f6 fb32 	bl	8001214 <__aeabi_dadd>
 800abb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abb4:	f7f7 fa72 	bl	800209c <__aeabi_dmul>
 800abb8:	0022      	movs	r2, r4
 800abba:	002b      	movs	r3, r5
 800abbc:	f7f6 fb2a 	bl	8001214 <__aeabi_dadd>
 800abc0:	9a02      	ldr	r2, [sp, #8]
 800abc2:	9b03      	ldr	r3, [sp, #12]
 800abc4:	900e      	str	r0, [sp, #56]	; 0x38
 800abc6:	910f      	str	r1, [sp, #60]	; 0x3c
 800abc8:	0010      	movs	r0, r2
 800abca:	0019      	movs	r1, r3
 800abcc:	f7f7 fa66 	bl	800209c <__aeabi_dmul>
 800abd0:	2200      	movs	r2, #0
 800abd2:	4b62      	ldr	r3, [pc, #392]	; (800ad5c <__ieee754_pow+0x6f4>)
 800abd4:	0004      	movs	r4, r0
 800abd6:	000d      	movs	r5, r1
 800abd8:	f7f6 fb1c 	bl	8001214 <__aeabi_dadd>
 800abdc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abe0:	f7f6 fb18 	bl	8001214 <__aeabi_dadd>
 800abe4:	9e06      	ldr	r6, [sp, #24]
 800abe6:	000f      	movs	r7, r1
 800abe8:	0032      	movs	r2, r6
 800abea:	000b      	movs	r3, r1
 800abec:	9802      	ldr	r0, [sp, #8]
 800abee:	9903      	ldr	r1, [sp, #12]
 800abf0:	f7f7 fa54 	bl	800209c <__aeabi_dmul>
 800abf4:	2200      	movs	r2, #0
 800abf6:	9002      	str	r0, [sp, #8]
 800abf8:	9103      	str	r1, [sp, #12]
 800abfa:	4b58      	ldr	r3, [pc, #352]	; (800ad5c <__ieee754_pow+0x6f4>)
 800abfc:	0030      	movs	r0, r6
 800abfe:	0039      	movs	r1, r7
 800ac00:	f7f7 fccc 	bl	800259c <__aeabi_dsub>
 800ac04:	0022      	movs	r2, r4
 800ac06:	002b      	movs	r3, r5
 800ac08:	f7f7 fcc8 	bl	800259c <__aeabi_dsub>
 800ac0c:	0002      	movs	r2, r0
 800ac0e:	000b      	movs	r3, r1
 800ac10:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ac12:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ac14:	f7f7 fcc2 	bl	800259c <__aeabi_dsub>
 800ac18:	9a08      	ldr	r2, [sp, #32]
 800ac1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac1c:	f7f7 fa3e 	bl	800209c <__aeabi_dmul>
 800ac20:	0032      	movs	r2, r6
 800ac22:	0004      	movs	r4, r0
 800ac24:	000d      	movs	r5, r1
 800ac26:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac28:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ac2a:	003b      	movs	r3, r7
 800ac2c:	f7f7 fa36 	bl	800209c <__aeabi_dmul>
 800ac30:	0002      	movs	r2, r0
 800ac32:	000b      	movs	r3, r1
 800ac34:	0020      	movs	r0, r4
 800ac36:	0029      	movs	r1, r5
 800ac38:	f7f6 faec 	bl	8001214 <__aeabi_dadd>
 800ac3c:	0004      	movs	r4, r0
 800ac3e:	000d      	movs	r5, r1
 800ac40:	0002      	movs	r2, r0
 800ac42:	000b      	movs	r3, r1
 800ac44:	9802      	ldr	r0, [sp, #8]
 800ac46:	9903      	ldr	r1, [sp, #12]
 800ac48:	f7f6 fae4 	bl	8001214 <__aeabi_dadd>
 800ac4c:	22e0      	movs	r2, #224	; 0xe0
 800ac4e:	9e06      	ldr	r6, [sp, #24]
 800ac50:	0612      	lsls	r2, r2, #24
 800ac52:	4b43      	ldr	r3, [pc, #268]	; (800ad60 <__ieee754_pow+0x6f8>)
 800ac54:	0030      	movs	r0, r6
 800ac56:	000f      	movs	r7, r1
 800ac58:	f7f7 fa20 	bl	800209c <__aeabi_dmul>
 800ac5c:	9a02      	ldr	r2, [sp, #8]
 800ac5e:	9b03      	ldr	r3, [sp, #12]
 800ac60:	9008      	str	r0, [sp, #32]
 800ac62:	9109      	str	r1, [sp, #36]	; 0x24
 800ac64:	0030      	movs	r0, r6
 800ac66:	0039      	movs	r1, r7
 800ac68:	f7f7 fc98 	bl	800259c <__aeabi_dsub>
 800ac6c:	0002      	movs	r2, r0
 800ac6e:	000b      	movs	r3, r1
 800ac70:	0020      	movs	r0, r4
 800ac72:	0029      	movs	r1, r5
 800ac74:	f7f7 fc92 	bl	800259c <__aeabi_dsub>
 800ac78:	4a3a      	ldr	r2, [pc, #232]	; (800ad64 <__ieee754_pow+0x6fc>)
 800ac7a:	4b39      	ldr	r3, [pc, #228]	; (800ad60 <__ieee754_pow+0x6f8>)
 800ac7c:	f7f7 fa0e 	bl	800209c <__aeabi_dmul>
 800ac80:	4a39      	ldr	r2, [pc, #228]	; (800ad68 <__ieee754_pow+0x700>)
 800ac82:	0004      	movs	r4, r0
 800ac84:	000d      	movs	r5, r1
 800ac86:	4b39      	ldr	r3, [pc, #228]	; (800ad6c <__ieee754_pow+0x704>)
 800ac88:	0030      	movs	r0, r6
 800ac8a:	0039      	movs	r1, r7
 800ac8c:	f7f7 fa06 	bl	800209c <__aeabi_dmul>
 800ac90:	0002      	movs	r2, r0
 800ac92:	000b      	movs	r3, r1
 800ac94:	0020      	movs	r0, r4
 800ac96:	0029      	movs	r1, r5
 800ac98:	f7f6 fabc 	bl	8001214 <__aeabi_dadd>
 800ac9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac9e:	4b34      	ldr	r3, [pc, #208]	; (800ad70 <__ieee754_pow+0x708>)
 800aca0:	189b      	adds	r3, r3, r2
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	685b      	ldr	r3, [r3, #4]
 800aca6:	f7f6 fab5 	bl	8001214 <__aeabi_dadd>
 800acaa:	9002      	str	r0, [sp, #8]
 800acac:	9103      	str	r1, [sp, #12]
 800acae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800acb0:	f7f7 ffde 	bl	8002c70 <__aeabi_i2d>
 800acb4:	0004      	movs	r4, r0
 800acb6:	000d      	movs	r5, r1
 800acb8:	9808      	ldr	r0, [sp, #32]
 800acba:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800acbe:	4b2d      	ldr	r3, [pc, #180]	; (800ad74 <__ieee754_pow+0x70c>)
 800acc0:	189b      	adds	r3, r3, r2
 800acc2:	681e      	ldr	r6, [r3, #0]
 800acc4:	685f      	ldr	r7, [r3, #4]
 800acc6:	9a02      	ldr	r2, [sp, #8]
 800acc8:	9b03      	ldr	r3, [sp, #12]
 800acca:	f7f6 faa3 	bl	8001214 <__aeabi_dadd>
 800acce:	0032      	movs	r2, r6
 800acd0:	003b      	movs	r3, r7
 800acd2:	f7f6 fa9f 	bl	8001214 <__aeabi_dadd>
 800acd6:	0022      	movs	r2, r4
 800acd8:	002b      	movs	r3, r5
 800acda:	f7f6 fa9b 	bl	8001214 <__aeabi_dadd>
 800acde:	9806      	ldr	r0, [sp, #24]
 800ace0:	0022      	movs	r2, r4
 800ace2:	002b      	movs	r3, r5
 800ace4:	9006      	str	r0, [sp, #24]
 800ace6:	9107      	str	r1, [sp, #28]
 800ace8:	f7f7 fc58 	bl	800259c <__aeabi_dsub>
 800acec:	0032      	movs	r2, r6
 800acee:	003b      	movs	r3, r7
 800acf0:	f7f7 fc54 	bl	800259c <__aeabi_dsub>
 800acf4:	9a08      	ldr	r2, [sp, #32]
 800acf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acf8:	f7f7 fc50 	bl	800259c <__aeabi_dsub>
 800acfc:	0002      	movs	r2, r0
 800acfe:	000b      	movs	r3, r1
 800ad00:	9802      	ldr	r0, [sp, #8]
 800ad02:	9903      	ldr	r1, [sp, #12]
 800ad04:	e61a      	b.n	800a93c <__ieee754_pow+0x2d4>
 800ad06:	2300      	movs	r3, #0
 800ad08:	4c03      	ldr	r4, [pc, #12]	; (800ad18 <__ieee754_pow+0x6b0>)
 800ad0a:	e623      	b.n	800a954 <__ieee754_pow+0x2ec>
 800ad0c:	000fffff 	.word	0x000fffff
 800ad10:	43400000 	.word	0x43400000
 800ad14:	fffffc01 	.word	0xfffffc01
 800ad18:	3ff00000 	.word	0x3ff00000
 800ad1c:	0003988e 	.word	0x0003988e
 800ad20:	000bb679 	.word	0x000bb679
 800ad24:	fff00000 	.word	0xfff00000
 800ad28:	0800b870 	.word	0x0800b870
 800ad2c:	4a454eef 	.word	0x4a454eef
 800ad30:	3fca7e28 	.word	0x3fca7e28
 800ad34:	93c9db65 	.word	0x93c9db65
 800ad38:	3fcd864a 	.word	0x3fcd864a
 800ad3c:	a91d4101 	.word	0xa91d4101
 800ad40:	3fd17460 	.word	0x3fd17460
 800ad44:	518f264d 	.word	0x518f264d
 800ad48:	3fd55555 	.word	0x3fd55555
 800ad4c:	db6fabff 	.word	0xdb6fabff
 800ad50:	3fdb6db6 	.word	0x3fdb6db6
 800ad54:	33333303 	.word	0x33333303
 800ad58:	3fe33333 	.word	0x3fe33333
 800ad5c:	40080000 	.word	0x40080000
 800ad60:	3feec709 	.word	0x3feec709
 800ad64:	dc3a03fd 	.word	0xdc3a03fd
 800ad68:	145b01f5 	.word	0x145b01f5
 800ad6c:	be3e2fe0 	.word	0xbe3e2fe0
 800ad70:	0800b890 	.word	0x0800b890
 800ad74:	0800b880 	.word	0x0800b880
 800ad78:	4a90      	ldr	r2, [pc, #576]	; (800afbc <__ieee754_pow+0x954>)
 800ad7a:	4b91      	ldr	r3, [pc, #580]	; (800afc0 <__ieee754_pow+0x958>)
 800ad7c:	9804      	ldr	r0, [sp, #16]
 800ad7e:	9905      	ldr	r1, [sp, #20]
 800ad80:	f7f6 fa48 	bl	8001214 <__aeabi_dadd>
 800ad84:	0032      	movs	r2, r6
 800ad86:	9000      	str	r0, [sp, #0]
 800ad88:	9101      	str	r1, [sp, #4]
 800ad8a:	003b      	movs	r3, r7
 800ad8c:	0028      	movs	r0, r5
 800ad8e:	0021      	movs	r1, r4
 800ad90:	f7f7 fc04 	bl	800259c <__aeabi_dsub>
 800ad94:	0002      	movs	r2, r0
 800ad96:	000b      	movs	r3, r1
 800ad98:	9800      	ldr	r0, [sp, #0]
 800ad9a:	9901      	ldr	r1, [sp, #4]
 800ad9c:	f7f5 fb7a 	bl	8000494 <__aeabi_dcmpgt>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	d000      	beq.n	800ada6 <__ieee754_pow+0x73e>
 800ada4:	e611      	b.n	800a9ca <__ieee754_pow+0x362>
 800ada6:	2100      	movs	r1, #0
 800ada8:	4a86      	ldr	r2, [pc, #536]	; (800afc4 <__ieee754_pow+0x95c>)
 800adaa:	0063      	lsls	r3, r4, #1
 800adac:	085b      	lsrs	r3, r3, #1
 800adae:	9100      	str	r1, [sp, #0]
 800adb0:	4293      	cmp	r3, r2
 800adb2:	dd25      	ble.n	800ae00 <__ieee754_pow+0x798>
 800adb4:	4a84      	ldr	r2, [pc, #528]	; (800afc8 <__ieee754_pow+0x960>)
 800adb6:	151b      	asrs	r3, r3, #20
 800adb8:	189b      	adds	r3, r3, r2
 800adba:	2280      	movs	r2, #128	; 0x80
 800adbc:	0352      	lsls	r2, r2, #13
 800adbe:	4694      	mov	ip, r2
 800adc0:	411a      	asrs	r2, r3
 800adc2:	1914      	adds	r4, r2, r4
 800adc4:	0060      	lsls	r0, r4, #1
 800adc6:	4b81      	ldr	r3, [pc, #516]	; (800afcc <__ieee754_pow+0x964>)
 800adc8:	0d40      	lsrs	r0, r0, #21
 800adca:	4d81      	ldr	r5, [pc, #516]	; (800afd0 <__ieee754_pow+0x968>)
 800adcc:	18c0      	adds	r0, r0, r3
 800adce:	4105      	asrs	r5, r0
 800add0:	0021      	movs	r1, r4
 800add2:	43a9      	bics	r1, r5
 800add4:	000b      	movs	r3, r1
 800add6:	4661      	mov	r1, ip
 800add8:	0324      	lsls	r4, r4, #12
 800adda:	0b24      	lsrs	r4, r4, #12
 800addc:	4321      	orrs	r1, r4
 800adde:	2414      	movs	r4, #20
 800ade0:	1a20      	subs	r0, r4, r0
 800ade2:	4101      	asrs	r1, r0
 800ade4:	9100      	str	r1, [sp, #0]
 800ade6:	9908      	ldr	r1, [sp, #32]
 800ade8:	2200      	movs	r2, #0
 800adea:	2900      	cmp	r1, #0
 800adec:	da02      	bge.n	800adf4 <__ieee754_pow+0x78c>
 800adee:	9900      	ldr	r1, [sp, #0]
 800adf0:	4249      	negs	r1, r1
 800adf2:	9100      	str	r1, [sp, #0]
 800adf4:	0030      	movs	r0, r6
 800adf6:	0039      	movs	r1, r7
 800adf8:	f7f7 fbd0 	bl	800259c <__aeabi_dsub>
 800adfc:	9006      	str	r0, [sp, #24]
 800adfe:	9107      	str	r1, [sp, #28]
 800ae00:	9a04      	ldr	r2, [sp, #16]
 800ae02:	9b05      	ldr	r3, [sp, #20]
 800ae04:	9806      	ldr	r0, [sp, #24]
 800ae06:	9907      	ldr	r1, [sp, #28]
 800ae08:	2600      	movs	r6, #0
 800ae0a:	f7f6 fa03 	bl	8001214 <__aeabi_dadd>
 800ae0e:	2200      	movs	r2, #0
 800ae10:	4b70      	ldr	r3, [pc, #448]	; (800afd4 <__ieee754_pow+0x96c>)
 800ae12:	0030      	movs	r0, r6
 800ae14:	000f      	movs	r7, r1
 800ae16:	f7f7 f941 	bl	800209c <__aeabi_dmul>
 800ae1a:	9a06      	ldr	r2, [sp, #24]
 800ae1c:	9b07      	ldr	r3, [sp, #28]
 800ae1e:	9008      	str	r0, [sp, #32]
 800ae20:	9109      	str	r1, [sp, #36]	; 0x24
 800ae22:	0030      	movs	r0, r6
 800ae24:	0039      	movs	r1, r7
 800ae26:	f7f7 fbb9 	bl	800259c <__aeabi_dsub>
 800ae2a:	0002      	movs	r2, r0
 800ae2c:	000b      	movs	r3, r1
 800ae2e:	9804      	ldr	r0, [sp, #16]
 800ae30:	9905      	ldr	r1, [sp, #20]
 800ae32:	f7f7 fbb3 	bl	800259c <__aeabi_dsub>
 800ae36:	4a68      	ldr	r2, [pc, #416]	; (800afd8 <__ieee754_pow+0x970>)
 800ae38:	4b68      	ldr	r3, [pc, #416]	; (800afdc <__ieee754_pow+0x974>)
 800ae3a:	f7f7 f92f 	bl	800209c <__aeabi_dmul>
 800ae3e:	4a68      	ldr	r2, [pc, #416]	; (800afe0 <__ieee754_pow+0x978>)
 800ae40:	0004      	movs	r4, r0
 800ae42:	000d      	movs	r5, r1
 800ae44:	4b67      	ldr	r3, [pc, #412]	; (800afe4 <__ieee754_pow+0x97c>)
 800ae46:	0030      	movs	r0, r6
 800ae48:	0039      	movs	r1, r7
 800ae4a:	f7f7 f927 	bl	800209c <__aeabi_dmul>
 800ae4e:	0002      	movs	r2, r0
 800ae50:	000b      	movs	r3, r1
 800ae52:	0020      	movs	r0, r4
 800ae54:	0029      	movs	r1, r5
 800ae56:	f7f6 f9dd 	bl	8001214 <__aeabi_dadd>
 800ae5a:	0004      	movs	r4, r0
 800ae5c:	000d      	movs	r5, r1
 800ae5e:	0002      	movs	r2, r0
 800ae60:	000b      	movs	r3, r1
 800ae62:	9808      	ldr	r0, [sp, #32]
 800ae64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae66:	f7f6 f9d5 	bl	8001214 <__aeabi_dadd>
 800ae6a:	9a08      	ldr	r2, [sp, #32]
 800ae6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae6e:	0006      	movs	r6, r0
 800ae70:	000f      	movs	r7, r1
 800ae72:	f7f7 fb93 	bl	800259c <__aeabi_dsub>
 800ae76:	0002      	movs	r2, r0
 800ae78:	000b      	movs	r3, r1
 800ae7a:	0020      	movs	r0, r4
 800ae7c:	0029      	movs	r1, r5
 800ae7e:	f7f7 fb8d 	bl	800259c <__aeabi_dsub>
 800ae82:	0032      	movs	r2, r6
 800ae84:	9004      	str	r0, [sp, #16]
 800ae86:	9105      	str	r1, [sp, #20]
 800ae88:	003b      	movs	r3, r7
 800ae8a:	0030      	movs	r0, r6
 800ae8c:	0039      	movs	r1, r7
 800ae8e:	f7f7 f905 	bl	800209c <__aeabi_dmul>
 800ae92:	0004      	movs	r4, r0
 800ae94:	000d      	movs	r5, r1
 800ae96:	4a54      	ldr	r2, [pc, #336]	; (800afe8 <__ieee754_pow+0x980>)
 800ae98:	4b54      	ldr	r3, [pc, #336]	; (800afec <__ieee754_pow+0x984>)
 800ae9a:	f7f7 f8ff 	bl	800209c <__aeabi_dmul>
 800ae9e:	4a54      	ldr	r2, [pc, #336]	; (800aff0 <__ieee754_pow+0x988>)
 800aea0:	4b54      	ldr	r3, [pc, #336]	; (800aff4 <__ieee754_pow+0x98c>)
 800aea2:	f7f7 fb7b 	bl	800259c <__aeabi_dsub>
 800aea6:	0022      	movs	r2, r4
 800aea8:	002b      	movs	r3, r5
 800aeaa:	f7f7 f8f7 	bl	800209c <__aeabi_dmul>
 800aeae:	4a52      	ldr	r2, [pc, #328]	; (800aff8 <__ieee754_pow+0x990>)
 800aeb0:	4b52      	ldr	r3, [pc, #328]	; (800affc <__ieee754_pow+0x994>)
 800aeb2:	f7f6 f9af 	bl	8001214 <__aeabi_dadd>
 800aeb6:	0022      	movs	r2, r4
 800aeb8:	002b      	movs	r3, r5
 800aeba:	f7f7 f8ef 	bl	800209c <__aeabi_dmul>
 800aebe:	4a50      	ldr	r2, [pc, #320]	; (800b000 <__ieee754_pow+0x998>)
 800aec0:	4b50      	ldr	r3, [pc, #320]	; (800b004 <__ieee754_pow+0x99c>)
 800aec2:	f7f7 fb6b 	bl	800259c <__aeabi_dsub>
 800aec6:	0022      	movs	r2, r4
 800aec8:	002b      	movs	r3, r5
 800aeca:	f7f7 f8e7 	bl	800209c <__aeabi_dmul>
 800aece:	4a4e      	ldr	r2, [pc, #312]	; (800b008 <__ieee754_pow+0x9a0>)
 800aed0:	4b4e      	ldr	r3, [pc, #312]	; (800b00c <__ieee754_pow+0x9a4>)
 800aed2:	f7f6 f99f 	bl	8001214 <__aeabi_dadd>
 800aed6:	0022      	movs	r2, r4
 800aed8:	002b      	movs	r3, r5
 800aeda:	f7f7 f8df 	bl	800209c <__aeabi_dmul>
 800aede:	0002      	movs	r2, r0
 800aee0:	000b      	movs	r3, r1
 800aee2:	0030      	movs	r0, r6
 800aee4:	0039      	movs	r1, r7
 800aee6:	f7f7 fb59 	bl	800259c <__aeabi_dsub>
 800aeea:	0004      	movs	r4, r0
 800aeec:	000d      	movs	r5, r1
 800aeee:	0002      	movs	r2, r0
 800aef0:	000b      	movs	r3, r1
 800aef2:	0030      	movs	r0, r6
 800aef4:	0039      	movs	r1, r7
 800aef6:	f7f7 f8d1 	bl	800209c <__aeabi_dmul>
 800aefa:	2380      	movs	r3, #128	; 0x80
 800aefc:	9006      	str	r0, [sp, #24]
 800aefe:	9107      	str	r1, [sp, #28]
 800af00:	2200      	movs	r2, #0
 800af02:	05db      	lsls	r3, r3, #23
 800af04:	0020      	movs	r0, r4
 800af06:	0029      	movs	r1, r5
 800af08:	f7f7 fb48 	bl	800259c <__aeabi_dsub>
 800af0c:	0002      	movs	r2, r0
 800af0e:	000b      	movs	r3, r1
 800af10:	9806      	ldr	r0, [sp, #24]
 800af12:	9907      	ldr	r1, [sp, #28]
 800af14:	f7f6 fc8e 	bl	8001834 <__aeabi_ddiv>
 800af18:	9a04      	ldr	r2, [sp, #16]
 800af1a:	9b05      	ldr	r3, [sp, #20]
 800af1c:	0004      	movs	r4, r0
 800af1e:	000d      	movs	r5, r1
 800af20:	0030      	movs	r0, r6
 800af22:	0039      	movs	r1, r7
 800af24:	f7f7 f8ba 	bl	800209c <__aeabi_dmul>
 800af28:	9a04      	ldr	r2, [sp, #16]
 800af2a:	9b05      	ldr	r3, [sp, #20]
 800af2c:	f7f6 f972 	bl	8001214 <__aeabi_dadd>
 800af30:	0002      	movs	r2, r0
 800af32:	000b      	movs	r3, r1
 800af34:	0020      	movs	r0, r4
 800af36:	0029      	movs	r1, r5
 800af38:	f7f7 fb30 	bl	800259c <__aeabi_dsub>
 800af3c:	0032      	movs	r2, r6
 800af3e:	003b      	movs	r3, r7
 800af40:	f7f7 fb2c 	bl	800259c <__aeabi_dsub>
 800af44:	0002      	movs	r2, r0
 800af46:	000b      	movs	r3, r1
 800af48:	2000      	movs	r0, #0
 800af4a:	4931      	ldr	r1, [pc, #196]	; (800b010 <__ieee754_pow+0x9a8>)
 800af4c:	f7f7 fb26 	bl	800259c <__aeabi_dsub>
 800af50:	9b00      	ldr	r3, [sp, #0]
 800af52:	051b      	lsls	r3, r3, #20
 800af54:	185b      	adds	r3, r3, r1
 800af56:	151a      	asrs	r2, r3, #20
 800af58:	2a00      	cmp	r2, #0
 800af5a:	dc28      	bgt.n	800afae <__ieee754_pow+0x946>
 800af5c:	9a00      	ldr	r2, [sp, #0]
 800af5e:	f000 f9ad 	bl	800b2bc <scalbn>
 800af62:	9a02      	ldr	r2, [sp, #8]
 800af64:	9b03      	ldr	r3, [sp, #12]
 800af66:	f7ff fc13 	bl	800a790 <__ieee754_pow+0x128>
 800af6a:	4a2a      	ldr	r2, [pc, #168]	; (800b014 <__ieee754_pow+0x9ac>)
 800af6c:	004b      	lsls	r3, r1, #1
 800af6e:	085b      	lsrs	r3, r3, #1
 800af70:	4293      	cmp	r3, r2
 800af72:	dc00      	bgt.n	800af76 <__ieee754_pow+0x90e>
 800af74:	e717      	b.n	800ada6 <__ieee754_pow+0x73e>
 800af76:	4b28      	ldr	r3, [pc, #160]	; (800b018 <__ieee754_pow+0x9b0>)
 800af78:	18cb      	adds	r3, r1, r3
 800af7a:	4303      	orrs	r3, r0
 800af7c:	d009      	beq.n	800af92 <__ieee754_pow+0x92a>
 800af7e:	9802      	ldr	r0, [sp, #8]
 800af80:	9903      	ldr	r1, [sp, #12]
 800af82:	4a26      	ldr	r2, [pc, #152]	; (800b01c <__ieee754_pow+0x9b4>)
 800af84:	4b26      	ldr	r3, [pc, #152]	; (800b020 <__ieee754_pow+0x9b8>)
 800af86:	f7f7 f889 	bl	800209c <__aeabi_dmul>
 800af8a:	4a24      	ldr	r2, [pc, #144]	; (800b01c <__ieee754_pow+0x9b4>)
 800af8c:	4b24      	ldr	r3, [pc, #144]	; (800b020 <__ieee754_pow+0x9b8>)
 800af8e:	f7ff fbff 	bl	800a790 <__ieee754_pow+0x128>
 800af92:	0032      	movs	r2, r6
 800af94:	003b      	movs	r3, r7
 800af96:	f7f7 fb01 	bl	800259c <__aeabi_dsub>
 800af9a:	0002      	movs	r2, r0
 800af9c:	000b      	movs	r3, r1
 800af9e:	9804      	ldr	r0, [sp, #16]
 800afa0:	9905      	ldr	r1, [sp, #20]
 800afa2:	f7f5 fa6d 	bl	8000480 <__aeabi_dcmple>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	d100      	bne.n	800afac <__ieee754_pow+0x944>
 800afaa:	e6fc      	b.n	800ada6 <__ieee754_pow+0x73e>
 800afac:	e7e7      	b.n	800af7e <__ieee754_pow+0x916>
 800afae:	0019      	movs	r1, r3
 800afb0:	e7d7      	b.n	800af62 <__ieee754_pow+0x8fa>
 800afb2:	2000      	movs	r0, #0
 800afb4:	4916      	ldr	r1, [pc, #88]	; (800b010 <__ieee754_pow+0x9a8>)
 800afb6:	f7ff fb83 	bl	800a6c0 <__ieee754_pow+0x58>
 800afba:	46c0      	nop			; (mov r8, r8)
 800afbc:	652b82fe 	.word	0x652b82fe
 800afc0:	3c971547 	.word	0x3c971547
 800afc4:	3fe00000 	.word	0x3fe00000
 800afc8:	fffffc02 	.word	0xfffffc02
 800afcc:	fffffc01 	.word	0xfffffc01
 800afd0:	000fffff 	.word	0x000fffff
 800afd4:	3fe62e43 	.word	0x3fe62e43
 800afd8:	fefa39ef 	.word	0xfefa39ef
 800afdc:	3fe62e42 	.word	0x3fe62e42
 800afe0:	0ca86c39 	.word	0x0ca86c39
 800afe4:	be205c61 	.word	0xbe205c61
 800afe8:	72bea4d0 	.word	0x72bea4d0
 800afec:	3e663769 	.word	0x3e663769
 800aff0:	c5d26bf1 	.word	0xc5d26bf1
 800aff4:	3ebbbd41 	.word	0x3ebbbd41
 800aff8:	af25de2c 	.word	0xaf25de2c
 800affc:	3f11566a 	.word	0x3f11566a
 800b000:	16bebd93 	.word	0x16bebd93
 800b004:	3f66c16c 	.word	0x3f66c16c
 800b008:	5555553e 	.word	0x5555553e
 800b00c:	3fc55555 	.word	0x3fc55555
 800b010:	3ff00000 	.word	0x3ff00000
 800b014:	4090cbff 	.word	0x4090cbff
 800b018:	3f6f3400 	.word	0x3f6f3400
 800b01c:	c2f8f359 	.word	0xc2f8f359
 800b020:	01a56e1f 	.word	0x01a56e1f

0800b024 <__ieee754_sqrt>:
 800b024:	4b54      	ldr	r3, [pc, #336]	; (800b178 <__ieee754_sqrt+0x154>)
 800b026:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b028:	001e      	movs	r6, r3
 800b02a:	0005      	movs	r5, r0
 800b02c:	000c      	movs	r4, r1
 800b02e:	0002      	movs	r2, r0
 800b030:	400e      	ands	r6, r1
 800b032:	429e      	cmp	r6, r3
 800b034:	d10f      	bne.n	800b056 <__ieee754_sqrt+0x32>
 800b036:	0002      	movs	r2, r0
 800b038:	000b      	movs	r3, r1
 800b03a:	f7f7 f82f 	bl	800209c <__aeabi_dmul>
 800b03e:	0002      	movs	r2, r0
 800b040:	000b      	movs	r3, r1
 800b042:	0028      	movs	r0, r5
 800b044:	0021      	movs	r1, r4
 800b046:	f7f6 f8e5 	bl	8001214 <__aeabi_dadd>
 800b04a:	0005      	movs	r5, r0
 800b04c:	000c      	movs	r4, r1
 800b04e:	0028      	movs	r0, r5
 800b050:	0021      	movs	r1, r4
 800b052:	b003      	add	sp, #12
 800b054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b056:	2900      	cmp	r1, #0
 800b058:	dc0e      	bgt.n	800b078 <__ieee754_sqrt+0x54>
 800b05a:	004b      	lsls	r3, r1, #1
 800b05c:	085b      	lsrs	r3, r3, #1
 800b05e:	4303      	orrs	r3, r0
 800b060:	d0f5      	beq.n	800b04e <__ieee754_sqrt+0x2a>
 800b062:	2900      	cmp	r1, #0
 800b064:	d00a      	beq.n	800b07c <__ieee754_sqrt+0x58>
 800b066:	0002      	movs	r2, r0
 800b068:	000b      	movs	r3, r1
 800b06a:	f7f7 fa97 	bl	800259c <__aeabi_dsub>
 800b06e:	0002      	movs	r2, r0
 800b070:	000b      	movs	r3, r1
 800b072:	f7f6 fbdf 	bl	8001834 <__aeabi_ddiv>
 800b076:	e7e8      	b.n	800b04a <__ieee754_sqrt+0x26>
 800b078:	150b      	asrs	r3, r1, #20
 800b07a:	d10f      	bne.n	800b09c <__ieee754_sqrt+0x78>
 800b07c:	2300      	movs	r3, #0
 800b07e:	2900      	cmp	r1, #0
 800b080:	d06f      	beq.n	800b162 <__ieee754_sqrt+0x13e>
 800b082:	2480      	movs	r4, #128	; 0x80
 800b084:	2000      	movs	r0, #0
 800b086:	0364      	lsls	r4, r4, #13
 800b088:	4221      	tst	r1, r4
 800b08a:	d06e      	beq.n	800b16a <__ieee754_sqrt+0x146>
 800b08c:	1e44      	subs	r4, r0, #1
 800b08e:	1b1b      	subs	r3, r3, r4
 800b090:	2420      	movs	r4, #32
 800b092:	0015      	movs	r5, r2
 800b094:	1a24      	subs	r4, r4, r0
 800b096:	40e5      	lsrs	r5, r4
 800b098:	4082      	lsls	r2, r0
 800b09a:	4329      	orrs	r1, r5
 800b09c:	4837      	ldr	r0, [pc, #220]	; (800b17c <__ieee754_sqrt+0x158>)
 800b09e:	0309      	lsls	r1, r1, #12
 800b0a0:	1818      	adds	r0, r3, r0
 800b0a2:	2380      	movs	r3, #128	; 0x80
 800b0a4:	0b09      	lsrs	r1, r1, #12
 800b0a6:	035b      	lsls	r3, r3, #13
 800b0a8:	4319      	orrs	r1, r3
 800b0aa:	07c3      	lsls	r3, r0, #31
 800b0ac:	d503      	bpl.n	800b0b6 <__ieee754_sqrt+0x92>
 800b0ae:	0fd3      	lsrs	r3, r2, #31
 800b0b0:	0049      	lsls	r1, r1, #1
 800b0b2:	1859      	adds	r1, r3, r1
 800b0b4:	0052      	lsls	r2, r2, #1
 800b0b6:	2400      	movs	r4, #0
 800b0b8:	1043      	asrs	r3, r0, #1
 800b0ba:	9301      	str	r3, [sp, #4]
 800b0bc:	0fd3      	lsrs	r3, r2, #31
 800b0be:	185b      	adds	r3, r3, r1
 800b0c0:	2580      	movs	r5, #128	; 0x80
 800b0c2:	185b      	adds	r3, r3, r1
 800b0c4:	0020      	movs	r0, r4
 800b0c6:	2116      	movs	r1, #22
 800b0c8:	0052      	lsls	r2, r2, #1
 800b0ca:	03ad      	lsls	r5, r5, #14
 800b0cc:	1946      	adds	r6, r0, r5
 800b0ce:	429e      	cmp	r6, r3
 800b0d0:	dc02      	bgt.n	800b0d8 <__ieee754_sqrt+0xb4>
 800b0d2:	1970      	adds	r0, r6, r5
 800b0d4:	1b9b      	subs	r3, r3, r6
 800b0d6:	1964      	adds	r4, r4, r5
 800b0d8:	0fd6      	lsrs	r6, r2, #31
 800b0da:	005b      	lsls	r3, r3, #1
 800b0dc:	3901      	subs	r1, #1
 800b0de:	18f3      	adds	r3, r6, r3
 800b0e0:	0052      	lsls	r2, r2, #1
 800b0e2:	086d      	lsrs	r5, r5, #1
 800b0e4:	2900      	cmp	r1, #0
 800b0e6:	d1f1      	bne.n	800b0cc <__ieee754_sqrt+0xa8>
 800b0e8:	2520      	movs	r5, #32
 800b0ea:	2680      	movs	r6, #128	; 0x80
 800b0ec:	46ac      	mov	ip, r5
 800b0ee:	9100      	str	r1, [sp, #0]
 800b0f0:	0636      	lsls	r6, r6, #24
 800b0f2:	9d00      	ldr	r5, [sp, #0]
 800b0f4:	1977      	adds	r7, r6, r5
 800b0f6:	4283      	cmp	r3, r0
 800b0f8:	dc02      	bgt.n	800b100 <__ieee754_sqrt+0xdc>
 800b0fa:	d112      	bne.n	800b122 <__ieee754_sqrt+0xfe>
 800b0fc:	4297      	cmp	r7, r2
 800b0fe:	d810      	bhi.n	800b122 <__ieee754_sqrt+0xfe>
 800b100:	19bd      	adds	r5, r7, r6
 800b102:	9500      	str	r5, [sp, #0]
 800b104:	0005      	movs	r5, r0
 800b106:	2f00      	cmp	r7, #0
 800b108:	da03      	bge.n	800b112 <__ieee754_sqrt+0xee>
 800b10a:	9d00      	ldr	r5, [sp, #0]
 800b10c:	43ed      	mvns	r5, r5
 800b10e:	0fed      	lsrs	r5, r5, #31
 800b110:	1945      	adds	r5, r0, r5
 800b112:	1a1b      	subs	r3, r3, r0
 800b114:	42ba      	cmp	r2, r7
 800b116:	4180      	sbcs	r0, r0
 800b118:	4240      	negs	r0, r0
 800b11a:	1a1b      	subs	r3, r3, r0
 800b11c:	0028      	movs	r0, r5
 800b11e:	1bd2      	subs	r2, r2, r7
 800b120:	1989      	adds	r1, r1, r6
 800b122:	0fd5      	lsrs	r5, r2, #31
 800b124:	18ed      	adds	r5, r5, r3
 800b126:	18eb      	adds	r3, r5, r3
 800b128:	2501      	movs	r5, #1
 800b12a:	426d      	negs	r5, r5
 800b12c:	44ac      	add	ip, r5
 800b12e:	4665      	mov	r5, ip
 800b130:	0052      	lsls	r2, r2, #1
 800b132:	0876      	lsrs	r6, r6, #1
 800b134:	2d00      	cmp	r5, #0
 800b136:	d1dc      	bne.n	800b0f2 <__ieee754_sqrt+0xce>
 800b138:	4313      	orrs	r3, r2
 800b13a:	d003      	beq.n	800b144 <__ieee754_sqrt+0x120>
 800b13c:	1c4b      	adds	r3, r1, #1
 800b13e:	d117      	bne.n	800b170 <__ieee754_sqrt+0x14c>
 800b140:	4661      	mov	r1, ip
 800b142:	3401      	adds	r4, #1
 800b144:	4b0e      	ldr	r3, [pc, #56]	; (800b180 <__ieee754_sqrt+0x15c>)
 800b146:	1060      	asrs	r0, r4, #1
 800b148:	18c0      	adds	r0, r0, r3
 800b14a:	0849      	lsrs	r1, r1, #1
 800b14c:	07e3      	lsls	r3, r4, #31
 800b14e:	d502      	bpl.n	800b156 <__ieee754_sqrt+0x132>
 800b150:	2380      	movs	r3, #128	; 0x80
 800b152:	061b      	lsls	r3, r3, #24
 800b154:	4319      	orrs	r1, r3
 800b156:	9b01      	ldr	r3, [sp, #4]
 800b158:	000d      	movs	r5, r1
 800b15a:	051c      	lsls	r4, r3, #20
 800b15c:	1823      	adds	r3, r4, r0
 800b15e:	001c      	movs	r4, r3
 800b160:	e775      	b.n	800b04e <__ieee754_sqrt+0x2a>
 800b162:	0ad1      	lsrs	r1, r2, #11
 800b164:	3b15      	subs	r3, #21
 800b166:	0552      	lsls	r2, r2, #21
 800b168:	e789      	b.n	800b07e <__ieee754_sqrt+0x5a>
 800b16a:	0049      	lsls	r1, r1, #1
 800b16c:	3001      	adds	r0, #1
 800b16e:	e78b      	b.n	800b088 <__ieee754_sqrt+0x64>
 800b170:	2301      	movs	r3, #1
 800b172:	3101      	adds	r1, #1
 800b174:	4399      	bics	r1, r3
 800b176:	e7e5      	b.n	800b144 <__ieee754_sqrt+0x120>
 800b178:	7ff00000 	.word	0x7ff00000
 800b17c:	fffffc01 	.word	0xfffffc01
 800b180:	3fe00000 	.word	0x3fe00000

0800b184 <fabs>:
 800b184:	0049      	lsls	r1, r1, #1
 800b186:	084b      	lsrs	r3, r1, #1
 800b188:	0019      	movs	r1, r3
 800b18a:	4770      	bx	lr

0800b18c <finite>:
 800b18c:	0048      	lsls	r0, r1, #1
 800b18e:	4b02      	ldr	r3, [pc, #8]	; (800b198 <finite+0xc>)
 800b190:	0840      	lsrs	r0, r0, #1
 800b192:	18c0      	adds	r0, r0, r3
 800b194:	0fc0      	lsrs	r0, r0, #31
 800b196:	4770      	bx	lr
 800b198:	80100000 	.word	0x80100000

0800b19c <matherr>:
 800b19c:	2000      	movs	r0, #0
 800b19e:	4770      	bx	lr

0800b1a0 <nan>:
 800b1a0:	2000      	movs	r0, #0
 800b1a2:	4901      	ldr	r1, [pc, #4]	; (800b1a8 <nan+0x8>)
 800b1a4:	4770      	bx	lr
 800b1a6:	46c0      	nop			; (mov r8, r8)
 800b1a8:	7ff80000 	.word	0x7ff80000

0800b1ac <rint>:
 800b1ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1ae:	004e      	lsls	r6, r1, #1
 800b1b0:	0d76      	lsrs	r6, r6, #21
 800b1b2:	46b4      	mov	ip, r6
 800b1b4:	4e3d      	ldr	r6, [pc, #244]	; (800b2ac <rint+0x100>)
 800b1b6:	b085      	sub	sp, #20
 800b1b8:	4466      	add	r6, ip
 800b1ba:	0005      	movs	r5, r0
 800b1bc:	000b      	movs	r3, r1
 800b1be:	9101      	str	r1, [sp, #4]
 800b1c0:	0002      	movs	r2, r0
 800b1c2:	0fcc      	lsrs	r4, r1, #31
 800b1c4:	2e13      	cmp	r6, #19
 800b1c6:	dc55      	bgt.n	800b274 <rint+0xc8>
 800b1c8:	2e00      	cmp	r6, #0
 800b1ca:	da28      	bge.n	800b21e <rint+0x72>
 800b1cc:	004a      	lsls	r2, r1, #1
 800b1ce:	0852      	lsrs	r2, r2, #1
 800b1d0:	4302      	orrs	r2, r0
 800b1d2:	d022      	beq.n	800b21a <rint+0x6e>
 800b1d4:	030a      	lsls	r2, r1, #12
 800b1d6:	0b12      	lsrs	r2, r2, #12
 800b1d8:	4315      	orrs	r5, r2
 800b1da:	426a      	negs	r2, r5
 800b1dc:	432a      	orrs	r2, r5
 800b1de:	2580      	movs	r5, #128	; 0x80
 800b1e0:	0c4b      	lsrs	r3, r1, #17
 800b1e2:	0b12      	lsrs	r2, r2, #12
 800b1e4:	032d      	lsls	r5, r5, #12
 800b1e6:	045b      	lsls	r3, r3, #17
 800b1e8:	402a      	ands	r2, r5
 800b1ea:	431a      	orrs	r2, r3
 800b1ec:	4b30      	ldr	r3, [pc, #192]	; (800b2b0 <rint+0x104>)
 800b1ee:	0011      	movs	r1, r2
 800b1f0:	00e2      	lsls	r2, r4, #3
 800b1f2:	189b      	adds	r3, r3, r2
 800b1f4:	681e      	ldr	r6, [r3, #0]
 800b1f6:	685f      	ldr	r7, [r3, #4]
 800b1f8:	0032      	movs	r2, r6
 800b1fa:	003b      	movs	r3, r7
 800b1fc:	f7f6 f80a 	bl	8001214 <__aeabi_dadd>
 800b200:	9002      	str	r0, [sp, #8]
 800b202:	9103      	str	r1, [sp, #12]
 800b204:	9802      	ldr	r0, [sp, #8]
 800b206:	9903      	ldr	r1, [sp, #12]
 800b208:	003b      	movs	r3, r7
 800b20a:	0032      	movs	r2, r6
 800b20c:	f7f7 f9c6 	bl	800259c <__aeabi_dsub>
 800b210:	004b      	lsls	r3, r1, #1
 800b212:	085b      	lsrs	r3, r3, #1
 800b214:	07e4      	lsls	r4, r4, #31
 800b216:	4323      	orrs	r3, r4
 800b218:	0019      	movs	r1, r3
 800b21a:	b005      	add	sp, #20
 800b21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b21e:	4d25      	ldr	r5, [pc, #148]	; (800b2b4 <rint+0x108>)
 800b220:	4135      	asrs	r5, r6
 800b222:	002f      	movs	r7, r5
 800b224:	400f      	ands	r7, r1
 800b226:	4307      	orrs	r7, r0
 800b228:	d0f7      	beq.n	800b21a <rint+0x6e>
 800b22a:	086d      	lsrs	r5, r5, #1
 800b22c:	0028      	movs	r0, r5
 800b22e:	4008      	ands	r0, r1
 800b230:	4310      	orrs	r0, r2
 800b232:	2200      	movs	r2, #0
 800b234:	4290      	cmp	r0, r2
 800b236:	d009      	beq.n	800b24c <rint+0xa0>
 800b238:	2e13      	cmp	r6, #19
 800b23a:	d101      	bne.n	800b240 <rint+0x94>
 800b23c:	2280      	movs	r2, #128	; 0x80
 800b23e:	0612      	lsls	r2, r2, #24
 800b240:	2780      	movs	r7, #128	; 0x80
 800b242:	02ff      	lsls	r7, r7, #11
 800b244:	4137      	asrs	r7, r6
 800b246:	43ab      	bics	r3, r5
 800b248:	431f      	orrs	r7, r3
 800b24a:	9701      	str	r7, [sp, #4]
 800b24c:	4b18      	ldr	r3, [pc, #96]	; (800b2b0 <rint+0x104>)
 800b24e:	00e4      	lsls	r4, r4, #3
 800b250:	191c      	adds	r4, r3, r4
 800b252:	6865      	ldr	r5, [r4, #4]
 800b254:	6824      	ldr	r4, [r4, #0]
 800b256:	9901      	ldr	r1, [sp, #4]
 800b258:	002b      	movs	r3, r5
 800b25a:	0010      	movs	r0, r2
 800b25c:	0022      	movs	r2, r4
 800b25e:	f7f5 ffd9 	bl	8001214 <__aeabi_dadd>
 800b262:	9002      	str	r0, [sp, #8]
 800b264:	9103      	str	r1, [sp, #12]
 800b266:	9802      	ldr	r0, [sp, #8]
 800b268:	9903      	ldr	r1, [sp, #12]
 800b26a:	0022      	movs	r2, r4
 800b26c:	002b      	movs	r3, r5
 800b26e:	f7f7 f995 	bl	800259c <__aeabi_dsub>
 800b272:	e7d2      	b.n	800b21a <rint+0x6e>
 800b274:	2e33      	cmp	r6, #51	; 0x33
 800b276:	dd08      	ble.n	800b28a <rint+0xde>
 800b278:	2380      	movs	r3, #128	; 0x80
 800b27a:	00db      	lsls	r3, r3, #3
 800b27c:	429e      	cmp	r6, r3
 800b27e:	d1cc      	bne.n	800b21a <rint+0x6e>
 800b280:	0002      	movs	r2, r0
 800b282:	000b      	movs	r3, r1
 800b284:	f7f5 ffc6 	bl	8001214 <__aeabi_dadd>
 800b288:	e7c7      	b.n	800b21a <rint+0x6e>
 800b28a:	2601      	movs	r6, #1
 800b28c:	4d0a      	ldr	r5, [pc, #40]	; (800b2b8 <rint+0x10c>)
 800b28e:	4276      	negs	r6, r6
 800b290:	4465      	add	r5, ip
 800b292:	40ee      	lsrs	r6, r5
 800b294:	4206      	tst	r6, r0
 800b296:	d0c0      	beq.n	800b21a <rint+0x6e>
 800b298:	0876      	lsrs	r6, r6, #1
 800b29a:	4206      	tst	r6, r0
 800b29c:	d0d6      	beq.n	800b24c <rint+0xa0>
 800b29e:	2380      	movs	r3, #128	; 0x80
 800b2a0:	05db      	lsls	r3, r3, #23
 800b2a2:	412b      	asrs	r3, r5
 800b2a4:	43b2      	bics	r2, r6
 800b2a6:	431a      	orrs	r2, r3
 800b2a8:	e7d0      	b.n	800b24c <rint+0xa0>
 800b2aa:	46c0      	nop			; (mov r8, r8)
 800b2ac:	fffffc01 	.word	0xfffffc01
 800b2b0:	0800b8a0 	.word	0x0800b8a0
 800b2b4:	000fffff 	.word	0x000fffff
 800b2b8:	fffffbed 	.word	0xfffffbed

0800b2bc <scalbn>:
 800b2bc:	004b      	lsls	r3, r1, #1
 800b2be:	b570      	push	{r4, r5, r6, lr}
 800b2c0:	0d5b      	lsrs	r3, r3, #21
 800b2c2:	0014      	movs	r4, r2
 800b2c4:	000a      	movs	r2, r1
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d10e      	bne.n	800b2e8 <scalbn+0x2c>
 800b2ca:	004b      	lsls	r3, r1, #1
 800b2cc:	085b      	lsrs	r3, r3, #1
 800b2ce:	4303      	orrs	r3, r0
 800b2d0:	d011      	beq.n	800b2f6 <scalbn+0x3a>
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	4b20      	ldr	r3, [pc, #128]	; (800b358 <scalbn+0x9c>)
 800b2d6:	f7f6 fee1 	bl	800209c <__aeabi_dmul>
 800b2da:	4b20      	ldr	r3, [pc, #128]	; (800b35c <scalbn+0xa0>)
 800b2dc:	000a      	movs	r2, r1
 800b2de:	429c      	cmp	r4, r3
 800b2e0:	da0a      	bge.n	800b2f8 <scalbn+0x3c>
 800b2e2:	4a1f      	ldr	r2, [pc, #124]	; (800b360 <scalbn+0xa4>)
 800b2e4:	4b1f      	ldr	r3, [pc, #124]	; (800b364 <scalbn+0xa8>)
 800b2e6:	e016      	b.n	800b316 <scalbn+0x5a>
 800b2e8:	4d1f      	ldr	r5, [pc, #124]	; (800b368 <scalbn+0xac>)
 800b2ea:	42ab      	cmp	r3, r5
 800b2ec:	d107      	bne.n	800b2fe <scalbn+0x42>
 800b2ee:	0002      	movs	r2, r0
 800b2f0:	000b      	movs	r3, r1
 800b2f2:	f7f5 ff8f 	bl	8001214 <__aeabi_dadd>
 800b2f6:	bd70      	pop	{r4, r5, r6, pc}
 800b2f8:	004b      	lsls	r3, r1, #1
 800b2fa:	0d5b      	lsrs	r3, r3, #21
 800b2fc:	3b36      	subs	r3, #54	; 0x36
 800b2fe:	4d1b      	ldr	r5, [pc, #108]	; (800b36c <scalbn+0xb0>)
 800b300:	18e3      	adds	r3, r4, r3
 800b302:	42ab      	cmp	r3, r5
 800b304:	dd0a      	ble.n	800b31c <scalbn+0x60>
 800b306:	0002      	movs	r2, r0
 800b308:	000b      	movs	r3, r1
 800b30a:	4819      	ldr	r0, [pc, #100]	; (800b370 <scalbn+0xb4>)
 800b30c:	4919      	ldr	r1, [pc, #100]	; (800b374 <scalbn+0xb8>)
 800b30e:	f000 f839 	bl	800b384 <copysign>
 800b312:	4a17      	ldr	r2, [pc, #92]	; (800b370 <scalbn+0xb4>)
 800b314:	4b17      	ldr	r3, [pc, #92]	; (800b374 <scalbn+0xb8>)
 800b316:	f7f6 fec1 	bl	800209c <__aeabi_dmul>
 800b31a:	e7ec      	b.n	800b2f6 <scalbn+0x3a>
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	dd05      	ble.n	800b32c <scalbn+0x70>
 800b320:	4c15      	ldr	r4, [pc, #84]	; (800b378 <scalbn+0xbc>)
 800b322:	051b      	lsls	r3, r3, #20
 800b324:	4022      	ands	r2, r4
 800b326:	431a      	orrs	r2, r3
 800b328:	0011      	movs	r1, r2
 800b32a:	e7e4      	b.n	800b2f6 <scalbn+0x3a>
 800b32c:	001d      	movs	r5, r3
 800b32e:	3535      	adds	r5, #53	; 0x35
 800b330:	da09      	bge.n	800b346 <scalbn+0x8a>
 800b332:	4b12      	ldr	r3, [pc, #72]	; (800b37c <scalbn+0xc0>)
 800b334:	0002      	movs	r2, r0
 800b336:	429c      	cmp	r4, r3
 800b338:	dce6      	bgt.n	800b308 <scalbn+0x4c>
 800b33a:	000b      	movs	r3, r1
 800b33c:	4808      	ldr	r0, [pc, #32]	; (800b360 <scalbn+0xa4>)
 800b33e:	4909      	ldr	r1, [pc, #36]	; (800b364 <scalbn+0xa8>)
 800b340:	f000 f820 	bl	800b384 <copysign>
 800b344:	e7cd      	b.n	800b2e2 <scalbn+0x26>
 800b346:	4c0c      	ldr	r4, [pc, #48]	; (800b378 <scalbn+0xbc>)
 800b348:	3336      	adds	r3, #54	; 0x36
 800b34a:	4022      	ands	r2, r4
 800b34c:	051b      	lsls	r3, r3, #20
 800b34e:	4313      	orrs	r3, r2
 800b350:	0019      	movs	r1, r3
 800b352:	2200      	movs	r2, #0
 800b354:	4b0a      	ldr	r3, [pc, #40]	; (800b380 <scalbn+0xc4>)
 800b356:	e7de      	b.n	800b316 <scalbn+0x5a>
 800b358:	43500000 	.word	0x43500000
 800b35c:	ffff3cb0 	.word	0xffff3cb0
 800b360:	c2f8f359 	.word	0xc2f8f359
 800b364:	01a56e1f 	.word	0x01a56e1f
 800b368:	000007ff 	.word	0x000007ff
 800b36c:	000007fe 	.word	0x000007fe
 800b370:	8800759c 	.word	0x8800759c
 800b374:	7e37e43c 	.word	0x7e37e43c
 800b378:	800fffff 	.word	0x800fffff
 800b37c:	0000c350 	.word	0x0000c350
 800b380:	3c900000 	.word	0x3c900000

0800b384 <copysign>:
 800b384:	b530      	push	{r4, r5, lr}
 800b386:	004a      	lsls	r2, r1, #1
 800b388:	0fdb      	lsrs	r3, r3, #31
 800b38a:	07db      	lsls	r3, r3, #31
 800b38c:	0852      	lsrs	r2, r2, #1
 800b38e:	431a      	orrs	r2, r3
 800b390:	0011      	movs	r1, r2
 800b392:	bd30      	pop	{r4, r5, pc}

0800b394 <_init>:
 800b394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b396:	46c0      	nop			; (mov r8, r8)
 800b398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b39a:	bc08      	pop	{r3}
 800b39c:	469e      	mov	lr, r3
 800b39e:	4770      	bx	lr

0800b3a0 <_fini>:
 800b3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3a2:	46c0      	nop			; (mov r8, r8)
 800b3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3a6:	bc08      	pop	{r3}
 800b3a8:	469e      	mov	lr, r3
 800b3aa:	4770      	bx	lr
