{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79938,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79976,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000624578,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00029392,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00011419,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00029392,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 176.419,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 414.147,
	"finish__design__instance__count__class:timing_repair_buffer": 33,
	"finish__design__instance__area__class:timing_repair_buffer": 203.946,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 48.7968,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 121.366,
	"finish__design__instance__count__class:sequential_cell": 149,
	"finish__design__instance__area__class:sequential_cell": 4372.94,
	"finish__design__instance__count__class:multi_input_combinational_cell": 229,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1915.59,
	"finish__design__instance__count": 479,
	"finish__design__instance__area": 7253.21,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.93939,
	"finish__clock__skew__setup": 0.0079497,
	"finish__clock__skew__hold": 0.0079497,
	"finish__timing__drv__max_slew_limit": 0.603893,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.877416,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00274998,
	"finish__power__switching__total": 0.00168194,
	"finish__power__leakage__total": 2.58534e-09,
	"finish__power__total": 0.00443192,
	"finish__design__io": 29,
	"finish__design__die__area": 11429.7,
	"finish__design__core__area": 10508.8,
	"finish__design__instance__count": 615,
	"finish__design__instance__area": 7423.37,
	"finish__design__instance__count__stdcell": 615,
	"finish__design__instance__area__stdcell": 7423.37,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.706394,
	"finish__design__instance__utilization__stdcell": 0.706394,
	"finish__design__rows": 37,
	"finish__design__rows:unithd": 37,
	"finish__design__sites": 8399,
	"finish__design__sites:unithd": 8399,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}