// Seed: 3026014776
module module_0 #(
    parameter id_1 = 32'd50,
    parameter id_4 = 32'd20
);
  parameter id_1 = -1;
  tri1 [id_1 : -1 'b0] id_2;
  assign id_2 = module_0 ? 1 : 1;
  wire id_3;
  tri  _id_4 = -1'd0 / id_1;
  assign id_3 = id_2;
  logic id_5;
  assign id_5 = id_5;
  logic [7:0] id_6;
  assign id_3 = id_6[id_4];
endmodule
module module_1;
  logic id_1;
  parameter id_2 = 1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout reg id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1._id_4 = 0;
  final $clog2(91);
  ;
  always @(posedge -1) id_2 = (-1);
endmodule
