#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x139607c00 .scope module, "comparator" "comparator" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "result";
o0x1400300d0 .functor BUFZ 1, C4<z>; HiZ drive
o0x140030100 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600002354ee0 .functor XOR 1, o0x1400300d0, o0x140030100, C4<0>, C4<0>;
L_0x600002354f50 .functor NOT 1, L_0x600002354ee0, C4<0>, C4<0>, C4<0>;
L_0x600002354fc0 .functor NOT 1, o0x1400300d0, C4<0>, C4<0>, C4<0>;
L_0x600002355030 .functor AND 1, L_0x600002354fc0, o0x140030100, C4<1>, C4<1>;
v0x600003a503f0_0 .net *"_ivl_11", 0 0, L_0x600002355030;  1 drivers
v0x600003a50480_0 .net *"_ivl_2", 0 0, L_0x600002354ee0;  1 drivers
v0x600003a50510_0 .net *"_ivl_4", 0 0, L_0x600002354f50;  1 drivers
v0x600003a505a0_0 .net *"_ivl_9", 0 0, L_0x600002354fc0;  1 drivers
v0x600003a50630_0 .net "a", 0 0, o0x1400300d0;  0 drivers
v0x600003a506c0_0 .net "b", 0 0, o0x140030100;  0 drivers
v0x600003a50750_0 .net "result", 1 0, L_0x6000039500a0;  1 drivers
L_0x6000039500a0 .concat8 [ 1 1 0 0], L_0x600002355030, L_0x600002354f50;
S_0x139604290 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x600003a50ea0_0 .var "clk", 0 0;
S_0x139604400 .scope module, "uut" "divisibility_checker" 3 7, 4 1 0, S_0x139604290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0x600003454200 .param/l "NUMBER_LENGTH" 0 4 13, +C4<00000000000000000000000000001001>;
P_0x600003454240 .param/l "S_COMP" 0 4 6, +C4<00000000000000000000000000000000>;
P_0x600003454280 .param/l "S_END" 0 4 8, +C4<00000000000000000000000000000010>;
P_0x6000034542c0 .param/l "S_SUB" 0 4 7, +C4<00000000000000000000000000000001>;
v0x600003a507e0_0 .var "borrow", 0 0;
v0x600003a50870_0 .net "clk", 0 0, v0x600003a50ea0_0;  1 drivers
v0x600003a50900_0 .var "comp_bit_divident", 0 0;
v0x600003a50990_0 .var "comp_bit_divisor", 0 0;
v0x600003a50a20_0 .var "comp_result", 1 0;
v0x600003a50ab0_0 .var "divident", 8 0;
v0x600003a50b40_0 .var "divisor", 8 0;
v0x600003a50bd0_0 .var "index", 10 0;
v0x600003a50c60_0 .var "state", 1 0;
v0x600003a50cf0_0 .var "sub_a", 0 0;
v0x600003a50d80_0 .var "sub_b", 0 0;
v0x600003a50e10_0 .var "sub_res", 0 0;
E_0x600001d56b80 .event posedge, v0x600003a50870_0;
    .scope S_0x139604400;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003a50c60_0, 0, 2;
    %pushi/vec4 14, 0, 9;
    %store/vec4 v0x600003a50b40_0, 0, 9;
    %pushi/vec4 503, 0, 9;
    %store/vec4 v0x600003a50ab0_0, 0, 9;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x600003a50bd0_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a50e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a507e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a50cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a50d80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x139604400;
T_1 ;
    %wait E_0x600001d56b80;
    %load/vec4 v0x600003a50c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %vpi_call 4 69 "$display", "Total mod: %d", v0x600003a50ab0_0 {0 0 0};
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x600003a50ab0_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x600003a50bd0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x600003a50900_0, 0, 1;
    %load/vec4 v0x600003a50b40_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x600003a50bd0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x600003a50990_0, 0, 1;
    %load/vec4 v0x600003a50990_0;
    %load/vec4 v0x600003a50900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003a50990_0;
    %load/vec4 v0x600003a50900_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600003a50a20_0, 0, 2;
    %load/vec4 v0x600003a50a20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0x600003a50bd0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x600003a50bd0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %vpi_call 4 38 "$display", "Switching to SUB mode" {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x600003a50bd0_0, 0, 11;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600003a50c60_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %vpi_call 4 43 "$display", "Switching to END mode" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600003a50c60_0, 0, 2;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x600003a50bd0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x600003a50ab0_0;
    %load/vec4 v0x600003a50bd0_0;
    %part/u 1;
    %store/vec4 v0x600003a50cf0_0, 0, 1;
    %load/vec4 v0x600003a50b40_0;
    %load/vec4 v0x600003a50bd0_0;
    %part/u 1;
    %store/vec4 v0x600003a50d80_0, 0, 1;
    %load/vec4 v0x600003a50cf0_0;
    %load/vec4 v0x600003a50d80_0;
    %xor;
    %load/vec4 v0x600003a507e0_0;
    %xor;
    %store/vec4 v0x600003a50e10_0, 0, 1;
    %load/vec4 v0x600003a50cf0_0;
    %inv;
    %load/vec4 v0x600003a50d80_0;
    %and;
    %load/vec4 v0x600003a507e0_0;
    %load/vec4 v0x600003a50cf0_0;
    %load/vec4 v0x600003a50d80_0;
    %xor;
    %inv;
    %and;
    %or;
    %store/vec4 v0x600003a507e0_0, 0, 1;
    %load/vec4 v0x600003a50e10_0;
    %ix/getv 4, v0x600003a50bd0_0;
    %store/vec4 v0x600003a50ab0_0, 4, 1;
    %load/vec4 v0x600003a50bd0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003a50c60_0, 0, 2;
    %vpi_call 4 62 "$display", "Switching to COMP mode" {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x600003a50bd0_0, 0, 11;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x600003a50bd0_0;
    %addi 1, 0, 11;
    %store/vec4 v0x600003a50bd0_0, 0, 11;
T_1.9 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139604290;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a50ea0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x139604290;
T_3 ;
    %vpi_call 3 12 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x139604290 {0 0 0};
    %delay 10000, 0;
    %vpi_call 3 14 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x139604290;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x600003a50ea0_0;
    %inv;
    %assign/vec4 v0x600003a50ea0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "comparator.sv";
    "testbench.sv";
    "divisibility_checker.sv";
