// Seed: 1953515100
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 module_0,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8
);
  initial begin : LABEL_0
    `define pp_10 0
    #1;
    `pp_10 = 1;
    `pp_10 <= -1;
    wait (`pp_10[1]);
  end
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wor   id_2
    , id_6,
    input  tri   id_3,
    output wand  id_4
);
  wire [-1 : 1] id_7;
  wire id_8;
  assign id_4 = id_2 != id_6 - id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
