#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Aug 15 14:37:43 2019
# Process ID: 2792
# Current directory: C:/fft-parallel4/verilog/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6060 C:\fft-parallel4\verilog\topfft\topfft.xpr
# Log file: C:/fft-parallel4/verilog/topfft/vivado.log
# Journal file: C:/fft-parallel4/verilog/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug 15 14:38:26 2019] Launched synth_1...
Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.719 ; gain = 184.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.910 ; gain = 207.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.910 ; gain = 207.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.910 ; gain = 207.883
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.629 ; gain = 354.602
62 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1336.629 ; gain = 585.969
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.238 ; gain = 0.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1368.516 ; gain = 31.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1368.516 ; gain = 31.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1368.516 ; gain = 31.887
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.766 ; gain = 53.137
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.316 ; gain = 42.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1507.555 ; gain = 62.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1530.414 ; gain = 84.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1530.414 ; gain = 84.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.125 ; gain = 165.695
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug 15 14:48:23 2019] Launched synth_1...
Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.281 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1641.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.281 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug 15 14:52:20 2019] Launched synth_1...
Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1641.281 ; gain = 0.000
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.281 ; gain = 0.000
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.281 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1750.297 ; gain = 19.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1750.297 ; gain = 19.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1750.297 ; gain = 19.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1750.297 ; gain = 19.855
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2044.207 ; gain = 313.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2147.211 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2147.211 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2147.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:58]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2147.211 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2147.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2147.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2174.953 ; gain = 27.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2178.516 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Aug 15 15:27:21 2019] Launched synth_1...
Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Aug 15 15:27:32 2019] Launched synth_1...
Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.691 ; gain = 24.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:44]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
ERROR: [Synth 8-344] instance 'Butterfly' has duplicate port connection for port 'BFOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:63]
WARNING: [Synth 8-7023] instance 'Butterfly' of module 'BF' has 4 connections declared, but only 3 given [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:59]
ERROR: [Synth 8-6156] failed synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
ERROR: [Synth 8-6156] failed synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2251.691 ; gain = 24.043
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:44]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:57]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2251.691 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2251.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2251.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.160 ; gain = 41.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFI/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIII/I/BFOut_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/sw0/ctrl was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFIn_down was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_up was not found in the design.
WARNING: Simulation object /topfft_tb/dut/Blq_BFIV/I/BFOut_down was not found in the design.
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2297.844 ; gain = 4.242
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Aug 15 15:45:23 2019] Launched synth_1...
Run output will be captured here: C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 15:46:14 2019...
