

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:33:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_34 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       58|  0.580 us|  0.580 us|   59|   59|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_215     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_232  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_255  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_269  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_292      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2695|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   114|    2126|    3494|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     585|    -|
|Register         |        -|     -|    2449|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   114|    4575|    6774|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     4|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_215     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_292      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   34|  127|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_232  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3  |        0|  12|  423|  672|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_255  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5  |        0|   8|   70|  376|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_269  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7  |        0|  16|  262|  829|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U111                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U112                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U113                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U114                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U115                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U116                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U117                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U118                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U119                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U120                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U122                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U123                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U124                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U125                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U126                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U127                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U128                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U129                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U130                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U131                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|   27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        4| 114| 2126| 3494|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_1088_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln102_10_fu_817_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln102_11_fu_811_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln102_12_fu_963_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_13_fu_1010_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_14_fu_1015_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_15_fu_1055_p2           |         +|   0|  0|  64|          64|          64|
    |add_ln102_16_fu_1102_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln102_1_fu_1021_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_2_fu_1061_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_3_fu_1108_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln102_4_fu_1207_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_5_fu_1241_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_6_fu_1275_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_7_fu_1315_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_8_fu_1349_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln102_9_fu_805_p2             |         +|   0|  0|  26|          26|          26|
    |add_ln102_fu_969_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln103_1_fu_1134_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln103_2_fu_1139_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln103_fu_1421_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln104_1_fu_1156_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln104_2_fu_1145_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln104_3_fu_1150_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln104_fu_1454_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln105_fu_1162_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln106_fu_1173_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln80_1_fu_877_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln80_fu_883_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln84_1_fu_857_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln84_fu_863_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln89_1_fu_833_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln89_fu_949_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln90_fu_958_p2                |         +|   0|  0|  25|          25|          25|
    |add_ln92_fu_749_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln95_1_fu_793_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln95_fu_787_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln99_1_fu_893_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln99_2_fu_899_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_1080_p2               |         +|   0|  0|  64|          64|          64|
    |arr_21_fu_799_p2                  |         +|   0|  0|  64|          64|          64|
    |arr_24_fu_622_p2                  |         +|   0|  0|  71|          64|          64|
    |arr_25_fu_1295_p2                 |         +|   0|  0|  71|          64|          64|
    |out1_w_1_fu_1445_p2               |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1475_p2               |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1168_p2               |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1179_p2               |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1365_p2               |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_1370_p2               |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_1376_p2               |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_1382_p2               |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_1388_p2               |         +|   0|  0|  32|          25|          25|
    |out1_w_fu_1412_p2                 |         +|   0|  0|  33|          26|          26|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2695|        2491|        2491|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  130|         26|    1|         26|
    |grp_fu_309_p0  |   14|          3|   32|         96|
    |grp_fu_309_p1  |   14|          3|   32|         96|
    |grp_fu_313_p0  |   14|          3|   32|         96|
    |grp_fu_313_p1  |   14|          3|   32|         96|
    |grp_fu_317_p0  |   14|          3|   32|         96|
    |grp_fu_317_p1  |   14|          3|   32|         96|
    |grp_fu_321_p0  |   14|          3|   32|         96|
    |grp_fu_321_p1  |   14|          3|   32|         96|
    |grp_fu_325_p0  |   26|          5|   32|        160|
    |grp_fu_325_p1  |   26|          5|   32|        160|
    |grp_fu_329_p0  |   20|          4|   32|        128|
    |grp_fu_329_p1  |   20|          4|   32|        128|
    |grp_fu_333_p0  |   20|          4|   32|        128|
    |grp_fu_333_p1  |   20|          4|   32|        128|
    |grp_fu_337_p0  |   14|          3|   32|         96|
    |grp_fu_337_p1  |   14|          3|   32|         96|
    |grp_fu_381_p0  |   26|          5|   32|        160|
    |grp_fu_381_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  585|        121|  752|       2594|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln102_10_reg_1803                                                     |  26|   0|   26|          0|
    |add_ln103_2_reg_1889                                                      |  25|   0|   25|          0|
    |add_ln104_1_reg_1895                                                      |  26|   0|   26|          0|
    |add_ln80_reg_1849                                                         |  64|   0|   64|          0|
    |add_ln84_reg_1834                                                         |  64|   0|   64|          0|
    |add_ln89_1_reg_1814                                                       |  64|   0|   64|          0|
    |add_ln99_1_reg_1859                                                       |  64|   0|   64|          0|
    |add_ln99_2_reg_1864                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  25|   0|   25|          0|
    |arr_17_reg_1684                                                           |  64|   0|   64|          0|
    |arr_18_reg_1695                                                           |  64|   0|   64|          0|
    |arr_22_reg_1770                                                           |  64|   0|   64|          0|
    |arr_23_reg_1710                                                           |  64|   0|   64|          0|
    |arr_24_reg_1780                                                           |  64|   0|   64|          0|
    |arr_4_reg_1750                                                            |  63|   0|   64|          1|
    |arr_6_reg_1760                                                            |  63|   0|   64|          1|
    |arr_8_reg_1765                                                            |  63|   0|   64|          1|
    |arr_reg_1775                                                              |  64|   0|   64|          0|
    |empty_24_reg_1643                                                         |  31|   0|   31|          0|
    |empty_25_reg_1727                                                         |  31|   0|   31|          0|
    |empty_26_reg_1648                                                         |  31|   0|   31|          0|
    |empty_27_reg_1732                                                         |  31|   0|   31|          0|
    |empty_28_reg_1653                                                         |  31|   0|   31|          0|
    |empty_29_reg_1738                                                         |  31|   0|   31|          0|
    |empty_30_reg_1659                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_215_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_292_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_232_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5_fu_255_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_269_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln102_4_reg_1879                                                     |  38|   0|   38|          0|
    |lshr_ln_reg_1809                                                          |  38|   0|   38|          0|
    |mul_ln86_reg_1793                                                         |  63|   0|   63|          0|
    |mul_ln88_reg_1798                                                         |  63|   0|   63|          0|
    |mul_ln93_reg_1785                                                         |  32|   0|   32|          0|
    |out1_w_1_reg_1950                                                         |  25|   0|   25|          0|
    |out1_w_2_reg_1955                                                         |  27|   0|   27|          0|
    |out1_w_3_reg_1900                                                         |  25|   0|   25|          0|
    |out1_w_4_reg_1905                                                         |  26|   0|   26|          0|
    |out1_w_5_reg_1915                                                         |  25|   0|   25|          0|
    |out1_w_6_reg_1920                                                         |  26|   0|   26|          0|
    |out1_w_7_reg_1925                                                         |  25|   0|   25|          0|
    |out1_w_8_reg_1930                                                         |  26|   0|   26|          0|
    |out1_w_9_reg_1935                                                         |  25|   0|   25|          0|
    |out1_w_reg_1945                                                           |  26|   0|   26|          0|
    |reg_397                                                                   |  32|   0|   32|          0|
    |reg_401                                                                   |  64|   0|   64|          0|
    |reg_406                                                                   |  32|   0|   32|          0|
    |trunc_ln102_12_reg_1910                                                   |  39|   0|   39|          0|
    |trunc_ln102_5_reg_1884                                                    |  25|   0|   25|          0|
    |trunc_ln115_1_reg_1614                                                    |  62|   0|   62|          0|
    |trunc_ln22_1_reg_1608                                                     |  62|   0|   62|          0|
    |trunc_ln7_reg_1829                                                        |  25|   0|   25|          0|
    |trunc_ln81_1_reg_1854                                                     |  25|   0|   25|          0|
    |trunc_ln85_1_reg_1844                                                     |  26|   0|   26|          0|
    |trunc_ln85_reg_1839                                                       |  25|   0|   25|          0|
    |trunc_ln89_1_reg_1824                                                     |  25|   0|   25|          0|
    |trunc_ln89_reg_1819                                                       |  24|   0|   24|          0|
    |trunc_ln99_1_reg_1874                                                     |  26|   0|   26|          0|
    |trunc_ln99_reg_1869                                                       |  26|   0|   26|          0|
    |zext_ln27_reg_1665                                                        |  32|   0|   64|         32|
    |zext_ln37_2_reg_1677                                                      |  32|   0|   64|         32|
    |zext_ln37_4_reg_1689                                                      |  32|   0|   64|         32|
    |zext_ln37_8_reg_1744                                                      |  32|   0|   63|         31|
    |zext_ln37_9_reg_1755                                                      |  32|   0|   63|         31|
    |zext_ln37_reg_1671                                                        |  32|   0|   64|         32|
    |zext_ln41_1_reg_1700                                                      |  32|   0|   64|         32|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2449|   0| 2674|        225|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

