Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jun 17 13:13:19 2025
| Host         : LAPTOP-H6475K6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     43          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: inst_detct/sreg_C_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_detct/sreg_C_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_detct/sreg_L_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_detct/sreg_L_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_detct/sreg_le_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_detct/sreg_le_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: inst_frec_div/clk_sig_m_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.986        0.000                      0                   66        0.160        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.986        0.000                      0                   66        0.160        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 3.917ns (56.726%)  route 2.988ns (43.274%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.238    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  inst_frec_div/cnt_s_reg[0]/Q
                         net (fo=4, routed)           0.645     6.339    inst_frec_div/cnt_s_reg[0]
    SLICE_X45Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  inst_frec_div/clk_sig_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.919    inst_frec_div/clk_sig_s_reg_i_10_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  inst_frec_div/clk_sig_s_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.033    inst_frec_div/clk_sig_s_reg_i_16_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  inst_frec_div/clk_sig_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    inst_frec_div/clk_sig_s_reg_i_7_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  inst_frec_div/clk_sig_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    inst_frec_div/clk_sig_s_reg_i_6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  inst_frec_div/clk_sig_s_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    inst_frec_div/clk_sig_s_reg_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  inst_frec_div/clk_sig_s_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.489    inst_frec_div/clk_sig_s_reg_i_13_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  inst_frec_div/clk_sig_s_reg_i_12/O[1]
                         net (fo=1, routed)           0.813     8.635    inst_frec_div/cnt_s2[26]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.303     8.938 f  inst_frec_div/clk_sig_s_i_4/O
                         net (fo=34, routed)          1.530    10.468    inst_frec_div/clk_sig_s_i_4_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.592 r  inst_frec_div/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000    10.592    inst_frec_div/cnt_s[0]_i_6_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.124 r  inst_frec_div/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    inst_frec_div/cnt_s_reg[0]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  inst_frec_div/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    inst_frec_div/cnt_s_reg[4]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  inst_frec_div/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    inst_frec_div/cnt_s_reg[8]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  inst_frec_div/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    inst_frec_div/cnt_s_reg[12]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  inst_frec_div/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    inst_frec_div/cnt_s_reg[16]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  inst_frec_div/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.694    inst_frec_div/cnt_s_reg[20]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.809    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.143 r  inst_frec_div/cnt_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.143    inst_frec_div/cnt_s_reg[28]_i_1_n_6
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.500    14.922    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[29]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDCE (Setup_fdce_C_D)        0.062    15.129    inst_frec_div/cnt_s_reg[29]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.896ns (56.594%)  route 2.988ns (43.406%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.238    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  inst_frec_div/cnt_s_reg[0]/Q
                         net (fo=4, routed)           0.645     6.339    inst_frec_div/cnt_s_reg[0]
    SLICE_X45Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  inst_frec_div/clk_sig_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.919    inst_frec_div/clk_sig_s_reg_i_10_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  inst_frec_div/clk_sig_s_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.033    inst_frec_div/clk_sig_s_reg_i_16_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  inst_frec_div/clk_sig_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    inst_frec_div/clk_sig_s_reg_i_7_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  inst_frec_div/clk_sig_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    inst_frec_div/clk_sig_s_reg_i_6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  inst_frec_div/clk_sig_s_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    inst_frec_div/clk_sig_s_reg_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  inst_frec_div/clk_sig_s_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.489    inst_frec_div/clk_sig_s_reg_i_13_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  inst_frec_div/clk_sig_s_reg_i_12/O[1]
                         net (fo=1, routed)           0.813     8.635    inst_frec_div/cnt_s2[26]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.303     8.938 f  inst_frec_div/clk_sig_s_i_4/O
                         net (fo=34, routed)          1.530    10.468    inst_frec_div/clk_sig_s_i_4_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.592 r  inst_frec_div/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000    10.592    inst_frec_div/cnt_s[0]_i_6_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.124 r  inst_frec_div/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    inst_frec_div/cnt_s_reg[0]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  inst_frec_div/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    inst_frec_div/cnt_s_reg[4]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  inst_frec_div/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    inst_frec_div/cnt_s_reg[8]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  inst_frec_div/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    inst_frec_div/cnt_s_reg[12]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  inst_frec_div/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    inst_frec_div/cnt_s_reg[16]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  inst_frec_div/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.694    inst_frec_div/cnt_s_reg[20]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.809    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.122 r  inst_frec_div/cnt_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.122    inst_frec_div/cnt_s_reg[28]_i_1_n_4
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.500    14.922    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[31]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDCE (Setup_fdce_C_D)        0.062    15.129    inst_frec_div/cnt_s_reg[31]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 4.071ns (57.899%)  route 2.960ns (42.101%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  inst_frec_div/cnt_m_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    inst_frec_div/cnt_m_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  inst_frec_div/clk_sig_m_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.906    inst_frec_div/clk_sig_m_reg_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  inst_frec_div/clk_sig_m_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.020    inst_frec_div/clk_sig_m_reg_i_16_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  inst_frec_div/clk_sig_m_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.134    inst_frec_div/clk_sig_m_reg_i_6_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  inst_frec_div/clk_sig_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.248    inst_frec_div/clk_sig_m_reg_i_7_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  inst_frec_div/clk_sig_m_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.362    inst_frec_div/clk_sig_m_reg_i_15_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.696 r  inst_frec_div/clk_sig_m_reg_i_13/O[1]
                         net (fo=1, routed)           0.849     8.545    inst_frec_div/cnt_m2[22]
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.303     8.848 r  inst_frec_div/clk_sig_m_i_8/O
                         net (fo=1, routed)           0.444     9.292    inst_frec_div/clk_sig_m_i_8_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  inst_frec_div/clk_sig_m_i_2/O
                         net (fo=34, routed)          1.187    10.603    inst_frec_div/clk_sig_m_i_2_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.124    10.727 r  inst_frec_div/cnt_m[0]_i_6/O
                         net (fo=1, routed)           0.000    10.727    inst_frec_div/cnt_m[0]_i_6_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.240 r  inst_frec_div/cnt_m_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    inst_frec_div/cnt_m_reg[0]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  inst_frec_div/cnt_m_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    inst_frec_div/cnt_m_reg[4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  inst_frec_div/cnt_m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    inst_frec_div/cnt_m_reg[8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  inst_frec_div/cnt_m_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    inst_frec_div/cnt_m_reg[12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  inst_frec_div/cnt_m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    inst_frec_div/cnt_m_reg[16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  inst_frec_div/cnt_m_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    inst_frec_div/cnt_m_reg[20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  inst_frec_div/cnt_m_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    inst_frec_div/cnt_m_reg[24]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.265 r  inst_frec_div/cnt_m_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.265    inst_frec_div/cnt_m_reg[28]_i_1_n_6
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[29]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109    15.284    inst_frec_div/cnt_m_reg[29]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 4.063ns (57.851%)  route 2.960ns (42.149%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  inst_frec_div/cnt_m_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    inst_frec_div/cnt_m_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  inst_frec_div/clk_sig_m_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.906    inst_frec_div/clk_sig_m_reg_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  inst_frec_div/clk_sig_m_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.020    inst_frec_div/clk_sig_m_reg_i_16_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  inst_frec_div/clk_sig_m_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.134    inst_frec_div/clk_sig_m_reg_i_6_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  inst_frec_div/clk_sig_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.248    inst_frec_div/clk_sig_m_reg_i_7_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  inst_frec_div/clk_sig_m_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.362    inst_frec_div/clk_sig_m_reg_i_15_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.696 r  inst_frec_div/clk_sig_m_reg_i_13/O[1]
                         net (fo=1, routed)           0.849     8.545    inst_frec_div/cnt_m2[22]
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.303     8.848 r  inst_frec_div/clk_sig_m_i_8/O
                         net (fo=1, routed)           0.444     9.292    inst_frec_div/clk_sig_m_i_8_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  inst_frec_div/clk_sig_m_i_2/O
                         net (fo=34, routed)          1.187    10.603    inst_frec_div/clk_sig_m_i_2_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.124    10.727 r  inst_frec_div/cnt_m[0]_i_6/O
                         net (fo=1, routed)           0.000    10.727    inst_frec_div/cnt_m[0]_i_6_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.240 r  inst_frec_div/cnt_m_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    inst_frec_div/cnt_m_reg[0]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  inst_frec_div/cnt_m_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    inst_frec_div/cnt_m_reg[4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  inst_frec_div/cnt_m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    inst_frec_div/cnt_m_reg[8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  inst_frec_div/cnt_m_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    inst_frec_div/cnt_m_reg[12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  inst_frec_div/cnt_m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    inst_frec_div/cnt_m_reg[16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  inst_frec_div/cnt_m_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    inst_frec_div/cnt_m_reg[20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  inst_frec_div/cnt_m_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    inst_frec_div/cnt_m_reg[24]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.257 r  inst_frec_div/cnt_m_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.257    inst_frec_div/cnt_m_reg[28]_i_1_n_4
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[31]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109    15.284    inst_frec_div/cnt_m_reg[31]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/clk_sig_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.535ns (38.657%)  route 4.023ns (61.343%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.238    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  inst_frec_div/cnt_s_reg[0]/Q
                         net (fo=4, routed)           0.645     6.339    inst_frec_div/cnt_s_reg[0]
    SLICE_X45Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  inst_frec_div/clk_sig_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.919    inst_frec_div/clk_sig_s_reg_i_10_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  inst_frec_div/clk_sig_s_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.033    inst_frec_div/clk_sig_s_reg_i_16_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  inst_frec_div/clk_sig_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    inst_frec_div/clk_sig_s_reg_i_7_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  inst_frec_div/clk_sig_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    inst_frec_div/clk_sig_s_reg_i_6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  inst_frec_div/clk_sig_s_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    inst_frec_div/clk_sig_s_reg_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  inst_frec_div/clk_sig_s_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.489    inst_frec_div/clk_sig_s_reg_i_13_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  inst_frec_div/clk_sig_s_reg_i_12/CO[3]
                         net (fo=1, routed)           0.001     7.603    inst_frec_div/clk_sig_s_reg_i_12_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.842 f  inst_frec_div/clk_sig_s_reg_i_14/O[2]
                         net (fo=1, routed)           0.867     8.709    inst_frec_div/cnt_s2[31]
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.302     9.011 r  inst_frec_div/clk_sig_s_i_11/O
                         net (fo=1, routed)           0.448     9.459    inst_frec_div/clk_sig_s_i_11_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.583 r  inst_frec_div/clk_sig_s_i_3/O
                         net (fo=34, routed)          1.254    10.837    inst_frec_div/clk_sig_s_i_3_n_0
    SLICE_X46Y99         LUT4 (Prop_lut4_I1_O)        0.150    10.987 r  inst_frec_div/clk_sig_s_i_1/O
                         net (fo=1, routed)           0.808    11.795    inst_frec_div/clk_sig_s_i_1_n_0
    SLICE_X45Y99         FDCE                                         r  inst_frec_div/clk_sig_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.516    14.939    inst_frec_div/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  inst_frec_div/clk_sig_s_reg/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X45Y99         FDCE (Setup_fdce_C_D)       -0.309    14.869    inst_frec_div/clk_sig_s_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 3.822ns (56.122%)  route 2.988ns (43.878%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.238    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  inst_frec_div/cnt_s_reg[0]/Q
                         net (fo=4, routed)           0.645     6.339    inst_frec_div/cnt_s_reg[0]
    SLICE_X45Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  inst_frec_div/clk_sig_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.919    inst_frec_div/clk_sig_s_reg_i_10_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  inst_frec_div/clk_sig_s_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.033    inst_frec_div/clk_sig_s_reg_i_16_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  inst_frec_div/clk_sig_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    inst_frec_div/clk_sig_s_reg_i_7_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  inst_frec_div/clk_sig_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    inst_frec_div/clk_sig_s_reg_i_6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  inst_frec_div/clk_sig_s_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    inst_frec_div/clk_sig_s_reg_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  inst_frec_div/clk_sig_s_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.489    inst_frec_div/clk_sig_s_reg_i_13_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  inst_frec_div/clk_sig_s_reg_i_12/O[1]
                         net (fo=1, routed)           0.813     8.635    inst_frec_div/cnt_s2[26]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.303     8.938 f  inst_frec_div/clk_sig_s_i_4/O
                         net (fo=34, routed)          1.530    10.468    inst_frec_div/clk_sig_s_i_4_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.592 r  inst_frec_div/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000    10.592    inst_frec_div/cnt_s[0]_i_6_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.124 r  inst_frec_div/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    inst_frec_div/cnt_s_reg[0]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  inst_frec_div/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    inst_frec_div/cnt_s_reg[4]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  inst_frec_div/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    inst_frec_div/cnt_s_reg[8]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  inst_frec_div/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    inst_frec_div/cnt_s_reg[12]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  inst_frec_div/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    inst_frec_div/cnt_s_reg[16]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  inst_frec_div/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.694    inst_frec_div/cnt_s_reg[20]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.809    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.048 r  inst_frec_div/cnt_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.048    inst_frec_div/cnt_s_reg[28]_i_1_n_5
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.500    14.922    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[30]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDCE (Setup_fdce_C_D)        0.062    15.129    inst_frec_div/cnt_s_reg[30]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -12.048    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 3.806ns (56.019%)  route 2.988ns (43.981%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.635     5.238    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  inst_frec_div/cnt_s_reg[0]/Q
                         net (fo=4, routed)           0.645     6.339    inst_frec_div/cnt_s_reg[0]
    SLICE_X45Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  inst_frec_div/clk_sig_s_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.919    inst_frec_div/clk_sig_s_reg_i_10_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  inst_frec_div/clk_sig_s_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.033    inst_frec_div/clk_sig_s_reg_i_16_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  inst_frec_div/clk_sig_s_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.147    inst_frec_div/clk_sig_s_reg_i_7_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  inst_frec_div/clk_sig_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    inst_frec_div/clk_sig_s_reg_i_6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  inst_frec_div/clk_sig_s_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    inst_frec_div/clk_sig_s_reg_i_15_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  inst_frec_div/clk_sig_s_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.489    inst_frec_div/clk_sig_s_reg_i_13_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  inst_frec_div/clk_sig_s_reg_i_12/O[1]
                         net (fo=1, routed)           0.813     8.635    inst_frec_div/cnt_s2[26]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.303     8.938 f  inst_frec_div/clk_sig_s_i_4/O
                         net (fo=34, routed)          1.530    10.468    inst_frec_div/clk_sig_s_i_4_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124    10.592 r  inst_frec_div/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000    10.592    inst_frec_div/cnt_s[0]_i_6_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.124 r  inst_frec_div/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    inst_frec_div/cnt_s_reg[0]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  inst_frec_div/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    inst_frec_div/cnt_s_reg[4]_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  inst_frec_div/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    inst_frec_div/cnt_s_reg[8]_i_1_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  inst_frec_div/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    inst_frec_div/cnt_s_reg[12]_i_1_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.580 r  inst_frec_div/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.580    inst_frec_div/cnt_s_reg[16]_i_1_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.694 r  inst_frec_div/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.694    inst_frec_div/cnt_s_reg[20]_i_1_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.808 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.809    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.032 r  inst_frec_div/cnt_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.032    inst_frec_div/cnt_s_reg[28]_i_1_n_7
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.500    14.922    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[28]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y100        FDCE (Setup_fdce_C_D)        0.062    15.129    inst_frec_div/cnt_s_reg[28]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 3.987ns (57.390%)  route 2.960ns (42.610%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  inst_frec_div/cnt_m_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    inst_frec_div/cnt_m_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  inst_frec_div/clk_sig_m_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.906    inst_frec_div/clk_sig_m_reg_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  inst_frec_div/clk_sig_m_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.020    inst_frec_div/clk_sig_m_reg_i_16_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  inst_frec_div/clk_sig_m_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.134    inst_frec_div/clk_sig_m_reg_i_6_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  inst_frec_div/clk_sig_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.248    inst_frec_div/clk_sig_m_reg_i_7_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  inst_frec_div/clk_sig_m_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.362    inst_frec_div/clk_sig_m_reg_i_15_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.696 r  inst_frec_div/clk_sig_m_reg_i_13/O[1]
                         net (fo=1, routed)           0.849     8.545    inst_frec_div/cnt_m2[22]
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.303     8.848 r  inst_frec_div/clk_sig_m_i_8/O
                         net (fo=1, routed)           0.444     9.292    inst_frec_div/clk_sig_m_i_8_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  inst_frec_div/clk_sig_m_i_2/O
                         net (fo=34, routed)          1.187    10.603    inst_frec_div/clk_sig_m_i_2_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.124    10.727 r  inst_frec_div/cnt_m[0]_i_6/O
                         net (fo=1, routed)           0.000    10.727    inst_frec_div/cnt_m[0]_i_6_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.240 r  inst_frec_div/cnt_m_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    inst_frec_div/cnt_m_reg[0]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  inst_frec_div/cnt_m_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    inst_frec_div/cnt_m_reg[4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  inst_frec_div/cnt_m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    inst_frec_div/cnt_m_reg[8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  inst_frec_div/cnt_m_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    inst_frec_div/cnt_m_reg[12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  inst_frec_div/cnt_m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    inst_frec_div/cnt_m_reg[16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  inst_frec_div/cnt_m_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    inst_frec_div/cnt_m_reg[20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  inst_frec_div/cnt_m_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    inst_frec_div/cnt_m_reg[24]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.181 r  inst_frec_div/cnt_m_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.181    inst_frec_div/cnt_m_reg[28]_i_1_n_5
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[30]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109    15.284    inst_frec_div/cnt_m_reg[30]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 3.967ns (57.267%)  route 2.960ns (42.733%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  inst_frec_div/cnt_m_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    inst_frec_div/cnt_m_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  inst_frec_div/clk_sig_m_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.906    inst_frec_div/clk_sig_m_reg_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  inst_frec_div/clk_sig_m_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.020    inst_frec_div/clk_sig_m_reg_i_16_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  inst_frec_div/clk_sig_m_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.134    inst_frec_div/clk_sig_m_reg_i_6_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  inst_frec_div/clk_sig_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.248    inst_frec_div/clk_sig_m_reg_i_7_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  inst_frec_div/clk_sig_m_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.362    inst_frec_div/clk_sig_m_reg_i_15_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.696 r  inst_frec_div/clk_sig_m_reg_i_13/O[1]
                         net (fo=1, routed)           0.849     8.545    inst_frec_div/cnt_m2[22]
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.303     8.848 r  inst_frec_div/clk_sig_m_i_8/O
                         net (fo=1, routed)           0.444     9.292    inst_frec_div/clk_sig_m_i_8_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  inst_frec_div/clk_sig_m_i_2/O
                         net (fo=34, routed)          1.187    10.603    inst_frec_div/clk_sig_m_i_2_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.124    10.727 r  inst_frec_div/cnt_m[0]_i_6/O
                         net (fo=1, routed)           0.000    10.727    inst_frec_div/cnt_m[0]_i_6_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.240 r  inst_frec_div/cnt_m_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    inst_frec_div/cnt_m_reg[0]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  inst_frec_div/cnt_m_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    inst_frec_div/cnt_m_reg[4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  inst_frec_div/cnt_m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    inst_frec_div/cnt_m_reg[8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  inst_frec_div/cnt_m_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    inst_frec_div/cnt_m_reg[12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  inst_frec_div/cnt_m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    inst_frec_div/cnt_m_reg[16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  inst_frec_div/cnt_m_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    inst_frec_div/cnt_m_reg[20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  inst_frec_div/cnt_m_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    inst_frec_div/cnt_m_reg[24]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.161 r  inst_frec_div/cnt_m_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.161    inst_frec_div/cnt_m_reg[28]_i_1_n_7
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[28]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.109    15.284    inst_frec_div/cnt_m_reg[28]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 inst_frec_div/cnt_m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.954ns (57.187%)  route 2.960ns (42.813%))
  Logic Levels:           16  (CARRY4=13 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  inst_frec_div/cnt_m_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    inst_frec_div/cnt_m_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  inst_frec_div/clk_sig_m_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.906    inst_frec_div/clk_sig_m_reg_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  inst_frec_div/clk_sig_m_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.020    inst_frec_div/clk_sig_m_reg_i_16_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  inst_frec_div/clk_sig_m_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.134    inst_frec_div/clk_sig_m_reg_i_6_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  inst_frec_div/clk_sig_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.248    inst_frec_div/clk_sig_m_reg_i_7_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  inst_frec_div/clk_sig_m_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.362    inst_frec_div/clk_sig_m_reg_i_15_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.696 r  inst_frec_div/clk_sig_m_reg_i_13/O[1]
                         net (fo=1, routed)           0.849     8.545    inst_frec_div/cnt_m2[22]
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.303     8.848 r  inst_frec_div/clk_sig_m_i_8/O
                         net (fo=1, routed)           0.444     9.292    inst_frec_div/clk_sig_m_i_8_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  inst_frec_div/clk_sig_m_i_2/O
                         net (fo=34, routed)          1.187    10.603    inst_frec_div/clk_sig_m_i_2_n_0
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.124    10.727 r  inst_frec_div/cnt_m[0]_i_6/O
                         net (fo=1, routed)           0.000    10.727    inst_frec_div/cnt_m[0]_i_6_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.240 r  inst_frec_div/cnt_m_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.240    inst_frec_div/cnt_m_reg[0]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.357 r  inst_frec_div/cnt_m_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.357    inst_frec_div/cnt_m_reg[4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.474 r  inst_frec_div/cnt_m_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    inst_frec_div/cnt_m_reg[8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.591 r  inst_frec_div/cnt_m_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    inst_frec_div/cnt_m_reg[12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  inst_frec_div/cnt_m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    inst_frec_div/cnt_m_reg[16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  inst_frec_div/cnt_m_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    inst_frec_div/cnt_m_reg[20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.148 r  inst_frec_div/cnt_m_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.148    inst_frec_div/cnt_m_reg[24]_i_1_n_6
    SLICE_X50Y98         FDCE                                         r  inst_frec_div/cnt_m_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  inst_frec_div/cnt_m_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.109    15.284    inst_frec_div/cnt_m_reg[25]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_s_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  inst_frec_div/cnt_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  inst_frec_div/cnt_s_reg[27]/Q
                         net (fo=2, routed)           0.173     1.802    inst_frec_div/cnt_s_reg[27]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.847 r  inst_frec_div/cnt_s[24]_i_2/O
                         net (fo=1, routed)           0.000     1.847    inst_frec_div/cnt_s[24]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.962 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.017 r  inst_frec_div/cnt_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.017    inst_frec_div/cnt_s_reg[28]_i_1_n_7
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[28]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     1.857    inst_frec_div/cnt_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_s_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.808%)  route 0.174ns (32.192%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  inst_frec_div/cnt_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  inst_frec_div/cnt_s_reg[27]/Q
                         net (fo=2, routed)           0.173     1.802    inst_frec_div/cnt_s_reg[27]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.847 r  inst_frec_div/cnt_s[24]_i_2/O
                         net (fo=1, routed)           0.000     1.847    inst_frec_div/cnt_s[24]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.962 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.028 r  inst_frec_div/cnt_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.028    inst_frec_div/cnt_s_reg[28]_i_1_n_5
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[30]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     1.857    inst_frec_div/cnt_s_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_s_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  inst_frec_div/cnt_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  inst_frec_div/cnt_s_reg[27]/Q
                         net (fo=2, routed)           0.173     1.802    inst_frec_div/cnt_s_reg[27]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.847 r  inst_frec_div/cnt_s[24]_i_2/O
                         net (fo=1, routed)           0.000     1.847    inst_frec_div/cnt_s[24]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.962 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.053 r  inst_frec_div/cnt_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.053    inst_frec_div/cnt_s_reg[28]_i_1_n_6
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[29]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     1.857    inst_frec_div/cnt_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_s_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.233%)  route 0.174ns (30.767%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  inst_frec_div/cnt_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  inst_frec_div/cnt_s_reg[27]/Q
                         net (fo=2, routed)           0.173     1.802    inst_frec_div/cnt_s_reg[27]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.847 r  inst_frec_div/cnt_s[24]_i_2/O
                         net (fo=1, routed)           0.000     1.847    inst_frec_div/cnt_s[24]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.962 r  inst_frec_div/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    inst_frec_div/cnt_s_reg[24]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.053 r  inst_frec_div/cnt_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.053    inst_frec_div/cnt_s_reg[28]_i_1_n_4
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[31]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.105     1.857    inst_frec_div/cnt_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_frec_div/clk_sig_m_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/clk_sig_m_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    inst_frec_div/clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  inst_frec_div/clk_sig_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  inst_frec_div/clk_sig_m_reg/Q
                         net (fo=2, routed)           0.168     1.794    inst_frec_div/clk_sig_m
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  inst_frec_div/clk_sig_m_i_1/O
                         net (fo=1, routed)           0.000     1.839    inst_frec_div/clk_sig_m_i_1_n_0
    SLICE_X51Y96         FDCE                                         r  inst_frec_div/clk_sig_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    inst_frec_div/clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  inst_frec_div/clk_sig_m_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091     1.575    inst_frec_div/clk_sig_m_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  inst_frec_div/cnt_m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  inst_frec_div/cnt_m_reg[11]/Q
                         net (fo=2, routed)           0.149     1.798    inst_frec_div/cnt_m_reg[11]
    SLICE_X50Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  inst_frec_div/cnt_m[8]_i_2/O
                         net (fo=1, routed)           0.000     1.843    inst_frec_div/cnt_m[8]_i_2_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.907 r  inst_frec_div/cnt_m_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    inst_frec_div/cnt_m_reg[8]_i_1_n_4
    SLICE_X50Y94         FDCE                                         r  inst_frec_div/cnt_m_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  inst_frec_div/cnt_m_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.134     1.618    inst_frec_div/cnt_m_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  inst_frec_div/cnt_m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  inst_frec_div/cnt_m_reg[19]/Q
                         net (fo=2, routed)           0.149     1.798    inst_frec_div/cnt_m_reg[19]
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  inst_frec_div/cnt_m[16]_i_2/O
                         net (fo=1, routed)           0.000     1.843    inst_frec_div/cnt_m[16]_i_2_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.907 r  inst_frec_div/cnt_m_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    inst_frec_div/cnt_m_reg[16]_i_1_n_4
    SLICE_X50Y96         FDCE                                         r  inst_frec_div/cnt_m_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y96         FDCE                                         r  inst_frec_div/cnt_m_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.134     1.618    inst_frec_div/cnt_m_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_m_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  inst_frec_div/cnt_m_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  inst_frec_div/cnt_m_reg[23]/Q
                         net (fo=2, routed)           0.149     1.799    inst_frec_div/cnt_m_reg[23]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  inst_frec_div/cnt_m[20]_i_2/O
                         net (fo=1, routed)           0.000     1.844    inst_frec_div/cnt_m[20]_i_2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.908 r  inst_frec_div/cnt_m_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    inst_frec_div/cnt_m_reg[20]_i_1_n_4
    SLICE_X50Y97         FDCE                                         r  inst_frec_div/cnt_m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  inst_frec_div/cnt_m_reg[23]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.134     1.619    inst_frec_div/cnt_m_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_m_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  inst_frec_div/cnt_m_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  inst_frec_div/cnt_m_reg[27]/Q
                         net (fo=2, routed)           0.149     1.799    inst_frec_div/cnt_m_reg[27]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  inst_frec_div/cnt_m[24]_i_2/O
                         net (fo=1, routed)           0.000     1.844    inst_frec_div/cnt_m[24]_i_2_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.908 r  inst_frec_div/cnt_m_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    inst_frec_div/cnt_m_reg[24]_i_1_n_4
    SLICE_X50Y98         FDCE                                         r  inst_frec_div/cnt_m_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  inst_frec_div/cnt_m_reg[27]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.134     1.619    inst_frec_div/cnt_m_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_frec_div/cnt_m_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_frec_div/cnt_m_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  inst_frec_div/cnt_m_reg[31]/Q
                         net (fo=2, routed)           0.149     1.799    inst_frec_div/cnt_m_reg[31]
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  inst_frec_div/cnt_m[28]_i_2/O
                         net (fo=1, routed)           0.000     1.844    inst_frec_div/cnt_m[28]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.908 r  inst_frec_div/cnt_m_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    inst_frec_div/cnt_m_reg[28]_i_1_n_4
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[31]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.134     1.619    inst_frec_div/cnt_m_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    inst_frec_div/clk_sig_m_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y99    inst_frec_div/clk_sig_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92    inst_frec_div/cnt_m_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y94    inst_frec_div/cnt_m_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y94    inst_frec_div/cnt_m_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    inst_frec_div/cnt_m_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    inst_frec_div/cnt_m_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    inst_frec_div/cnt_m_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    inst_frec_div/cnt_m_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    inst_frec_div/clk_sig_m_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    inst_frec_div/clk_sig_m_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y99    inst_frec_div/clk_sig_s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y99    inst_frec_div/clk_sig_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    inst_frec_div/cnt_m_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    inst_frec_div/cnt_m_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    inst_frec_div/clk_sig_m_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    inst_frec_div/clk_sig_m_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y99    inst_frec_div/clk_sig_s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y99    inst_frec_div/clk_sig_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    inst_frec_div/cnt_m_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    inst_frec_div/cnt_m_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    inst_frec_div/cnt_m_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_controler/EVENT_DONE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 4.069ns (56.113%)  route 3.182ns (43.887%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE                         0.000     0.000 r  inst_controler/EVENT_DONE_reg/C
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  inst_controler/EVENT_DONE_reg/Q
                         net (fo=1, routed)           3.182     3.700    LED1_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.251 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     7.251    LED1
    N14                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controler/BOMBA_PROGRESS_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Bomba
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 4.009ns (58.176%)  route 2.882ns (41.824%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE                         0.000     0.000 r  inst_controler/BOMBA_PROGRESS_reg_lopt_replica/C
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controler/BOMBA_PROGRESS_reg_lopt_replica/Q
                         net (fo=1, routed)           2.882     3.338    lopt
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.890 r  Bomba_OBUF_inst/O
                         net (fo=0)                   0.000     6.890    Bomba
    J13                                                               r  Bomba (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controler/MILK_PROGRESS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Valvula
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 3.976ns (57.919%)  route 2.889ns (42.081%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE                         0.000     0.000 r  inst_controler/MILK_PROGRESS_reg/C
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controler/MILK_PROGRESS_reg/Q
                         net (fo=1, routed)           2.889     3.345    Valvula_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.865 r  Valvula_OBUF_inst/O
                         net (fo=0)                   0.000     6.865    Valvula
    H17                                                               r  Valvula (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controler/BOMBA_PROGRESS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 3.991ns (59.944%)  route 2.667ns (40.056%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE                         0.000     0.000 r  inst_controler/BOMBA_PROGRESS_reg/C
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controler/BOMBA_PROGRESS_reg/Q
                         net (fo=1, routed)           2.667     3.123    LED2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.658 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     6.658    LED2
    K15                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_counter/code_i_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 1.631ns (24.990%)  route 4.896ns (75.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          1.542     6.527    inst_counter/code_i_reg[9]_1
    SLICE_X40Y103        FDCE                                         f  inst_counter/code_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_counter/code_i_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 1.631ns (24.990%)  route 4.896ns (75.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          1.542     6.527    inst_counter/code_i_reg[9]_1
    SLICE_X40Y103        FDCE                                         f  inst_counter/code_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_counter/code_i_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 1.631ns (24.990%)  route 4.896ns (75.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          1.542     6.527    inst_counter/code_i_reg[9]_1
    SLICE_X40Y103        FDCE                                         f  inst_counter/code_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_counter/code_i_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 1.631ns (25.007%)  route 4.891ns (74.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          1.537     6.522    inst_counter/code_i_reg[9]_1
    SLICE_X41Y103        FDCE                                         f  inst_counter/code_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_controler/mlk_prog_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 1.631ns (25.536%)  route 4.756ns (74.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          1.402     6.387    inst_controler/mlk_prog_reg_1
    SLICE_X42Y102        FDCE                                         f  inst_controler/mlk_prog_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_counter/CE_latched_var_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 1.631ns (25.536%)  route 4.756ns (74.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          1.402     6.387    inst_counter/code_i_reg[9]_1
    SLICE_X42Y102        FDCE                                         f  inst_counter/CE_latched_var_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_counter/CE_latched_var_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/CE_latched_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.271%)  route 0.132ns (38.729%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE                         0.000     0.000 r  inst_counter/CE_latched_var_reg[1]/C
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_counter/CE_latched_var_reg[1]/Q
                         net (fo=3, routed)           0.132     0.296    inst_counter/CE_latched_var_reg[2]_0[1]
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.341 r  inst_counter/CE_latched[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    inst_counter/CE_latched[1]_i_1_n_0
    SLICE_X42Y103        FDCE                                         r  inst_counter/CE_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/CE_latched_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_controler/BOMBA_PROGRESS_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.113%)  route 0.139ns (39.887%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE                         0.000     0.000 r  inst_counter/CE_latched_reg[2]/C
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_counter/CE_latched_reg[2]/Q
                         net (fo=3, routed)           0.139     0.303    inst_counter/CE_lat_s[2]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  inst_counter/BOMBA_PROGRESS_i_1/O
                         net (fo=3, routed)           0.000     0.348    inst_controler/led_pr
    SLICE_X40Y102        FDCE                                         r  inst_controler/BOMBA_PROGRESS_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detct/sreg_C_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detct/sreg_C_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (46.948%)  route 0.185ns (53.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE                         0.000     0.000 r  inst_detct/sreg_C_reg[0]/C
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_detct/sreg_C_reg[0]/Q
                         net (fo=5, routed)           0.185     0.349    inst_detct/sreg_C_reg_n_0_[0]
    SLICE_X37Y102        FDRE                                         r  inst_detct/sreg_C_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/CE_latched_var_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/CE_latched_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (59.121%)  route 0.145ns (40.879%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE                         0.000     0.000 r  inst_counter/CE_latched_var_reg[0]/C
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_counter/CE_latched_var_reg[0]/Q
                         net (fo=6, routed)           0.145     0.309    inst_counter/CE_latched_var_reg[2]_0[0]
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  inst_counter/CE_latched[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    inst_counter/CE_latched[0]_i_1_n_0
    SLICE_X42Y103        FDCE                                         r  inst_counter/CE_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detct/sreg_le_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detct/sreg_le_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.334%)  route 0.190ns (53.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE                         0.000     0.000 r  inst_detct/sreg_le_reg[0]/C
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_detct/sreg_le_reg[0]/Q
                         net (fo=4, routed)           0.190     0.354    inst_detct/sreg_le_reg_n_0_[0]
    SLICE_X37Y102        FDRE                                         r  inst_detct/sreg_le_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDCE                         0.000     0.000 r  inst_counter/code_i_reg[1]/C
    SLICE_X43Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_counter/code_i_reg[1]/Q
                         net (fo=12, routed)          0.180     0.321    inst_counter/code_i[1]
    SLICE_X43Y103        LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  inst_counter/code_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    inst_counter/p_0_in[1]
    SLICE_X43Y103        FDCE                                         r  inst_counter/code_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDCE                         0.000     0.000 r  inst_counter/code_i_reg[4]/C
    SLICE_X41Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_counter/code_i_reg[4]/Q
                         net (fo=7, routed)           0.180     0.321    inst_counter/code_i[4]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  inst_counter/code_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    inst_counter/p_0_in[4]
    SLICE_X41Y103        FDCE                                         r  inst_counter/code_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE                         0.000     0.000 r  inst_counter/code_i_reg[9]/C
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_counter/code_i_reg[9]/Q
                         net (fo=6, routed)           0.180     0.321    inst_counter/code_i[9]
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  inst_counter/code_i[9]_i_2/O
                         net (fo=1, routed)           0.000     0.366    inst_counter/p_0_in[9]
    SLICE_X41Y100        FDCE                                         r  inst_counter/code_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_counter/code_i_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_counter/code_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE                         0.000     0.000 r  inst_counter/code_i_reg[7]/C
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_counter/code_i_reg[7]/Q
                         net (fo=8, routed)           0.185     0.326    inst_counter/code_i[7]
    SLICE_X40Y103        LUT5 (Prop_lut5_I3_O)        0.042     0.368 r  inst_counter/code_i[8]_i_1/O
                         net (fo=1, routed)           0.000     0.368    inst_counter/p_0_in[8]
    SLICE_X40Y103        FDCE                                         r  inst_counter/code_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sinch/sreg_C_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sinch/SYNC_OUT_reg[0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.079%)  route 0.229ns (61.921%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE                         0.000     0.000 r  inst_sinch/sreg_C_reg[0]/C
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sinch/sreg_C_reg[0]/Q
                         net (fo=1, routed)           0.229     0.370    inst_sinch/sreg_C_reg_n_0_[0]
    SLICE_X38Y100        SRL16E                                       r  inst_sinch/SYNC_OUT_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_frec_div/clk_sig_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_controler/EVENT_DONE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.524ns  (logic 0.580ns (38.050%)  route 0.944ns (61.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.636     5.239    inst_frec_div/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  inst_frec_div/clk_sig_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDCE (Prop_fdce_C_Q)         0.456     5.695 f  inst_frec_div/clk_sig_s_reg/Q
                         net (fo=2, routed)           0.944     6.639    inst_frec_div/clk_div_sec
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  inst_frec_div/EVENT_DONE_i_1/O
                         net (fo=1, routed)           0.000     6.763    inst_controler/led_f1_out
    SLICE_X46Y99         FDCE                                         r  inst_controler/EVENT_DONE_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_frec_div/clk_sig_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_controler/EVENT_DONE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.186ns (36.165%)  route 0.328ns (63.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.569     1.488    inst_frec_div/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  inst_frec_div/clk_sig_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  inst_frec_div/clk_sig_s_reg/Q
                         net (fo=2, routed)           0.328     1.958    inst_frec_div/clk_div_sec
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.003 r  inst_frec_div/EVENT_DONE_i_1/O
                         net (fo=1, routed)           0.000     2.003    inst_controler/led_f1_out
    SLICE_X46Y99         FDCE                                         r  inst_controler/EVENT_DONE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.631ns (22.382%)  route 5.656ns (77.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.302     7.287    inst_frec_div/RESET
    SLICE_X50Y92         FDCE                                         f  inst_frec_div/cnt_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510     4.933    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.631ns (22.382%)  route 5.656ns (77.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.302     7.287    inst_frec_div/RESET
    SLICE_X50Y92         FDCE                                         f  inst_frec_div/cnt_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510     4.933    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.631ns (22.382%)  route 5.656ns (77.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.302     7.287    inst_frec_div/RESET
    SLICE_X50Y92         FDCE                                         f  inst_frec_div/cnt_m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510     4.933    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.631ns (22.382%)  route 5.656ns (77.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.302     7.287    inst_frec_div/RESET
    SLICE_X50Y92         FDCE                                         f  inst_frec_div/cnt_m_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510     4.933    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_frec_div/cnt_m_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.631ns (22.420%)  route 5.644ns (77.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.290     7.275    inst_frec_div/RESET
    SLICE_X44Y93         FDCE                                         f  inst_frec_div/cnt_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515     4.938    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.631ns (22.420%)  route 5.644ns (77.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.290     7.275    inst_frec_div/RESET
    SLICE_X44Y93         FDCE                                         f  inst_frec_div/cnt_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515     4.938    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.631ns (22.420%)  route 5.644ns (77.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.290     7.275    inst_frec_div/RESET
    SLICE_X44Y93         FDCE                                         f  inst_frec_div/cnt_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515     4.938    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.631ns (22.420%)  route 5.644ns (77.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.290     7.275    inst_frec_div/RESET
    SLICE_X44Y93         FDCE                                         f  inst_frec_div/cnt_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.515     4.938    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y93         FDCE                                         r  inst_frec_div/cnt_s_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.631ns (22.823%)  route 5.515ns (77.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.162     7.146    inst_frec_div/RESET
    SLICE_X50Y93         FDCE                                         f  inst_frec_div/cnt_m_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511     4.934    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  inst_frec_div/cnt_m_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.631ns (22.823%)  route 5.515ns (77.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           3.354     4.861    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.985 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          2.162     7.146    inst_frec_div/RESET
    SLICE_X50Y93         FDCE                                         f  inst_frec_div/cnt_m_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511     4.934    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  inst_frec_div/cnt_m_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.320ns (14.660%)  route 1.860ns (85.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.447     2.180    inst_frec_div/RESET
    SLICE_X44Y100        FDCE                                         f  inst_frec_div/cnt_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.320ns (14.660%)  route 1.860ns (85.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.447     2.180    inst_frec_div/RESET
    SLICE_X44Y100        FDCE                                         f  inst_frec_div/cnt_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.320ns (14.660%)  route 1.860ns (85.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.447     2.180    inst_frec_div/RESET
    SLICE_X44Y100        FDCE                                         f  inst_frec_div/cnt_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.320ns (14.660%)  route 1.860ns (85.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.447     2.180    inst_frec_div/RESET
    SLICE_X44Y100        FDCE                                         f  inst_frec_div/cnt_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.998    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  inst_frec_div/cnt_s_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.320ns (14.386%)  route 1.902ns (85.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.488     2.221    inst_frec_div/RESET
    SLICE_X50Y99         FDCE                                         f  inst_frec_div/cnt_m_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.320ns (14.386%)  route 1.902ns (85.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.488     2.221    inst_frec_div/RESET
    SLICE_X50Y99         FDCE                                         f  inst_frec_div/cnt_m_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.320ns (14.386%)  route 1.902ns (85.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.488     2.221    inst_frec_div/RESET
    SLICE_X50Y99         FDCE                                         f  inst_frec_div/cnt_m_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_m_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.320ns (14.386%)  route 1.902ns (85.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.488     2.221    inst_frec_div/RESET
    SLICE_X50Y99         FDCE                                         f  inst_frec_div/cnt_m_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    inst_frec_div/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  inst_frec_div/cnt_m_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/clk_sig_s_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.320ns (14.012%)  route 1.961ns (85.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.547     2.281    inst_frec_div/RESET
    SLICE_X45Y99         FDCE                                         f  inst_frec_div/clk_sig_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    inst_frec_div/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  inst_frec_div/clk_sig_s_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            inst_frec_div/cnt_s_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.320ns (13.985%)  route 1.966ns (86.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=6, routed)           1.414     1.688    inst_frec_div/RESET_IBUF
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.733 f  inst_frec_div/CE_latched_var[2]_i_2/O
                         net (fo=93, routed)          0.552     2.285    inst_frec_div/RESET
    SLICE_X44Y99         FDCE                                         f  inst_frec_div/cnt_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     2.004    inst_frec_div/clk_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  inst_frec_div/cnt_s_reg[24]/C





