

================================================================
== Vivado HLS Report for 'pynq_filters_convertToUnsigned'
================================================================
* Date:           Thu Nov 28 03:43:03 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.81|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309121|  309121|  309121|  309121|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L_row   |  309120|  309120|       644|          -|          -|   480|    no    |
        | + L_col  |     641|     641|         3|          1|          1|   640|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|      62|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      62|    101|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_157_p2      |     +    |      0|  0|  10|          10|           1|
    |row_1_fu_145_p2      |     +    |      0|  0|   9|           9|           1|
    |exitcond2_fu_139_p2  |   icmp   |      0|  0|   3|           9|           7|
    |exitcond_fu_151_p2   |   icmp   |      0|  0|   4|          10|          10|
    |tmp_36_fu_203_p2     |   icmp   |      0|  0|   4|          10|           8|
    |tmp_37_fu_243_p2     |   icmp   |      0|  0|   4|          10|           8|
    |tmp_s_fu_163_p2      |   icmp   |      0|  0|   4|          10|           8|
    |ap_sig_102           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_112           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_142           |    or    |      0|  0|   1|           1|           1|
    |tmp_45_fu_189_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_48_fu_229_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_51_fu_269_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_21_fu_195_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_22_fu_235_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_23_fu_275_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_417_s_fu_181_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_421_s_fu_221_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_425_s_fu_261_p3  |  select  |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|          80|          79|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2            |   1|          2|    1|          2|
    |col_reg_128                      |  10|          2|   10|         20|
    |img_in0_data_stream_0_V_V_blk_n  |   1|          2|    1|          2|
    |img_in0_data_stream_1_V_V_blk_n  |   1|          2|    1|          2|
    |img_in0_data_stream_2_V_V_blk_n  |   1|          2|    1|          2|
    |img_out_data_stream_0_V_blk_n    |   1|          2|    1|          2|
    |img_out_data_stream_1_V_blk_n    |   1|          2|    1|          2|
    |img_out_data_stream_2_V_blk_n    |   1|          2|    1|          2|
    |row_reg_117                      |   9|          2|    9|         18|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  27|         23|   27|         57|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_292_pp0_iter1  |   1|   0|    1|          0|
    |col_reg_128                              |  10|   0|   10|          0|
    |exitcond_reg_292                         |   1|   0|    1|          0|
    |row_1_reg_287                            |   9|   0|    9|          0|
    |row_reg_117                              |   9|   0|    9|          0|
    |tmp_21_reg_301                           |   8|   0|    8|          0|
    |tmp_22_reg_306                           |   8|   0|    8|          0|
    |tmp_23_reg_311                           |   8|   0|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  62|   0|   62|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|ap_start                           |  in |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|ap_done                            | out |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|ap_idle                            | out |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|ap_ready                           | out |    1| ap_ctrl_hs | pynq_filters_convertToUnsigned | return value |
|img_in0_data_stream_0_V_V_dout     |  in |   10|   ap_fifo  |    img_in0_data_stream_0_V_V   |    pointer   |
|img_in0_data_stream_0_V_V_empty_n  |  in |    1|   ap_fifo  |    img_in0_data_stream_0_V_V   |    pointer   |
|img_in0_data_stream_0_V_V_read     | out |    1|   ap_fifo  |    img_in0_data_stream_0_V_V   |    pointer   |
|img_in0_data_stream_1_V_V_dout     |  in |   10|   ap_fifo  |    img_in0_data_stream_1_V_V   |    pointer   |
|img_in0_data_stream_1_V_V_empty_n  |  in |    1|   ap_fifo  |    img_in0_data_stream_1_V_V   |    pointer   |
|img_in0_data_stream_1_V_V_read     | out |    1|   ap_fifo  |    img_in0_data_stream_1_V_V   |    pointer   |
|img_in0_data_stream_2_V_V_dout     |  in |   10|   ap_fifo  |    img_in0_data_stream_2_V_V   |    pointer   |
|img_in0_data_stream_2_V_V_empty_n  |  in |    1|   ap_fifo  |    img_in0_data_stream_2_V_V   |    pointer   |
|img_in0_data_stream_2_V_V_read     | out |    1|   ap_fifo  |    img_in0_data_stream_2_V_V   |    pointer   |
|img_out_data_stream_0_V_din        | out |    8|   ap_fifo  |     img_out_data_stream_0_V    |    pointer   |
|img_out_data_stream_0_V_full_n     |  in |    1|   ap_fifo  |     img_out_data_stream_0_V    |    pointer   |
|img_out_data_stream_0_V_write      | out |    1|   ap_fifo  |     img_out_data_stream_0_V    |    pointer   |
|img_out_data_stream_1_V_din        | out |    8|   ap_fifo  |     img_out_data_stream_1_V    |    pointer   |
|img_out_data_stream_1_V_full_n     |  in |    1|   ap_fifo  |     img_out_data_stream_1_V    |    pointer   |
|img_out_data_stream_1_V_write      | out |    1|   ap_fifo  |     img_out_data_stream_1_V    |    pointer   |
|img_out_data_stream_2_V_din        | out |    8|   ap_fifo  |     img_out_data_stream_2_V    |    pointer   |
|img_out_data_stream_2_V_full_n     |  in |    1|   ap_fifo  |     img_out_data_stream_2_V    |    pointer   |
|img_out_data_stream_2_V_write      | out |    1|   ap_fifo  |     img_out_data_stream_2_V    |    pointer   |
+-----------------------------------+-----+-----+------------+--------------------------------+--------------+

