`timescale 1ns / 1ps

module seven_seg_controller(
    input clk,    
    input reset,
    input [15:0] data,   
    output reg [3:0] an, 
    output reg [6:0] seg 
);

    reg [17:0] counter; 
    always @(posedge clk or posedge reset) begin
        if (reset) 
        counter <= 0;
        else 
        counter <= counter + 1;
    end

    wire [1:0] digit_select = counter[17:16];
    reg [3:0] hex_digit;

  
    always @(*) begin
        case(digit_select)
            2'b00: begin an = 4'b1110; hex_digit = data[3:0];   end // Digit 0
            2'b01: begin an = 4'b1101; hex_digit = data[7:4];   end // Digit 1
            2'b10: begin an = 4'b1011; hex_digit = data[11:8];  end // Digit 2
            2'b11: begin an = 4'b0111; hex_digit = data[15:12]; end // Digit 3
        endcase
    end

    
    always @(*) begin
        case(hex_digit)
            4'h0: seg = 7'b1000000; 4'h1: seg = 7'b1111001;
            4'h2: seg = 7'b0100100; 4'h3: seg = 7'b0110000;
            4'h4: seg = 7'b0011001; 4'h5: seg = 7'b0010010;
            4'h6: seg = 7'b0000010; 4'h7: seg = 7'b1111000;
            4'h8: seg = 7'b0000000; 4'h9: seg = 7'b0010000;
            4'hA: seg = 7'b0001000; 4'hB: seg = 7'b0000011;
            4'hC: seg = 7'b1000110; 4'hD: seg = 7'b0100001;
            4'hE: seg = 7'b0000110; 4'hF: seg = 7'b0001110;
            default: seg = 7'b1111111;
        endcase
    end
endmodule
