module FullAdder(sum, carry_out, in1, in2, cOut);
input in1, 
input in2, 
input cIn, 
output cOut, 
output sum);
	
wire halfSum, carry1, carry2;
	
HalfAdder ha1(in1, in2, carry1, halfSum);
HalfAdder ha2(halfSum, cIn, carry2, sum);
	
or(cOut, carry1, carry2);

	
endmodule