// Seed: 1147510154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_9 = 32'd44
) (
    output uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire _id_9,
    output uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13,
    output wire id_14
);
  wire id_16;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_16,
      id_16
  );
  logic [id_9 : -1] id_18;
  generate
    assign id_17 = id_11;
  endgenerate
endmodule
