16:15:37 **** Build of configuration Hardware for project vts_Opt1Baseline_kernels ****
make -j16 all 
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KpB-compile.cfg -o"build/KpB.xo" "../src/K_KpB.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KA-compile.cfg -o"build/KA.xo" "../src/K_KA.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KB-compile.cfg -o"build/KB.xo" "../src/K_KB.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KCalc-compile.cfg -o"build/KCalc.xo" "../src/K_KCalc.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KVConstAdd-compile.cfg -o"build/KVConstAdd.xo" "../src/K_KVConstAdd.cpp"
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KCalc
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KCalc

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KpB
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KpB

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KA
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KA
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KVConstAdd
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KVConstAdd
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KB
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KB
Running Dispatch Server on port: 41755
Running Dispatch Server on port: 43837
Running Dispatch Server on port: 45283
Running Dispatch Server on port: 32779
Running Dispatch Server on port: 43105
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KCalc'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KVConstAdd'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KB'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KA'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KpB'

===>The following messages were generated while  performing high-level synthesis for kernel: KVConstAdd Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd/KVConstAdd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'loop_st_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 142, loop 'loop_st_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KA Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA/KA/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'loop_st_1'.
WARNING: [v++ 200-885] The II Violation in module 'KA_Pipeline_loop_st_1' (loop 'loop_st_1'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KA.cpp:42) on port 'gmem' (/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KA.cpp:42) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 76, loop 'loop_st_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KB Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB/KB/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_43_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_47_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KCalc Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc/KCalc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [v++ 200-885] The II Violation in module 'KCalc_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KCalc.cpp:47) on port 'gmem' (/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KCalc.cpp:47) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 74, loop 'VITIS_LOOP_45_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KpB Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB/KpB/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
WARNING: [v++ 200-885] The II Violation in module 'KpB_Pipeline_VITIS_LOOP_46_1' (loop 'VITIS_LOOP_46_1'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KpB.cpp:47) on port 'gmem' (/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KpB.cpp:47) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_46_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'VITIS_LOOP_50_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 368.77 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KVConstAdd/system_estimate_KVConstAdd.xtxt
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KA/system_estimate_KA.xtxt
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KB/system_estimate_KB.xtxt
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KpB/system_estimate_KpB.xtxt
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KCalc/system_estimate_KCalc.xtxt
INFO: [v++ 60-586] Created build/KVConstAdd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KA.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KB.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KpB.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KCalc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.

16:16:11 Build Finished (took 34s.237ms)

