INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.srcs/sources_1/new/blender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.srcs/sim_1/new/blender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blender_tb
