
istflow -prj "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/test.rvl" -design "Test403_impl1.rvp" 
-- all messages logged in file C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd(27): INFO: analyzing package 'components' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): INFO: analyzing package 'orcacomp' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(6): INFO: analyzing entity 'top' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(22): INFO: analyzing architecture 'rtl' (VHDL-1010)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(6): INFO: elaborating 'Top(rtl)' (VHDL-1067)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="114"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.12/tcltk/bin/tclsh" "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/test_generate.tcl".
-- all messages logged in file C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/test/top_la0_sim.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/test/top_la0_sim.vhd(13): INFO: analyzing entity 'top_la0' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/test/top_la0_sim.vhd(33): INFO: analyzing architecture 'top_la0_u' (VHDL-1010)
-- all messages logged in file C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd(27): INFO: analyzing package 'components' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd(35): INFO: analyzing package 'orcacomp' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(6): INFO: analyzing entity 'reveal_coretop' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(22): INFO: analyzing architecture 'one' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(6): INFO: analyzing entity 'top' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(22): INFO: analyzing architecture 'rtl' (VHDL-1010)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(6): INFO: elaborating 'Top(rtl)' (VHDL-1067)
INFO: input pin 'clk' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(8): INFO: 'clk' is declared here (VHDL-1259)
INFO: input pin 'reset_n' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(9): INFO: 'reset_n' is declared here (VHDL-1259)
INFO: input pin 'trigger_din' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(10): INFO: 'trigger_din' is declared here (VHDL-1259)
INFO: input pin 'trigger_en' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(11): INFO: 'trigger_en' is declared here (VHDL-1259)
INFO: input pin 'trace_din' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(13): INFO: 'trace_din' is declared here (VHDL-1259)
-- Pretty printing all units in library 'work' to file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_rvl_top.vhd' (VHDL-1490)
Lpf file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.lpf' is updated.

synpwrap -msg -prj "Test403_impl1_synplify.tcl" -log "Test403_impl1.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Test403_impl1.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-QU0RURPA

# Wed Mar 10 11:55:08 2021

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":117:7:117:9|Top entity is set to Top.
VHDL syntax check successful!
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)


Process completed successfully.
# Wed Mar 10 11:55:08 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" (library work)
@I::"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 96MB)


Process completed successfully.
# Wed Mar 10 11:55:08 2021

###########################################################]
###########################################################[
@N:"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":117:7:117:9|Top entity is set to Top.
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":117:7:117:9|Synthesizing work.top.rtl.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one.
@W: CD638 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven. Either assign the signal a value or remove the signal declaration.
Running optimization stage 1 on jtagconn16 .......
Running optimization stage 1 on top_la0 .......
Post processing for work.reveal_coretop.one
Running optimization stage 1 on reveal_coretop .......
Post processing for work.top.rtl
Running optimization stage 1 on Top .......
Running optimization stage 2 on top_la0 .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on Top .......
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":220:8:220:9|Register bit cpt(23) is always 0.
@W: CL260 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":220:8:220:9|Pruning register bit 23 of cpt(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)


Process completed successfully.
# Wed Mar 10 11:55:09 2021

###########################################################]
###########################################################[
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" (library work)
@I::"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
Running optimization stage 1 on rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s .......
Running optimization stage 1 on rvl_decode_2s_2s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2_layer1 .......
Running optimization stage 1 on rvl_te_Z1_layer1 .......
Running optimization stage 1 on pmi_ram_dp_Z4_layer1 .......
Running optimization stage 1 on rvl_te_Z3_layer1 .......
Running optimization stage 1 on rvl_tcnt_2s_3s_1_0s .......
@N: CG364 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":11:7:11:18|Synthesizing module top_la0_trig in library work.
Running optimization stage 1 on top_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z6_layer1 .......
Running optimization stage 1 on rvl_tm_Z5_layer1 .......
@N: CG364 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":12:7:12:13|Synthesizing module top_la0 in library work.
Running optimization stage 1 on top_la0 .......
Running optimization stage 2 on top_la0 .......
@N: CL159 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":53:7:53:13|Input reset_n is unused.
@N: CL159 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":65:7:65:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z6_layer1 .......
Running optimization stage 2 on rvl_tm_Z5_layer1 .......
Running optimization stage 2 on top_la0_trig .......
Running optimization stage 2 on rvl_tcnt_2s_3s_1_0s .......
Running optimization stage 2 on pmi_ram_dp_Z4_layer1 .......
Running optimization stage 2 on rvl_te_Z3_layer1 .......
Extracted state machine for register next_then_shift
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on pmi_ram_dp_Z2_layer1 .......
Running optimization stage 2 on rvl_te_Z1_layer1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_2s_2s .......
Running optimization stage 2 on rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s .......
Running optimization stage 2 on jtagconn16 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 125MB)


Process completed successfully.
# Wed Mar 10 11:55:11 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\layer0.srs changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\Test403_impl1_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 10 11:55:11 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\Test403_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Mar 10 11:55:11 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\Test403_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 10 11:55:12 2021

###########################################################]
Premap Report

# Wed Mar 10 11:55:12 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1_scck.rpt 
See clock summary report "C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist Top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       Top|Clk                                   200.0 MHz     5.000         inferred     Inferred_clkgroup_2     274  
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     242  
                                                                                                                          
0 -       Top|Clk_FPGA                              200.0 MHz     5.000         inferred     Inferred_clkgroup_0     24   
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                 Clock Pin                                                   Non-clock Pin                                                      Non-clock Pin                                                     
Clock                                     Load      Pin                                                    Seq Example                                                 Seq Example                                                        Comb Example                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    0         -                                                      -                                                           -                                                                  -                                                                 
                                                                                                                                                                                                                                                                                                            
Top|Clk                                   274       Clk(port)                                              top_reveal_coretop_instance.core0.tm_u.sample_en_d.C        top_reveal_coretop_instance.core0.tm_u.trace_din_d[27:0].D[27]     Clkanalys.I[0](keepbuf)                                           
                                                                                                                                                                                                                                                                                                            
reveal_coretop|jtck_inferred_clock[0]     242       top_reveal_coretop_instance.jtag0.jtck(jtagconn16)     top_reveal_coretop_instance.core0.tm_u.tm_first_rd_d1.C     -                                                                  top_reveal_coretop_instance.core0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                                                            
Top|Clk_FPGA                              24        Clk_FPGA(port)                                         sLed.C                                                      -                                                                  -                                                                 
============================================================================================================================================================================================================================================================================================================

@W: MT529 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_rvl_top.vhd":220:8:220:9|Found inferred clock Top|Clk_FPGA which controls 24 sequential elements including cpt[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 512 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       Clk                                        port                   246        ENCRYPTED      
@KP:ckid0_1       top_reveal_coretop_instance.jtag0.jtck     jtagconn16             242        ENCRYPTED      
@KP:ckid0_2       Clk_FPGA                                   port                   24         cpt[22:0]      
==============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 95MB peak: 178MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 10 11:55:14 2021

###########################################################]
Map & Optimize Report

# Wed Mar 10 11:55:14 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 184MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 195MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -0.07ns		 663 /       498
   2		0h:00m:02s		    -0.07ns		 658 /       498
   3		0h:00m:02s		     0.25ns		 650 /       498
   4		0h:00m:02s		     0.47ns		 648 /       498
   5		0h:00m:02s		     0.25ns		 641 /       498
   6		0h:00m:02s		     0.47ns		 640 /       498
   7		0h:00m:02s		    -0.23ns		 638 /       498
   8		0h:00m:02s		    -0.22ns		 637 /       498

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 195MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 196MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 196MB)

Writing Analyst data base C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\synwork\Test403_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 197MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 204MB peak: 204MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 199MB peak: 204MB)

@W: MT246 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_rvl_top.vhd":102:4:102:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z4_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Top|Clk_FPGA with period 5.00ns. Please declare a user-defined clock on port Clk_FPGA.
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock Top|Clk with period 5.00ns. Please declare a user-defined clock on port Clk.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Mar 10 11:55:18 2021
#


Top view:               Top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.592

                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
Top|Clk                                   200.0 MHz     234.2 MHz     5.000         4.270         0.730      inferred     Inferred_clkgroup_2
Top|Clk_FPGA                              200.0 MHz     271.5 MHz     5.000         3.683         1.317      inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     178.8 MHz     5.000         5.592         -0.592     inferred     Inferred_clkgroup_1
System                                    200.0 MHz     270.6 MHz     5.000         3.696         1.304      system       system_clkgroup    
=============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  5.000       1.304  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -      |  No paths    -       |  5.000       1.150  |  No paths    -    
System                                 Top|Clk                                |  5.000       3.144  |  No paths    -       |  No paths    -      |  No paths    -    
Top|Clk_FPGA                           Top|Clk_FPGA                           |  5.000       1.317  |  No paths    -       |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -      |  No paths    -       |  No paths    -      |  5.000       0.191
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -      |  5.000       -0.592  |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  Top|Clk                                |  No paths    -      |  No paths    -       |  No paths    -      |  Diff grp    -    
Top|Clk                                System                                 |  5.000       1.306  |  No paths    -       |  No paths    -      |  No paths    -    
Top|Clk                                reveal_coretop|jtck_inferred_clock[0]  |  No paths    -      |  No paths    -       |  Diff grp    -      |  No paths    -    
Top|Clk                                Top|Clk                                |  5.000       0.730  |  No paths    -       |  No paths    -      |  No paths    -    
=====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|Clk
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                Arrival          
Instance                                                           Reference     Type        Pin     Net                   Time        Slack
                                                                   Clock                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr[0]           Top|Clk       FD1P3DX     Q       post_trig_cntr[0]     0.770       0.730
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr[3]           Top|Clk       FD1P3DX     Q       post_trig_cntr[3]     0.770       0.730
top_reveal_coretop_instance.core0.jtag_int_u.jupdate_reclk[2]      Top|Clk       FD1S3DX     Q       jupdate_reclk[2]      0.840       1.024
top_reveal_coretop_instance.core0.jtag_int_u.jupdate_reclk[3]      Top|Clk       FD1S3DX     Q       jupdate_reclk[3]      0.813       1.051
top_reveal_coretop_instance.core0.tm_u.capture                     Top|Clk       FD1P3DX     Q       capture               0.867       1.288
top_reveal_coretop_instance.core0.trig_u.tu_0.compare_reg\[0\]     Top|Clk       FD1P3DX     Q       compare_reg\[0\]      0.862       1.306
top_reveal_coretop_instance.core0.trig_u.tu_1.compare_reg\[0\]     Top|Clk       FD1P3DX     Q       compare_reg\[0\]      0.862       1.306
top_reveal_coretop_instance.core0.trig_u.te_1.next_then_reg[0]     Top|Clk       FD1P3DX     Q       next_then_reg[0]      0.813       1.355
top_reveal_coretop_instance.core0.trig_u.tcnt_0.reg2[0]            Top|Clk       FD1P3BX     Q       reg2[0]               0.813       1.379
top_reveal_coretop_instance.core0.trig_u.tcnt_0.reg2[1]            Top|Clk       FD1P3DX     Q       reg2[1]               0.813       1.379
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                  Required          
Instance                                                    Reference     Type        Pin     Net                     Time         Slack
                                                            Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.tm_u.armed                Top|Clk       FD1P3DX     D       N_33_i                  4.948        0.730
top_reveal_coretop_instance.core0.tm_u.armed_p1             Top|Clk       FD1P3DX     D       armed_p1_7              4.948        0.730
top_reveal_coretop_instance.core0.tm_u.capture              Top|Clk       FD1P3DX     D       N_19_i                  4.948        0.730
top_reveal_coretop_instance.core0.tm_u.full_reg             Top|Clk       FD1P3DX     D       N_597_i                 4.948        0.730
top_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]     Top|Clk       FD1P3DX     D       pre_trig_cntr_lm[0]     4.948        0.730
top_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[1]     Top|Clk       FD1P3DX     D       pre_trig_cntr_lm[1]     4.948        0.730
top_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[2]     Top|Clk       FD1P3DX     D       pre_trig_cntr_lm[2]     4.948        0.730
top_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[3]     Top|Clk       FD1P3DX     D       pre_trig_cntr_lm[3]     4.948        0.730
top_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[4]     Top|Clk       FD1P3DX     D       pre_trig_cntr_lm[4]     4.948        0.730
top_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[5]     Top|Clk       FD1P3DX     D       pre_trig_cntr_lm[5]     4.948        0.730
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      4.218
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.730

    Number of logic level(s):                5
    Starting point:                          top_reveal_coretop_instance.core0.tm_u.post_trig_cntr[0] / Q
    Ending point:                            top_reveal_coretop_instance.core0.tm_u.armed / D
    The start point is clocked by            Top|Clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Top|Clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr[0]               FD1P3DX      Q        Out     0.770     0.770 r     -         
post_trig_cntr[0]                                                      Net          -        -       -         -           2         
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIL2FT[0]       ORCALUT4     A        In      0.000     0.770 r     -         
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIL2FT[0]       ORCALUT4     Z        Out     0.656     1.426 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_7                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIIURU1[11]     ORCALUT4     D        In      0.000     1.426 r     -         
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIIURU1[11]     ORCALUT4     Z        Out     0.656     2.081 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_12                                    Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNI6U456[10]     ORCALUT4     D        In      0.000     2.081 r     -         
top_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNI6U456[10]     ORCALUT4     Z        Out     0.896     2.978 r     -         
N_774                                                                  Net          -        -       -         -           36        
top_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2             ORCALUT4     A        In      0.000     2.978 r     -         
top_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2             ORCALUT4     Z        Out     0.866     3.844 r     -         
N_775                                                                  Net          -        -       -         -           21        
top_reveal_coretop_instance.core0.tm_u.armed_RNO                       ORCALUT4     B        In      0.000     3.844 r     -         
top_reveal_coretop_instance.core0.tm_u.armed_RNO                       ORCALUT4     Z        Out     0.374     4.218 r     -         
N_33_i                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.tm_u.armed                           FD1P3DX      D        In      0.000     4.218 r     -         
=====================================================================================================================================




====================================
Detailed Report for Clock: Top|Clk_FPGA
====================================



Starting Points with Worst Slack
********************************

             Starting                                         Arrival          
Instance     Reference        Type        Pin     Net         Time        Slack
             Clock                                                             
-------------------------------------------------------------------------------
cpt[20]      Top|Clk_FPGA     FD1S3AX     Q       cpt[20]     0.770       1.317
cpt[21]      Top|Clk_FPGA     FD1S3AX     Q       cpt[21]     0.770       1.317
cpt[11]      Top|Clk_FPGA     FD1S3IX     Q       cpt[11]     0.813       1.322
cpt[15]      Top|Clk_FPGA     FD1S3AX     Q       cpt[15]     0.813       1.322
cpt[16]      Top|Clk_FPGA     FD1S3AX     Q       cpt[16]     0.813       1.322
cpt[17]      Top|Clk_FPGA     FD1S3AX     Q       cpt[17]     0.813       1.322
cpt[6]       Top|Clk_FPGA     FD1S3IX     Q       cpt[6]      0.770       1.365
cpt[7]       Top|Clk_FPGA     FD1S3AX     Q       cpt[7]      0.770       1.365
cpt[10]      Top|Clk_FPGA     FD1S3AX     Q       cpt[10]     0.770       1.365
cpt[14]      Top|Clk_FPGA     FD1S3IX     Q       cpt[14]     0.770       1.365
===============================================================================


Ending Points with Worst Slack
******************************

             Starting                                                               Required          
Instance     Reference        Type        Pin     Net                               Time         Slack
             Clock                                                                                    
------------------------------------------------------------------------------------------------------
cpt[0]       Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[6]       Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[8]       Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[9]       Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[11]      Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[14]      Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[18]      Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[19]      Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
cpt[22]      Top|Clk_FPGA     FD1S3IX     CD      pled\.op_ge\.op_ge\.un2_cpt_i     4.277        1.317
sLed         Top|Clk_FPGA     FD1S3AX     D       sLed_0                            4.948        1.613
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.723
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.277

    - Propagation time:                      2.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.317

    Number of logic level(s):                3
    Starting point:                          cpt[20] / Q
    Ending point:                            cpt[0] / CD
    The start point is clocked by            Top|Clk_FPGA [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Top|Clk_FPGA [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cpt[20]                                         FD1S3AX      Q        Out     0.770     0.770 r     -         
cpt[20]                                         Net          -        -       -         -           2         
pled\.op_ge\.op_ge\.un2_cptlto21_0              ORCALUT4     A        In      0.000     0.770 r     -         
pled\.op_ge\.op_ge\.un2_cptlto21_0              ORCALUT4     Z        Out     0.704     1.474 f     -         
pled\.op_ge\.op_ge\.un2_cptlto21_0              Net          -        -       -         -           2         
pled\.op_ge\.op_ge\.un2_cptlto21_c              ORCALUT4     D        In      0.000     1.474 f     -         
pled\.op_ge\.op_ge\.un2_cptlto21_c              ORCALUT4     Z        Out     0.656     2.130 f     -         
pled\.op_ge\.op_ge\.un2_cptlto21_c              Net          -        -       -         -           1         
pled\.op_ge\.op_ge\.un2_cptlto21_c_RNI0H441     ORCALUT4     B        In      0.000     2.130 f     -         
pled\.op_ge\.op_ge\.un2_cptlto21_c_RNI0H441     ORCALUT4     Z        Out     0.831     2.961 r     -         
pled\.op_ge\.op_ge\.un2_cpt_i                   Net          -        -       -         -           10        
cpt[0]                                          FD1S3IX      CD       In      0.000     2.961 r     -         
==============================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                        Arrival           
Instance                                                        Reference                                 Type        Pin     Net               Time        Slack 
                                                                Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[5]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[5]      0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[7]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[7]      0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[8]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[8]      0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[10]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[10]     0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[11]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[11]     0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[13]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[13]     0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[14]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[14]     0.813       -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[15]     0.813       -0.592
top_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]           1.043       -0.523
top_reveal_coretop_instance.core0.jtag_int_u.shift_reg[17]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]           0.975       -0.455
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                          Required           
Instance                                                        Reference                                 Type        Pin     Net                 Time         Slack 
                                                                Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[15]     4.948        -0.592
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[13]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[13]     4.948        -0.536
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[14]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[14]     4.948        -0.536
top_reveal_coretop_instance.core0.jtag_int_u.parity_calc        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5       4.948        -0.523
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[11]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[11]     4.948        -0.480
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[12]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[12]     4.948        -0.480
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[9]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[9]      4.948        -0.423
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[10]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[10]     4.948        -0.423
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[7]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[7]      4.948        -0.367
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[8]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[8]      4.948        -0.367
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.592

    Number of logic level(s):                13
    Starting point:                          top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[5] / Q
    Ending point:                            top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[5]               FD1P3DX      Q        Out     0.813     0.813 r     -         
te_precnt[5]                                                             Net          -        -       -         -           3         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNI6N45[5]       ORCALUT4     A        In      0.000     0.813 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNI6N45[5]       ORCALUT4     Z        Out     0.656     1.469 f     -         
G_43_i_a3_8                                                              Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     A        In      0.000     1.469 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     Z        Out     0.656     2.124 f     -         
G_43_i_a3_12                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     D        In      0.000     2.124 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     Z        Out     0.892     3.016 r     -         
N_32_i                                                                   Net          -        -       -         -           33        
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        A1       In      0.000     3.016 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        COUT     Out     0.945     3.961 r     -         
te_precnt_cry_s0[0]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        CIN      In      0.000     3.961 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        COUT     Out     0.056     4.017 r     -         
te_precnt_cry_s0[2]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        CIN      In      0.000     4.017 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        COUT     Out     0.056     4.073 r     -         
te_precnt_cry_s0[4]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        CIN      In      0.000     4.073 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        COUT     Out     0.056     4.129 r     -         
te_precnt_cry_s0[6]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        CIN      In      0.000     4.129 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        COUT     Out     0.056     4.185 r     -         
te_precnt_cry_s0[8]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        CIN      In      0.000     4.185 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        COUT     Out     0.056     4.242 r     -         
te_precnt_cry_s0[10]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        CIN      In      0.000     4.242 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        COUT     Out     0.056     4.298 r     -         
te_precnt_cry_s0[12]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        CIN      In      0.000     4.298 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        COUT     Out     0.056     4.354 r     -         
te_precnt_cry_s0[14]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        CIN      In      0.000     4.354 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        S0       Out     0.812     5.166 r     -         
te_precnt_s_s0[15]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     B        In      0.000     5.166 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     Z        Out     0.374     5.540 r     -         
te_precnt_s[15]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]              FD1P3DX      D        In      0.000     5.540 r     -         
=======================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.592

    Number of logic level(s):                13
    Starting point:                          top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[7] / Q
    Ending point:                            top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[7]               FD1P3DX      Q        Out     0.813     0.813 r     -         
te_precnt[7]                                                             Net          -        -       -         -           3         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIGIJ6[7]       ORCALUT4     A        In      0.000     0.813 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIGIJ6[7]       ORCALUT4     Z        Out     0.656     1.469 f     -         
G_43_i_a3_9                                                              Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     B        In      0.000     1.469 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     Z        Out     0.656     2.124 f     -         
G_43_i_a3_12                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     D        In      0.000     2.124 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     Z        Out     0.892     3.016 r     -         
N_32_i                                                                   Net          -        -       -         -           33        
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        A1       In      0.000     3.016 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        COUT     Out     0.945     3.961 r     -         
te_precnt_cry_s0[0]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        CIN      In      0.000     3.961 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        COUT     Out     0.056     4.017 r     -         
te_precnt_cry_s0[2]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        CIN      In      0.000     4.017 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        COUT     Out     0.056     4.073 r     -         
te_precnt_cry_s0[4]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        CIN      In      0.000     4.073 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        COUT     Out     0.056     4.129 r     -         
te_precnt_cry_s0[6]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        CIN      In      0.000     4.129 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        COUT     Out     0.056     4.185 r     -         
te_precnt_cry_s0[8]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        CIN      In      0.000     4.185 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        COUT     Out     0.056     4.242 r     -         
te_precnt_cry_s0[10]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        CIN      In      0.000     4.242 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        COUT     Out     0.056     4.298 r     -         
te_precnt_cry_s0[12]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        CIN      In      0.000     4.298 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        COUT     Out     0.056     4.354 r     -         
te_precnt_cry_s0[14]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        CIN      In      0.000     4.354 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        S0       Out     0.812     5.166 r     -         
te_precnt_s_s0[15]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     B        In      0.000     5.166 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     Z        Out     0.374     5.540 r     -         
te_precnt_s[15]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]              FD1P3DX      D        In      0.000     5.540 r     -         
=======================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.592

    Number of logic level(s):                13
    Starting point:                          top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[8] / Q
    Ending point:                            top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[8]               FD1P3DX      Q        Out     0.813     0.813 r     -         
te_precnt[8]                                                             Net          -        -       -         -           3         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNI6N45[5]       ORCALUT4     B        In      0.000     0.813 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNI6N45[5]       ORCALUT4     Z        Out     0.656     1.469 f     -         
G_43_i_a3_8                                                              Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     A        In      0.000     1.469 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     Z        Out     0.656     2.124 f     -         
G_43_i_a3_12                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     D        In      0.000     2.124 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     Z        Out     0.892     3.016 r     -         
N_32_i                                                                   Net          -        -       -         -           33        
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        A1       In      0.000     3.016 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        COUT     Out     0.945     3.961 r     -         
te_precnt_cry_s0[0]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        CIN      In      0.000     3.961 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        COUT     Out     0.056     4.017 r     -         
te_precnt_cry_s0[2]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        CIN      In      0.000     4.017 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        COUT     Out     0.056     4.073 r     -         
te_precnt_cry_s0[4]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        CIN      In      0.000     4.073 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        COUT     Out     0.056     4.129 r     -         
te_precnt_cry_s0[6]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        CIN      In      0.000     4.129 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        COUT     Out     0.056     4.185 r     -         
te_precnt_cry_s0[8]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        CIN      In      0.000     4.185 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        COUT     Out     0.056     4.242 r     -         
te_precnt_cry_s0[10]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        CIN      In      0.000     4.242 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        COUT     Out     0.056     4.298 r     -         
te_precnt_cry_s0[12]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        CIN      In      0.000     4.298 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        COUT     Out     0.056     4.354 r     -         
te_precnt_cry_s0[14]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        CIN      In      0.000     4.354 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        S0       Out     0.812     5.166 r     -         
te_precnt_s_s0[15]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     B        In      0.000     5.166 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     Z        Out     0.374     5.540 r     -         
te_precnt_s[15]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]              FD1P3DX      D        In      0.000     5.540 r     -         
=======================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.592

    Number of logic level(s):                13
    Starting point:                          top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[10] / Q
    Ending point:                            top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[10]              FD1P3DX      Q        Out     0.813     0.813 r     -         
te_precnt[10]                                                            Net          -        -       -         -           3         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIGIJ6[7]       ORCALUT4     B        In      0.000     0.813 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIGIJ6[7]       ORCALUT4     Z        Out     0.656     1.469 f     -         
G_43_i_a3_9                                                              Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     B        In      0.000     1.469 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     Z        Out     0.656     2.124 f     -         
G_43_i_a3_12                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     D        In      0.000     2.124 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     Z        Out     0.892     3.016 r     -         
N_32_i                                                                   Net          -        -       -         -           33        
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        A1       In      0.000     3.016 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        COUT     Out     0.945     3.961 r     -         
te_precnt_cry_s0[0]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        CIN      In      0.000     3.961 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        COUT     Out     0.056     4.017 r     -         
te_precnt_cry_s0[2]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        CIN      In      0.000     4.017 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        COUT     Out     0.056     4.073 r     -         
te_precnt_cry_s0[4]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        CIN      In      0.000     4.073 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        COUT     Out     0.056     4.129 r     -         
te_precnt_cry_s0[6]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        CIN      In      0.000     4.129 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        COUT     Out     0.056     4.185 r     -         
te_precnt_cry_s0[8]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        CIN      In      0.000     4.185 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        COUT     Out     0.056     4.242 r     -         
te_precnt_cry_s0[10]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        CIN      In      0.000     4.242 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        COUT     Out     0.056     4.298 r     -         
te_precnt_cry_s0[12]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        CIN      In      0.000     4.298 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        COUT     Out     0.056     4.354 r     -         
te_precnt_cry_s0[14]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        CIN      In      0.000     4.354 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        S0       Out     0.812     5.166 r     -         
te_precnt_s_s0[15]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     B        In      0.000     5.166 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     Z        Out     0.374     5.540 r     -         
te_precnt_s[15]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]              FD1P3DX      D        In      0.000     5.540 r     -         
=======================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.592

    Number of logic level(s):                13
    Starting point:                          top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[11] / Q
    Ending point:                            top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[11]              FD1P3DX      Q        Out     0.813     0.813 r     -         
te_precnt[11]                                                            Net          -        -       -         -           3         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIGIJ6[7]       ORCALUT4     C        In      0.000     0.813 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIGIJ6[7]       ORCALUT4     Z        Out     0.656     1.469 f     -         
G_43_i_a3_9                                                              Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     B        In      0.000     1.469 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNIM9OB[5]       ORCALUT4     Z        Out     0.656     2.124 f     -         
G_43_i_a3_12                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     D        In      0.000     2.124 f     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNILSKF1[0]      ORCALUT4     Z        Out     0.892     3.016 r     -         
N_32_i                                                                   Net          -        -       -         -           33        
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        A1       In      0.000     3.016 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[0]      CCU2C        COUT     Out     0.945     3.961 r     -         
te_precnt_cry_s0[0]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        CIN      In      0.000     3.961 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[1]      CCU2C        COUT     Out     0.056     4.017 r     -         
te_precnt_cry_s0[2]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        CIN      In      0.000     4.017 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[3]      CCU2C        COUT     Out     0.056     4.073 r     -         
te_precnt_cry_s0[4]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        CIN      In      0.000     4.073 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[5]      CCU2C        COUT     Out     0.056     4.129 r     -         
te_precnt_cry_s0[6]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        CIN      In      0.000     4.129 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[7]      CCU2C        COUT     Out     0.056     4.185 r     -         
te_precnt_cry_s0[8]                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        CIN      In      0.000     4.185 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[9]      CCU2C        COUT     Out     0.056     4.242 r     -         
te_precnt_cry_s0[10]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        CIN      In      0.000     4.242 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[11]     CCU2C        COUT     Out     0.056     4.298 r     -         
te_precnt_cry_s0[12]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        CIN      In      0.000     4.298 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_cry_s0_0[13]     CCU2C        COUT     Out     0.056     4.354 r     -         
te_precnt_cry_s0[14]                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        CIN      In      0.000     4.354 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_s_s0_0[15]       CCU2C        S0       Out     0.812     5.166 r     -         
te_precnt_s_s0[15]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     B        In      0.000     5.166 r     -         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt_RNO[15]          ORCALUT4     Z        Out     0.374     5.540 r     -         
te_precnt_s[15]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]              FD1P3DX      D        In      0.000     5.540 r     -         
=======================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                   Arrival          
Instance                                                                 Reference     Type                     Pin           Net                   Time        Slack
                                                                         Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtag0                                        System        jtagconn16               jce2          jce2[0]               0.000       1.150
top_reveal_coretop_instance.jtag0                                        System        jtagconn16               jshift        jshift[0]             0.000       1.150
top_reveal_coretop_instance.jtag0                                        System        jtagconn16               ip_enable     ip_enable[0]          0.000       1.762
top_reveal_coretop_instance.core0.trig_u.te_1.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z4_layer1     Q[0]          tt_out[0]             0.000       3.144
top_reveal_coretop_instance.core0.trig_u.te_1.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z4_layer1     Q[1]          tt_out[1]             0.000       3.144
top_reveal_coretop_instance.jtag0                                        System        jtagconn16               jrstn         jrstn[0]              0.000       3.448
top_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[0]          tt_out[0]             0.000       3.870
top_reveal_coretop_instance.jtag0                                        System        jtagconn16               jtdi          jtdi[0]               0.000       3.918
top_reveal_coretop_instance.core0.tm_u.genblk4\.tr_mem                   System        pmi_ram_dp_Z6_layer1     Q[0]          trace_dout_int[0]     0.000       4.905
top_reveal_coretop_instance.core0.tm_u.genblk4\.tr_mem                   System        pmi_ram_dp_Z6_layer1     Q[1]          trace_dout_int[1]     0.000       4.905
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                          Required          
Instance                                                            Reference     Type           Pin         Net                      Time         Slack
                                                                    Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]              System        FD1P3BX        D           tm_crc_7[0]              4.948        1.150
top_reveal_coretop_instance.jtag0                                   System        jtagconn16     er2_tdo     er2_tdo[0]               5.000        1.304
top_reveal_coretop_instance.core0.jtag_int_u.parity_calc            System        FD1P3DX        D           parity_calc_5            4.948        1.493
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[0]     System        FD1P3DX        SP          N_730_i                  4.575        2.241
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[1]     System        FD1P3DX        SP          N_730_i                  4.575        2.241
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[2]     System        FD1P3DX        SP          N_730_i                  4.575        2.241
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[3]     System        FD1P3DX        SP          N_730_i                  4.575        2.241
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[4]     System        FD1P3DX        SP          N_730_i                  4.575        2.241
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[3]     System        FD1P3DX        D           tr_dout_bit_cnt_s[3]     4.905        2.437
top_reveal_coretop_instance.core0.jtag_int_u.tr_dout_bit_cnt[4]     System        FD1P3DX        D           tr_dout_bit_cnt_s[4]     4.905        2.437
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      3.798
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.150

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtag0 / jce2
    Ending point:                            top_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                     Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtag0                                        jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                  Net            -        -       -         -           14        
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2_7_m3_e_2_0     ORCALUT4       A        In      0.000     0.000 r     -         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2_7_m3_e_2_0     ORCALUT4       Z        Out     0.656     0.656 r     -         
jtdo_iv_0_a2_7_m3_e_2_0                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2_7_m3_e_2       ORCALUT4       D        In      0.000     0.656 r     -         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2_7_m3_e_2       ORCALUT4       Z        Out     0.704     1.360 r     -         
jtdo_iv_0_a2_7_m3_e_2                                                    Net            -        -       -         -           2         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2_0_m2_0_a2      ORCALUT4       B        In      0.000     1.360 r     -         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2_0_m2_0_a2      ORCALUT4       Z        Out     0.704     2.064 r     -         
N_80                                                                     Net            -        -       -         -           2         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0                   ORCALUT4       A        In      0.000     2.064 r     -         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0                   ORCALUT4       Z        Out     0.656     2.720 r     -         
jtdo_iv_0                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_2                   ORCALUT4       A        In      0.000     2.720 r     -         
top_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_2                   ORCALUT4       Z        Out     0.704     3.424 r     -         
jtdo_iv_2                                                                Net            -        -       -         -           2         
top_reveal_coretop_instance.core0.jtag_int_u.tm_crc_7[0]                 ORCALUT4       C        In      0.000     3.424 r     -         
top_reveal_coretop_instance.core0.jtag_int_u.tm_crc_7[0]                 ORCALUT4       Z        Out     0.374     3.798 r     -         
tm_crc_7[0]                                                              Net            -        -       -         -           1         
top_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]                   FD1P3BX        D        In      0.000     3.798 r     -         
=========================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 200MB peak: 204MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 200MB peak: 204MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70ea-7

Register bits: 498 of 62640 (1%)
PIC Latch:       0
I/O cells:       30


Details:
CCU2C:          73
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        352
FD1S3AX:        15
FD1S3BX:        2
FD1S3DX:        69
FD1S3IX:        9
GSR:            1
IB:             29
INV:            16
L6MUX21:        2
OB:             1
ORCALUT4:       612
PFUMX:          25
PUR:            1
VHI:            12
VLO:            12
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 73MB peak: 204MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Mar 10 11:55:19 2021

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.12/module" -ic reveal -nopropwarn -l "LatticeECP3" -d LFE3-70EA -path "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1" -path "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403"   "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/Test403_impl1.edi" "Test403_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Test403_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr124124p12f3c099.edn


C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 4 -rdata_width 1 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr124124p12f3c099 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 10 11:55:20 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 4 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr124124p12f3c099 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr124124p12f3c099
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[1:0], RdAddress[1:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr124124p12f3c099.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr124124p12f3c099.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr124124p12f3c099.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr224224p12f3c706.edn


C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 2 -num_rows 4 -rdata_width 2 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr224224p12f3c706 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 10 11:55:20 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 2 -num_rows 4 -rdata_width 2 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr224224p12f3c706 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr224224p12f3c706
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[1:0], RdAddress[1:0], Data[1:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[1:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr224224p12f3c706.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr224224p12f3c706.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr224224p12f3c706.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr281665536281665536p13bb2945.edn


C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 28 -num_rows 65536 -rdata_width 28 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr281665536281665536p13bb2945 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 10 11:55:20 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 28 -num_rows 65536 -rdata_width 28 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr281665536281665536p13bb2945 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr281665536281665536p13bb2945
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[15:0], RdAddress[15:0], Data[27:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[27:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr281665536281665536p13bb2945.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr281665536281665536p13bb2945.srp
    Estimated Resource Usage:
            LUT : 28
            EBR : 112
            Reg : 4

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr281665536281665536p13bb2945.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 17 MB


ngdbuild  -a "LatticeECP3" -d LFE3-70EA  -p "C:/lscc/diamond/3.12/ispfpga/ep5c00/data"  -p "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1" -p "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403" -p "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/test"  "Test403_impl1.ngo" "Test403_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Test403_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/pmi_ram_dpebnonesadr124124p12f3c099.ngo'...
Loading NGO design 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/pmi_ram_dpebnonesadr224224p12f3c706.ngo'...
Loading NGO design 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/pmi_ram_dpebnonesadr281665536281665536p13bb2945.ngo'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.12/ispfpga/ep5c00/data/ep5chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/trig_u/GND" arg2="top_reveal_coretop_instance/core0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt[4]" arg2="top_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/trig_u/VCC" arg2="top_reveal_coretop_instance/core0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/trig_u/rd_dout_tu[3]" arg2="top_reveal_coretop_instance/core0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/trig_u/rd_dout_tu_0[3]" arg2="top_reveal_coretop_instance/core0/trig_u/rd_dout_tu_0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/GND" arg2="top_reveal_coretop_instance/core0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/core0/VCC" arg2="top_reveal_coretop_instance/core0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/tdoa" arg2="ep5chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/cdn" arg2="ep5chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/ip_enable_15" arg2="ep5chub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u_1" arg2="ep5chub/genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u" arg2="ep5chub/genblk5_un1_jtage_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="12"  />

Design Results:
   1536 blocks expanded
Complete the first expansion.
Writing 'Test403_impl1.ngd' ...
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 31 MB


map -a "LatticeECP3" -p LFE3-70EA -t FPBGA672 -s 7 -oc Commercial   "Test403_impl1.ngd" -o "Test403_impl1_map.ncd" -pr "Test403_impl1.prf" -mp "Test403_impl1.mrp" -lpf "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/Test403_impl1_synplify.lpf" -lpf "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Test403_impl1.ngd
   Picdevice="LFE3-70EA"

   Pictype="FPBGA672"

   Picspeed=7

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EAFPBGA672, Performance used: 7.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.lpf(15): Semantic error in &quot;LOCATE COMP &quot;Clkn&quot; SITE &quot;U19&quot; ;&quot;: " arg1="Clkn" arg2="C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.lpf" arg3="15"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.lpf(16): Semantic error in &quot;IOBUF PORT &quot;Clkn&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="Clkn" arg2="C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.lpf" arg3="16"  />
Loading device for application map from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Running general design DRC...

Removing unused logic...

Optimizing...

306 CCU2 constant inputs absorbed.

logic GND cell top_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell top_reveal_coretop_instance/core0/trig_u/te_1/genblk1.te_tt_ebr_ram/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell top_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/scuba_vlo_inst is replaced by device GND cell GND_INST

logic VCC cell top_reveal_coretop_instance/core0/trig_u/te_0/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell top_reveal_coretop_instance/core0/trig_u/te_1/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell top_reveal_coretop_instance/core0/jtag_int_u/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell top_reveal_coretop_instance/core0/tm_u/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell VCC is replaced by device VCC cell VCC_INST

logic VCC cell ep5chub/VCC_0 is replaced by device VCC cell VCC_INST




Design Summary:
   Number of registers:    552 out of 52176 (1%)
      PFU registers:          552 out of 49896 (1%)
      PIO registers:            0 out of  2280 (0%)
   Number of SLICEs:       591 out of 33264 (2%)
      SLICEs as Logic/ROM:    591 out of 33264 (2%)
      SLICEs as RAM:            0 out of  6804 (0%)
      SLICEs as Carry:         81 out of 33264 (0%)
   Number of LUT4s:        851 out of 66528 (1%)
      Number used as logic LUTs:        689
      Number used as distributed RAM:     0
      Number used as ripple logic:      162
      Number used as shift registers:     0
   Number of PIO sites used: 30 out of 380 (8%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 10 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  114 out of 240 (48%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  3
     Net Clk_FPGA_c: 18 loads, 18 rising, 0 falling (Driver: PIO Clk_FPGA )
     Net Clkanalys: 259 loads, 259 rising, 0 falling (Driver: PIO Clk )
     Net jtaghub16_jtck: 294 loads, 0 rising, 294 falling (Driver: ep5chub/genblk5_jtage_u )
   Number of Clock Enables:  52
     Net top_reveal_coretop_instance/core0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_1/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_1/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tu_1/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 31 loads, 31 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/tt_wr_bit_cntr_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/tt_prog_active_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/N_92_i: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/num_then_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/N_41: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/addr_15_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jce2_d1_RNIPDRT1: 11 loads, 11 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/N_728_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/N_730_i: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/N_729_i: 19 loads, 19 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/cmd_block_extend_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/N_7_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntre: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/N_36_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i: 28 loads, 28 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/N_732_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/un1_rd_dout_tm49_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/un1_pre_trig_cntr_16_RNIRURL7: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/armed_RNIB8A02: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/num_pre_trig_frm_0_sqmuxa: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/num_post_trig_frm_0_sqmuxa: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net ep5chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5chub/N_5_i: 10 loads, 10 LSLICEs
   Number of LSRs:  3
     Net pled.op_ge.op_ge.un2_cpt_i: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/core0/reset_rvl_n: 359 loads, 135 LSLICEs
     Net jtaghub16_jrstn: 178 loads, 178 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net top_reveal_coretop_instance/core0/reset_rvl_n: 359 loads
     Net jtaghub16_jrstn: 182 loads
     Net top_reveal_coretop_instance/core0/trig_u/te_0/VCC: 138 loads
     Net top_reveal_coretop_instance/core0/tm_u/N_7_i: 120 loads
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr[0]: 115 loads
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr[1]: 115 loads
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr[2]: 115 loads
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr[3]: 115 loads
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr[4]: 115 loads
     Net top_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr[5]: 115 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 290 MB

Dumping design to file Test403_impl1_map.ncd.

mpartrce -p "Test403_impl1.p2t" -f "Test403_impl1.p3t" -tf "Test403_impl1.pt" "Test403_impl1_map.ncd" "Test403_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Test403_impl1_map.ncd"
Wed Mar 10 11:55:25 2021

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 Test403_impl1_map.ncd Test403_impl1.dir/5_1.ncd Test403_impl1.prf
Preference file: Test403_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Test403_impl1_map.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application par from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      30/524           5% used
                     30/380           7% bonded

   SLICE            591/33264         1% used

   JTAG               1/1           100% used
   EBR              114/240          47% used


Set delay estimator push_ratio: 95
Number of Signals: 1559
Number of Connections: 9251

Pin Constraint Summary:
   30 out of 30 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: ep5chub/genblk5_jtage_u, clk load #: 406)
    Clkanalys (driver: Clk, clk load #: 375)
    Clk_FPGA_c (driver: Clk_FPGA, clk load #: 18)


The following 4 signals are selected to use the secondary clock routing resources:
    top_reveal_coretop_instance/core0/reset_rvl_n (driver: SLICE_515, clk load #: 0, sr load #: 359, ce load #: 0)
    jtaghub16_jrstn (driver: ep5chub/genblk5_jtage_u, clk load #: 0, sr load #: 178, ce load #: 0)
    jtaghub16_ip_enable0 (driver: ep5chub/SLICE_418, clk load #: 0, sr load #: 0, ce load #: 31)
    top_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i (driver: top_reveal_coretop_instance/core0/SLICE_479, clk load #: 0, sr load #: 0, ce load #: 28)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
.............
Finished Placer Phase 0.  REAL time: 5 secs 

.   
Starting Placer Phase 1.
.....................
Placer score = 1441011.
Finished Placer Phase 1.  REAL time: 12 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 13 secs 
.   
..  ..
.   
Placer score =  4324532
Finished Placer Phase 2.  REAL time: 14 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  General PIO: 1 out of 520 (0%)
  PLL        : 0 out of 10 (0%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 406
  PRIMARY "Clkanalys" from comp "Clk" on CLK_PIN site "U20 (PR46A)", clk load = 375
  PRIMARY "Clk_FPGA_c" from comp "Clk_FPGA" on PIO site "M3 (PL43E_C)", clk load = 18
  SECONDARY "top_reveal_coretop_instance/core0/reset_rvl_n" from F1 on comp "SLICE_515" on site "R87C75A", clk load = 0, ce load = 0, sr load = 359
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 178
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "ep5chub/SLICE_418" on site "R45C145B", clk load = 0, ce load = 31, sr load = 0
  SECONDARY "top_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i" from F0 on comp "top_reveal_coretop_instance/core0/SLICE_479" on site "R2C75A", clk load = 0, ce load = 28, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
     DCS   : 0 out of 2 (0%)
     DCC   : 3 out of 6 (50%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   30 out of 524 (5.7%) PIO sites used.
   30 out of 380 (7.9%) bonded PIO sites used.
   Number of PIO comps: 30; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   0 / 60  (  0%) |  OFF  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |  17 / 71  ( 23%) | 3.3V  |    OFF / OFF    |               
    6     |  11 / 79  ( 13%) | 3.3V  |    OFF / OFF    |               
    7     |   1 / 56  (  1%) | 3.3V  |    OFF / OFF    |               
    8     |   1 / 24  (  4%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 13 secs 

Dumping design to file Test403_impl1.dir/5_1.ncd.

0 connections routed; 9251 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 28 secs 

Start NBR router at 11:55:53 03/10/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:55:54 03/10/21

Start NBR section for initial routing at 11:55:54 03/10/21
Level 1, iteration 1
1(0.00%) conflict; 7458(80.62%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.600ns/0.000ns; real time: 29 secs 
Level 2, iteration 1
2(0.00%) conflicts; 7453(80.56%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.497ns/0.000ns; real time: 29 secs 
Level 3, iteration 1
3(0.00%) conflicts; 7438(80.40%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.314ns/0.000ns; real time: 29 secs 
Level 4, iteration 1
429(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.336ns/0.000ns; real time: 32 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:55:57 03/10/21
Level 1, iteration 1
5(0.00%) conflicts; 1046(11.31%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.336ns/0.000ns; real time: 33 secs 
Level 4, iteration 1
256(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.336ns/0.000ns; real time: 33 secs 
Level 4, iteration 2
144(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.307ns/0.000ns; real time: 34 secs 
Level 4, iteration 3
49(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.307ns/0.000ns; real time: 34 secs 
Level 4, iteration 4
23(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.307ns/0.000ns; real time: 35 secs 
Level 4, iteration 5
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.258ns/0.000ns; real time: 35 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.258ns/0.000ns; real time: 35 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.072ns/0.000ns; real time: 35 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.072ns/0.000ns; real time: 35 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:56:00 03/10/21

Start NBR section for re-routing at 11:56:01 03/10/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.830ns/0.000ns; real time: 36 secs 

Start NBR section for post-routing at 11:56:01 03/10/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 3.830ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 36 secs 
Total REAL time: 37 secs 
Completely routed.
End of route.  9251 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Test403_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 3.830
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.207
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 38 secs 
Total REAL time to completion: 39 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Test403_impl1.pt" -o "Test403_impl1.twr" "Test403_impl1.ncd" "Test403_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file test403_impl1.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 10 11:56:06 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o Test403_impl1.twr -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/promote.xml Test403_impl1.ncd Test403_impl1.prf 
Design file:     test403_impl1.ncd
Preference file: test403_impl1.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 461 paths, 1 nets, and 5779 connections (62.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 10 11:56:07 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o Test403_impl1.twr -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/promote.xml Test403_impl1.ncd Test403_impl1.prf 
Design file:     test403_impl1.ncd
Preference file: test403_impl1.prf
Device,speed:    LFE3-70EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 461 paths, 1 nets, and 5779 connections (62.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 389 MB


ltxt2ptxt  -path "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403" "Test403_impl1.ncd"

Loading design for application ltxt2ptxt from file test403_impl1.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application ltxt2ptxt from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

tmcheck -par "Test403_impl1.par" 

bitgen -w "Test403_impl1.ncd" -f "Test403_impl1.t2b" -e -s "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.sec" -k "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Test403.bek" "Test403_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Test403_impl1.ncd.
Design name: Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application Bitgen from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Test403_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.40.
 
Saving bit stream in "Test403_impl1.bit".
Total CPU Time: 19 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 1373 MB
