

================================================================
== Vivado HLS Report for 'ls_hw'
================================================================
* Date:           Mon Jul  3 14:35:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.655|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   96|  126|   96|  126|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_convert_hex_to_binar_fu_343  |convert_hex_to_binar  |   18|   18|   18|   18|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    8|    8|         2|          1|          1|       8|    yes   |
        |- Loop 2  |    2|   32|         2|          1|          1| 1 ~ 31 |    yes   |
        |- Loop 3  |   32|   32|         2|          1|          1|      32|    yes   |
        |- Loop 4  |   17|   17|         4|          2|          1|       8|    yes   |
        |- Loop 5  |    8|    8|         2|          1|          1|       8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    436|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      79|    824|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    407|    -|
|Register         |        -|      -|     167|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     246|   1667|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |grp_convert_hex_to_binar_fu_343  |convert_hex_to_binar  |        0|      0|  79|  824|    0|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                            |                      |        0|      0|  79|  824|    0|
    +---------------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln400_1_fu_405_p2         |     +    |      0|  0|  15|           8|           8|
    |add_ln400_fu_383_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln431_fu_808_p2           |     +    |      0|  0|  15|           8|           8|
    |count2_fu_442_p2              |     +    |      0|  0|  15|           6|           2|
    |count_fu_504_p2               |     +    |      0|  0|  39|          32|           2|
    |i_10_fu_793_p2                |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_458_p2                 |     +    |      0|  0|  15|           5|           2|
    |i_7_fu_532_p2                 |     +    |      0|  0|  13|           4|           1|
    |i_9_fu_515_p2                 |     +    |      0|  0|  15|           6|           2|
    |i_fu_395_p2                   |     +    |      0|  0|  13|           4|           1|
    |sub_ln412_fu_426_p2           |     -    |      0|  0|  15|           7|           6|
    |and_ln117_3_fu_693_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln117_4_fu_728_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln117_fu_610_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln118_10_fu_733_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln118_11_fu_746_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln118_12_fu_769_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln118_7_fu_634_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln118_8_fu_698_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln118_9_fu_710_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_614_p2           |    and   |      0|  0|   2|           1|           1|
    |grp_fu_351_p2                 |   icmp   |      0|  0|  11|           8|           6|
    |grp_fu_357_p2                 |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln114_fu_526_p2          |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln398_fu_389_p2          |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln408_fu_432_p2          |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln412_fu_453_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln420_fu_491_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln429_fu_787_p2          |   icmp   |      0|  0|  11|           4|           5|
    |ap_predicate_tran7to8_state6  |    or    |      0|  0|   2|           1|           1|
    |or_ln117_2_fu_759_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln117_fu_555_p2            |    or    |      0|  0|   5|           5|           1|
    |or_ln118_fu_566_p2            |    or    |      0|  0|   5|           5|           2|
    |or_ln119_fu_576_p2            |    or    |      0|  0|   5|           5|           2|
    |select_ln118_10_fu_738_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln118_11_fu_751_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln118_12_fu_774_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln118_7_fu_640_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln118_8_fu_703_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln118_9_fu_715_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln118_fu_620_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln119_fu_586_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln123_fu_594_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln129_fu_653_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln133_fu_660_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln141_fu_667_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln145_fu_674_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln151_fu_681_p3        |  select  |      0|  0|   6|           1|           6|
    |select_ln155_fu_602_p3        |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1       |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1       |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1       |    xor   |      0|  0|   2|           2|           1|
    |xor_ln116_fu_723_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln117_2_fu_763_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln117_fu_688_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_fu_628_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln420_fu_469_p2           |    xor   |      0|  0|   5|           5|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 436|         199|         218|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1               |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1               |  15|          3|    1|          3|
    |ap_phi_mux_count2_0_in_phi_fu_290_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i1_0_phi_fu_300_p4         |   9|          2|    5|         10|
    |ap_phi_mux_i2_0_phi_fu_312_p4         |   9|          2|    6|         12|
    |ap_phi_mux_i_0_i_phi_fu_324_p4        |   9|          2|    4|          8|
    |ap_phi_mux_i_0_phi_fu_279_p4          |   9|          2|    4|          8|
    |arr1_address0                         |  27|          5|    3|         15|
    |arr1_ce0                              |  15|          3|    1|          3|
    |arr1_d0                               |  15|          3|    8|         24|
    |arr2_address0                         |  21|          4|    5|         20|
    |arr2_ce0                              |  15|          3|    1|          3|
    |arr2_ce1                              |   9|          2|    1|          2|
    |arr2_we0                              |   9|          2|    1|          2|
    |arr2_we1                              |   9|          2|    1|          2|
    |arr3_address0                         |  27|          5|    5|         25|
    |arr3_address1                         |  15|          3|    5|         15|
    |count2_0_in_reg_287                   |   9|          2|    6|         12|
    |count_1_fu_128                        |   9|          2|   32|         64|
    |i1_0_reg_296                          |   9|          2|    5|         10|
    |i2_0_reg_308                          |   9|          2|    6|         12|
    |i3_0_reg_332                          |   9|          2|    4|          8|
    |i_0_i_reg_320                         |   9|          2|    4|          8|
    |i_0_reg_275                           |   9|          2|    4|          8|
    |state_matrix_address0                 |  15|          3|    8|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 407|         86|  131|        334|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln400_reg_822                             |   8|   0|    8|          0|
    |add_ln431_reg_998                             |   8|   0|    8|          0|
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |   1|   0|    1|          0|
    |count2_0_in_reg_287                           |   6|   0|    6|          0|
    |count2_reg_862                                |   6|   0|    6|          0|
    |count_1_fu_128                                |  32|   0|   32|          0|
    |grp_convert_hex_to_binar_fu_343_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_296                                  |   5|   0|    5|          0|
    |i2_0_reg_308                                  |   6|   0|    6|          0|
    |i3_0_reg_332                                  |   4|   0|    4|          0|
    |i_0_i_reg_320                                 |   4|   0|    4|          0|
    |i_0_i_reg_320_pp3_iter1_reg                   |   4|   0|    4|          0|
    |i_0_reg_275                                   |   4|   0|    4|          0|
    |i_5_reg_876                                   |   5|   0|    5|          0|
    |i_7_reg_915                                   |   4|   0|    4|          0|
    |i_9_reg_906                                   |   6|   0|    6|          0|
    |i_reg_832                                     |   4|   0|    4|          0|
    |icmp_ln114_reg_911                            |   1|   0|    1|          0|
    |icmp_ln114_reg_911_pp3_iter1_reg              |   1|   0|    1|          0|
    |icmp_ln116_reg_936                            |   1|   0|    1|          0|
    |icmp_ln117_reg_944                            |   1|   0|    1|          0|
    |icmp_ln118_reg_962                            |   1|   0|    1|          0|
    |icmp_ln119_reg_969                            |   1|   0|    1|          0|
    |icmp_ln398_reg_828                            |   1|   0|    1|          0|
    |icmp_ln408_reg_858                            |   1|   0|    1|          0|
    |icmp_ln412_reg_872                            |   1|   0|    1|          0|
    |icmp_ln420_reg_897                            |   1|   0|    1|          0|
    |icmp_ln429_reg_989                            |   1|   0|    1|          0|
    |select_ln118_7_reg_984                        |   5|   0|    7|          2|
    |shl_ln_reg_920                                |   3|   0|    5|          2|
    |sub_ln412_reg_853                             |   6|   0|    6|          0|
    |tmp_11_reg_893                                |   1|   0|    1|          0|
    |trunc_ln405_reg_842                           |   5|   0|    5|          0|
    |xor_ln118_reg_978                             |   1|   0|    1|          0|
    |zext_ln420_reg_888                            |   5|   0|    6|          1|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 167|   0|  172|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     ls_hw    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     ls_hw    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     ls_hw    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     ls_hw    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     ls_hw    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     ls_hw    | return value |
|state_matrix_address0  | out |    8|  ap_memory | state_matrix |     array    |
|state_matrix_ce0       | out |    1|  ap_memory | state_matrix |     array    |
|state_matrix_we0       | out |    1|  ap_memory | state_matrix |     array    |
|state_matrix_d0        | out |    8|  ap_memory | state_matrix |     array    |
|state_matrix_q0        |  in |    8|  ap_memory | state_matrix |     array    |
|index1                 |  in |    5|   ap_none  |    index1    |    scalar    |
|shift                  |  in |    6|   ap_none  |     shift    |    scalar    |
|arr1_address0          | out |    3|  ap_memory |     arr1     |     array    |
|arr1_ce0               | out |    1|  ap_memory |     arr1     |     array    |
|arr1_we0               | out |    1|  ap_memory |     arr1     |     array    |
|arr1_d0                | out |    8|  ap_memory |     arr1     |     array    |
|arr1_q0                |  in |    8|  ap_memory |     arr1     |     array    |
|arr2_address0          | out |    5|  ap_memory |     arr2     |     array    |
|arr2_ce0               | out |    1|  ap_memory |     arr2     |     array    |
|arr2_we0               | out |    1|  ap_memory |     arr2     |     array    |
|arr2_d0                | out |    8|  ap_memory |     arr2     |     array    |
|arr2_q0                |  in |    8|  ap_memory |     arr2     |     array    |
|arr2_address1          | out |    5|  ap_memory |     arr2     |     array    |
|arr2_ce1               | out |    1|  ap_memory |     arr2     |     array    |
|arr2_we1               | out |    1|  ap_memory |     arr2     |     array    |
|arr2_d1                | out |    8|  ap_memory |     arr2     |     array    |
|arr3_address0          | out |    5|  ap_memory |     arr3     |     array    |
|arr3_ce0               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_we0               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_d0                | out |    8|  ap_memory |     arr3     |     array    |
|arr3_q0                |  in |    8|  ap_memory |     arr3     |     array    |
|arr3_address1          | out |    5|  ap_memory |     arr3     |     array    |
|arr3_ce1               | out |    1|  ap_memory |     arr3     |     array    |
|arr3_q1                |  in |    8|  ap_memory |     arr3     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

