// Seed: 1496322855
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    output wire id_4,
    output tri id_5
);
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output logic id_4,
    output supply1 id_5,
    input supply0 id_6,
    input logic id_7,
    input tri id_8
);
  always_latch @(1 or posedge 1) id_4 <= id_7;
  assign id_5 = 1'h0;
  module_0(
      id_3, id_1, id_0, id_8, id_5, id_3
  );
  wire id_10;
endmodule
