Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Dynamically managing the communication-parallelism trade-off in future clustered processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859650]
David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Pedro Chaparro , Jose Gonzalez , Antonio Gonzalez, Thermal-Aware Clustered Microarchitectures, Proceedings of the IEEE International Conference on Computer Design, p.48-53, October 11-13, 2004
Chaparro, P., González, J., and González, A. 2004b. Thermal-effective clustered microarchitectures. In Proceedings of the 1st TACS Workshop (June).
Pedro Chaparro , Grigorios Magklis , Jose Gonzalez , Antonio Gonzalez, Distributing the Frontend for Temperature Reduction, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.61-70, February 12-16, 2005[doi>10.1109/HPCA.2005.12]
P. Chaparro , J. Gonzalez , G. Magklis , Cai Qiong , A. Gonzalez, Understanding the Thermal Implications of Multi-Core Architectures, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1055-1065, August 2007[doi>10.1109/TPDS.2007.1092]
Collins, J. D., and Tullsen, D. M. 2004. Clustered multithreaded architectures—Pursuing both IPC and cycle time. In Proceedings of IPDPS 18 (April), 76--86.
Dhodapkar, A., Lim, C. H., Cai, G., and Daasch, W. R. 2000. TEM<sup>2</sup>P<sup>2</sup>EST: A thermal enabled multi-model power/performance estimator. In Proceedings of the 1st PACS Workshop (Nov.).
Donald, J., and Martonosi, M. 2004. Temperature-aware design issues for SMT and CMP architectures. In Proceedings of the 5th WCED Workshop (June).
Donald, J. and Martonosi, M. 2005. Leveraging simultaneous multithreading for adaptive thermal control. In Proceedings of the 2nd TACS Workshop (June).
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006[doi>10.1109/ISCA.2006.39]
A. El-Moursy , R. Garg , D. H. Albonesi , S. Dwarkadas, Partitioning Multi-Threaded Processors with a Large Number of Threads, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.112-123, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430566]
Ghiasi, S. and Grunwald, D. 2004. Design choices for thermal control in dual-core processors. In Proceedings of the 5th WCED Workshop (June).
Jahangir Hasan , Ankit Jalote , T. N. Vijaykumar , Carla E. Brodley, Heat Stroke: Power-Density-Based Denial of Service in SMT, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.166-177, February 12-16, 2005[doi>10.1109/HPCA.2005.16]
Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871561]
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, USA[doi>10.1145/360128.360149]
Amit Kumar , Li Shang , Li-Shiuan Peh , Niraj K. Jha, HybDTM: a coordinated hardware-software approach for dynamic thermal management, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147052]
Fernando Latorre , José González , Antonio González, Back-end assignment schemes for clustered multithreaded processors, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006254]
Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron , Pradip Bose, Understanding the energy efficiency of simultaneous multithreading, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013251]
Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005[doi>10.1109/HPCA.2005.25]
Weiping Liao , Fei Li , Lei He, Microarchitecture level power and thermal simulation considering temperature dependent leakage model, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871560]
Weiping Liao , Lei He , K. M. Lepak, Temperature and supply Voltage aware performance and power modeling at microarchitecture level, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.7, p.1042-1053, November 2006[doi>10.1109/TCAD.2005.850860]
A Thermal-Aware Superscalar Microprocessor, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.517, March 18-21, 2002
Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024424]
Michael D. Powell , Ethan Schuchman , T. N. Vijaykumar, Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.294-304, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.14]
Steven E. Raasch , Steven K. Reinhardt, The Impact of Resource Partitioning on SMT Processors, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.15, September 27-October 01, 2003
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006238]
Semiconductor Industry Association. 2003. International Technology Roadmap for Semiconductors --2003 Edition. In http://www.itrs.net/Links/2003ITRS/Home2003.htm.
George Z. N. Cai, Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.199, September 17-20, 2000
Kevin Skadron, Hybrid Architectural Dynamic Thermal Management, Proceedings of the conference on Design, automation and test in Europe, p.10010, February 16-20, 2004
Skadron, K. 2006. Personal communication.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., and Stan, M. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. The University of Virginia, Department of Computer Science, Technical Report CS-2003-05 (March).
Victor V. Zyuban , Peter M. Kogge, Inherently Lower-Power High-Performance Superscalar Architectures, IEEE Transactions on Computers, v.50 n.3, p.268-285, March 2001[doi>10.1109/12.910816]
