
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -233.71

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3523.86    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.12    0.92    1.36 ^ cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.59    1.59   library removal time
                                  1.59   data required time
-----------------------------------------------------------------------------
                                  1.59   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.01    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3523.86    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.12    0.92    1.36 ^ cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.36   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.21    1.99   library recovery time
                                  1.99   data required time
-----------------------------------------------------------------------------
                                  1.99   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   28.06    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.14 ^ _16562_/A (BUF_X1)
    10   31.50    0.07    0.10    0.24 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.07    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   30.83    0.07    0.10    0.34 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.07    0.00    0.34 ^ _16574_/A (BUF_X1)
    10   32.12    0.07    0.10    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.44 ^ _18317_/A (BUF_X1)
    10   42.73    0.09    0.13    0.57 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.01    0.58 ^ _18441_/A (AOI221_X1)
     1    2.36    0.03    0.02    0.61 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.61 v _18442_/A3 (NOR3_X1)
     1    1.78    0.03    0.06    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.60    0.02    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.68 v _18471_/A (AOI21_X1)
     8   40.33    0.19    0.23    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.01    0.92 ^ _20600_/A (MUX2_X1)
     7   15.84    0.04    0.09    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   23.17    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.53    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    4.40    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.69    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    3.88    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    5.10    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.28    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.68    0.01    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.77 v _21502_/A (INV_X1)
     1    3.40    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.38    0.02    0.05    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.74    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.68    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.22    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.51    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   13.26    0.04    0.06    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.68    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.19    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.93    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    7.01    0.04    0.06    2.28 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.04    0.00    2.29 ^ _23971_/B (MUX2_X1)
     2    6.69    0.02    0.06    2.34 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.34 ^ _23972_/B2 (AOI221_X2)
     1    5.65    0.03    0.03    2.37 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.37 v _23981_/A1 (NOR4_X2)
     4   10.65    0.08    0.09    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.46 ^ _23982_/A (BUF_X2)
    10   19.22    0.02    0.05    2.51 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.52 ^ _24165_/B2 (OAI21_X1)
     1    1.31    0.01    0.02    2.54 v _24165_/ZN (OAI21_X1)
                                         _01345_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3523.86    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.12    0.92    1.36 ^ cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.36   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[41]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.21    1.99   library recovery time
                                  1.99   data required time
-----------------------------------------------------------------------------
                                  1.99   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   28.06    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.14 ^ _16562_/A (BUF_X1)
    10   31.50    0.07    0.10    0.24 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.07    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   30.83    0.07    0.10    0.34 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.07    0.00    0.34 ^ _16574_/A (BUF_X1)
    10   32.12    0.07    0.10    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.44 ^ _18317_/A (BUF_X1)
    10   42.73    0.09    0.13    0.57 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.01    0.58 ^ _18441_/A (AOI221_X1)
     1    2.36    0.03    0.02    0.61 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.61 v _18442_/A3 (NOR3_X1)
     1    1.78    0.03    0.06    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.60    0.02    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.68 v _18471_/A (AOI21_X1)
     8   40.33    0.19    0.23    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.01    0.92 ^ _20600_/A (MUX2_X1)
     7   15.84    0.04    0.09    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   23.17    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.53    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    4.40    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.69    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    3.88    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    5.10    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.28    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.68    0.01    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.77 v _21502_/A (INV_X1)
     1    3.40    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.38    0.02    0.05    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.74    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.68    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.22    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.51    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   13.26    0.04    0.06    2.06 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.68    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.19    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.93    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    7.01    0.04    0.06    2.28 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.04    0.00    2.29 ^ _23971_/B (MUX2_X1)
     2    6.69    0.02    0.06    2.34 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.34 ^ _23972_/B2 (AOI221_X2)
     1    5.65    0.03    0.03    2.37 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.37 v _23981_/A1 (NOR4_X2)
     4   10.65    0.08    0.09    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.46 ^ _23982_/A (BUF_X2)
    10   19.22    0.02    0.05    2.51 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.52 ^ _24165_/B2 (OAI21_X1)
     1    1.31    0.01    0.02    2.54 v _24165_/ZN (OAI21_X1)
                                         _01345_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   43.09  -17.76 (VIOLATED)
_18471_/ZN                             25.33   40.33  -15.00 (VIOLATED)
_22176_/ZN                             23.23   38.16  -14.93 (VIOLATED)
_20440_/ZN                             10.47   25.35  -14.88 (VIOLATED)
_18303_/ZN                             25.33   39.64  -14.31 (VIOLATED)
_22089_/ZN                             23.23   36.82  -13.59 (VIOLATED)
_22284_/ZN                             23.23   36.68  -13.44 (VIOLATED)
_22344_/ZN                             23.23   35.61  -12.37 (VIOLATED)
_20328_/ZN                             16.02   28.36  -12.33 (VIOLATED)
_24776_/ZN                             16.02   28.09  -12.06 (VIOLATED)
_22217_/ZN                             23.23   35.22  -11.99 (VIOLATED)
_22073_/ZN                             23.23   35.13  -11.90 (VIOLATED)
_18358_/ZN                             25.33   37.09  -11.76 (VIOLATED)
_18215_/ZN                             26.02   37.71  -11.70 (VIOLATED)
_20318_/Z                              25.33   36.62  -11.29 (VIOLATED)
_20319_/Z                              25.33   36.27  -10.94 (VIOLATED)
_27504_/ZN                             23.23   33.49  -10.26 (VIOLATED)
_18028_/ZN                             26.02   35.88   -9.86 (VIOLATED)
_19731_/ZN                             26.02   35.81   -9.79 (VIOLATED)
_27512_/ZN                             23.23   32.91   -9.68 (VIOLATED)
_19924_/ZN                             25.33   35.00   -9.67 (VIOLATED)
_22133_/ZN                             23.23   32.86   -9.63 (VIOLATED)
_18417_/ZN                             26.02   35.50   -9.48 (VIOLATED)
_18977_/ZN                             26.02   35.44   -9.43 (VIOLATED)
_18429_/ZN                             26.02   35.07   -9.05 (VIOLATED)
_18055_/ZN                             28.99   37.63   -8.64 (VIOLATED)
_22911_/ZN                             10.47   19.00   -8.52 (VIOLATED)
_18225_/ZN                             26.02   34.50   -8.48 (VIOLATED)
_19553_/ZN                             26.02   34.46   -8.45 (VIOLATED)
_19965_/ZN                             25.33   33.25   -7.92 (VIOLATED)
_19183_/ZN                             26.70   34.31   -7.61 (VIOLATED)
_20890_/ZN                             16.02   23.51   -7.49 (VIOLATED)
_19863_/ZN                             25.33   32.46   -7.13 (VIOLATED)
_22052_/ZN                             23.23   30.11   -6.87 (VIOLATED)
_19370_/ZN                             26.02   32.18   -6.17 (VIOLATED)
_27522_/ZN                             23.23   29.39   -6.15 (VIOLATED)
_18615_/ZN                             28.99   34.73   -5.74 (VIOLATED)
_25831_/ZN                             10.47   15.92   -5.45 (VIOLATED)
_22363_/ZN                             26.05   31.35   -5.30 (VIOLATED)
_18603_/ZN                             26.02   31.27   -5.25 (VIOLATED)
_19681_/ZN                             25.33   30.47   -5.14 (VIOLATED)
_23322_/ZN                             10.47   15.46   -4.98 (VIOLATED)
_20147_/ZN                             10.47   15.26   -4.79 (VIOLATED)
_22868_/ZN                             10.47   15.04   -4.57 (VIOLATED)
_17534_/ZN                             13.81   17.88   -4.07 (VIOLATED)
_20352_/ZN                             16.02   20.04   -4.01 (VIOLATED)
_19421_/ZN                             25.33   29.18   -3.85 (VIOLATED)
_22831_/ZN                             10.47   14.15   -3.68 (VIOLATED)
_17872_/ZN                             25.33   28.99   -3.66 (VIOLATED)
_23367_/ZN                             16.02   19.35   -3.33 (VIOLATED)
_19781_/ZN                             25.33   28.53   -3.20 (VIOLATED)
_17229_/ZN                             16.02   19.22   -3.20 (VIOLATED)
_21844_/ZN                             10.47   13.41   -2.94 (VIOLATED)
_23513_/ZN                             13.81   16.04   -2.23 (VIOLATED)
_22301_/ZN                             10.47   12.58   -2.11 (VIOLATED)
_27336_/ZN                             25.33   26.98   -1.65 (VIOLATED)
_19384_/ZN                             26.70   28.10   -1.40 (VIOLATED)
_21836_/ZN                             10.47   11.66   -1.19 (VIOLATED)
_17917_/ZN                             25.33   26.35   -1.02 (VIOLATED)
_20148_/ZN                             10.47   11.48   -1.01 (VIOLATED)
_22360_/ZN                             10.47   11.43   -0.96 (VIOLATED)
_28321_/ZN                             16.02   16.81   -0.78 (VIOLATED)
_27230_/ZN                             25.33   26.03   -0.71 (VIOLATED)
_23147_/ZN                             25.33   25.91   -0.58 (VIOLATED)
_20174_/ZN                             11.48   11.69   -0.20 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.057797130197286606

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2911

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.759754180908203

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7011

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 65

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1169

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
   0.05    0.14 ^ _16533_/Z (BUF_X2)
   0.10    0.24 ^ _16562_/Z (BUF_X1)
   0.10    0.34 ^ _16563_/Z (BUF_X1)
   0.10    0.44 ^ _16574_/Z (BUF_X1)
   0.13    0.57 ^ _18317_/Z (BUF_X1)
   0.04    0.61 v _18441_/ZN (AOI221_X1)
   0.06    0.66 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.23    0.90 ^ _18471_/ZN (AOI21_X1)
   0.11    1.01 ^ _20600_/Z (MUX2_X1)
   0.08    1.10 ^ _20998_/Z (BUF_X1)
   0.03    1.12 v _21067_/ZN (NAND2_X1)
   0.13    1.25 ^ _30197_/S (FA_X1)
   0.09    1.34 v _30199_/S (FA_X1)
   0.13    1.47 ^ _30202_/S (FA_X1)
   0.09    1.57 v _30207_/S (FA_X1)
   0.12    1.69 ^ _30211_/S (FA_X1)
   0.09    1.77 v _30212_/S (FA_X1)
   0.02    1.79 ^ _21502_/ZN (INV_X1)
   0.05    1.84 ^ _30538_/S (HA_X1)
   0.04    1.88 ^ _23588_/Z (BUF_X1)
   0.02    1.91 v _23632_/ZN (NAND3_X1)
   0.07    1.98 ^ _23633_/ZN (NOR3_X1)
   0.02    2.00 v _23682_/ZN (NOR2_X1)
   0.06    2.06 ^ _23683_/ZN (AOI21_X2)
   0.07    2.13 ^ _23908_/ZN (AND4_X1)
   0.01    2.14 v _23966_/ZN (NOR2_X1)
   0.08    2.22 ^ _23969_/ZN (AOI221_X2)
   0.06    2.28 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.34 ^ _23971_/Z (MUX2_X1)
   0.03    2.37 v _23972_/ZN (AOI221_X2)
   0.09    2.46 ^ _23981_/ZN (NOR4_X2)
   0.05    2.51 ^ _23982_/Z (BUF_X2)
   0.02    2.54 v _24165_/ZN (OAI21_X1)
   0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/D (DFFR_X1)
           2.54   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[159]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.54   data arrival time
---------------------------------------------------------
          -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5351

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3766

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.855430

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.44e-03   1.56e-04   1.28e-02  16.3%
Combinational          2.99e-02   3.50e-02   4.29e-04   6.54e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.69e-02   5.85e-04   7.86e-02 100.0%
                          52.3%      46.9%       0.7%
