Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Thu Mar 15 20:48:29 2018
| Host             : kammce-Lenovo-Y40-80 running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file Motherboard_power_routed.rpt -pb Keyboard_DEMO_power_summary_routed.pb -rpx Keyboard_DEMO_power_routed.rpx
| Design           : Motherboard
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.342        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.245        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.100 |    58735 |       --- |             --- |
|   LUT as Logic           |     0.094 |    17263 |     63400 |           27.23 |
|   CARRY4                 |     0.005 |      777 |     15850 |            4.90 |
|   LUT as Distributed RAM |    <0.001 |       80 |     19000 |            0.42 |
|   F7/F8 Muxes            |    <0.001 |     6711 |     63400 |           10.59 |
|   Register               |    <0.001 |    33224 |    126800 |           26.20 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |     0.137 |    45144 |       --- |             --- |
| Block RAM                |     0.002 |        2 |       135 |            1.48 |
| DSPs                     |     0.001 |        5 |       240 |            2.08 |
| I/O                      |    <0.001 |       19 |       210 |            9.05 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.342 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.259 |       0.243 |      0.016 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | clk100Mhz |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| Motherboard                               |     0.245 |
|   button_clk                              |    <0.001 |
|   clock                                   |     0.001 |
|   mips                                    |     0.202 |
|     adder                                 |    <0.001 |
|     alu                                   |     0.054 |
|     branch_pc_adder                       |    <0.001 |
|     pc_register                           |     0.144 |
|     regfile                               |     0.002 |
|   ramb_0                                  |     0.006 |
|   ramb_1                                  |     0.006 |
|   ramb_2                                  |     0.006 |
|   ramb_3                                  |     0.006 |
|   regfile/register_file_reg_r1_0_31_0_5   |    <0.001 |
|   regfile/register_file_reg_r1_0_31_12_17 |    <0.001 |
|   regfile/register_file_reg_r1_0_31_18_23 |    <0.001 |
|   regfile/register_file_reg_r1_0_31_24_29 |    <0.001 |
|   regfile/register_file_reg_r1_0_31_30_31 |    <0.001 |
|   regfile/register_file_reg_r1_0_31_6_11  |    <0.001 |
|   regfile/register_file_reg_r2_0_31_0_5   |    <0.001 |
|   regfile/register_file_reg_r2_0_31_12_17 |    <0.001 |
|   regfile/register_file_reg_r2_0_31_18_23 |    <0.001 |
|   regfile/register_file_reg_r2_0_31_24_29 |    <0.001 |
|   regfile/register_file_reg_r2_0_31_30_31 |    <0.001 |
|   regfile/register_file_reg_r2_0_31_6_11  |    <0.001 |
|   vga_address_fifo                        |    <0.001 |
|     mem_reg_r1_0_31_0_5                   |    <0.001 |
|     mem_reg_r1_0_31_6_11                  |    <0.001 |
|     mem_reg_r2_0_31_0_5                   |    <0.001 |
|     mem_reg_r2_0_31_6_11                  |    <0.001 |
|   vga_ascii_fifo                          |    <0.001 |
|     mem_reg_r1_0_31_0_5                   |    <0.001 |
|     mem_reg_r1_0_31_6_7                   |    <0.001 |
|     mem_reg_r2_0_31_0_5                   |    <0.001 |
|     mem_reg_r2_0_31_6_7                   |    <0.001 |
|   vga_term                                |     0.011 |
|     buffer_address_mux                    |    <0.001 |
|     buffer_ram                            |     0.002 |
|     cu                                    |     0.007 |
|     linearize                             |     0.000 |
|     pixel_clock_generator                 |    <0.001 |
|     ram_address_mux                       |    <0.001 |
|     rom                                   |    <0.001 |
|     vga_controller                        |    <0.001 |
|     video_ram                             |    <0.001 |
+-------------------------------------------+-----------+


