// Seed: 1365171975
module module_0 (
    input id_0,
    output logic id_1
    , id_2
);
  initial begin
    id_2 = 1;
  end
  assign id_1 = 1'b0;
  logic id_3;
  logic id_4 = id_3;
  type_9(
      1 && id_1, 1'b0
  );
  assign id_4 = 1;
  integer id_5;
  assign id_1 = id_5;
endmodule
