id	area	title	year	x	y	ix
3245555	SE	hardware/software partitioning of software binaries: a case study of h.264 decode	2005	-0.7034531124984165	12.89246426852755	3245582
3247293	EDA	automating resource optimisation in reconfigurable design (abstract only)	2013	-1.1663514511774085	13.073821955210645	3247320
3247437	EDA	memory-optimized software synthesis from dataflow program graphs with large size data samples	2003	-1.3964943890509922	13.079930437898565	3247464
3248525	EDA	dynamosim: a trace-based dynamically compiled instruction set simulator	2004	-0.4768287641813932	12.351150227835626	3248552
3250278	EDA	using high-level synthesis to build memory and datapath optimized dsp accelerators	2014	-1.2430048395439737	12.644062291484484	3250305
3250743	Arch	reciprocal abstraction for computer architecture co-simulation	2015	-0.5703877628485251	13.123206153054333	3250770
3251069	EDA	hybrid simulation for extensible processor cores	2012	-0.9589308572815016	12.71582579066248	3251096
3251857	HPC	a hierarchically-controlled simd machine for 2d dct on fpgas	2005	-1.0693507987870745	12.327868713410265	3251884
3253167	Robotics	a power-aware gals architecture for real-time algorithm-specific tasks	2005	-0.46615452688647596	13.065628442254612	3253194
3253239	EDA	hardware / software virtualization for the reconfigurable multicore platform	2012	-1.1921141336985852	13.141079612619825	3253266
3254227	EDA	mapping of applications to mpsocs	2011	-1.284771526103497	13.039202857865606	3254254
3254650	HPC	streaming data movement for real-time image analysis	2011	-1.1708538993298538	12.837370513627734	3254677
3256356	Arch	auto-si: an adaptive reconfigurable processor with run-time loop detection and acceleration	2017	-1.3220764807263248	12.859531781414134	3256383
3256403	Arch	design and program multi-processor platform for high-performance embedded processing	2009	-0.5010601009533566	12.606004259478604	3256430
3258728	Arch	emeuro: a framework for generating multi-purpose accelerators via deep learning	2015	-0.6088212866240297	12.576218552212904	3258755
3260282	EDA	data reuse buffer synthesis using the polyhedral model	2018	-0.7644362093884979	12.676161709230437	3260309
3262465	HPC	design and implementation of a lossless parallel high-speed data compression system	2004	-1.1221713291985242	13.1287466950441	3262492
3264935	EDA	processor arrays generation for matrix algorithms used in embedded platforms	2013	-1.376213736113244	12.537004001947878	3264962
3265576	Arch	co-synthesis of fpga-based application-specific floating point simd accelerators	2011	-1.3787319149871569	12.761683900998605	3265603
3266677	EDA	embedded tutorial - understanding multicore technologies	2009	-1.2636806468064987	12.275946272719569	3266704
3268996	EDA	automatic generation of custom simd instructions for superword level parallelism	2014	-0.9807743761719728	12.596796687507045	3269023
3270207	Embedded	high-performance hardware accelerators for sorting and managing priorities	2011	-0.5379979245053005	12.408041458657957	3270234
3271743	EDA	adaptive multi-client network-on-chip memory	2011	-1.000751977479318	13.151645286023571	3271770
3272555	Arch	prometheus: coherent exploration of hardware and software optimizations using aspen	2018	-0.7430865789630398	13.07787239032552	3272582
3277331	Arch	a defect-tolerant accelerator for emerging high-performance applications	2012	-1.3689739111377417	13.02673337643813	3277358
3278392	EDA	techniques for increasing effective data bandwidth	2008	-1.3105438418093038	12.729561279345136	3278419
3278551	EDA	rispp: rotating instruction set processing platform	2007	-1.359937093283175	13.167260928073715	3278578
3281029	Arch	hardware mpi-2 functions for multi-processing reconfigurable system on chip	2013	-0.9359489951476174	12.874662384512673	3281056
3283059	EDA	data distillation at the network's edge: exposing programmable logic with inlocus	2018	-0.7675406306047813	12.867795858773501	3283086
3286284	HPC	multi-softcore architecture on fpga	2014	-1.3601985585015175	12.657030417457676	3286311
3286610	Arch	efficient dual-isa support in a retargetable, asynchronous dynamic binary translator	2015	-0.6129492431481973	12.747390807763903	3286637
3288568	Embedded	cross-layer customization platform for low-power and real-time embedded applications	2008	-0.7163608344794202	13.010700641094852	3288595
3289816	HPC	towards symbolic run-time reconfiguration in tightly-coupled processor arrays	2011	-1.3718204797198477	12.891732079539606	3289843
3289879	EDA	optimization techniques for a high level synthesis implementation of the sobel filter	2013	-1.052562672470746	12.264759371502711	3289906
3290048	Arch	accelerating multimedia with enhanced microprocessors	1995	-1.1567004847652678	12.449778533247473	3290075
3294127	OS	reconfigurable hardware operating systems: from design concepts to realizations	2003	-1.1481722706653876	12.614319757929644	3294154
3295938	Arch	an open-source tool flow for the composition of reconfigurable hardware thread pool architectures	2015	-0.5807661442302248	12.386621521475787	3295965
3296185	EDA	cpu-independent assembler in an fpga	2005	-0.536582838040901	12.400275594031315	3296212
3296199	Arch	custom-fit processors: letting applications define architectures	1996	-0.8276154756505225	12.508739653441815	3296226
3297129	HPC	a clustered manycore processor architecture for embedded and accelerated applications	2013	-0.674236365449682	12.993144735260932	3297156
3297775	EDA	power modeling and runtime performance optimization of power limited many-core systems based on a dynamic adaptive approach	2017	-0.9877883911124516	12.513311124906854	3297802
3297780	Arch	portable, flexible, and scalable soft vector processors	2012	-0.9737021201760192	12.482704551823465	3297807
3298003	Arch	evaluating the impact of customized instruction set on coarse grained reconfigurable arrays	2008	-1.202575946234708	13.081622991067091	3298030
3298610	EDA	a comparison of accelerator architectures for radio-astronomical signal-processing algorithms	2016	-1.2489594789652727	12.739333144229786	3298637
3299821	Arch	a run-time adaptive multiprocessor system	2013	-1.0531313639203512	12.970569182361931	3299848
3301491	Metrics	validation of turandot, a fast processor model for microarchitecture exploration	1999	-1.0729252132736342	13.146345427263913	3301518
3301581	PL	the canals language and its compiler	2009	-1.011270208850588	12.403774862483951	3301608
3306993	Arch	memory controller for vector processor	2018	-0.682138569217685	13.066066623616269	3307020
3307433	HPC	a matrix–matrix multiplication methodology for single/multi-core architectures using simd	2014	-0.5116707406393839	12.810392705810454	3307460
3307596	Arch	multicore-based vector coprocessor sharing for performance and energy gains	2013	-0.6662213797636792	13.061682630472456	3307623
3307924	Metrics	the powerpc performance modeling methodology	1994	-0.8908200905909676	12.662046973460125	3307951
3308532	EDA	systemc-link: parallel systemc simulation using time-decoupled segments	2016	-0.8772429345371774	12.807477748824526	3308559
3308812	Arch	multitasking on fpga coprocessors	2000	-0.6275939721193209	13.084297223852749	3308839
3309025	EDA	an optimization method of dma transfer for a general purpose reconfigurable machine	2008	-0.6535861998780758	13.096243482348134	3309052
3309906	Arch	wasmii: an mpld with data-driven control on a virtual hardware	1995	-1.1899069835773937	13.11126257483058	3309933
3310073	HPC	architecture and c++-programming environment of a highly parallel image signal processor	1995	-1.0690546483039731	12.39121887290884	3310100
3310548	EDA	a programmable load/store unit on c-based hardware design for fpga	2007	-1.4267677310057567	13.171255927200425	3310575
3310823	EDA	system-level data-format exploration for dynamically allocated datastructures	2001	-0.5288259727421286	12.9892614811157	3310850
3314269	EDA	dce3 - an universal real-time clustering engine	2012	-1.2477659057564527	12.302206181737638	3314296
3315110	Arch	a type architecture for hybrid micro-parallel computers	2006	-0.7910103729683216	12.411927057563446	3315137
3315994	HPC	software based ultrasound b-mode/beamforming optimization on gpu and its performance prediction	2014	-0.9601351335829786	12.76356456020275	3316021
3319017	EDA	using global code motions to improve the quality of results for high-level synthesis	2004	-1.1520761101346042	12.35001188664829	3319044
3320007	Arch	rapid customization of image processors using halide	2015	-0.6194410064198851	12.562202856098715	3320034
3321694	HPC	design of self-diagnosable multiprocessor systems with concurrent computation and diagnosis	1980	-0.7428468031913538	12.251660227343704	3321721
3322485	HPC	network coding parallelization based on matrix operations for multicore architectures	2015	-0.56206229126289	12.559312170470962	3322512
3322570	EDA	loop transformations to reduce the dynamic fpga recon?guration overhead	2008	-1.2132589098782902	13.041353833777725	3322597
3323127	DB	high throughput, tree automata based xml processing using fpgas	2013	-1.0295221191617332	12.411863722933084	3323154
3324152	Arch	design methods of multithreaded architectures for multicore microcontrollers	2011	-0.6876082089314841	12.858039158692973	3324179
3326612	EDA	ρ-vex: a reconfigurable and extensible softcore vliw processor	2008	-1.2704924460581226	12.891031825713544	3326639
3328663	Embedded	mode-change mechanisms support for hierarchical freertos implementation	2013	-1.0098464980208652	12.891799672826252	3328690
3331799	Arch	evaluation of an fpga-based heterogeneous multicore platform with simd/mimd custom accelerators	2013	-0.6500353727100895	12.805451356282566	3331826
3332875	HPC	configurable workload generators for multicore architectures	2011	-0.6334109224560885	13.052194342591132	3332902
3333457	EDA	task clustering approach to optimize the scheduling on a partially dynamically reconfigurable fpgas for image processing algorithms	2016	-1.266753049760179	13.08915767679775	3333484
3337731	Embedded	buffer merging technique for minimizing memory footprints of synchronous dataflow specifications	2015	-1.2885510950141237	12.58608420434926	3337758
3337982	Embedded	run-time component allocation in cpu-gpu embedded systems	2017	-0.6845629514561099	13.118699187100944	3338009
3339779	Arch	statistical simulation: adding efficiency to the computer designer's toolbox	2003	-1.0351317937351798	13.050746996697349	3339806
3341293	Embedded	repetitive model refactoring strategy for the design space exploration of intensive signal processing applications	2011	-1.0127319365096958	12.439099932840552	3341320
3342984	Arch	scalable ic platform for smart cameras	2005	-1.329735910113707	12.67597219329357	3343011
3343170	PL	transformations for throughput optimization in high-level synthesis (abstract only)	2014	-0.6453306055278807	12.749988885357453	3343197
3343920	EDA	task scheduling in hard real-time embedded systems using hardware co-processors	1994	-1.0010985066187903	12.902452576231813	3343947
3345117	HPC	simple super-matrix processor: implementation and performance evaluation	2015	-0.5873937635380003	12.468488683049467	3345144
3346624	HPC	a constraints programming approach to communication scheduling on sopc architectures	2004	-1.3650171149544632	13.159173984564356	3346651
3349515	Arch	an adaptive hardware machine architecture and compiler for dynamic processor reconfiguration	1991	-1.427428443133268	12.547523473014419	3349542
3351144	Arch	use of simd vector operations to accelerate application code performance on low-powered arm and intel platforms	2013	-0.530997265972287	12.392286250811573	3351171
3351685	EDA	synthesis of multi-level pipelines for programmable logic devices	2010	-1.1915305436585475	12.341972346493854	3351712
3351943	Arch	high-performance programs by source-level merging of rvc-cal dataflow actors	2013	-0.7892530894472586	12.294247286670187	3351970
3352300	HPC	bandwidth reduction through multithreaded compression of seismic images	2011	-0.5521286081854692	12.486788051938124	3352327
3353052	HPC	the transprecision computing paradigm: concept, design, and applications	2018	-0.501299278296659	12.859319622698605	3353079
3353237	Arch	adaptive source-level data assignment to dual memory banks	2012	-0.8979694278001306	12.726474982863586	3353264
3353420	Arch	multimedia extensions for general purpose microprocessors: a survey	2005	-1.124116793509952	12.424725268481685	3353447
3354856	Arch	hardware architecture for java in a hardware/software co-design of the virtual machine	2002	-1.1232465079115237	12.420417265251867	3354883
3355167	Arch	delivering next-generation performance on today's installed computer base	1994	-0.5256159378589754	13.095992404221905	3355194
3356212	Arch	automated custom instruction generation for domain-specific processor acceleration	2005	-1.3632300419932508	12.502668103231333	3356239
3357202	Metrics	a distributed, simultaneously multi-threaded (smt) processor with clustered scheduling windows for scalable dsp performance	2008	-0.7709037453123398	13.177168194089305	3357229
3361374	EDA	scenario-oriented design for single-chip heterogeneous multiprocessors	2006	-0.6940560810305828	12.482986246313677	3361401
3362556	Embedded	a customizable embedded soc platform architecture	2004	-1.3962927533641498	13.131189855847845	3362583
3364451	Arch	improving ilp via fused in-order superscalar and vliw instruction dispatch methods	2019	-0.7475210994548436	12.972940365172342	3364478
3365010	EDA	design space exploration of coarse-grain reconfigurable dsps	2005	-1.353300368700839	12.881560726355994	3365037
3367335	HPC	internal parallelization of data-driven virtual hardware	1999	-0.5731882338302805	13.00173486419569	3367362
3367641	EDA	enabling development of opencl applications on fpga platforms	2013	-0.7552912211345414	12.285403329163964	3367668
3368134	EDA	graph based communication analysis for hardware/software codesign	1999	-1.063122433652306	12.391487533325162	3368161
3368496	EDA	multi-processor soc-based design methodologies using configurable and extensible processors	2008	-0.7082880947768455	12.577392928345013	3368523
3369043	Arch	compiler supports for vliw dsp processors with simd intrinsics	2012	-0.5465957300068978	13.00573390774149	3369070
3369680	EDA	gpu accelerated vlsi design verification	2010	-1.053027344434722	12.254322925702189	3369707
3369792	Arch	a bandwidth-efficient architecture for media processing	1998	-0.7430328255910049	12.915838360641017	3369819
3374424	EDA	using a csp based programming model for reconfigurable processor arrays	2008	-1.1817425384720144	12.329231598663595	3374451
3375040	EDA	emulation of systemc applications for portable fpga binaries	2010	-0.6985215457503983	12.7482738314905	3375067
3375362	HPC	a register file and scheduling model for application specific processor synthesis	1996	-0.4674773055820014	12.584443017151383	3375389
3376049	EDA	a compilation flow for parametric dataflow: programming model, scheduling, and application to heterogeneous mpsoc	2014	-1.3755889007327122	13.135268643874175	3376076
3376356	EDA	full system simulation and verification framework	2009	-1.1956176735431303	12.88717112415733	3376383
3379794	EDA	loop unrolling and shifting for reconfigurable architectures	2008	-1.22040412953217	12.88433187022251	3379821
3382386	Arch	unimodular loop transformations with source-to-source translation for gpus	2013	-1.035006400356476	12.474839219615278	3382413
3385815	Arch	reducing the performance gap between soft scalar cpus and custom hardware with tilt	2017	-0.6901354242391148	12.886683089877039	3385842
3388053	EDA	high-performance, energy-efficient platforms using in-socket fpga accelerators	2009	-0.6863534604843994	12.966982741522932	3388080
3388165	HPC	a novel method for enabling fpga context-switch (abstract only)	2015	-0.7691351470147956	12.76238290160597	3388192
3393424	Arch	reconfigurable optical interconnection system supporting concurrent application-specific parallel computing	2005	-0.8574770472252489	13.034886625047465	3393451
3394987	OS	p4fpga: a rapid prototyping framework for p4	2017	-0.8160813072899913	12.755899620588545	3395014
3397274	Arch	dataflow to hardware synthesis framework on fpgas	2016	-1.4074072380265887	12.783096603675348	3397301
3398729	Arch	an fpga-based vliw processor with custom hardware execution	2005	-1.4270211214617126	12.833281132504807	3398756
3399589	EDA	data structure exploration of dynamic applications	2007	-1.110848067220961	13.109810309980734	3399616
3399888	HPC	bandwidth compression of multiple numerical data streams for high performance custom computing	2014	-1.4277044866247743	12.734896248852555	3399915
3400525	Arch	gzip on a chip: high performance lossless data compression on fpgas using opencl	2014	-1.0716234015290789	12.761255278971626	3400552
3400660	PL	tcgen 2.0: a tool to automatically generate lossless trace compressors	2006	-0.919089180081226	12.680257026607965	3400687
3403231	EDA	compiled code compression for embedded systems using evolutionary computing	2008	-1.2658490415884591	13.031482199148352	3403258
3403725	EDA	hmc-sim: a simulation framework for hybrid memory cube devices	2014	-0.5776145735546258	12.712049916302476	3403752
3404817	EDA	a new approach to automatic memory banking using trace-based address mining	2017	-0.6085993557638594	13.00329355087054	3404844
3408006	HPC	a multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation	2006	-1.1255480673099856	12.444473154943	3408033
3408358	Arch	performance evaluation of concurrently executing parallel applications on multi-processor systems	2009	-0.9538923905891294	12.943180566930062	3408385
3409083	Arch	jubitool: unified design flow for the perplexus simd hardware accelerator	2009	-0.8662047714882686	12.276043414520204	3409110
3409442	Arch	impact on performance of fused multiply-add units in aggressive vliw architectures	1999	-1.3879195012795709	12.335434129899369	3409469
3410078	EDA	decision tree generation for decoding irregular instructions	2016	-0.7653773593644904	12.607375374564864	3410105
3410252	EDA	a flexible approach for compiling scilab to reconfigurable multi-core embedded systems	2012	-1.2772224184274472	12.4502490460946	3410279
3411078	Arch	hasim: fpga-based high-detail multicore simulation using time-division multiplexing	2011	-1.0128321506145692	13.025942495927449	3411105
3411788	Arch	stream drive: a dynamic dataflow framework for clustered embedded architectures	2017	-0.9959221105092873	12.827628585524561	3411815
3420370	HPC	a mapping method for application customized reconfigurable pipeline	2014	-0.7902676325246041	13.064687228722226	3420397
3421388	EDA	a dynamically reconfigurable platform for high-performance and low-power on-board processing	2018	-0.8032565386644814	12.632885665824196	3421415
3421764	Embedded	the great beyond: higher productivity, parallel processors and the extraordinary search for a theory of expression	2015	-0.5306956877980069	12.450622590023439	3421791
3425872	EDA	automatic transfer from c to flowgraph for multiprocessor dsp implementation	1993	-0.8900163171370336	12.25523973627869	3425899
3426333	Arch	scenario-oriented design for single chip heterogeneous multiprocessors	2005	-1.1224513553261533	13.05849193576364	3426360
3431123	Arch	decoupling integer execution in superscalar processors	1995	-0.5728814123115684	12.485277705477655	3431150
3431270	EDA	retargetable code optimization for predicated execution	2008	-0.8841155402066797	12.699282378323163	3431297
3432617	Embedded	model-based dynamic scheduling for multicore implementation of image processing systems	2017	-1.0541341089653855	12.292187515842366	3432644
3433167	Arch	mapping of micro data flow computations onto parallel microarchitectures	1988	-1.0218637292496748	12.633882612698514	3433194
3433509	Arch	using foray models to enable mpsoc memory optimizations	2007	-1.1726369682118718	12.45541810878029	3433536
3434010	Embedded	development of general-purpose processing element and network-based dataflow processing system: part one	2009	-0.5063734694881706	12.28004185498725	3434037
3435533	Arch	customized core layout: a case study on dual-core dynamic binary translation system	2014	-0.759727748709918	12.813438760689184	3435560
3438039	EDA	storage optimization through code size reduction for digital signal processors	2008	-1.1432958611583248	13.047953389282064	3438066
3440365	EDA	towards domain-specific instruction-set generation	2014	-1.3424780193526065	12.80428741038315	3440392
3443720	HPC	efficient application mapping in resource limited homogeneous noc-based manycore systems	2013	-1.013791071602964	13.064274450762769	3443747
3444378	EDA	hlspredict: cross platform performance prediction for fpga high-level synthesis	2018	-0.5940576419110709	13.031208867346235	3444405
3445460	Metrics	statistical performance analysis and estimation for parallel multimedia processing	2010	-0.9547761931882404	13.082677181328226	3445487
3445492	HPC	a lost cycles analysis for performance prediction using high-level synthesis	2016	-1.1036363327696108	12.971992586773126	3445519
3445671	Embedded	on memory reuse between inputs and outputs of dataflow actors	2016	-1.3217629519896166	12.502357057900234	3445698
3445779	Arch	design of a cache hierarchy for logn and logn+1 model for multi-level cache system for multi-core processors	2009	-1.001994681582979	12.598113389021425	3445806
3446219	EDA	fast, flexible high-level synthesis from opencl using reconfiguration contexts	2014	-0.5243171423456489	12.759594116938116	3446246
3447198	EDA	pipeline-based partition exploration for heterogeneous multiprocessor synthesis	2009	-0.6844127632190062	12.345087599226758	3447225
3448181	PL	exploiting function similarity for code size reduction	2014	-0.7954265884954359	12.806425426629353	3448208
3449986	Robotics	scalable software architecture for on-line multi-camera video processing	2011	-1.4157896417933526	12.657832163936506	3450013
3450761	HPC	fpga acceleration of communication-bound streaming applications: architecture modeling and a 3d image compositing case study	2011	-1.0703209574324035	12.65632971138693	3450788
3451352	EDA	from opencl to high-performance hardware on fpgas	2012	-0.9926755923772916	12.666291329024038	3451379
3453675	Arch	optimisation of ppmc model for hardware implementation	2001	-1.2041301877748014	12.929765644997197	3453702
3453797	Arch	concurrency-enhancing transformations for asynchronous behavioral specifications: a data-driven approach	2008	-1.0072898159951884	12.31708828646379	3453824
3454808	Arch	nonlinear predictive control on a heterogeneous computing platform	2017	-0.9158687776009832	12.349850303465654	3454835
3454843	EDA	high throughput neural network based embedded streaming multicore processors	2016	-1.0802970139266672	13.002454971610847	3454870
3455297	EDA	cross-architectural design space exploration tool for reconfigurable processors	2009	-1.237401998771053	12.852127617327778	3455324
3457893	EDA	a new generic hls approach for heterogeneous computing: on the feasibility of high-level synthesis in hsa-compatible systems	2018	-0.666796895650133	12.283844835788784	3457920
3458228	EDA	facilitating component reusability in embedded systems with gpus	2018	-0.5645078175356704	12.391778130219546	3458255
3458344	Embedded	dataflow formalisation of real-time streaming applications on a composable and predictable multi-processor soc	2015	-0.7061118481749219	13.082064794904245	3458371
3458654	Arch	dataflow-based reconfigurable architecture for streaming applications	2012	-1.0190350582164849	12.491613578057148	3458681
3459321	EDA	compilation and architecture support for customized vector instruction extension	2012	-1.1640750038986944	12.829190055555484	3459348
3464111	Arch	exploiting system-level parallelism in the application development on a reconfigurable computer	2003	-0.948814890620327	12.721711761977382	3464138
3464685	OS	an operating system guided fine-grained power gating control based on runtime characteristics of applications	2016	-0.7996258454935611	12.696972441484847	3464712
3466013	Arch	fpga based custom computing machines for irregular problems	1998	-0.8114675484728463	12.5987093653168	3466040
3469758	EDA	parallel fpga routing: survey and challenges	2017	-0.8529689253096759	12.717072769770455	3469785
3470093	Embedded	microkernel dedicated for dynamic partial reconfiguration on arm-fpga platform	2014	-1.3324134622640509	12.868160195805643	3470120
3471018	Theory	a vlsi algorithm for sorting variable-length character strings	1985	-1.2357401936646228	12.259579466377692	3471045
3471452	EDA	memory partitioning for multidimensional arrays in high-level synthesis	2013	-0.947582592051718	12.836694677895801	3471479
3474646	Arch	in-system fpga prototyping of an itanium microarchitecture	2004	-1.2849106883968613	12.778918396138337	3474673
3480306	Arch	a prototyping platform for virtual reconfigurable units	2014	-1.3049922781402596	12.997152004373154	3480333
3480465	Embedded	harts: a distributed real-time architecture	1991	-0.5074882797154832	12.971169322541703	3480492
3482052	Arch	automatic formal verification for scheduled vliw code	2002	-1.215412412975646	12.415568626445074	3482079
3483902	HPC	exploring microcontrollers in gpus	2013	-0.544211534436764	12.864013176709705	3483929
3484477	Arch	dynamic configuration of application-specific implicit instructions for embedded pipelined processors	2008	-1.1423243626612658	13.139887690598705	3484504
3484618	EDA	application specific datapath extension with distributed i/o functional units	2007	-1.1347396308218871	13.11265626940773	3484645
3484891	EDA	mrp: mix real cores and pseudo cores for fpga-based chip-multiprocessor simulation	2015	-0.5866107095378251	12.794669360744786	3484918
3485087	Robotics	real-time parameter control in space vehicles: a parallel architecture and the protocols	1989	-0.4730679505480785	12.328071909456554	3485114
3485208	Embedded	binary compatibility for embedded systems using greedy subgraph mapping	2014	-0.6224838923102448	13.144666426258054	3485235
3485387	Arch	brainiac: bringing reliable accuracy into neurally-implemented approximate computing	2015	-0.468017489567861	12.908222816789847	3485414
3485592	Arch	floating-point arithmetic using gpgpu on fpgas	2017	-0.8674897702667616	12.63586634764395	3485619
3486480	Embedded	smarts: a tool to simulate and analyze the performance of real-time multi-core systems	2014	-1.3412543724703676	12.38756279199943	3486507
3486954	Arch	a structural object programming model, architecture, chip and tools for reconfigurable computing	2007	-1.148077263394566	12.673055932819207	3486981
3491242	Arch	a scalable, clustered smt processor for digital signal processing	2004	-0.6513534817554106	12.959067638016426	3491269
3491865	EDA	spine: from c loop-nests to highly efficient accelerators using algorithmic species	2015	-1.277453033511616	12.2458688353286	3491892
3493219	HPC	pack instruction generation for media pusing multi-valued decision diagram	2006	-1.149435355408731	12.439403122198806	3493246
3493675	EDA	automatic multi-objective optimization of parameters for hardware and code optimizations	2011	-1.1855719950356332	13.08192353160773	3493702
3494017	HPC	program scheduling in look-ahead reconfigurable parallel systems with multiple communication resources	2004	-0.6413154735889742	12.966249845387036	3494044
3495974	Embedded	a hardware-software co-design experiments platform for nand flash based on zynq	2014	-0.9344207660877836	12.280378259147188	3496001
3497147	EDA	a retargetable register allocation framework for embedded processors	2004	-1.2405064210135843	12.506274756466867	3497174
3498482	EDA	efficient parallel transaction level simulation by exploiting temporal decoupling	2009	-1.0837019206734608	12.636477771524069	3498509
3500564	Arch	speeding up program execution using reconfigurable hardware and a hardware function library	1998	-1.2104212223341475	12.704277343531606	3500591
3503704	SE	from c programs to the configure-execute model	2003	-1.112890905540872	12.96204714146502	3503731
3505474	EDA	a flexible compute and memory infrastructure for high-level language to hardware compilation	2010	-0.5443165413113993	12.747567189676614	3505501
3505501	EDA	architectural exploration for datapaths with memory hierarchy	1995	-0.8643446503202881	12.935614955709644	3505528
3505790	OS	ia-32 execution layer: a two-phase dynamic translator designed to support ia-32 applications on itanium-based systems	2003	-0.6304542561231894	12.743071397335315	3505817
3507067	EDA	architecture-dependent loop scheduling via communication-sensitive remapping	1995	-1.129061405028901	13.098728203693607	3507094
3508116	HPC	code transformations for data transfer and storage exploration preprocessing in multimedia processors	2001	-1.1535292331814089	12.881673661900846	3508143
3508389	Arch	iato: a flexible epic simulation environment	2004	-0.7234633391785507	12.639205830995195	3508416
3509983	EDA	superblock scheduling using genetic programming for embedded systems	2008	-1.0373316885219426	12.473558999049208	3510010
3511275	Arch	bioinformatics on embedded systems: a case study of computational biology applications on vliw architecture	2005	-0.7078528935826686	12.549732977457113	3511302
3512631	EDA	energy benefits of a configurable line size cache for embedded systems	2003	-1.2065148276132576	12.904879129236727	3512658
3512957	Arch	c-slow technique vs multiprocessor in designing low area customized instruction set processor for embedded applications	2011	-0.7912106161762401	12.794351130239267	3512984
3513580	Arch	a high-throughput architecture for lossless decompression on fpga designed using hls (abstract only)	2016	-0.8549565649354638	12.632676228958864	3513607
3514107	EDA	the hardware thread interface design and adaptation on dynamically reconfigurable soc	2009	-1.0311469430797329	12.90305644558482	3514134
3514654	Metrics	a workload extraction framework for software performance model generation	2015	-0.8809119130027915	12.704834478840908	3514681
3515588	Arch	an insight into pdp-11 emulation	1976	-0.4678902924162216	12.247132477722174	3515615
3517671	EDA	accelerating 2d fft with non-power-of-two problem size on fpga	2010	-1.3441041998096896	12.779575360990322	3517698
3518030	Arch	venice: a compact vector processor for fpga applications	2011	-0.6141860222987345	12.531608099026206	3518057
3518524	HCI	power-performance simulation: design and validation strategies	2004	-0.8954555270374324	12.773434520426262	3518551
3518670	Theory	green computing algorithmics	2011	-0.6714565072477678	12.387942030559357	3518697
3519670	EDA	resolving loop pipelining issues in the ccc high-level synthesis e-cad framework	2018	-1.3945390907463	12.69712191699665	3519697
3521904	Arch	dynamic vectorization in the e2 dynamic multicore architecture	2010	-0.46680414183939295	12.69248392480926	3521931
3525060	Embedded	fasthard - a fast time deterministic hardware based real-time kernel	1992	-0.7696319363614507	12.828257552343175	3525087
3526117	Arch	fpga-based prototype of a pram-on-chip processor	2008	-0.9567021453493684	12.644353005710895	3526144
3526439	Arch	a unified modulo scheduling and register allocation technique for clustered processors	2001	-0.9911047475130268	13.01375866401622	3526466
3527447	EDA	link-time compaction and optimization of arm executables	2007	-0.543809455533747	13.115368352697166	3527474
3528609	EDA	chimps: a c-level compilation flow for hybrid cpu-fpga architectures	2008	-0.4991301004905208	12.488264079500507	3528636
3532665	OS	simnp: a flexible platform for the simulation of network processing systems	2010	-0.6233981027412049	12.60798717014338	3532692
3535853	HPC	dynacore &#8212; a dynamically reconfigurable coprocessor architecture for network processors	2006	-1.3665093321855275	13.01351449781054	3535880
3537042	EDA	a highly efficient full-system virtual prototype based on virtualization-assisted approach	2018	-0.582585118315088	13.074500864206932	3537069
3538685	Arch	architectural support for the efficient generation of code for horizontal architectures	1982	-0.7716154380166355	12.763940938485696	3538712
3538695	EDA	hw/sw methodologies for synchronization in fpga multiprocessors	2009	-0.6536326696591228	12.95568139171317	3538722
3541541	Arch	control techniques for coupling a coarse-grain reconfigurable array with a generic risc core	2010	-0.9178745493554864	12.301927825779671	3541568
3542762	Visualization	exploring partitions based on search space smoothing for heterogeneous multiprocessor system	2008	-0.7399947231440991	12.682331713528438	3542789
3544626	Arch	scratch: an end-to-end application-aware soft-gpgpu architecture and trimming tool	2017	-0.9239438634261009	12.916367299426788	3544653
3545907	EDA	reconfigurable android with an fpga accelerator for the future embedded devices	2011	-0.9434748125459964	12.787967406311331	3545934
3547582	EDA	cache optimization for embedded processor cores: an analytical approach	2003	-1.3078043599160136	12.940141539673615	3547609
3550075	HPC	faster fast: multicore acceleration of streaming financial data	2009	-1.1045372960021396	12.96798119046133	3550102
3552841	Logic	an architecture-agnostic integer linear programming approach to cgra mapping	2018	-1.2048189801609877	13.038039522923972	3552868
3554165	EDA	saga: systemc acceleration on gpu architectures	2012	-0.8329944249899421	12.692700470814776	3554192
3554852	EDA	mapping applications to a coarse-grained reconfigurable architecture	2006	-1.2737074104482022	13.179085305942085	3554879
3554865	Embedded	a vliw architecure for a trace scheduling compiler	1988	-0.4946393477083871	12.523660195462725	3554892
3557072	Arch	the microarchitecture of the ibm eserver z900 processor	2002	-0.7886268584830284	12.997969074307127	3557099
3557109	EDA	source level performance simulation of gpu cores	2015	-0.6672930951170801	12.678903899407391	3557136
3557674	Arch	galapagos: a full stack approach to fpga integration in the cloud	2018	-0.4927405824421847	13.008089633490266	3557701
3558349	EDA	optimizing address assignment and scheduling for dsps with multiple functional units	2006	-0.9367205288673414	12.972947200805173	3558376
3560174	Arch	fpga implementation of non-uniform dft for accelerating wireless channel simulations (abstract only)	2017	-0.6965094148443584	12.32036912690334	3560201
3560278	Arch	exploiting parallelism in media processing using vliw processor	2003	-0.6748632392739904	13.170762906270385	3560305
3561880	Embedded	compiler-directed scratchpad memory management	2005	-0.8303501386837466	13.001118941527753	3561907
3563803	EDA	performance and area modeling of complete fpga designs in the presence of loop transformations	2004	-1.3419969105314389	12.579860581668374	3563830
3569785	Arch	performance characteristics of maui: an intelligent memory system architecture	2005	-1.2931301747860289	12.984564289982991	3569812
3573086	EDA	a hybrid simulation approach for fast and accurate timing analysis of multi-processor platforms considering communication resources conflicts	2018	-1.1694002484638872	13.200288300143704	3573113
3573430	Arch	analysis of bernstein's factorization circuit	2002	-0.5702627430876407	12.528701525445692	3573457
3573457	EDA	reconfigurable fast memory management system design for application specific processors	2003	-0.7255357266242335	12.786199264827314	3573484
3573726	Arch	abstraction and microarchitecture scaling in early-stage power modeling	2011	-0.9227114517558545	12.672370281402856	3573753
3575989	NLP	case studies on automatic extraction of target-specific architectural parameters in complex code generation	2003	-0.8789390968564791	12.280895126431165	3576016
3576705	Arch	system-level prototyping framework for heterogeneous multi-core architecture applied to biological sequence analysis	2012	-0.952944066866903	12.765778232903385	3576732
3580302	Arch	exploiting program branch probabilities in hardware compilation	2004	-0.6243282782050434	13.074612528232482	3580329
3583925	EDA	telecommunication application modelling with multi writer multi reader channels: a case s	2008	-0.6485395280035324	13.0732631094631	3583952
3584703	HPC	building a multi-kernel embedded system with high performance ipc mechanism	2011	-0.4924284763129214	12.520107886303144	3584730
3591472	HPC	accelerator-in-switch: a framework for tightly coupled switching hub and an accelerator with fpga	2017	-1.2708588613955318	13.108770799112214	3591499
3592484	Arch	a scalable high-performance computing solution for networks on chips	2002	-0.8413859267120125	12.915961048156133	3592511
3593273	HPC	on efficient embeddings of grids into grids in parix	1995	-1.3942499441786858	13.002309246937301	3593300
3595923	Arch	adres: an architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix	2003	-0.7186953137050808	13.016764573669727	3595950
3596486	ML	a modular software framework for compression of structured climate data	2018	-0.7788150994876831	12.428075507560136	3596513
3596526	HPC	amc: advanced multi-accelerator controller	2015	-0.7272537412137393	13.168453555852409	3596553
3596847	PL	co-managing software and hardware modules through the juggle middleware	2011	-0.8613066154998881	12.767721638810642	3596874
3596903	EDA	layered, multi-threaded, high-level performance design	2003	-0.8869604269819541	13.012416721244168	3596930
3597449	PL	placement-and-routing-based register allocation for coarse-grained reconfigurable arrays	2008	-1.3830780544977987	13.19890132683373	3597476
3598191	EDA	zippy - a coarse-grained reconfigurable array with support for hardware virtualization	2005	-1.2142996040576193	12.979007481855614	3598218
3599055	DB	scheduling under data and control dependencies for heterogeneous architectures	1998	-1.0094059630423766	12.441617703666886	3599082
3599863	EDA	an energy efficient opencl implementation of a fingerprint verification system on heterogeneous mobile device	2014	-0.6646568442862857	12.347267986583526	3599890
3601303	EDA	a many-core implementation based on the reconfigurable mesh model	2007	-1.1320116258965205	12.382707902240307	3601330
3602563	Arch	realizing the v80 and its system support functions	1990	-1.1482355518803262	12.513935235483071	3602590
3603913	Arch	efficient architectural design of high performance microprocessors	2004	-0.6614825985807828	12.934474114716116	3603940
3605424	Arch	automatic partitioning of signal processing programs for symmetric multiprocessors	1996	-0.8022307217544962	12.314458259893279	3605451
3605503	EDA	fast cycle-approximate mpsoc simulation based on synchronization time-point prediction	2007	-1.1909985594532984	12.98294318805262	3605530
3606822	Arch	massively parallel dynamically reconfigurable multi-fpga computing system	2015	-1.0162774854766985	13.106477813996527	3606849
3608095	Arch	pipelining in dynamic programming architectures	1991	-1.0639472745397611	12.991523989781744	3608122
3608741	EDA	cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems	2010	-0.8213141339488634	13.142691769464607	3608768
3611700	EDA	optimal design-space exploration of streaming applications	2011	-1.3768734126040756	12.652569210310904	3611727
3615653	Arch	a pipelined interface for high floating-point performance with precise exceptions	1988	-0.8354637821107023	12.569516441067181	3615680
3616653	EDA	ramp blue: a message-passing manycore system in fpgas	2007	-1.0893190093811809	13.144659126459295	3616680
3618747	HPC	exploiting memory customization in fpga for 3d stencil computations	2009	-0.4650583886277078	12.413833999392185	3618774
3619205	HPC	combining produce and consume operations in a pipelined shared memory multiprocessor	1989	-0.9203864543284987	12.567155210245044	3619232
3619330	SE	optimal software pipelining through enumeration of schedules	1996	-0.6315675776723354	13.026797428224311	3619357
3622426	Arch	scalability and parallel execution of warp processing: dynamic hardware/software partitioning	2008	-0.9529155047176708	12.945214109006743	3622453
3626553	EDA	efficient register and memory assignment for non-orthogonal architectures via graph coloring and mst algorithms	2002	-1.2173485385151372	12.53964553997926	3626580
3631117	EDA	a low-power scalable stream compute accelerator for general matrix multiply (gemm)	2014	-1.2958412026213508	12.490042689785984	3631144
3637725	EDA	parameterized mapping of algorithms onto processor arrays with sub-word parallelism	2006	-1.2083167669223027	12.674155007333294	3637752
3637856	EDA	interface based memory synthesis of image processing applications in fpga	2015	-1.2216027393336462	13.129030935919294	3637883
3638430	EDA	explorer: a retargetable and visualization-based trace-driven simulator for superscalar processors	1993	-0.5686669319749341	12.261439814228073	3638457
3639352	Embedded	architecture design space exploration for streaming applications through timing analysis	2005	-1.119880145121857	12.584283962739327	3639379
3640505	Embedded	hardware-in-the-loop simulation of android gpgpu applications	2014	-0.5847396905357066	12.808298458178065	3640532
3640848	EDA	an instruction set extension for java bytecodes translation acceleration	2008	-0.6586720976428954	12.328941561836992	3640875
3642411	DB	a design of a 8-thread graphics processor unit with variable-length instructions	2008	-0.9957882747904864	13.125730838068582	3642438
3645035	Arch	circa-gpus: increasing instruction reuse through inexact computing in gp-gpus	2016	-0.8895524214263862	12.498003094772676	3645062
3649115	Arch	an event-assisted sequencer to accelerate matrix algorithms	2010	-1.4271289987752536	12.47464657552031	3649142
3649727	PL	ctl: a platform-independent crypto tools library based on dataflow programming paradigm	2011	-1.2461011505568125	12.361636074368427	3649754
3653383	EDA	design and architectural exploration of expression-grained reconfigurable arrays	2008	-1.4189780505383458	13.141152867260196	3653410
3653795	EDA	hybrid evolutionary algorithm based solution for register allocation for embedded systems	2008	-0.9549643834141972	12.732901799978738	3653822
3654032	HPC	a retargetable compilation framework for heterogeneous reconfigurable computing	2016	-0.7183377516334133	12.506670586710714	3654059
3657766	Embedded	host-compiled multicore system simulation for early real-time performance evaluation	2014	-1.294376252449818	13.00668337380511	3657793
3658234	EDA	eureca compilation: automatic optimisation of cycle-reconfigurable circuits	2016	-1.0845748922776148	13.192068075702743	3658261
3658549	EDA	power/performance optimization of many-core processor socs	2012	-0.5266617063683823	12.79429713239491	3658576
3659136	EDA	a novel way to efficiently simulate complex full systems incorporating hardware accelerators	2017	-1.2439459885992887	12.804378161082267	3659163
3659200	Vision	design of a cycle-accurate user-retargetable instruction-set simulator using process-based scheduling scheme	2004	-1.4245269266419711	12.442047721466244	3659227
3659470	EDA	throughput modeling to evaluate process merging transformations in polyhedral process networks	2010	-1.0613662290511765	13.00452898785042	3659497
3662350	Arch	a data flow technique for the efficient design of a class of parallel non-data flow signal processors	1990	-1.2469042941031527	12.636976126606195	3662377
3663475	EDA	fpga implementation of a statically reconfigurable java environment for embedded systems	2007	-0.6563134258942713	12.712139342495949	3663502
3663532	Mobile	an approach to domain generic ic with acceleration of multi-island ga	2018	-1.1168613268863947	12.829691141790825	3663559
3663849	Arch	exploring many-core design templates for fpgas and asics	2012	-0.5382313108859584	12.55587753810472	3663876
3665091	EDA	improving accuracy of source level timing simulation for gpus using a probabilistic resource model	2015	-0.695730080167577	12.733971982664585	3665118
3667733	Visualization	virtual java/fpga interface for networked reconfiguration	2001	-1.079317595278984	12.664197791838706	3667760
3669466	EDA	object-oriented reconfiguration	2007	-0.805101821416803	12.777179636445364	3669493
3670200	Arch	algorithm/architecture codesign of low power and high performance linear algebra compute fabrics	2013	-0.5456027901973449	12.280315405841568	3670227
3672184	Embedded	the performance and energy consumption of three embedded real-time operating systems	2001	-1.1758757317622004	12.508826954980199	3672211
3676451	EDA	the software and hardware integration linker for reconfigurable embedded system	2009	-0.9475184673071082	12.355387387059213	3676478
3677233	Arch	parallelization approaches for hardware accelerators - loop unrolling versus loop partitioning	2009	-0.5558692098456048	12.244440123778446	3677260
3678236	Arch	evaluation of run-time reconfiguration for general-purpose computing	2004	-0.764521332071183	13.099859518766939	3678263
3679093	EDA	parallel fpga technology mapping using multi-core architectures	2011	-0.8190941374621935	12.623923454546835	3679120
3679332	Arch	measuring the performance of multimedia instruction sets	2002	-0.8505010953445425	12.307107501560314	3679359
3679609	Arch	dynamic instruction merging and a reconfigurable array: dataflow execution with software compatibility	2006	-0.8193877603736801	13.030265670825994	3679636
3680161	Arch	profiling large-vocabulary continuous speech recognition on embedded devices: a hardware resource sensitivity analysis.	2009	-0.5951692953603801	12.262827184078116	3680188
3682328	EDA	communication control for multi-core processors	2012	-1.3497783483639605	12.933012535930748	3682355
3683939	EDA	two-level partitioning of image processing algorithms for the parallel map-oriented machine	1996	-1.321022881942643	12.74964010229788	3683966
3684238	EDA	using estimates from behavioral synthesis tools in compiler-directed design space exploration	2003	-1.2974448092707649	13.048109516097432	3684265
3684587	EDA	invited: the case for embedded scalable platforms	2016	-1.3656401046022548	12.504235899927574	3684614
3685662	HPC	atomic computing - a different perspective on massively parallel problems	2013	-0.5747191964586852	12.985443923244533	3685689
3686292	HPC	mora: a new coarse-grain reconfigurable array for high throughput multimedia processing	2007	-1.2901521917073178	12.69628531746076	3686319
3690977	EDA	a novel event based simulation algorithm for sequential digital circuit simulation	2001	-1.158310589291588	12.4085860428213	3691004
3692825	EDA	fpga-based hardware acceleration: a cpu/accelerator interface exploration	2011	-1.1775249373876358	13.131500620424793	3692852
3693890	EDA	programming reconfigurable decoupled application control accelerator for mobile systems	2008	-0.8990641371531702	12.999807869208176	3693917
3694979	EDA	techniques for dynamically mapping computations to coprocessors	2011	-1.2798703033972352	12.821563122011224	3695006
3694995	Embedded	high-level design space exploration for adaptive applications on multiprocessor systems-on-chip	2015	-1.2243303448661382	13.103032397736492	3695022
3698616	Embedded	hs-scale: a hardware-software scalable mp-soc architecture for embedded systems	2007	-1.1733426123558937	12.942667301738195	3698643
3703522	EDA	improved high-level synthesis for complex cellml models	2018	-0.8840789161039485	12.337194404745796	3703549
3703902	EDA	a framework to improve ip portability on reconfigurable computers	2008	-0.7081671265960775	12.325360512100199	3703929
3705476	EDA	optimizing spatial mapping of nested loop for coarse-grained reconfigurable architectures	2015	-0.7398644190156599	13.092964861354885	3705503
3705920	EDA	a feedback-based design space exploration subsystem for the automation of architectures synthesis on proprietary fpga toolchains	2017	-0.8706888591266334	12.393416465177028	3705947
3708736	HPC	a fast network-on-chip simulator with qemu and systemc	2012	-0.8832222740641575	13.011270074278318	3708763
3708804	EDA	loop distribution for k-loops on reconfigurable architectures	2011	-0.7299207050602494	12.572891251754415	3708831
3708912	EDA	imap: integrated memory array processor	1992	-1.3542083195305217	12.42446931775097	3708939
3710590	Networks	refine: the reconfigurable packet filtering on network processor	2008	-1.3891429076550543	12.770411171985232	3710617
3710625	Arch	leap: latency- energy- and area-optimized lookup pipeline	2012	-1.1631355220809236	13.02280864875746	3710652
3710727	EDA	hardware/software process migration and rtl simulation	2007	-1.1453316024451157	13.018084634015615	3710754
3710753	Arch	spinach: a liberty-based simulator for programmable network interface architectures	2004	-0.909050048781254	12.954377064669414	3710780
3711496	EDA	elasticflow: a complexity-effective approach for pipelining irregular loop nests	2015	-0.7391159656144002	12.601150387139064	3711523
3711522	EDA	tilt: a multithreaded vliw soft processor family	2013	-0.8822556047010035	13.171447136163895	3711549
3711845	Arch	oscar compiler controlled multicore power reduction on android platform	2013	-1.0306791413229788	12.896822557853046	3711872
3712337	EDA	a unified software approach to specify pipeline and spatial parallelism in fpga hardware	2016	-1.0908466708194693	12.53027900899063	3712364
3714203	HPC	a fast mpi-based parallel framework for cycle-accurate hdl multi-parametric simulations	2010	-1.2757026742914774	12.498393637024574	3714230
3714427	HPC	hands-on tutorial: coarse-grained reconfigurable architectures - compilation and exploration	2012	-0.6509155230226331	12.507259158302562	3714454
3714501	EDA	pipeline synthesis and optimization of fpga-based video processing applications with cal	2011	-0.9573011602085004	12.264478015909967	3714528
3714824	EDA	one size does not fit all: implementation trade-offs for iterative stencil computations on fpgas	2017	-0.899781152407925	12.661077260208616	3714851
3716878	HPC	the p4 parallel programming system, the linda environment, and some experiences with parallel computation	1993	-0.8156870395205278	12.641893305889768	3716905
3717763	EDA	dynamic memory model based framework for optimization of ip address lookup algorithms	1999	-1.352435538482224	13.104870430207178	3717790
3719784	EDA	enabling unrestricted automated synthesis of portable hardware accelerators for virtual machines	2005	-0.4634997605350749	12.55678150989887	3719811
3722733	EDA	memory synthesis for fpga-based reconfigurable computers	2001	-1.15865918226278	12.714851194593908	3722760
3724396	EDA	architectural design and analysis toolbox to implement shortest path algorithms in hardware	2003	-1.3070279824628876	12.52917460221104	3724423
3727552	EDA	integer programming for partitioning in software oriented codesign	1995	-1.0439888881949921	12.264616068535485	3727579
3728387	EDA	configuring area and performance: empirical evaluation on an fpga-based biochemical simulator	2009	-1.1164514312627023	12.694318112978198	3728414
3729427	Arch	software programmable data allocation in multi-bank memory of simd processors	2010	-0.8532474841869272	12.73190339020813	3729454
3731878	EDA	software pipelining for coarse-grained reconfigurable instruction set processors	2002	-1.28546843652397	13.025678636337485	3731905
3736850	EDA	hardware and software synthesis of heterogeneous systems from dataflow programs	2012	-1.0983599540104407	12.505783698696522	3736877
3739881	Visualization	significance-driven adaptive approximate computing for energy-efficient image processing applications: special session paper	2017	-0.6573877071283739	13.093252789215287	3739908
3742420	Visualization	wireless network modeling and simulation tools for designers and developers	2009	-0.5530886597867692	12.350566430487447	3742447
3742781	EDA	communication bottleneck in hardware-software partitioning	2008	-1.3040473638336665	13.144221479858173	3742808
3743950	EDA	a configurable logic architecture for dynamic hardware/software partitioning	2004	-1.1962330311261626	12.644640514308	3743977
3749387	Logic	cost effective implementation of flux limiter functions using partial reconfiguration	2012	-1.3675891140371277	12.487322942545266	3749414
3750704	EDA	ttl hardware interface: a high-level interface for streaming multiprocessor architectures	2006	-1.338924315262253	13.150848331577931	3750731
3752236	EDA	mapping and scheduling for heterogeneous architectures	1999	-0.9446607282883912	12.962426242973109	3752263
3753210	Arch	scalable vector processors for embedded systems	2003	-1.0990302057940722	13.100170915944087	3753237
3753699	EDA	tera: a fpga-based trace-driven emulation framework for designing on-chip communication architectures	2010	-0.6193407504631064	13.193829514002273	3753726
3753701	EDA	distributed runtime computation of constraints for multiple inner loops	2013	-1.3764427216566042	12.610234825055315	3753728
3756293	EDA	verilog-based simulation of hardware support for data-flow concurrency on multicore systems	2013	-0.5416482665099225	13.053082452841625	3756320
3760491	HPC	mrnet: a software-based multicast/reduction network for scalable tools	2003	-0.9198067065966904	12.858898977118333	3760518
3761215	EDA	improving nested loop pipelining on coarse-grained reconfigurable architectures	2016	-0.4897291773400688	13.170722671045821	3761242
3762684	Metrics	the cachemire test bench a flexible and effective approach for simulation of multiprocessors	1993	-0.4880720542996616	12.800722204736099	3762711
3762722	Arch	a case for soft vector processors in fpgas	2007	-0.6128545238421528	12.500952491710516	3762749
3766820	EDA	a framework for high-level synthesis of heterogeneous mp-soc	2012	-1.406607992380658	12.390081980894328	3766847
3769508	Arch	automatic detection of recurring operation patterns	1999	-1.1707595074633532	12.52767743929556	3769535
3769634	EDA	compilation approach for coarse-grained reconfigurable architectures	2003	-1.0827850724842958	12.837548520484088	3769661
3771585	Arch	compilation, architectural support, and evaluation of simd graphics pipeline programs on a general-purpose cpu	2003	-0.5955806187448043	12.50203590314162	3771612
3772212	EDA	design space exploration of multiple loops on fpgas using high level synthesis	2014	-1.345141453920277	12.46623115793782	3772239
3773862	EDA	path-based scheduling in a hardware compiler	2010	-1.2256663406738966	12.740719805051814	3773889
3777548	Visualization	opencl implementation of motion estimation for cloud video processing	2011	-0.7961339114806634	12.411287222481679	3777575
3777827	HPC	a methodology pruning the search space of six compiler transformations by addressing them together as one problem and by exploiting the hardware architecture details	2016	-0.7400851143998771	12.383719994724176	3777854
3777968	EDA	enabling multithreading on cgras	2011	-0.6116614234690068	12.806130871550353	3777995
3778808	EDA	acceleration techniques for chip-multiprocessor simulator debug	2006	-0.6880419358238165	12.912755361249205	3778835
3780273	Arch	partitioned register file for ttas	1995	-0.7519350806669839	12.615008064593475	3780300
3780283	EDA	generic processor modeling for automatically generating very fast cycle-accurate simulators	2006	-1.2535836361971102	12.699098241075097	3780310
3781104	EDA	fp-map-an approach to the functional pipelining of embedded programs	1997	-0.7873188197545452	12.565421762763002	3781131
3782990	Embedded	introduction to the special lctes'05 issue	2007	-0.7468152892186948	12.83558994525012	3783017
3784100	HPC	parallel programming models for a multiprocessor soc platform applied to networking and multimedia	2006	-1.2857637190983668	12.979877289179536	3784127
3784112	EDA	designer-controlled generation of parallel and flexible heterogeneous mpsoc specification	2007	-0.9268024465212792	12.659687465110116	3784139
3784440	Arch	extending gem5-garnet for efficient and accurate trace-driven noc simulation	2016	-0.6292986004018075	13.09338393849526	3784467
3784649	Arch	the kit cosmos processor: introducing condor	2000	-0.5997177661657926	12.56939822697225	3784676
3784822	EDA	an approach to microprogram optimization considering resource occupancy and instruction formats	1977	-0.5950338694559869	12.911247985186925	3784849
3785677	Arch	evaluation of code generation strategies for scalar replaced codes in fine-grain configurable architectures	2005	-0.6757175206483517	13.07610853436451	3785704
3788578	EDA	mash{fifo}: a hardware-based multiple cache simulator for rapid fifo cache analysis	2014	-1.012571063194747	13.151425127400787	3788605
3789477	Embedded	self adaptable multithreaded object detection on embedded multicore systems	2015	-0.5177244795827173	13.195760455390262	3789504
3789586	HPC	optimization of execution time under power consumption constraints in a heterogeneous parallel system with gpus and cpus	2014	-0.5489107059667423	12.275362882080483	3789613
3790121	EDA	real-time object detection in software with custom vector instructions and algorithm changes	2017	-0.8564903474053337	12.308368769334425	3790148
3792005	EDA	on the feasibility and limitations of just-in-time instruction set extension for fpga-based reconfigurable processors	2012	-0.5397181681214998	13.099308580203946	3792032
3793221	EDA	automatic dsp cache memory management and fast prototyping for multiprocessor image applications	2006	-1.2317778845132223	13.114682418103884	3793248
3793228	SE	communication-aware hw/sw co-design for heterogeneous multicore platforms	2012	-0.7413780699946796	12.579115029523175	3793255
3796089	OS	a safari through the mpsoc run-time management jungle	2010	-0.5381131821343623	12.58620959783224	3796116
3802003	Arch	a coarse grain reconfigurable architecture for sequence alignment problems in bio-informatics	2010	-1.1951588632197665	12.284760814633934	3802030
3802785	EDA	ant colony optimization for application mapping in coarse-grained reconfigurable array	2013	-1.4062322249746966	13.186867020857468	3802812
3803913	EDA	building partial systems with goahead	2013	-1.3514420551983062	12.641688821577835	3803940
3805219	EDA	a case study on message-based discrete event simulation for transaction level modeling	2011	-0.5910951255326851	12.631964153102276	3805246
3806458	Arch	heterogeneous computing platform for data processing	2016	-0.5080127662723866	12.540090860168286	3806485
3809607	Embedded	building multi-kernel embedded system on pac multi-core platform	2010	-0.5461959032835475	12.555459568146315	3809634
3810804	Arch	a full-system vm-hdl co-simulation framework for servers with pcie-connected fpgas	2018	-1.4196623279413738	12.482832318334156	3810831
3810961	Arch	using emulations to enhance the performance of parallel architectures	1999	-1.1913139900706362	12.821353951287286	3810988
3811602	Arch	the reduceron reconfigured	2010	-1.3057115820398568	12.747031814419875	3811629
3812381	Arch	microvisor: a runtime architecture for thermal management in chip multiprocessors	2011	-1.2688079495840028	13.14299474617257	3812408
3813889	Embedded	fifo communication models in operating systems for reconfigurable computing	2005	-0.8536758842402594	12.853241797939482	3813916
3814548	EDA	online-adaptive reconfigurable hardware architecture and runtime environment	2005	-0.6927367452446302	12.7379606958568	3814575
3814648	Arch	customizable register files for multidimensional simd architectures	2013	-0.951450859103134	13.129147793702776	3814675
3814928	Arch	multi bounding volume hierarchies for ray tracing pipelines	2016	-0.9043207254873359	13.163074415255966	3814955
3817434	EDA	epee: an efficient pcie communication library with easy-host-integration property for fpga accelerators (abstract only)	2014	-0.8021995306021601	13.135302434940176	3817461
3817869	DB	experience from porting complex algorithms on heterogeneous multi-core systems	2017	-1.152250980251763	12.32564369452881	3817896
3819389	EDA	mapping computational intensive applications to a new coarse-grained reconfigurable data-path	2004	-1.4124920835892594	12.862493243350674	3819416
3821104	Arch	"""""""all programmable fpga, providing hardware efficiency to software programmers"""""""	2017	-0.8020108718191309	12.781947869980046	3821131
3822146	EDA	accelerating the extraction of representative behaviors of programs with dynamic binary translation	2011	-0.8181341109861325	12.864746048266484	3822173
3823869	Arch	performance evaluation and benchmarking of native signal processing	1999	-0.7617495232977479	12.306625494090042	3823896
3824061	EDA	host-compiled multicore rtos simulator for embedded real-time software development	2011	-0.6580519545010961	12.648896954279328	3824088
3825627	EDA	a novel mechanism to dynamically switch speed and accuracy in systemc based transaction level models	2009	-1.0465068932822368	12.86343039384982	3825654
3825676	EDA	pipeline vectorization	2001	-1.2456628740317417	12.777624202208154	3825703
3830856	EDA	hardware–software optimizations of reconfigurable multi-core processors for floating-point computations of large sparse matrices	2012	-0.5686161453220511	12.282440075211392	3830883
3837538	EDA	sdc-based modulo scheduling for pipeline synthesis	2013	-1.113412680738845	12.558091452241927	3837565
3838411	EDA	paged absolute addressing mode optimizations for embedded digital signal processors using post-pass data-flow analysis	1999	-1.205008988087478	12.599144705983312	3838438
3841992	Arch	reconfigurable acceleration with binary compatibility for general purpose processors	2007	-0.9974975052849796	13.006641939629855	3842019
3842428	EDA	multicore simulation of transaction-level models using the soc environment	2011	-0.6119866713026532	12.542252145054288	3842455
3844441	EDA	task-accurate performance modeling in systemc for real-time multi-processor architectures	2006	-0.7414023789683343	12.709343251265905	3844468
3846496	EDA	design and implementation of echo instructions for an embedded processor	2011	-1.2645633525696025	13.17400072725045	3846523
3848840	EDA	software timing analysis using hw/sw cosimulation and instruction set simulator	1998	-0.7992628064863807	13.000276616838839	3848867
3852523	Arch	application acceleration with the explicitly parallel operations system - the epos processor	2008	-0.9194476444781796	12.532681110157741	3852550
3853090	EDA	vst: a virtual stress testing framework for discovering bugs in ssd flash-translation layers	2017	-0.6998710286602163	12.986084462566753	3853117
3853955	EDA	using speculative computation and parallelizing techniques to improve scheduling of control based designs	2006	-1.2780987386016796	12.282181510930725	3853982
3855719	PL	a clustering-based approach for exploring sequences of compiler optimizations	2014	-1.39721150434433	12.419529227733946	3855746
3855911	Arch	swift: a computationally-intensive dsp architecture for communication applications	2016	-0.8290357983251073	13.142736644347314	3855938
3856465	Arch	masco: the design of a microprogrammed processor	1985	-1.1907332420019427	12.576805392668435	3856492
3857317	Embedded	industry use cases for the java environment for parallel realtime development	2011	-0.5648344896522803	13.054328020404856	3857344
3858124	Arch	fast and cycle-accurate modeling of a multicore processor	2012	-0.8725154149855301	12.920347302952544	3858151
3858847	EDA	the qc-2 parallel queue processor architecture	2008	-1.0567147675567203	12.677927853131738	3858874
3859590	Arch	software in silicon in the oracle sparc m7 processor	2016	-1.4109843227267842	12.51163555857418	3859617
3860896	EDA	memory management for embedded network applications	1999	-0.6147230215576571	12.977203404422516	3860923
3865241	Arch	exploiting cache in multimedia	1999	-0.8108369779822937	13.201658618712699	3865268
3866817	EDA	a device-agnostic tool for precomputing legal placements in modular design flows	2014	-1.3567417944876294	12.72357176231003	3866844
3867879	HPC	load balancing for data-parallel applications on network-on-chip enabled multi-processor platform	2011	-0.6563148269680101	13.161018463559156	3867906
3868671	HPC	compass: a framework for automated performance modeling and prediction	2015	-0.7729355590915441	12.586716688458015	3868698
3870957	Arch	stream oriented modular architecture with polymorphic processing engines	2014	-1.285351335104696	12.694098007773153	3870984
3872501	Robotics	codacs project: a demand-data driven reconfigurable architecture (research note)	2002	-1.2083875138300588	12.67354687251948	3872528
3876002	PL	a scalable, low-overhead finite-state machine overlay for rapid fpga application development.	2017	-0.7372282008122747	12.983150436497205	3876029
3877064	Embedded	windowed fifos for fpga-based multiprocessor systems	2007	-0.8036917366039412	12.397417541879935	3877091
3877913	HPC	hardware os communication service and dynamic memory management for rsocs	2011	-1.1421799487647042	13.052096436917267	3877940
3883001	Arch	combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems	2007	-1.1661767159336835	12.311870754939218	3883028
3884597	Arch	performance improvement of multimedia kernels by alleviating overhead instructions on simd devices	2009	-0.5319107601996803	12.918313052523073	3884624
3884937	Embedded	making worst case execution time analysis for hard real-time tasks on state of the art processors feasible	1999	-0.6237653680622312	12.632092486722513	3884964
3885783	Arch	accelerating parallel computations with openmp-driven system-on-chip generation for fpgas	2014	-0.7895598902061344	12.36401511686478	3885810
3886247	Theory	address generators for linear systolic array	2010	-1.0578652612200932	12.3379850256225	3886274
3886254	EDA	hybrid-compiled simulation: an efficient technique for instruction-set architecture simulation	2009	-1.1227990522212918	12.851859818881874	3886281
3886266	EDA	automatic design of application-specific reconfigurable processor extensions with upak synthesis kernel	2009	-1.3979325260655349	12.800451366094586	3886293
3891648	Embedded	emvs: embedded multi vector-core system	2018	-1.208882838552025	12.923370651408446	3891675
3892090	Embedded	efficient realization of a cal video decoder on a mobile terminal (position paper)	2008	-1.2700539159410853	12.819915627843471	3892117
3894482	Arch	scheduling divisible loads on partially reconfigurable hardware	2006	-0.614721424126256	12.770982178217725	3894509
3894696	Arch	imprecise data computation for high performance asynchronous processors	2001	-0.6310727179287081	12.46953918928914	3894723
3895422	Arch	the powerpc user instruction set architecture	1994	-0.4659790754387436	12.325975959735274	3895449
3895975	EDA	active cells: a computing model for rapid construction of on-chip multi-core systems	2012	-1.154107238103138	12.361282133138339	3896002
3897707	OS	high-level synthesis case study: implementation of a memcached server	2014	-0.5741560202221548	12.847341595734491	3897734
3898264	EDA	paas: a system level simulator for heterogeneous computing architectures	2017	-1.0672288891329351	13.007231648986993	3898291
3898423	EDA	function-level multitasking interface design in an embedded operating system with reconfigurable hardware	2007	-0.7506998815814652	12.528215497271349	3898450
3900460	Arch	standard microprocessors versus custom processing elements for massively parallel architectures	1995	-0.4768837024869373	12.441963059217994	3900487
3900564	Arch	improving the performance of shared memory communication in impulse c	2010	-1.0723755838457525	12.907042771890913	3900591
3901110	EDA	a unified backend for targeting fpgas from dsls	2018	-0.8341970695009897	12.270685429727822	3901137
3905654	Arch	software metadata: systematic characterization of the memory behaviour of dynamic applications	2010	-1.1071128020517746	12.824034829729035	3905681
3908028	EDA	a method to derive application-specific embedded processing cores	2000	-1.3762249359289105	12.927767459905427	3908055
3911948	EDA	taiga: a new risc-v soft-processor framework enabling high performance cpu architectural features	2017	-0.7721274280734627	12.794739351427726	3911975
3913297	EDA	a high-level language for programming a noc-based dynamic reconfiguration infrastructure	2010	-1.2333990293260049	12.585064877054153	3913324
3917440	Arch	rethinking custom ise identification: a new processor-agnostic method	2007	-1.2815990120089766	12.351608543105565	3917467
3920491	HPC	a pipeline-based approach for scheduling video processing algorithms on now	2003	-0.8902116088551086	13.147380101790748	3920518
3921080	Arch	applying data compression techniques on systolic neural network accelerator	2016	-1.2366147775972625	13.164045840554788	3921107
3921148	Arch	toward advanced parallel processing: exploiting parallelism at task and instruction levels	1991	-0.9057130031009188	12.615351277423546	3921175
3922373	Visualization	silence is golden? - the effects of selence deletion on the cpu load of an audio conference	1994	-0.6695068517865812	12.829983831148274	3922400
3922714	EDA	a runtime environment for reconfigurable hardware operating systems	2004	-0.9357668120123448	13.047367223477087	3922741
3927962	EDA	profiling tools for fpga-based embedded systems: survey and quantitative comparison	2008	-1.2343615984252554	12.812490692018613	3927989
3929542	EDA	virtualrc: a virtual fpga platform for applications and tools portability	2012	-1.3828299988862578	12.782873204999056	3929569
3933708	EDA	assigning data to dual memory banks in dsps with a genetic algorithm using a repair heuristic	2006	-1.157436900538845	13.091535140634234	3933735
3933890	EDA	sysrt: a modular multiprocessor rtos simulator for early design space exploration	2017	-0.5647262817733512	12.708417419639197	3933917
3934891	EDA	hardware software codesign of the xilinx microkernel	2004	-1.265541007981367	12.477973963881585	3934918
3937852	EDA	dataflow-driven memory allocation for multi-dimensional signal processing systems	1994	-1.295643603134058	12.433185688654303	3937879
3939173	Embedded	managing dynamic reconfiguration for fault-tolerance on a manycore architecture	2012	-0.9614741582616744	12.856187078781474	3939200
3940026	Embedded	new hybrid genetic based approach for real-time scheduling of reconfigurable embedded systems	2018	-1.2863131786519943	13.033006451730358	3940053
3941832	Arch	single instruction multiple data code auto generation for a very long instruction words digital signal processor in sensor-based systems	2013	-1.1498854674141932	12.29778345760445	3941859
3943679	EDA	invasive manycore architectures	2012	-0.5233853026808377	13.04345305508084	3943706
3944745	HPC	targeting the parallella	2015	-0.6649685075776469	12.670442962883108	3944772
3950008	Arch	high-throughput lossless compression on tightly coupled cpu-fpga platforms	2018	-0.683751132540086	12.932405487468081	3950035
3951493	EDA	speedups from partitioning critical software parts to coarse-grain reconfigurable hardware	2005	-1.154109250619524	12.787970648151632	3951520
3951550	EDA	stream image processing on a dual-core embedded system	2007	-0.7958276682288371	13.071159709710006	3951577
3951923	HPC	guidance of loop ordering for reduced memory usage in signal processing applications	2008	-0.8677281809410357	13.122658495405204	3951950
3952516	EDA	automating data reuse in high-level synthesis	2014	-0.8884256265736447	12.537706656215784	3952543
3952882	SE	performance-based modeling and restructuring of object oriented software for pipeline architecture	2006	-0.697137819791045	12.77626079606627	3952909
3954611	Arch	modulo scheduling for the tms320c6x vliw dsp architecture	1999	-0.9433955417926304	12.263583674249984	3954638
3957691	EDA	hls compilation for cpu interlays	2017	-1.4054309172301385	12.506373721871984	3957718
3958776	HPC	scheduling task graphs for execution in dynamic smp clusters with bounded number of resources	2005	-0.5603313166737851	13.185327747984823	3958803
3959997	EDA	applying esl in a dual-core soc platform designing	2006	-1.0996657741966225	12.741871093000231	3960024
3962731	Embedded	a scalable single-chip multi-processor architecture with on-chip rtos kernel	2003	-1.212773400739967	13.00797168655108	3962758
3962865	EDA	open-scale: a scalable, open-source noc-based mpsoc for design space exploration	2011	-1.289231505969908	13.027867438664824	3962892
3964886	EDA	multithreading for logic-centric systems	2002	-0.8061013994536977	12.737891988367199	3964913
3966468	HPC	delivering acceleration: the potential for increased hpc application performance using reconfigurable logic	2001	-0.4921959525669316	12.460583399712933	3966495
3968550	Arch	microthreading as a novel method for close coupling of custom hardware accelerators to svp processors	2011	-0.7479118338701172	13.115084632866928	3968577
3969647	EDA	a reconfigurable functional unit for an adaptive dynamic extensible processor	2006	-1.2616532561653448	12.747401210033546	3969674
3972958	Arch	a simulation toolkit for x86-compatible processors - xsim	1999	-0.5066845627629835	12.847745319056965	3972985
3974047	DB	keynote 1: the road to resilient computing in autonomous driving is paved with redundancy	2018	-1.1734846522353601	12.992419595609947	3974074
3976874	Arch	framework for a selection of custom instructions for ht-mpsoc in area-performance aware manner	2015	-0.9550007208737592	13.191156051132396	3976901
3980515	PL	handling global constraints in compiler strategy	2000	-0.5719492110734049	12.751993725046928	3980542
3982428	Arch	a superscalar risc processor with 160 fprs for large scale scientific processing	1999	-0.9976092772607474	13.090663934610667	3982455
3986852	EDA	racos: transparent access and virtualization of reconfigurable hardware accelerators	2017	-0.5172189184773518	13.134863831303957	3986879
3987963	Arch	rp-ring: a heterogeneous multi-fpga accelerating solution for n-body simulations	2016	-0.7823325750976035	12.317579334729665	3987990
3988830	Arch	verification-purpose operating system for microprocessor system-level functions	2010	-0.6664169885229566	12.663260752054493	3988857
3989024	EDA	fast source-level data assignment to dual memory banks	2008	-1.2421088939073837	12.889090774341495	3989051
3989287	Embedded	prune: dynamic and decidable dataflow for signal processing on heterogeneous platforms	2018	-1.1692486559425193	12.398279865002682	3989314
3993928	EDA	an integrated and automated memory optimization flow for fpga behavioral synthesis	2012	-0.9465996971614058	13.16242694032187	3993955
3996265	DB	fpga: what's in it for a database?	2009	-0.5066039647277364	12.25076095628628	3996292
3998263	EDA	ipnosys ii — a new architecture for ipnosys programming model	2015	-0.7958142168413541	12.886131420215602	3998290
3998667	EDA	parallel dataflow execution for sequential programs on reconfigurable hybrid mpsocs	2012	-1.20553237410133	13.032644133451473	3998694
3999502	Arch	parallelizing applications into silicon	1999	-0.7874026371990233	12.49438779070117	3999529
4000487	Arch	a formal model for network processor workload	2005	-0.8328965570516914	12.959210128705445	4000514
4001292	Arch	rethinking operating systems for rebooted computing	2016	-1.1812793789685914	12.388081441831822	4001319
4002616	Arch	scale-sim: systolic cnn accelerator	2018	-1.086459477925754	12.599135575528633	4002643
4004888	EDA	session 6: heterogeneous platforms	2014	-0.7383137215683896	12.990805856551654	4004915
4004973	EDA	hardware and software infrastructure to implement many-core systems in modern fpgas	2017	-0.8613608069898726	12.793255432736395	4005000
4005254	Arch	modeling and simulation of an i860-based multiprocessor	1991	-0.9379295283663892	12.685471850147236	4005281
4005546	EDA	dwarv: delftworkbench automated reconfigurable vhdl generator	2007	-1.0823276366222052	12.366299598335669	4005573
4005721	HPC	a hybrid reconfigurable system for parallel and intensive computation	2013	-1.078932270369232	13.195929987645734	4005748
4005738	Arch	alu design and processor branch architecture	1993	-0.8207199995253392	12.953432980608941	4005765
4006361	Arch	environment for powerpc microarchitecture exploration	1999	-1.0585913988970908	12.743180762583425	4006388
4007290	EDA	lithographic aerial image simulation with fpga-based hardwareacceleration	2008	-1.3810858141062348	12.709773364668179	4007317
4010744	HPC	gestion dynamique du parallélisme dans les architectures multi-cœurs pour applications mobiles. (dynamic parallelism adaptation in multicore architectures for mobile applications)	2014	-0.5012417814647787	13.171139631323474	4010771
4011303	Arch	separation logic-assisted code transformations for efficient high-level synthesis	2014	-0.6141298062965412	12.308121391430536	4011330
4011654	HPC	a coarse-grain hierarchical technique for 2-dimensional fft on configurable parallel computers	2006	-0.9609948723299944	12.354556516749925	4011681
4012142	EDA	balancing structural hazards and hardware cost of pipelined processors	1995	-0.992734015280524	13.039619426961732	4012169
4012516	Arch	a noc-based hybrid message-passing/shared-memory approach to cmp design	2011	-1.2641501909869353	13.054208451422898	4012543
4013080	EDA	efficient implementation of native software simulation for mpsoc	2008	-1.3669594966807688	12.594055239630105	4013107
4016649	Embedded	object orientation problems when applied to the embedded systems domain	2005	-0.7566998621190962	12.917607884122852	4016676
4018388	Embedded	an inter-processor communication interface for data-flow centric heterogeneous embedded multiprocessor systems	2014	-1.2506094975692286	12.903738522399847	4018415
4019227	PL	optimal bitwise register allocation using integer linear programming	2006	-0.6222419555019596	12.894600490060489	4019254
4020849	Arch	dc-simd : dynamic communication for simd processors	2008	-1.207059030119846	13.049441533599547	4020876
4023437	EDA	a new optimized implementation of the systemc engine using acyclic scheduling	2004	-1.1745316805041948	12.539197837594632	4023464
4027102	HPC	multi-objective evolutionary auto-tuning for optimising algorithm speed and cache memory usage	2013	-1.2878734783773065	12.768853558714463	4027129
4027635	EDA	a design tool for high performance image processing on multicore platforms	2018	-0.9533572496422584	12.381011543692324	4027662
4029487	Embedded	guest editorial	2012	-0.5549038526060498	12.837209357264681	4029514
4031012	EDA	on performance enhancement of circuit simulation using multithreaded techniques	2009	-0.8511742302818408	12.525879477603578	4031039
4031422	ML	loop regularization for image and video processing on instruction level parallel architectures	2000	-1.2739463526348298	13.009358412229474	4031449
4031720	Embedded	whole program compilation for embedded software: the adsl experiment	2001	-1.1175060705439932	12.27723800189768	4031747
4031885	EDA	ouessant: microcontroller approach for flexible accelerator integration and control in system-on-chip	2016	-1.0069931407028758	12.737716151253693	4031912
4034462	HPC	optimized dense matrix multiplication on a many-core architecture	2010	-0.4732388174356778	12.59102323721264	4034489
4034466	EDA	a memetic algorithm for performing memory assignment in dual-bank dsps	2006	-1.2252248066291331	13.132552189753484	4034493
4036465	EDA	reducing configuration contexts for coarse-grained reconfigurable architecture	2012	-1.194646517235857	13.175132948331205	4036492
4037998	Arch	designing coprocessors for hybrid compute systems	2008	-1.07688319863856	12.774562961881779	4038025
4039171	PL	code size reduction by compiler tuning	2006	-0.8585213409839989	12.641532669526455	4039198
4039862	Arch	virtualizing hardware with multi-context reconfigurable arrays	2003	-1.1740352112783379	13.17857434286826	4039889
4040152	Embedded	eclipse: heterogeneous multiprocessor architecture for flexible media processing	2002	-0.9895431467060262	12.574149925388086	4040179
4040549	Embedded	architecture support for task out-of-order execution in mpsocs	2015	-1.095762596606426	12.849828290114257	4040576
4041828	Arch	an fpga-based pentium in a complete desktop system	2007	-1.0242478433345699	12.59616130683484	4041855
4042393	EDA	hsa-enabled dsps and accelerators	2015	-0.7288389987917184	12.283154132428534	4042420
4043078	EDA	configuration technique for adaptability of multicore processors on fpga	2016	-0.9114494819549298	12.843708627388107	4043105
4048388	Arch	javaflow — a java dataflow machine	2009	-0.7952836493757605	12.824324881635542	4048415
4049878	HPC	co-design of massively parallel embedded processor architectures	2005	-1.0642519426087955	12.514323568188068	4049905
4053829	HPC	memory hierarchy energy cost of a direct filtering implementation of the wavelet transform	2005	-1.340460315145384	13.024713832794273	4053856
4054321	HPC	automatic generation of application specific fpga multicore accelerators	2014	-1.1395396650594551	13.016224847564779	4054348
4055233	EDA	maximizing diversity in cpus: using gpus as coprocessors to achieve safety integrity	2014	-0.9140494820477754	13.021578818488054	4055260
4056534	Embedded	toward memory-efficient design of video encoders for multimedia applications	2007	-1.4113190347104558	12.990264536776564	4056561
4056565	Arch	synthesis of hardware models in c with pointers and complex data structures	2001	-1.0856322727039187	12.341116071215156	4056592
4057614	HPC	computing kernels implemented with a wormhole rtr ccm	1997	-1.1401432775922653	12.479617729530974	4057641
4058413	Arch	a formally verified static hypervisor with hardware support for a many-core chip	2013	-0.8738416380256232	12.91790593129592	4058440
4059484	Arch	sparc64 x: fujitsu's new-generation 16-core processor for unix servers	2013	-1.376680856600432	12.775749582698314	4059511
4061427	Arch	software power estimation and optimization for high performance, 32-bit embedded processors	1998	-1.0569129902236174	13.070666360639978	4061454
4062299	EDA	theory and algorithm for generalized memory partitioning in high-level synthesis	2014	-0.9207114694742712	12.792481840461075	4062326
4063891	SE	efficient automated code partitioning for microcontrollers with switchable memory banks	2017	-1.1894775807948446	13.03509269647834	4063918
4065950	EDA	generating addresses for multi-dimensional array access in fpga on-chip memory	2000	-0.5713078533703863	12.293869378714573	4065977
4066563	EDA	the future of data-parallel embedded systems (abstract)	2011	-0.5100084896489375	12.308795799626136	4066590
4069052	EDA	a retargetable compilation methodology for embedded digital signal processors using a machine-dependent code optimization library	1999	-1.4114452915563878	12.461379957736964	4069079
4069131	EDA	thread warping: a framework for dynamic synthesis of thread accelerators	2007	-0.5276662235025497	12.856152199722676	4069158
4070179	HPC	evaluation of neural and genetic algorithms for synthesizing parallel storage schemes	2000	-1.386923845722092	13.00570158528717	4070206
4070812	Arch	cirrus, an economical multiprogram computer with microprogram control	1963	-1.2260953123144436	12.293395821296615	4070839
4074523	Arch	efficient sampling startup for simpoint	2006	-1.2833000729824957	12.582466065202725	4074550
4074616	Arch	a framework for dynamically-loaded hardware library (hll) in fpga acceleration	2015	-1.08556730674352	12.974822164682848	4074643
4075091	Embedded	modeling and visualizing networked multi-core embedded software energy consumption	2015	-1.0189765770397723	13.097231926447177	4075118
4076647	EDA	versat, a minimal coarse-grain reconfigurable array.	2016	-1.3675851126257783	13.195678757270162	4076674
4079254	HPC	acceleration of a 2d-fft on an adaptable computing cluster	2001	-0.6275634706835286	12.419839713318364	4079281
4079888	Arch	a load-forwarding mechanism for the vector architecture in multimedia applications	2010	-0.8501783953940859	12.978711170101807	4079915
4080475	EDA	modulo sdc scheduling with recurrence minimization in high-level synthesis	2014	-0.7940997363015315	12.252534183775511	4080502
4084211	EDA	a scalable, cost-effective, and flexible disk system using high-performance embedded-processors	2000	-0.5961743595142999	12.94926799682476	4084238
4085797	EDA	fpga high-level synthesis versus overlay: comparisons on computation kernels	2016	-0.7578992337092634	13.037522249163878	4085824
4088814	Arch	an adaptive system-on-chip for network applications	2006	-1.2679736829072117	13.172495751220467	4088841
4091799	Arch	aras: asynchronous risc architecture simulator	1995	-1.1868663201644774	12.36345710898468	4091826
4093505	Arch	a reconfigurable ray-tracing multi-processor soc with hardware replication-aware instruction set extension	2013	-0.5589669505593268	12.949539317399864	4093532
4094571	Embedded	throughput-memory footprint trade-off in synthesis of streaming software on embedded multiprocessors	2013	-1.0369558123874498	13.182851664531427	4094598
4096802	Arch	a compiler back-end for reconfigurable, mixed-isa processors with clustered register files	2012	-1.181060215054024	13.068944544695814	4096829
4096960	Arch	xbox 360 system architecture	2005	-1.196914068880356	12.262191686582696	4096987
4099468	Arch	an efficient code generation algorithm for non-orthogonal dsp architecture	2007	-0.6319265592530142	12.759808765113945	4099495
4101438	PL	integrated code generation for loops	2012	-0.5262811250382629	12.732731512897198	4101465
