Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/sft_23.v" into library work
Parsing module <sft_23>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mul_24.v" into library work
Parsing module <mul_24>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/cmp_21.v" into library work
Parsing module <cmp_21>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/bol_22.v" into library work
Parsing module <bol_22>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/add_20.v" into library work
Parsing module <add_20>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/seven_seg_13.v" into library work
Parsing module <seven_seg_13>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/register_18.v" into library work
Parsing module <register_18>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/levels_mux_15.v" into library work
Parsing module <levels_mux_15>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/decoder_14.v" into library work
Parsing module <decoder_14>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/counter_12.v" into library work
Parsing module <counter_12>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/buttons_mux_17.v" into library work
Parsing module <buttons_mux_17>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/alu_16.v" into library work
Parsing module <alu_16>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/multi_seven_seg_2.v" into library work
Parsing module <multi_seven_seg_2>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/edge_detector_5.v" into library work
Parsing module <edge_detector_5>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/counter_3.v" into library work
Parsing module <counter_3>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" into library work
Parsing module <beta_4>.
Analyzing Verilog file "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <multi_seven_seg_2>.

Elaborating module <counter_12>.

Elaborating module <seven_seg_13>.

Elaborating module <decoder_14>.

Elaborating module <counter_3>.

Elaborating module <beta_4>.

Elaborating module <levels_mux_15>.

Elaborating module <alu_16>.

Elaborating module <add_20>.

Elaborating module <cmp_21>.

Elaborating module <bol_22>.

Elaborating module <sft_23>.

Elaborating module <mul_24>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" Line 43: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" Line 44: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" Line 45: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <buttons_mux_17>.

Elaborating module <register_18>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 88: Assignment to M_beta_game_debug ignored, since the identifier is never used

Elaborating module <edge_detector_5>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 238: Assignment to M_testor_q ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<23:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mojo_top_0.v" line 76: Output port <debug> of the instance <beta_game> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_game_state_q>.
    Found finite state machine <FSM_0> for signal <M_game_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | M_slowclk_value (rising_edge)                  |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_miso> created at line 148
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 148
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 148
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 148
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 148
    Found 1-bit tristate buffer for signal <avr_rx> created at line 148
    Summary:
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <multi_seven_seg_2>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/multi_seven_seg_2.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_3_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_2> synthesized.

Synthesizing Unit <counter_12>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/counter_12.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_12> synthesized.

Synthesizing Unit <seven_seg_13>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/seven_seg_13.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_13> synthesized.

Synthesizing Unit <decoder_14>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/decoder_14.v".
    Summary:
	no macro.
Unit <decoder_14> synthesized.

Synthesizing Unit <counter_3>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/counter_3.v".
    Found 5-bit register for signal <M_ctr_q>.
    Found 5-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <counter_3> synthesized.

Synthesizing Unit <beta_4>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v".
INFO:Xst:3210 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" line 38: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" line 38: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/beta_4.v" line 38: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <beta_4> synthesized.

Synthesizing Unit <levels_mux_15>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/levels_mux_15.v".
    Found 4x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <levels_mux_15> synthesized.

Synthesizing Unit <alu_16>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/alu_16.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 97.
    Summary:
	inferred   8 Multiplexer(s).
Unit <alu_16> synthesized.

Synthesizing Unit <add_20>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/add_20.v".
WARNING:Xst:647 - Input <io_dip<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_3_OUT> created at line 25.
    Found 16-bit adder for signal <a[15]_b[15]_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_20> synthesized.

Synthesizing Unit <cmp_21>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/cmp_21.v".
WARNING:Xst:647 - Input <io_dip<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <holder> created at line 21.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 23
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_2_o> created at line 26
    Found 16-bit comparator lessequal for signal <n0002> created at line 29
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cmp_21> synthesized.

Synthesizing Unit <bol_22>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/bol_22.v".
WARNING:Xst:647 - Input <io_dip<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <bol_22> synthesized.

Synthesizing Unit <sft_23>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/sft_23.v".
WARNING:Xst:647 - Input <io_dip<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <sft_23> synthesized.

Synthesizing Unit <mul_24>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/mul_24.v".
WARNING:Xst:647 - Input <io_dip<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x16-bit multiplier for signal <n0010> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <mul_24> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_17_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_17_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_17_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_17_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_17_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_17_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_17_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_17_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_17_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_17_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_17_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_17_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_17_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_17_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_17_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_17_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <buttons_mux_17>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/buttons_mux_17.v".
    Summary:
	no macro.
Unit <buttons_mux_17> synthesized.

Synthesizing Unit <register_18>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/register_18.v".
    Found 16-bit register for signal <M_regs_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_18> synthesized.

Synthesizing Unit <edge_detector_5>.
    Related source file is "/home/emrys/mojo/1D_version_1/work/planAhead/1D_version_1/1D_version_1.srcs/sources_1/imports/verilog/edge_detector_5.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x16-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 36
 16-bit addsub                                         : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 3
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 7
 16-bit register                                       : 2
 18-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 255
 1-bit 2-to-1 multiplexer                              : 246
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_12>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_12> synthesized (advanced).

Synthesizing (advanced) Unit <counter_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_3> synthesized (advanced).

Synthesizing (advanced) Unit <levels_mux_15>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_regs_q> prevents it from being combined with the RAM <Mram_out> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <levels_sel>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <levels_mux_15> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_13>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_13> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x16-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 16-bit adder carry in                                 : 16
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 254
 1-bit 2-to-1 multiplexer                              : 246
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_game_state_q[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Optimizing unit <register_18> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <beta_4> ...

Optimizing unit <alu_16> ...

Optimizing unit <add_20> ...

Optimizing unit <mul_24> ...

Optimizing unit <div_16u_16u> ...
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <slowclk/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <slowclk/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <slowclk/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <slowclk/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <slowclk/M_ctr_q_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 12.
WARNING:Xst:2677 - Node <beta_game/alu/mul/Mmult_n0010> of sequential type is unconnected in block <mojo_top_0>.
FlipFlop M_game_state_q_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 268
#      GND                         : 5
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 19
#      LUT3                        : 24
#      LUT4                        : 36
#      LUT5                        : 20
#      LUT6                        : 58
#      MUXCY                       : 48
#      MUXF7                       : 1
#      VCC                         : 4
#      XORCY                       : 34
# FlipFlops/Latches                : 66
#      FD                          : 8
#      FDR                         : 21
#      FDRE                        : 32
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      IBUF                        : 13
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  11440     0%  
 Number of Slice LUTs:                  176  out of   5720     3%  
    Number used as Logic:               176  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    222
   Number with an unused Flip Flop:     156  out of    222    70%  
   Number with an unused LUT:            46  out of    222    20%  
   Number of fully used LUT-FF pairs:    20  out of    222     9%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          89
 Number of bonded IOBs:                  64  out of    102    62%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
seg/ctr/M_ctr_q_4                  | NONE(M_game_state_q_FSM_FFd3)| 12    |
clk                                | BUFGP                        | 54    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.120ns (Maximum Frequency: 123.149MHz)
   Minimum input arrival time before clock: 9.337ns
   Maximum output required time after clock: 5.505ns
   Maximum combinational path delay: 4.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'seg/ctr/M_ctr_q_4'
  Clock period: 8.120ns (frequency: 123.149MHz)
  Total number of paths / destination ports: 1706 / 7
-------------------------------------------------------------------------
Delay:               8.120ns (Levels of Logic = 17)
  Source:            edge_detector5/M_last_q (FF)
  Destination:       M_game_state_q_FSM_FFd3 (FF)
  Source Clock:      seg/ctr/M_ctr_q_4 rising
  Destination Clock: seg/ctr/M_ctr_q_4 rising

  Data Path: edge_detector5/M_last_q to M_game_state_q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.766  M_last_q (M_last_q)
     LUT2:I1->O            7   0.254   1.340  out1 (out)
     end scope: 'edge_detector5:out'
     begin scope: 'beta_game:button_press<5>'
     begin scope: 'beta_game/buttons_mux:buttons_sel<5>'
     LUT6:I1->O            6   0.254   0.984  buttons_sel[6]_GND_18_o_equal_4_o<6>1 (buttons_sel[6]_GND_18_o_equal_4_o)
     end scope: 'beta_game/buttons_mux:buttons_sel[6]_GND_18_o_equal_4_o'
     LUT4:I2->O            5   0.250   1.069  M_alu_b<2>1 (M_alu_b<2>)
     begin scope: 'beta_game/alu:b<2>'
     begin scope: 'beta_game/alu/cmp:b<2>'
     LUT6:I3->O            1   0.235   0.000  Mcompar_a[15]_b[15]_equal_1_o_lut<0> (Mcompar_a[15]_b[15]_equal_1_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<0> (Mcompar_a[15]_b[15]_equal_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<1> (Mcompar_a[15]_b[15]_equal_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<2> (Mcompar_a[15]_b[15]_equal_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<3> (Mcompar_a[15]_b[15]_equal_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<4> (Mcompar_a[15]_b[15]_equal_1_o_cy<4>)
     MUXCY:CI->O           2   0.023   0.726  Mcompar_a[15]_b[15]_equal_1_o_cy<5> (a[15]_b[15]_equal_1_o)
     end scope: 'beta_game/alu/cmp:a[15]_b[15]_equal_1_o'
     LUT5:I4->O            4   0.254   0.804  Mmux_out29_SW2 (N27)
     end scope: 'beta_game/alu:N27'
     end scope: 'beta_game:N27'
     LUT6:I5->O            1   0.254   0.000  M_game_state_q_FSM_FFd3-In1 (M_game_state_q_FSM_FFd3-In)
     FDR:D                     0.074          M_game_state_q_FSM_FFd3
    ----------------------------------------
    Total                      8.120ns (2.431ns logic, 5.689ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.392ns (frequency: 156.439MHz)
  Total number of paths / destination ports: 1932 / 103
-------------------------------------------------------------------------
Delay:               6.392ns (Levels of Logic = 18)
  Source:            beta_game/level/M_regs_q_0 (FF)
  Destination:       beta_game/board/M_regs_q_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.525   1.116  M_regs_q_0 (M_regs_q_0)
     end scope: 'beta_game/level:M_regs_q_0'
     LUT3:I1->O            6   0.250   0.875  Mmux_M_alu_a17 (M_alu_a<0>)
     begin scope: 'beta_game/alu:a<0>'
     begin scope: 'beta_game/alu/add:a<0>'
     MUXCY:DI->O           1   0.181   0.000  Maddsub_holder_cy<0> (Maddsub_holder_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<1> (Maddsub_holder_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<2> (Maddsub_holder_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<3> (Maddsub_holder_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<4> (Maddsub_holder_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<5> (Maddsub_holder_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<6> (Maddsub_holder_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<7> (Maddsub_holder_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<8> (Maddsub_holder_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_holder_cy<9> (Maddsub_holder_cy<9>)
     XORCY:CI->O           1   0.206   0.790  Maddsub_holder_xor<10> (out<10>)
     end scope: 'beta_game/alu/add:out<10>'
     LUT3:I1->O            1   0.250   0.682  Mmux_out36_SW0 (N54)
     LUT6:I5->O            2   0.254   0.726  Mmux_out36 (M_alu_out<10>)
     end scope: 'beta_game/alu:M_alu_out<10>'
     LUT4:I3->O            1   0.254   0.000  Mmux_M_board_data21 (M_board_data<10>)
     begin scope: 'beta_game/board:data<10>'
     FDRE:D                    0.074          M_regs_q_10
    ----------------------------------------
    Total                      6.392ns (2.203ns logic, 4.189ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seg/ctr/M_ctr_q_4'
  Total number of paths / destination ports: 1365 / 11
-------------------------------------------------------------------------
Offset:              9.233ns (Levels of Logic = 17)
  Source:            io_dip<4> (PAD)
  Destination:       M_game_state_q_FSM_FFd3 (FF)
  Destination Clock: seg/ctr/M_ctr_q_4 rising

  Data Path: io_dip<4> to M_game_state_q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.374  io_dip_4_IBUF (io_dip_4_IBUF)
     begin scope: 'beta_game:io_dip_4_IBUF'
     begin scope: 'beta_game/buttons_mux:io_dip_4_IBUF'
     LUT5:I0->O            1   0.254   1.112  buttons_sel[6]_GND_18_o_equal_5_o<6>1_SW0 (N12)
     LUT6:I1->O            7   0.254   0.910  buttons_sel[6]_GND_18_o_equal_5_o<6>1 (buttons_sel[6]_GND_18_o_equal_5_o)
     end scope: 'beta_game/buttons_mux:buttons_sel[6]_GND_18_o_equal_5_o'
     LUT4:I3->O            5   0.254   1.069  M_alu_b<2>1 (M_alu_b<2>)
     begin scope: 'beta_game/alu:b<2>'
     begin scope: 'beta_game/alu/cmp:b<2>'
     LUT6:I3->O            1   0.235   0.000  Mcompar_a[15]_b[15]_equal_1_o_lut<0> (Mcompar_a[15]_b[15]_equal_1_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<0> (Mcompar_a[15]_b[15]_equal_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<1> (Mcompar_a[15]_b[15]_equal_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<2> (Mcompar_a[15]_b[15]_equal_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<3> (Mcompar_a[15]_b[15]_equal_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<4> (Mcompar_a[15]_b[15]_equal_1_o_cy<4>)
     MUXCY:CI->O           2   0.023   0.726  Mcompar_a[15]_b[15]_equal_1_o_cy<5> (a[15]_b[15]_equal_1_o)
     end scope: 'beta_game/alu/cmp:a[15]_b[15]_equal_1_o'
     LUT5:I4->O            4   0.254   0.804  Mmux_out29_SW2 (N27)
     end scope: 'beta_game/alu:N27'
     end scope: 'beta_game:N27'
     LUT6:I5->O            1   0.254   0.000  M_game_state_q_FSM_FFd3-In1 (M_game_state_q_FSM_FFd3-In)
     FDR:D                     0.074          M_game_state_q_FSM_FFd3
    ----------------------------------------
    Total                      9.233ns (3.238ns logic, 5.995ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5072 / 36
-------------------------------------------------------------------------
Offset:              9.337ns (Levels of Logic = 17)
  Source:            io_dip<4> (PAD)
  Destination:       beta_game/level/M_regs_q_0 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<4> to beta_game/level/M_regs_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.374  io_dip_4_IBUF (io_dip_4_IBUF)
     begin scope: 'beta_game:io_dip_4_IBUF'
     begin scope: 'beta_game/buttons_mux:io_dip_4_IBUF'
     LUT5:I0->O            1   0.254   1.112  buttons_sel[6]_GND_18_o_equal_5_o<6>1_SW0 (N12)
     LUT6:I1->O            7   0.254   0.910  buttons_sel[6]_GND_18_o_equal_5_o<6>1 (buttons_sel[6]_GND_18_o_equal_5_o)
     end scope: 'beta_game/buttons_mux:buttons_sel[6]_GND_18_o_equal_5_o'
     LUT4:I3->O            5   0.254   1.069  M_alu_b<2>1 (M_alu_b<2>)
     begin scope: 'beta_game/alu:b<2>'
     begin scope: 'beta_game/alu/cmp:b<2>'
     LUT6:I3->O            1   0.235   0.000  Mcompar_a[15]_b[15]_equal_1_o_lut<0> (Mcompar_a[15]_b[15]_equal_1_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<0> (Mcompar_a[15]_b[15]_equal_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<1> (Mcompar_a[15]_b[15]_equal_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<2> (Mcompar_a[15]_b[15]_equal_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<3> (Mcompar_a[15]_b[15]_equal_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_a[15]_b[15]_equal_1_o_cy<4> (Mcompar_a[15]_b[15]_equal_1_o_cy<4>)
     MUXCY:CI->O           2   0.023   0.726  Mcompar_a[15]_b[15]_equal_1_o_cy<5> (a[15]_b[15]_equal_1_o)
     end scope: 'beta_game/alu/cmp:a[15]_b[15]_equal_1_o'
     LUT5:I4->O            4   0.254   0.912  Mmux_out29_SW2 (N27)
     end scope: 'beta_game/alu:N27'
     LUT6:I4->O            1   0.250   0.000  Mmux_M_board_data15 (M_board_data<0>)
     begin scope: 'beta_game/board:data<0>'
     FDRE:D                    0.074          M_regs_q_0
    ----------------------------------------
    Total                      9.337ns (3.234ns logic, 6.103ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seg/ctr/M_ctr_q_4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.505ns (Levels of Logic = 1)
  Source:            M_game_state_q_FSM_FFd1 (FF)
  Destination:       io_led<19> (PAD)
  Source Clock:      seg/ctr/M_ctr_q_4 rising

  Data Path: M_game_state_q_FSM_FFd1 to io_led<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              82   0.525   2.068  M_game_state_q_FSM_FFd1 (M_game_state_q_FSM_FFd1)
     OBUF:I->O                 2.912          io_led_19_OBUF (io_led<19>)
    ----------------------------------------
    Total                      5.505ns (3.437ns logic, 2.068ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 20 / 16
-------------------------------------------------------------------------
Offset:              5.352ns (Levels of Logic = 3)
  Source:            seg/ctr/M_ctr_q_17 (FF)
  Destination:       io_sel<3> (PAD)
  Source Clock:      clk rising

  Data Path: seg/ctr/M_ctr_q_17 to io_sel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.525   0.984  M_ctr_q_17 (M_ctr_q_17)
     end scope: 'seg/ctr:value<1>'
     end scope: 'seg:M_ctr_q_17'
     LUT2:I0->O            1   0.250   0.681  io_sel<3>1 (io_sel_3_OBUF)
     OBUF:I->O                 2.912          io_sel_3_OBUF (io_sel<3>)
    ----------------------------------------
    Total                      5.352ns (3.687ns logic, 1.665ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               4.921ns (Levels of Logic = 2)
  Source:            io_button<4> (PAD)
  Destination:       led<4> (PAD)

  Data Path: io_button<4> to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  io_button_4_IBUF (led_4_OBUF)
     OBUF:I->O                 2.912          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                      4.921ns (4.240ns logic, 0.681ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    6.392|         |         |         |
seg/ctr/M_ctr_q_4|    8.548|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock seg/ctr/M_ctr_q_4
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    5.894|         |         |         |
seg/ctr/M_ctr_q_4|    8.120|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.71 secs
 
--> 


Total memory usage is 404992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :   14 (   0 filtered)

