Warning: bus naming style '' is not valid. (UCN-32)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 1837 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   95  Alloctr   95  Proc   96 
[End of Read DB] Total (MB): Used  102  Alloctr  102  Proc 1934 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,41.87,42.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  103  Alloctr  103  Proc 1935 
Net statistics:
Total number of nets     = 45
Number of nets to route  = 42
Number of single or zero port nets = 1
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  103  Proc 1935 
Average gCell capacity  9.11     on layer (1)    metal1
Average gCell capacity  6.16     on layer (2)    metal2
Average gCell capacity  9.05     on layer (3)    metal3
Average gCell capacity  4.44     on layer (4)    metal4
Average gCell capacity  4.19     on layer (5)    metal5
Average gCell capacity  2.50     on layer (6)    metal6
Average gCell capacity  1.01     on layer (7)    metal7
Average gCell capacity  1.70     on layer (8)    metal8
Average gCell capacity  0.83     on layer (9)    metal9
Average gCell capacity  0.83     on layer (10)   metal10
Average number of tracks per gCell 10.03         on layer (1)    metal1
Average number of tracks per gCell 7.37  on layer (2)    metal2
Average number of tracks per gCell 10.03         on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.77  on layer (7)    metal7
Average number of tracks per gCell 1.77  on layer (8)    metal8
Average number of tracks per gCell 0.90  on layer (9)    metal9
Average number of tracks per gCell 0.90  on layer (10)   metal10
Number of gCells = 9000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  103  Alloctr  103  Proc 1935 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used  103  Alloctr  103  Proc 1935 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Blocked Pin Detection] Total (MB): Used  103  Alloctr  103  Proc 1938 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  103  Alloctr  103  Proc 1939 
Initial. Routing result:
Initial. Both Dirs: Overflow =   326 Max = 4 GRCs =   228 (12.67%)
Initial. H routing: Overflow =   185 Max = 4 (GRCs =  3) GRCs =   129 (14.33%)
Initial. V routing: Overflow =   141 Max = 4 (GRCs =  2) GRCs =    99 (11.00%)
Initial. metal1     Overflow =    29 Max = 4 (GRCs =  1) GRCs =    18 (2.00%)
Initial. metal2     Overflow =    14 Max = 3 (GRCs =  1) GRCs =    12 (1.33%)
Initial. metal3     Overflow =    53 Max = 4 (GRCs =  1) GRCs =    33 (3.67%)
Initial. metal4     Overflow =    56 Max = 4 (GRCs =  1) GRCs =    36 (4.00%)
Initial. metal5     Overflow =    53 Max = 4 (GRCs =  1) GRCs =    33 (3.67%)
Initial. metal6     Overflow =    59 Max = 4 (GRCs =  1) GRCs =    39 (4.33%)
Initial. metal7     Overflow =    48 Max = 3 (GRCs =  5) GRCs =    44 (4.89%)
Initial. metal8     Overflow =    12 Max = 2 (GRCs =  1) GRCs =    12 (1.33%)
Initial. metal9     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1259.70
Initial. Layer metal1 wire length = 291.36
Initial. Layer metal2 wire length = 10.01
Initial. Layer metal3 wire length = 215.80
Initial. Layer metal4 wire length = 214.38
Initial. Layer metal5 wire length = 92.25
Initial. Layer metal6 wire length = 1.98
Initial. Layer metal7 wire length = 136.51
Initial. Layer metal8 wire length = 185.18
Initial. Layer metal9 wire length = 112.23
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 663
Initial. Via via1_4 count = 100
Initial. Via via2_8 count = 100
Initial. Via via3_2 count = 114
Initial. Via via4_0 count = 84
Initial. Via via5_0 count = 80
Initial. Via via6_0 count = 80
Initial. Via via7_0 count = 85
Initial. Via via8_0 count = 20
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  103  Alloctr  103  Proc 1939 
phase1. Routing result:
phase1. Both Dirs: Overflow =   295 Max = 4 GRCs =   211 (11.72%)
phase1. H routing: Overflow =   167 Max = 4 (GRCs =  2) GRCs =   123 (13.67%)
phase1. V routing: Overflow =   128 Max = 4 (GRCs =  3) GRCs =    88 (9.78%)
phase1. metal1     Overflow =    27 Max = 3 (GRCs =  4) GRCs =    15 (1.67%)
phase1. metal2     Overflow =    12 Max = 4 (GRCs =  1) GRCs =     9 (1.00%)
phase1. metal3     Overflow =    51 Max = 4 (GRCs =  1) GRCs =    32 (3.56%)
phase1. metal4     Overflow =    54 Max = 4 (GRCs =  1) GRCs =    35 (3.89%)
phase1. metal5     Overflow =    51 Max = 4 (GRCs =  1) GRCs =    32 (3.56%)
phase1. metal6     Overflow =    58 Max = 4 (GRCs =  1) GRCs =    39 (4.33%)
phase1. metal7     Overflow =    36 Max = 3 (GRCs =  3) GRCs =    43 (4.78%)
phase1. metal8     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.56%)
phase1. metal9     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1298.29
phase1. Layer metal1 wire length = 280.29
phase1. Layer metal2 wire length = 10.01
phase1. Layer metal3 wire length = 215.80
phase1. Layer metal4 wire length = 221.24
phase1. Layer metal5 wire length = 102.05
phase1. Layer metal6 wire length = 4.78
phase1. Layer metal7 wire length = 135.66
phase1. Layer metal8 wire length = 177.10
phase1. Layer metal9 wire length = 142.46
phase1. Layer metal10 wire length = 8.90
phase1. Total Number of Contacts = 669
phase1. Via via1_4 count = 98
phase1. Via via2_8 count = 98
phase1. Via via3_2 count = 113
phase1. Via via4_0 count = 84
phase1. Via via5_0 count = 80
phase1. Via via6_0 count = 80
phase1. Via via7_0 count = 84
phase1. Via via8_0 count = 26
phase1. Via via9_0 count = 6
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  103  Alloctr  103  Proc 1939 
phase2. Routing result:
phase2. Both Dirs: Overflow =   286 Max = 4 GRCs =   190 (10.56%)
phase2. H routing: Overflow =   157 Max = 4 (GRCs =  2) GRCs =   100 (11.11%)
phase2. V routing: Overflow =   129 Max = 4 (GRCs =  3) GRCs =    90 (10.00%)
phase2. metal1     Overflow =    27 Max = 3 (GRCs =  4) GRCs =    15 (1.67%)
phase2. metal2     Overflow =    14 Max = 4 (GRCs =  1) GRCs =    11 (1.22%)
phase2. metal3     Overflow =    51 Max = 4 (GRCs =  1) GRCs =    33 (3.67%)
phase2. metal4     Overflow =    54 Max = 4 (GRCs =  1) GRCs =    36 (4.00%)
phase2. metal5     Overflow =    51 Max = 4 (GRCs =  1) GRCs =    33 (3.67%)
phase2. metal6     Overflow =    57 Max = 4 (GRCs =  1) GRCs =    39 (4.33%)
phase2. metal7     Overflow =    27 Max = 3 (GRCs =  1) GRCs =    18 (2.00%)
phase2. metal8     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.44%)
phase2. metal9     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.11%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1389.05
phase2. Layer metal1 wire length = 281.06
phase2. Layer metal2 wire length = 10.01
phase2. Layer metal3 wire length = 225.60
phase2. Layer metal4 wire length = 268.43
phase2. Layer metal5 wire length = 103.45
phase2. Layer metal6 wire length = 4.78
phase2. Layer metal7 wire length = 133.80
phase2. Layer metal8 wire length = 231.74
phase2. Layer metal9 wire length = 125.49
phase2. Layer metal10 wire length = 4.70
phase2. Total Number of Contacts = 670
phase2. Via via1_4 count = 98
phase2. Via via2_8 count = 98
phase2. Via via3_2 count = 114
phase2. Via via4_0 count = 84
phase2. Via via5_0 count = 80
phase2. Via via6_0 count = 80
phase2. Via via7_0 count = 88
phase2. Via via8_0 count = 24
phase2. Via via9_0 count = 4
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    4 
[End of Whole Chip Routing] Total (MB): Used  103  Alloctr  103  Proc 1939 

Congestion utilization per direction:
Average vertical track utilization   =  4.52 %
Peak    vertical track utilization   = 400.00 %
Average horizontal track utilization =  4.17 %
Peak    horizontal track utilization = 600.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  103  Proc 1939 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   96  Alloctr   96  Proc  101 
[GR: Done] Total (MB): Used  103  Alloctr  103  Proc 1939 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc  101 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1939 

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Warning: Scan DEF information is required. (PSYN-1099)
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
67%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    62 pre-routes for placement blockage/checking
    62 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:42 2023
****************************************
Std cell utilization: 35.62%  (208/(584-0))
(Non-fixed + Fixed)
Std cell utilization: 36.24%  (208/(584-10))
(Non-fixed only)
Chip area:            584      sites, bbox (14.00 14.00 27.87 28.00) um
Std cell area:        208      sites, (non-fixed:208    fixed:0)
                      36       cells, (non-fixed:36     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      10       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  1.00 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 8)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:42 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 36 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:42 2023
****************************************

avg cell displacement:    0.322 um ( 0.23 row height)
max cell displacement:    0.712 um ( 0.51 row height)
std deviation:            0.195 um ( 0.14 row height)
number of cell moved:        36 cells (out of 36 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 55.3
  Total fixed cell area: 0.0
  Total physical cell area: 55.3
  Core area: (28000 28000 55740 56000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09      55.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    62 pre-routes for placement blockage/checking
    62 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************
Std cell utilization: 35.62%  (208/(584-0))
(Non-fixed + Fixed)
Std cell utilization: 36.24%  (208/(584-10))
(Non-fixed only)
Chip area:            584      sites, bbox (14.00 14.00 27.87 28.00) um
Std cell area:        208      sites, (non-fixed:208    fixed:0)
                      36       cells, (non-fixed:36     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      10       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  1.00 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 8)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 55.3
  Total fixed cell area: 0.0
  Total physical cell area: 55.3
  Core area: (28000 28000 55740 56000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    62 pre-routes for placement blockage/checking
    62 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(83740,84000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
connect_tie_cells -objects [get_cells *] -obj_type cell_inst -tie_high_lib_cell LOGIC1_X1 -tie_low_lib_cell LOGIC0_X1
Warning: max_wirelength 100 exceeds the maximum allowed.  Reducing to half chip size 21. (APL-074)
Warning: Object U54 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U55 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object Output2_reg is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U39 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U36 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U38 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U47 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U50 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U51 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U64 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U43 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U60 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object Output1_reg is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U45 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U41 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U62 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U58 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object ps_reg_2_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object Status_reg_1_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U46 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object Status_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U37 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U48 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U61 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U42 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object ps_reg_0_ is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U49 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U44 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U59 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U63 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U56 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U57 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U40 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U52 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U53 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
*********************************
 Tue May 16 23:07:43 2023
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
  Reading netlist information from DB ...
    37 placeable cells
    0 cover cells
    9 IO cells/pins
    5 fixed core/macro cells
    51 cell instances
    45 nets
  Sorting cells, nets, pins ...
    net pin threshold = 17
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    region mode: (opt netlist) free-style
    62 pre-routes for placement blockage/checking
    62 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    0 net(s) treated as CLOCK for clustering
    0 clock nets, 0 clocked instances (0.00%)
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      220       584
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 8 row segments
    RowArea1 = total row area = 155.34 micron^2
    RowArea2 = RowArea1 - macros = 155.34 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 152.68 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 152.68 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 152.68 micron^2
    RowArea6 = RowArea5 - soft blockages = 152.68 micron^2
    RowArea7 = RowArea6 - misc unusable area = 152.68 micron^2
    37 placeable standard cells in 55.86 micron^2
    5 fixed standard cells in 2.66 micron^2
    5 nonplaceable cells/macros in 2.66 micron^2
    9 IO pads cells/pins in 0.00 micron^2
    cell/row utilization of array <unit> = 36.59%
... design style 0
... number of base array 1 0
INFO:... use original rows...
    max local area utilization set to be 87.32%
... design style 0
... number of base array 1 0
INFO:... use original rows...
    Initialization Time: 0 seconds.
    PR summary UTIL CHECKPOINT #3079

Starting ECO Placement ...
    no cell outside core area to be placed
    1 cells overlap in focus area
... design style 0
... number of base array 1 0
INFO:... use original rows...
Before Overlap Removal:
        horizontal bboxLength = 211 (micron)
        vertical   bboxLength = 196 (micron)
        total      bboxLength = 407 (micron)
        average length per net = 9.04 (micron)
after local window search:
        horizontal bboxLength = 211 (micron)
        vertical   bboxLength = 196 (micron)
        total      bboxLength = 407 (micron)
        average length per net = 9.04 (micron)
    Global Placement Time:      0 seconds.

Starting Row-based Overlap Removal ...
    Assigning std cells to rows ...
        [0%] [8%] [16%] [24%] [32%] [40%] [48%] [56%] [64%] [72%] [80%] [88%] [96%] [100%]
      No cell moved
    Removing std cells overlaps in rows ...
      placement of 1 cells are changed (1 moved, 0 rotated)
    overlaps removal finished
    Overlap Removal Time:       0 seconds.

Starting Detailed Optimization ...
    1 cell instances are ECO movable
        horizontal bboxLength (wireLength) = 211 (230) (micron)
        vertical   bboxLength (wireLength) = 196 (211) (micron)
        total      bboxLength (wireLength) = 407 (441) (micron)
        average length per net = 9.05 (9.81) (micron)
        Weighted Improvement (F) = 0.19
        Weighted Improvement (S-I) = 0.00
        Weighted Improvement (M) = 0.00
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 0.00
        Weighted Improvement (S-I) = 0.00
        Weighted Improvement (M) = 0.00
        Weighted Improvement (S-II) = 0.00
        Weighted Improvement (F) = 0.00
        Total Weighted Improvement (F) = 0.19
        Total Weighted Improvement (M) = 0.00
        Total Weighted Improvement (S-I) = 0.00
        Total Weighted Improvement (S-II) = 0.00
        Total Weighted Improvement (all)  = 0.19
    Detailed Placement Time:    0 seconds.

Writing Cell Placement ...
ECO report: Placement of 1 cells in core area are changed
            1 cells moved, 1 cells rotated
            max displaced cell instance = LOGIC1_X1!U0
            Total movement: manhattan(totalX, totalY) 0(0, 0) (micron)
            Max displacement: manhattan: 0, X: 0, Y: 0.
            Average displacement: (against all cells)0.0, (against moved cells)0.4
            Those cells are hilighted. To unhilight them, 
            please use <Unhilight> button.
    DB Update Time:     0 seconds.

Reporting placement quality ...
    >>>>> Placement Quality Report <<<<<
        @@@ horizontal bboxLength (wireLength) = 211 (230) (micron)
        @@@ vertical   bboxLength (wireLength) = 196 (211) (micron)
        @@@ total      bboxLength (wireLength) = 407 (441) (micron)
        @@@ average length per net = 9.04 (9.81) (micron)
        No placement map created
    >>>>> End of Report <<<<<
    Placement Report Time:      0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:00
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
INFO: 1 Tie-high cells of lib cell LOGIC1_X1 instantiated
INFO: 0 Tie-low cells of lib cell LOGIC0_X1 instantiated
 connect_tie_cells completed successfully
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    37 placeable cells
    0 cover cells
    9 IO cells/pins
    5 fixed core/macro cells
    51 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    62 pre-routes for placement blockage/checking
    62 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 8 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!2
    2 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!5
    5 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!13
    13 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!17
    17 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!48
    48 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


WARNING: can't restore area partition (AREAPARTITION) from DB's attached file
    (possible data lost: congestion map, ...)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  103  Alloctr  104  Proc 1985 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    2  Alloctr    2  Proc   41 
[End Removing Filler Cells] Total (MB): Used  105  Alloctr  106  Proc 2026 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
# Connect all power and ground pins
derive_pg_connection -all -reconnect -create_ports all
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'fsm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fsm                         fsm.CEL
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/ece477_fsm_freepdk45_sapr_flow/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (55740 53200) is different from CEL Core Area (28000 28000) (55740 56000).
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 127/127
Unconnected power pins:           0/0

Other ground nets:                127/127
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Create error cell fsm.err ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
# CTS & CLOCK ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preclock
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fsm_preclock. (UIG-5)
1
source ${SCRIPTS_DIR}/clocks.tcl
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)


Information: The design has 5 physical cells. (PSYN-105)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************
Std cell utilization: 35.96%  (210/(584-0))
(Non-fixed + Fixed)
Chip area:            584      sites, bbox (14.00 14.00 27.87 28.00) um
Std cell area:        210      sites, (non-fixed:210    fixed:0)
                      37       cells, (non-fixed:37     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       12 
Avg. std cell width:  0.95 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 8)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Warning: Die area is not integer multiples of min site width (380), object's width and height(83740,84000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 55.9
  Total fixed cell area: 0.0
  Total physical cell area: 55.9
  Core area: (28000 28000 55740 56000)
Error: User max_cap constraint (0.080000 fF) is too small. (CTS-206)
Error: unknown command 'create_metal_blockage' (CMD-005)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 12.0, utilization 0.00
LR: Layer metal4: Average tracks per gcell 10.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 4.9, utilization 0.00
LR: Layer metal6: Average tracks per gcell 6.5, utilization 0.31
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0458777.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0458777.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTS-Error: cannot insert more buffers since current utilization (123.3%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'Clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS-Error: cannot insert more buffers since current utilization (123.3%) exceed the limit (99.0%)
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS-Error: cannot insert more buffers since current utilization (123.3%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'Clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS-Error: cannot insert more buffers since current utilization (123.3%) exceed the limit (99.0%)

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net Clock
CTS:  clock gate levels = 1
CTS:    clock sink pins = 6
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net Clock:
CTS:   BUF_X32
CTS:   INV_X32
CTS:   BUF_X16
CTS:   INV_X16
CTS:   BUF_X8
CTS:   INV_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net Clock:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = Clock
CTS:        driving pin = Clock
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[1.000 1.000]
CTS:   leaf max transition = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[7.434 7.434]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net Clock
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[7.434 7.434]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0458777.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0458777.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS-Error: cannot insert more buffers since current utilization (123.3%) exceed the limit (99.0%)
CTS: BA: Cannot create a buffer instance, blockage map is incomplete
CTS: BA: Net 'Clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS-Error: cannot insert more buffers since current utilization (123.3%) exceed the limit (99.0%)
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0458777.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0458777.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.088498
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32


Initializing parameters for clock clk:
Root pin: Clock
Using max_transition: 1.000 ns
Using leaf_max_transition for clock clk: 1.000 ns
Using the following target skews for global optimization:
  Corner 'max': 0.060 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns


Starting optimization for clock clk.
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.048  -inf 0.048)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.048 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.047, 0.047), End (0.047, 0.047) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
100%   
100%   
Coarse optimization for clock 'clk'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.047, 0.047), End (0.047, 0.047) 

Detailed optimization for clock 'clk'
100%   
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.048, 0.048), End (0.048, 0.048) 

 Start (0.048, 0.048), End (0.048, 0.048) 

100%   
 Start (0.048, 0.048), End (0.048, 0.048) 

 Start (0.048, 0.048), End (0.048, 0.048) 

 Start (0.048, 0.048), End (0.048, 0.048) 

 Start (0.048, 0.048), End (0.048, 0.048) 

 Start (0.048, 0.048), End (0.048, 0.048) 

 Start (0.048, 0.048), End (0.048, 0.048) 

Start area recovery: (0.047867, 0.047867)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Switch to low metal layer for clock 'clk':

 Total 0 out of 1 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.047867, 0.047867)
 Start (0.048, 0.048), End (0.048, 0.048) 

Buffer removal for area recovery: (0.047867, 0.047867)
Area recovery optimization for clock 'clk':
100%   
Sizing for area recovery: (0.047867, 0.047867)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.047867, 0.047867)
Buffer pair removal for area recovery: (0.047867, 0.047867)
End area recovery: (0.047867, 0.047867)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.048  -inf 0.048)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.048 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 Clock (port)                                   11   0    0 r (  31   83) 
 Clock (port)                                   48  48   48 r (  31   83) 
 Clock (net)                            6   5                 
 Status_reg_1_/CK (DFF_X1)                      48   0   48 r (  50   48) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 Clock (port)                                   11   0    0 r (  31   83) 
 Clock (port)                                   48  48   48 r (  31   83) 
 Clock (net)                            6   5                 
 Status_reg_1_/CK (DFF_X1)                      48   0   48 r (  50   48) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 Clock (port)                                   11   0    0 r (  31   83) 
 Clock (port)                                    0   0    0 r (  31   83) 
 Clock (net)                            6   5                 
 Output1_reg/CK (DFF_X1)                         0   0    0 r (  50   32) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 Clock (port)                                   11   0    0 r (  31   83) 
 Clock (port)                                    0   0    0 r (  31   83) 
 Clock (net)                            6   5                 
 ps_reg_0_/CK (DFF_X1)                           0   0    0 r (  32   48) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************
Std cell utilization: 35.96%  (210/(584-0))
(Non-fixed + Fixed)
Std cell utilization: 100.00%  (210/(584-374))
(Non-fixed only)
Chip area:            584      sites, bbox (14.00 14.00 27.87 28.00) um
Std cell area:        210      sites, (non-fixed:210    fixed:0)
                      37       cells, (non-fixed:37     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      374      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       12 
Avg. std cell width:  0.95 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 8)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:43 2023
****************************************

No cell displacement.

...100%

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 55.9
  Total fixed cell area: 0.0
  Total physical cell area: 55.9
  Core area: (28000 28000 55740 56000)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00      55.9      0.00       0.0       0.0                                0.00  
Information: Skipping DRC Phases 1 and 2 due to high utilization (1.000000 > 0.98)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
...25%...50%...75%...100% done.

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:46 2023
****************************************
Std cell utilization: 35.96%  (210/(584-0))
(Non-fixed + Fixed)
Std cell utilization: 100.00%  (210/(584-374))
(Non-fixed only)
Chip area:            584      sites, bbox (14.00 14.00 27.87 28.00) um
Std cell area:        210      sites, (non-fixed:210    fixed:0)
                      37       cells, (non-fixed:37     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      374      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       12 
Avg. std cell width:  0.95 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 8)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:46 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 31 illegal cells...
Starting legalizer.
Warning: Density is 100.0% (PSYN-1010)
Warning: There is high fragmentation caused by many blockages or fixed cells.
        The median subrow width (space between blockages) is 9 sites
        and the median cell width is 7 sites. This makes it difficult for
        the legalizer to pack in the cells and can result in high
        displacements and long runtimes. (PSYN-1012)
Please look for the GIF files that are written out at the end of
        legalization to see the impact of the fragmentation.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Error: Could not find a legal placement.
Legalization complete (0 total sec)
Top 5 lib cells with lowest legal rate:
Error: A legal placement could not be found. (PSYN-044)
 
****************************************
  Report : Legalize Displacement
  Design : fsm
  Version: T-2022.03-SP3
  Date   : Tue May 16 23:07:46 2023
****************************************

avg cell displacement:    3.376 um ( 2.41 row height)
max cell displacement:   11.216 um ( 8.01 row height)
std deviation:            2.328 um ( 1.66 row height)
number of cell moved:        29 cells (out of 37 cells)

Largest displacement cells:
  Cell: U43 (INV_X1)
    Input location: (16.579 21.339)
    Legal location: (27.110 25.200)
    Displacement: 11.216 um, e.g. 8.01 row height.
  Cell: U44 (INV_X1)
    Input location: (16.919 22.400)
    Legal location: (24.070 18.200)
    Displacement: 8.294 um, e.g. 5.92 row height.
  Cell: U61 (NAND2_X1)
    Input location: (15.563 18.954)
    Legal location: (21.790 15.400)
    Displacement: 7.170 um, e.g. 5.12 row height.
  Cell: U42 (OAI21_X1)
    Input location: (17.665 22.400)
    Legal location: (22.930 18.200)
    Displacement: 6.735 um, e.g. 4.81 row height.
  Cell: U36 (NAND2_X1)
    Input location: (20.145 21.538)
    Legal location: (25.970 18.200)
    Displacement: 6.714 um, e.g. 4.80 row height.
  Cell: U50 (NOR2_X1)
    Input location: (18.044 20.995)
    Legal location: (21.030 15.400)
    Displacement: 6.342 um, e.g. 4.53 row height.
  Cell: U37 (AOI21_X1)
    Input location: (21.820 21.864)
    Legal location: (26.540 18.200)
    Displacement: 5.975 um, e.g. 4.27 row height.
  Cell: U38 (OAI21_X1)
    Input location: (20.931 21.480)
    Legal location: (24.450 18.200)
    Displacement: 4.811 um, e.g. 3.44 row height.
  Cell: U40 (AOI21_X1)
    Input location: (20.740 22.985)
    Legal location: (24.450 25.200)
    Displacement: 4.321 um, e.g. 3.09 row height.
  Cell: U41 (NOR2_X1)
    Input location: (17.386 25.200)
    Legal location: (16.470 21.000)
    Displacement: 4.299 um, e.g. 3.07 row height.

Total 11 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%
Error: An error has occurred in the execution of the detailed placer. (PSYN-060)

  Placement Optimization Complete
  -------------------------------


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Error: psynopt has abnormally terminated.  (OPT-100)
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  102  Alloctr  102  Proc 2026 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,41.87,42.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  103  Alloctr  103  Proc 2026 
Net statistics:
Total number of nets     = 45
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  103  Proc 2026 
Average gCell capacity  9.21     on layer (1)    metal1
Average gCell capacity  9.54     on layer (2)    metal2
Average gCell capacity  7.08     on layer (3)    metal3
Average gCell capacity  4.76     on layer (4)    metal4
Average gCell capacity  4.51     on layer (5)    metal5
Average gCell capacity  2.97     on layer (6)    metal6
Average gCell capacity  1.00     on layer (7)    metal7
Average gCell capacity  0.00     on layer (8)    metal8
Average gCell capacity  0.00     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.03         on layer (1)    metal1
Average number of tracks per gCell 10.03         on layer (2)    metal2
Average number of tracks per gCell 7.40  on layer (3)    metal3
Average number of tracks per gCell 5.03  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.77  on layer (7)    metal7
Average number of tracks per gCell 1.77  on layer (8)    metal8
Average number of tracks per gCell 0.90  on layer (9)    metal9
Average number of tracks per gCell 0.90  on layer (10)   metal10
Number of gCells = 9000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  103  Alloctr  103  Proc 2026 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used  103  Alloctr  103  Proc 2026 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  103  Alloctr  103  Proc 2026 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  103  Alloctr  103  Proc 2026 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 44.80
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 0.00
Initial. Layer metal3 wire length = 0.00
Initial. Layer metal4 wire length = 11.20
Initial. Layer metal5 wire length = 33.60
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 27
Initial. Via via1_4 count = 6
Initial. Via via2_8 count = 6
Initial. Via via3_2 count = 7
Initial. Via via4_0 count = 8
Initial. Via via5_0 count = 0
Initial. Via via6_0 count = 0
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  103  Alloctr  103  Proc 2026 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 44.80
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 0.00
phase1. Layer metal3 wire length = 0.00
phase1. Layer metal4 wire length = 11.20
phase1. Layer metal5 wire length = 33.60
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 27
phase1. Via via1_4 count = 6
phase1. Via via2_8 count = 6
phase1. Via via3_2 count = 7
phase1. Via via4_0 count = 8
phase1. Via via5_0 count = 0
phase1. Via via6_0 count = 0
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  103  Alloctr  103  Proc 2026 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 44.80
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 0.00
phase2. Layer metal3 wire length = 0.00
phase2. Layer metal4 wire length = 11.20
phase2. Layer metal5 wire length = 33.60
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 27
phase2. Via via1_4 count = 6
phase2. Via via2_8 count = 6
phase2. Via via3_2 count = 7
phase2. Via via4_0 count = 8
phase2. Via via5_0 count = 0
phase2. Via via6_0 count = 0
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  103  Alloctr  103  Proc 2026 

Congestion utilization per direction:
Average vertical track utilization   =  0.28 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  0.06 %
Peak    horizontal track utilization =  7.14 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  103  Proc 2026 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  103  Proc 2026 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  102  Alloctr  102  Proc 2026 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   98  Alloctr   98  Proc 2026 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 3 of 21


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   98  Alloctr   98  Proc 2026 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   98  Alloctr   98  Proc 2026 

Number of wires with overlap after iteration 1 = 1 of 15


Wire length and via report:
---------------------------
Number of metal1 wires: 0                 : 0
Number of metal2 wires: 1                via1_4: 6
Number of metal3 wires: 0                via2_8: 6
Number of metal4 wires: 8                via3_2: 7
Number of metal5 wires: 6                via4_0: 8
Number of metal6 wires: 0                via5_0: 0
Number of metal7 wires: 0                via6_0: 0
Number of metal8 wires: 0                via7_0: 0
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 15                vias: 27

Total metal1 wire length: 0.0
Total metal2 wire length: 0.1
Total metal3 wire length: 0.0
Total metal4 wire length: 11.0
Total metal5 wire length: 34.3
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 45.4

Longest metal1 wire length: 0.0
Longest metal2 wire length: 0.1
Longest metal3 wire length: 0.0
Longest metal4 wire length: 5.2
Longest metal5 wire length: 15.9
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   98  Alloctr   98  Proc 2026 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  104  Alloctr  104  Proc 2026 
Total number of nets = 45, of which 0 are not extracted
Total number of open nets = 42, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc   18 
[Iter 0] Total (MB): Used  112  Alloctr  113  Proc 2045 

End DR iteration 0 with 9 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc   18 
[DR] Total (MB): Used   98  Alloctr   98  Proc 2045 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   18 
[DR: Done] Total (MB): Used   98  Alloctr   98  Proc 2045 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    45 micron
Total Number of Contacts =             27
Total Number of Wires =                12
Total Number of PtConns =              0
Total Number of Routed Wires =       12
Total Routed Wire Length =           45 micron
Total Number of Routed Contacts =       27
        Layer      metal1 :          0 micron
        Layer      metal2 :          0 micron
        Layer      metal3 :          0 micron
        Layer      metal4 :         11 micron
        Layer      metal5 :         34 micron
        Layer      metal6 :          0 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via4_0 :          8
        Via   via3_2(rot) :          7
        Via   via2_8(rot) :          6
        Via        via1_4 :          1
        Via   via1_4(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 27 vias)
 
    Layer via1       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via2       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via3       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.00% (0 / 27 vias)
 
    Layer via1       =  0.00% (0      / 6       vias)
    Layer via2       =  0.00% (0      / 6       vias)
    Layer via3       =  0.00% (0      / 7       vias)
    Layer via4       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 27 vias)
 
    Layer via1       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via2       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via3       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 45
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Report clock tree summary results after clock routing and extraction
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : fsm
Version: T-2022.03-SP3
Date   : Tue May 16 23:07:48 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  6         0         0         0.0000    0.0473      0              0.0000
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fsm
Version: T-2022.03-SP3
Date   : Tue May 16 23:07:48 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.76
  Critical Path Slack:           3.98
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.76
  Critical Path Slack:           4.04
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.07
  Critical Path Slack:           3.73
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 37
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   0
  Inv Cell Count:                   6
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        31
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       28.728000
  Noncombinational Area:    27.131999
  Buf/Inv Area:              3.192000
  Total Buffer Area:             0.00
  Total Inverter Area:           3.19
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :           0.00
  Net YLength        :           0.00
  -----------------------------------
  Cell Area:                55.859999
  Design Area:              55.859999
  Net Length        :            0.00


  Design Rules
  -----------------------------------
  Total Number of Nets:            43
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.04
  -----------------------------------------
  Overall Compile Time:                0.06
  Overall Compile Wall Clock Time:     0.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

net(Output1) has floating ports (dbId = 8192 numNodes = 2 numEdges = 0 numCmps = 2)
net(Status[0]) has floating ports (dbId = 8193 numNodes = 2 numEdges = 0 numCmps = 2)
net(Output2) has floating ports (dbId = 8194 numNodes = 2 numEdges = 0 numCmps = 2)
net(LOGIC1_X1!U0_net) has floating ports (dbId = 8197 numNodes = 2 numEdges = 0 numCmps = 2)
net(Status[2]) has floating ports (dbId = 6913 numNodes = 2 numEdges = 0 numCmps = 2)
net(n48) has floating ports (dbId = 6914 numNodes = 4 numEdges = 0 numCmps = 4)
net(n47) has floating ports (dbId = 6915 numNodes = 3 numEdges = 0 numCmps = 3)
net(n46) has floating ports (dbId = 6916 numNodes = 3 numEdges = 0 numCmps = 3)
net(N61) has floating ports (dbId = 6917 numNodes = 2 numEdges = 0 numCmps = 2)
net(n50) has floating ports (dbId = 6918 numNodes = 6 numEdges = 0 numCmps = 6)
net(n45) has floating ports (dbId = 6919 numNodes = 5 numEdges = 0 numCmps = 5)
net(N60) has floating ports (dbId = 6920 numNodes = 2 numEdges = 0 numCmps = 2)
net(n44) has floating ports (dbId = 6921 numNodes = 3 numEdges = 0 numCmps = 3)
net(n43) has floating ports (dbId = 6922 numNodes = 2 numEdges = 0 numCmps = 2)
net(n42) has floating ports (dbId = 6923 numNodes = 3 numEdges = 0 numCmps = 3)
net(B) has floating ports (dbId = 6924 numNodes = 6 numEdges = 0 numCmps = 6)
net(n40) has floating ports (dbId = 6925 numNodes = 4 numEdges = 0 numCmps = 4)
net(Status[1]) has floating ports (dbId = 6926 numNodes = 5 numEdges = 0 numCmps = 5)
net(n41) has floating ports (dbId = 6927 numNodes = 2 numEdges = 0 numCmps = 2)
net(N62) has floating ports (dbId = 6928 numNodes = 2 numEdges = 0 numCmps = 2)
net(A) has floating ports (dbId = 6929 numNodes = 7 numEdges = 0 numCmps = 7)
net(N63) has floating ports (dbId = 6930 numNodes = 2 numEdges = 0 numCmps = 2)
net(n39) has floating ports (dbId = 6931 numNodes = 2 numEdges = 0 numCmps = 2)
net(n38) has floating ports (dbId = 6932 numNodes = 3 numEdges = 0 numCmps = 3)
net(n49) has floating ports (dbId = 6933 numNodes = 4 numEdges = 0 numCmps = 4)
net(n37) has floating ports (dbId = 6934 numNodes = 2 numEdges = 0 numCmps = 2)
net(n36) has floating ports (dbId = 6935 numNodes = 2 numEdges = 0 numCmps = 2)
net(n3) has floating ports (dbId = 6936 numNodes = 2 numEdges = 0 numCmps = 2)
net(ps[2]) has floating ports (dbId = 6937 numNodes = 3 numEdges = 0 numCmps = 3)
net(n35) has floating ports (dbId = 6938 numNodes = 2 numEdges = 0 numCmps = 2)
net(Reset) has floating ports (dbId = 6939 numNodes = 3 numEdges = 0 numCmps = 3)
net(ps[0]) has floating ports (dbId = 6940 numNodes = 3 numEdges = 0 numCmps = 3)
net(n34) has floating ports (dbId = 6941 numNodes = 4 numEdges = 0 numCmps = 4)
net(n33) has floating ports (dbId = 6942 numNodes = 2 numEdges = 0 numCmps = 2)
net(n32) has floating ports (dbId = 6943 numNodes = 2 numEdges = 0 numCmps = 2)
net(n5) has floating ports (dbId = 6944 numNodes = 2 numEdges = 0 numCmps = 2)
net(n31) has floating ports (dbId = 6945 numNodes = 3 numEdges = 0 numCmps = 3)
net(n30) has floating ports (dbId = 6946 numNodes = 2 numEdges = 0 numCmps = 2)
net(n29) has floating ports (dbId = 6947 numNodes = 2 numEdges = 0 numCmps = 2)
net(n28) has floating ports (dbId = 6948 numNodes = 2 numEdges = 0 numCmps = 2)
net(n26) has floating ports (dbId = 6949 numNodes = 2 numEdges = 0 numCmps = 2)
net(n27) has floating ports (dbId = 6950 numNodes = 3 numEdges = 0 numCmps = 3)
Total number of nets = 45, of which 0 are not extracted
Total number of open nets = 42, of which 0 are frozen

Check 45 nets, 42 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   98  Alloctr   98  Proc 2045 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  112  Alloctr  112  Proc 2045 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    45 micron
Total Number of Contacts =             27
Total Number of Wires =                12
Total Number of PtConns =              0
Total Number of Routed Wires =       12
Total Routed Wire Length =           45 micron
Total Number of Routed Contacts =       27
        Layer      metal1 :          0 micron
        Layer      metal2 :          0 micron
        Layer      metal3 :          0 micron
        Layer      metal4 :         11 micron
        Layer      metal5 :         34 micron
        Layer      metal6 :          0 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via4_0 :          8
        Via   via3_2(rot) :          7
        Via   via2_8(rot) :          6
        Via        via1_4 :          1
        Via   via1_4(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 27 vias)
 
    Layer via1       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via2       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via3       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.00% (0 / 27 vias)
 
    Layer via1       =  0.00% (0      / 6       vias)
    Layer via2       =  0.00% (0      / 6       vias)
    Layer via3       =  0.00% (0      / 7       vias)
    Layer via4       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 27 vias)
 
    Layer via1       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via2       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via3       =  0.00% (0      / 7       vias)
        Un-optimized = 100.00% (7       vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 


Verify Summary:

Total number of nets = 45, of which 0 are not extracted
Total number of open nets = 42, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fsm_postclk. (UIG-5)
1
# SIGNAL ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preroute
Information: Saved design named fsm_preroute. (UIG-5)
1
source ${SCRIPTS_DIR}/route.tcl -echo
# ROUTE
# ==========================================================================
# Connect PG
derive_pg_connection -reconnect -all

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 127/127
Unconnected power pins:           0/0

Other ground nets:                127/127
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Cell fsm.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Build buffer trees for high fanout nets.
remove_ideal_network -all
# Attempt to fix hold violations during routing
set_fix_hold [all_clocks]
# Route
set route_opt_args "-effort medium"
echo "route_opt $route_opt_args"
route_opt -effort medium
eval "route_opt $route_opt_args"
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.057 0.057 (RCEX-011)
Information: Library Derived Horizontal Res : 3e-06 3e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.03 0.03 (RCEX-011)
Information: Library Derived Vertical Res : 2.5e-06 2.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.7e-06 4.7e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Tue May 16 23:07:48 2023

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  102  Alloctr  102  Proc 2045 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,41.87,42.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  103  Alloctr  103  Proc 2045 
Net statistics:
Total number of nets     = 45
Number of nets to route  = 42
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  103  Alloctr  103  Proc 2045 
Average gCell capacity  9.21     on layer (1)    metal1
Average gCell capacity  9.54     on layer (2)    metal2
Average gCell capacity  7.08     on layer (3)    metal3
Average gCell capacity  4.76     on layer (4)    metal4
Average gCell capacity  4.51     on layer (5)    metal5
Average gCell capacity  2.97     on layer (6)    metal6
Average gCell capacity  1.00     on layer (7)    metal7
Average gCell capacity  0.00     on layer (8)    metal8
Average gCell capacity  0.00     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.03         on layer (1)    metal1
Average number of tracks per gCell 10.03         on layer (2)    metal2
Average number of tracks per gCell 7.40  on layer (3)    metal3
Average number of tracks per gCell 5.03  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.77  on layer (7)    metal7
Average number of tracks per gCell 1.77  on layer (8)    metal8
Average number of tracks per gCell 0.90  on layer (9)    metal9
Average number of tracks per gCell 0.90  on layer (10)   metal10
Number of gCells = 9000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  103  Alloctr  103  Proc 2045 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used  103  Alloctr  103  Proc 2045 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  103  Alloctr  103  Proc 2045 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  103  Alloctr  103  Proc 2045 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   99.8 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   92.7 1.78 2.67 1.11 0.00 0.67 0.56 0.33 0.11 0.00 0.00 0.00 0.00 0.00
metal3   88.1 7.33 0.00 2.22 0.00 0.22 1.33 0.00 0.44 0.00 0.33 0.00 0.00 0.00
metal4   94.4 4.00 0.00 1.56 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal5   97.1 0.33 0.44 2.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    97.2 1.36 0.31 0.70 0.00 0.09 0.19 0.03 0.06 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 393.87
Initial. Layer metal1 wire length = 5.08
Initial. Layer metal2 wire length = 138.99
Initial. Layer metal3 wire length = 191.16
Initial. Layer metal4 wire length = 58.63
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 201
Initial. Via via1_4 count = 104
Initial. Via via2_8 count = 93
Initial. Via via3_2 count = 4
Initial. Via via4_0 count = 0
Initial. Via via5_0 count = 0
Initial. Via via6_0 count = 0
Initial. Via via7_0 count = 0
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  103  Alloctr  103  Proc 2045 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   99.8 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   92.7 1.78 2.67 1.11 0.00 0.67 0.56 0.33 0.11 0.00 0.00 0.00 0.00 0.00
metal3   88.1 7.33 0.00 2.22 0.00 0.22 1.33 0.00 0.44 0.00 0.33 0.00 0.00 0.00
metal4   94.4 4.00 0.00 1.56 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal5   97.1 0.33 0.44 2.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    97.2 1.36 0.31 0.70 0.00 0.09 0.19 0.03 0.06 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 393.87
phase1. Layer metal1 wire length = 5.08
phase1. Layer metal2 wire length = 138.99
phase1. Layer metal3 wire length = 191.16
phase1. Layer metal4 wire length = 58.63
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 201
phase1. Via via1_4 count = 104
phase1. Via via2_8 count = 93
phase1. Via via3_2 count = 4
phase1. Via via4_0 count = 0
phase1. Via via5_0 count = 0
phase1. Via via6_0 count = 0
phase1. Via via7_0 count = 0
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  103  Alloctr  103  Proc 2045 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   99.8 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   92.7 1.78 2.78 1.22 0.00 0.67 0.56 0.22 0.00 0.00 0.00 0.00 0.00 0.00
metal3   88.1 7.33 0.00 2.22 0.00 0.22 1.33 0.00 0.44 0.00 0.33 0.00 0.00 0.00
metal4   94.4 4.00 0.00 1.56 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal5   97.1 0.33 0.44 2.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    97.2 1.36 0.32 0.71 0.00 0.09 0.19 0.02 0.04 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 393.87
phase2. Layer metal1 wire length = 5.08
phase2. Layer metal2 wire length = 138.99
phase2. Layer metal3 wire length = 191.16
phase2. Layer metal4 wire length = 58.63
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 201
phase2. Via via1_4 count = 104
phase2. Via via2_8 count = 93
phase2. Via via3_2 count = 4
phase2. Via via4_0 count = 0
phase2. Via via5_0 count = 0
phase2. Via via6_0 count = 0
phase2. Via via7_0 count = 0
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  103  Alloctr  103  Proc 2045 

Congestion utilization per direction:
Average vertical track utilization   =  1.81 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.89 %
Peak    horizontal track utilization = 42.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  103  Proc 2045 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used  103  Alloctr  103  Proc 2045 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  102  Alloctr  102  Proc 2045 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  102  Alloctr  103  Proc 2045 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 283 of 379


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  102  Alloctr  103  Proc 2045 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  102  Alloctr  103  Proc 2045 

Number of wires with overlap after iteration 1 = 127 of 228


Wire length and via report:
---------------------------
Number of metal1 wires: 12                : 0
Number of metal2 wires: 109              via1_4: 115
Number of metal3 wires: 92               via2_8: 124
Number of metal4 wires: 15               via3_2: 22
Number of metal5 wires: 0                via4_0: 0
Number of metal6 wires: 0                via5_0: 0
Number of metal7 wires: 0                via6_0: 0
Number of metal8 wires: 0                via7_0: 0
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 228               vias: 261

Total metal1 wire length: 7.0
Total metal2 wire length: 134.4
Total metal3 wire length: 194.0
Total metal4 wire length: 75.9
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 411.3

Longest metal1 wire length: 2.7
Longest metal2 wire length: 7.6
Longest metal3 wire length: 17.1
Longest metal4 wire length: 14.8
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  102  Alloctr  103  Proc 2045 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fsm_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  108  Alloctr  109  Proc 2045 
Total number of nets = 45, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    7
Routed  4/9 Partitions, Violations =    7
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    5 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 2051 

End DR iteration 0 with 9 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    5 
[DR] Total (MB): Used  102  Alloctr  103  Proc 2051 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    5 
[DR: Done] Total (MB): Used  102  Alloctr  103  Proc 2051 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    458 micron
Total Number of Contacts =             264
Total Number of Wires =                249
Total Number of PtConns =              0
Total Number of Routed Wires =       249
Total Routed Wire Length =           458 micron
Total Number of Routed Contacts =       264
        Layer      metal1 :         12 micron
        Layer      metal2 :        134 micron
        Layer      metal3 :        190 micron
        Layer      metal4 :         88 micron
        Layer      metal5 :         34 micron
        Layer      metal6 :          0 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via4_0 :          8
        Via   via3_2(rot) :         30
        Via        via2_8 :          1
        Via   via2_8(rot) :         92
        Via   via2_5(rot) :         16
        Via        via1_4 :         43
        Via   via1_4(rot) :         63
        Via        via1_5 :          9
        Via   via1_5(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 264 vias)
 
    Layer via1       =  0.00% (0      / 117     vias)
        Un-optimized = 100.00% (117     vias)
    Layer via2       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
    Layer via3       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.00% (0 / 264 vias)
 
    Layer via1       =  0.00% (0      / 117     vias)
    Layer via2       =  0.00% (0      / 109     vias)
    Layer via3       =  0.00% (0      / 30      vias)
    Layer via4       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 264 vias)
 
    Layer via1       =  0.00% (0      / 117     vias)
        Un-optimized = 100.00% (117     vias)
    Layer via2       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
    Layer via3       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 45
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Tue May 16 23:07:50 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 5 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal7 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fsm
Version: T-2022.03-SP3
Date   : Tue May 16 23:07:50 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.76
  Critical Path Slack:           3.98
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.76
  Critical Path Slack:           4.04
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.07
  Critical Path Slack:           3.73
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 37
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   0
  Inv Cell Count:                   6
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        31
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       28.728000
  Noncombinational Area:    27.131999
  Buf/Inv Area:              3.192000
  Total Buffer Area:             0.00
  Total Inverter Area:           3.19
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :           0.00
  Net YLength        :           0.00
  -----------------------------------
  Cell Area:                55.859999
  Design Area:              55.859999
  Net Length        :            0.00


  Design Rules
  -----------------------------------
  Total Number of Nets:            43
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.04
  -----------------------------------------
  Overall Compile Time:                0.06
  Overall Compile Wall Clock Time:     0.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
# Remove the blockage you created before clockopt
remove_routing_blockage [get_routing_blockage -type metal]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
remove_routing_blockage [get_routing_blockage -type via]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
# Insert filler
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -connect_to_power VDD \
   -connect_to_ground VSS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal6
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    122 placeable cells
    0 cover cells
    9 IO cells/pins
    5 fixed core/macro cells
    136 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 8 horizontal rows
    58 pre-routes for placement blockage/checking
    58 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
    tracks of layer 3 are not even
    tracks of layer 6 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 8 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    0 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    0 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    0 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    0 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    0 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  104  Alloctr  104  Proc 2051 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End Removing Filler Cells] Total (MB): Used  106  Alloctr  106  Proc 2051 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
# Connect PG
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 0 power ports and 0 ground ports
verify_pg_nets
Cell fsm.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Check LVS/DRC
# ==========================================================================
verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 45, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 45 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   98  Alloctr   98  Proc 2051 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  112  Alloctr  112  Proc 2051 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    458 micron
Total Number of Contacts =             264
Total Number of Wires =                249
Total Number of PtConns =              0
Total Number of Routed Wires =       249
Total Routed Wire Length =           458 micron
Total Number of Routed Contacts =       264
        Layer      metal1 :         12 micron
        Layer      metal2 :        134 micron
        Layer      metal3 :        190 micron
        Layer      metal4 :         88 micron
        Layer      metal5 :         34 micron
        Layer      metal6 :          0 micron
        Layer      metal7 :          0 micron
        Layer      metal8 :          0 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via4_0 :          8
        Via   via3_2(rot) :         30
        Via        via2_8 :          1
        Via   via2_8(rot) :         92
        Via   via2_5(rot) :         16
        Via        via1_4 :         43
        Via   via1_4(rot) :         63
        Via        via1_5 :          9
        Via   via1_5(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 264 vias)
 
    Layer via1       =  0.00% (0      / 117     vias)
        Un-optimized = 100.00% (117     vias)
    Layer via2       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
    Layer via3       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.00% (0 / 264 vias)
 
    Layer via1       =  0.00% (0      / 117     vias)
    Layer via2       =  0.00% (0      / 109     vias)
    Layer via3       =  0.00% (0      / 30      vias)
    Layer via4       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 264 vias)
 
    Layer via1       =  0.00% (0      / 117     vias)
        Un-optimized = 100.00% (117     vias)
    Layer via2       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
    Layer via3       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 


Verify Summary:

Total number of nets = 45, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

verify_lvs -ignore_min_area
Create error cell fsm_lvs.err ...

-- LVS START : --
Process layer 0  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 1  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 2  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 3  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 4  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 5  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 6  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 7  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 8  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 9  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 10  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 11  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 12  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 13  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 14  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 15  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst Output1_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst Status_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst Output2_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst ps_reg_2_ QN doesn't connect to any net.

** Total Floating ports are 4.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
verify_lvs -ignore_floating_port

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
# GENERATE RESULT FILES
# ==========================================================================
save_mw_cel -as ${design_name}_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fsm_finished. (UIG-5)
1
source ${SCRIPTS_DIR}/generate.tcl -echo
##########################################################
################### GENERATE COLLATERAL ##################
##########################################################
# Case sensitive (avoid issues with spice)
define_name_rules STANDARD -case
change_names -rules STANDARD
Information: Updating database...
Information: Updating top database 'fsm.CEL;1'. (MWDC-255)
# Verilog
write_verilog ./$results/$design_name.apr.v \
    -pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -diode_ports \
    -supply_statement "none"
Generating description for top level cell.
Processing module fsm
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
# Verilog with no power grid or physical cells (aside from tie cells)
write_verilog ./$results/$design_name.apr_no_phys_pwr.v \
    -no_pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -force_no_output_references "$TAP_CELLS $FILL_CELLS"
Generating description for top level cell.
Processing module fsm
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
-diode_ports \
    -supply_statement "none"
Error: unknown command '-diode_ports' (CMD-005)
# SDF
write_sdf -context verilog -version 1.2 ./$results/$design_name.apr.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ee478.2023spr/gbeatty3/ece477_fsm_freepdk45_sapr_flow/sapr/apr/results/fsm.apr.sdf'. (WT-3)
# SDC
write_sdc -version 1.7 -nosplit $results/$design_name.apr.sdc
#DEF
write_def -lef may_need_for_rotated_vias.lef \
          -output "./$results/$design_name.def"\
          -all_vias
Begin writing incremental LEF file.

Completed writing LEF file
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
##########################################################
################### GENERATE REPORTS #####################
##########################################################
# Timing
check_timing > "./$reports/check_timing.rpt"
report_constraints -all_violators -verbose -nosplit > "./$reports/constraints.rpt"
report_timing -path end  -delay max -max_paths 200 -nosplit > "./$reports/paths.max.rpt"
report_timing -path full -delay max -max_paths 50  -nosplit > "./$reports/full_paths.max.rpt"
report_timing -path end  -delay min -max_paths 200 -nosplit > "./$reports/paths.min.rpt"
report_timing -path full -delay min -max_paths 50  -nosplit > "./$reports/full_paths.min.rpt"
# Area
report_area -physical -hier -nosplit > "./$reports/area.rpt"
# Power and backannotation
report_power -verbose -hier -nosplit > "./$reports/power.hier.rpt"
report_power -verbose -nosplit > "./$reports/power.rpt"
report_saif -hier > "./$reports/saif_anno.rpt"
report_saif -missing >> "./$reports/saif_anno.rpt"
# Floorplanning and placement
report_fp_placement > "./$reports/placement.rpt"
# Clocking
report_clock_tree -nosplit > "./$reports/clocktree.rpt"
# QoR
report_qor -nosplit > "./$reports/qor.rpt"
# REPORT DRCS AS POPUP WINDOW
# ==========================================================================
source ${SCRIPTS_DIR}/report_drcs.tcl -echo
######################################################################
#  2014 Synopsys, Inc.  All rights reserved.             
#                                                                  
# This script is proprietary and confidential information of        
# Synopsys, Inc. and may be used and disclosed only as authorized   
# per your agreement with Synopsys, Inc. controlling such use and   
# disclosure.                                                       
#                                                                   
######################################################################
#
# Version 1.0: Date created 11/7/2013
#  Report DRCs in table format. 
#  Select DRCs to report by layer and/or type
#  Highlight reported DRCs by specified color 
#
# Version 1.1: Date created 11/15/2013
#  Added -ignore_type & -ignore_layer options
#
# Version 1.2: Date created 11/17/2013
#  Filter DRCs by layer_number instead of layer
#  to avoid wrong reporting due to pattern matches
#
######################################################################
proc report_drc {args} {
        set begin [clock seconds]
        parse_proc_arguments -args $args results
        
        # Find the drc_types to report
        if {[info exists results(-type)]} {
                set drc(types) $results(-type)
        } else {
                set drc(types) [list_drc_error_types]
        }

        # If -ignore_type flag is present, remove those from list
        if {[info exists results(-ignore_type)]} {
                foreach type $results(-ignore_type) {
                        set remove [lsearch $drc(types) $type]
                        set drc(types) [lreplace $drc(types) $remove $remove]
                }
        }
        
        # Find the routing layers to report
        if {[info exists results(-layer)]} {
                set drc(layers) $results(-layer)
        } else {
                # Convert collection of all routing layers to list
                set drc(layers) [collection_to_list -name_only -no_braces [get_layers -filter is_routing_layer]]
        }

        # If -ignore_layer flag is present, remove those from list
        if {[info exists results(-ignore_layer)]} {
                foreach layer $results(-ignore_layer) {
                        set remove [lsearch $drc(layers) $layer]
                        set drc(layers) [lreplace $drc(layers) $remove $remove]
                }
        }

        if {[info exists results(-add_to_highlight)] && ![info exists results(-highlight)]} {
                echo "\nWarning: add_to_highlight should be used in conjunction with highlight"
        } 

        # Default highlight color is set to red
        if {[info exists results(-color)]} { set color $results(-color)} else {set color red}

        # Default error cell is set to "Detail Route"
        if {[info exists results(-err_cell)]} { set err_cell $results(-err_cell)} else {set err_cell "Detail Route"}

        # Start the error browser and set it to highlight mode.
        if {[info exists results(-highlight)]} {
                start_gui
                gui_unload_error_cel
                gui_load_error_cel -error_cel_type $err_cell
                gui_error_browser -show
                gui_set_current_errors -data_name $err_cell
                gui_set_error_browser_option -dim true -show_mode highlighted
                # Clear the highlighted DRCs unless -add_to_highlight is specified
                if {[info exists results(-add_to_highlight)]} { } else {gui_change_error_highlight -remove -all_visible}
        }

        if {[llength $drc(types)] > 0} {
                #Initialize the array drc to 0
                set stlen 0
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set drc($type,$layer) 0
                                set total($layer) 0
                        }
                        set total($type) 0
                        if {[string length $type] > $stlen} {set stlen [string length $type]}
                }

                # Populate DRCs per layer/type
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set layer_number [get_attribute [get_layer $layer] layer_number]
                                set drc_count [sizeof_collection [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]]
                                set drc($type,$layer) $drc_count
                                if {[info exists results(-highlight)]} {
                                        # Select the errors and then highlight selected errors, then clear selected errors
                                        gui_set_selected_errors -add [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]
                                        gui_change_error_highlight -add -color $color -selected
                                        gui_clear_selected_errors
                                }
                        }
                }
        
                # Find totals per type and per layer and overall total
                foreach type $drc(types) {
                        set total($type) [sizeof_collection [get_drc_error -filter "type==\"$type\"" -quiet]]
                }
                foreach layer $drc(layers) {
                        set layer_number [get_attribute [get_layer $layer] layer_number]
                        set total($layer) [sizeof_collection [get_drc_error -filter "layer_numbers=~*$layer_number*" -quiet]]
                }
                set total(all) [sizeof_collection [get_drc_errors]]

                # Print out Layer list header
                set layer_count 0
                echo ""
                echo -n [format "%${stlen}s |" ""]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {echo -n [format "%6s" $layer]; incr layer_count}
                }
                echo [format " |%6s" "TOTAL"]
                set sep [string repeat "-" [expr $stlen + [expr [expr $layer_count + 2] * 6]]]; echo $sep

                # Print the DRC table. If any row/column totals 0, do not print
                foreach type $drc(types) {
                        if {$total($type) > 0} {
                        echo -n [format "%${stlen}s |" $type]  
                                foreach layer $drc(layers) {
                                        if {$total($layer) > 0} {
                                                if {$drc($type,$layer) > 0} {
                                                        echo -n [format "%6d" $drc($type,$layer)]
                                                } else {echo -n [format "%6s" "-"]}
                                        }
                                }
                        echo -n [format " |%6d" $total($type)]
                        echo ""
                        }
                }
                echo $sep
                echo -n [format "%${stlen}s |" "TOTAL"]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {
                        echo -n [format "%6d" $total($layer)]
                        }
                }

                # Do not report total if following flags are passed
                if {![info exists results(-type)] && ![info exists results(-layer)] && ![info exists results(-ignore_type)]  && ![info exists results(-ignore_layer)]} {
                        echo [format " |%6d" $total(all)]
                } else {echo " |"}
        } else {
                echo "\n#################\nNo DRCs to report\n#################\n"
        }

        set end [clock seconds]
        echo [format "\nElapsed time : %20d Seconds" [expr $end - $begin]]
}
define_proc_attributes report_drc \
        -info "Report/Highlight routing DRCs by Layer and/or DRC_type\n" \
        -define_args {
                {-layer "Layer list on which to report DRC. eg: -layer {{metal2} {metal7}} " layer list optional}
                {-type "List of DRC types to report. eg: -type {{Short} {Less than NDR width}} " type list optional}
                {-ignore_layer "Layers to ignore. eg: -ignore_layer {{metal2} {metal7}} " ignore_layer list optional}
                {-ignore_type "DRCs to ignore. eg: -ignore_type {{Short} {Less than NDR width} {Macro pin connection by offset}} " ignore_type list optional}
                {-highlight "Highlight reported DRCs in the GUI" "" boolean optional}
                {-color "Highlight color. Default: red. eg: green" color string optional}
                {-add_to_highlight "Add to already highlighted DRCs in the GUI" "" boolean optional}
                {-err_cell "Err cell from which to report DRC. Default: {Detail Router}"  err_cell string optional}
        }
report_drc -highlight -color green
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 

#################
No DRCs to report
#################


Elapsed time :                    2 Seconds
start_gui
