 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : polar_decoder
Version: R-2020.09-SP5
Date   : Wed Dec  7 02:12:19 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: stage_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_2_reg[2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage_cnt_reg[3]/CK (DFFRX4)                            0.00 #     0.00 r
  stage_cnt_reg[3]/Q (DFFRX4)                             0.52       0.52 f
  U39415/Y (INVX12)                                       0.12       0.65 r
  U35970/Y (NAND2X6)                                      0.11       0.75 f
  U39213/Y (NAND3BX4)                                     0.19       0.94 f
  U37558/Y (CLKBUFX3)                                     0.41       1.35 f
  U49059/Y (CLKBUFX3)                                     0.35       1.69 f
  U37576/Y (CLKBUFX3)                                     0.61       2.30 f
  U33033/Y (INVX12)                                       0.34       2.64 r
  U36407/Y (AOI222XL)                                     0.29       2.93 f
  U33625/Y (CLKBUFX3)                                     0.29       3.22 f
  U35512/Y (NAND4X4)                                      0.22       3.44 r
  sub_654_G3/B[1] (polar_decoder_DW01_sub_14_DW01_sub_18)
                                                          0.00       3.44 r
  sub_654_G3/U1/Y (INVX4)                                 0.11       3.55 f
  sub_654_G3/U2_1/CO (ADDFHX2)                            0.29       3.84 f
  sub_654_G3/U2_2/CO (ADDFHX2)                            0.23       4.07 f
  sub_654_G3/U2_3/CO (ADDFX2)                             0.35       4.42 f
  sub_654_G3/U2_4/CO (ADDFHX2)                            0.25       4.67 f
  sub_654_G3/U2_5/CO (ADDFHX2)                            0.23       4.91 f
  sub_654_G3/U2_6/CO (ADDFHX2)                            0.23       5.14 f
  sub_654_G3/U2_7/CO (ADDFHX2)                            0.23       5.37 f
  sub_654_G3/U2_8/CO (ADDFHX2)                            0.23       5.60 f
  sub_654_G3/U2_9/CO (ADDFHX2)                            0.23       5.84 f
  sub_654_G3/U2_10/CO (ADDFHX2)                           0.23       6.07 f
  sub_654_G3/U2_11/CO (ADDFHX2)                           0.23       6.30 f
  sub_654_G3/U2_12/CO (ADDFHX2)                           0.23       6.53 f
  sub_654_G3/U2_13/CO (ADDFXL)                            0.49       7.02 f
  sub_654_G3/U2_14/CO (ADDFX2)                            0.40       7.42 f
  sub_654_G3/U2_15/CO (ADDFHX1)                           0.32       7.73 f
  sub_654_G3/U2_16/CO (ADDFXL)                            0.50       8.23 f
  sub_654_G3/U2_17/CO (ADDFXL)                            0.53       8.76 f
  sub_654_G3/U2_18/Y (XOR3XL)                             0.47       9.23 r
  sub_654_G3/DIFF[18] (polar_decoder_DW01_sub_14_DW01_sub_18)
                                                          0.00       9.23 r
  U34131/Y (MXI2X2)                                       0.21       9.44 f
  U39617/Y (OAI222X2)                                     0.24       9.68 r
  stage_buf_2_reg[2][18]/D (DFFRX2)                       0.00       9.68 r
  data arrival time                                                  9.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_2_reg[2][18]/CK (DFFRX2)                      0.00       9.90 r
  library setup time                                     -0.22       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[26][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U44801/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[26][13]/D (DFFRX1)                      0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[26][13]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[106][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U44796/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[106][13]/D (DFFRX1)                     0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[106][13]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[42][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U44797/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[42][13]/D (DFFRX1)                      0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[42][13]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[74][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U44800/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[74][13]/D (DFFRX1)                      0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[74][13]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[64][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42588/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[64][12]/D (DFFRX1)                      0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[64][12]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[240][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42591/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[240][12]/D (DFFRX1)                     0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[240][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[90][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U44799/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[90][13]/D (DFFRX1)                      0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[90][13]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[144][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42592/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[144][12]/D (DFFRX1)                     0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[144][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[16][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42590/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[16][12]/D (DFFRX1)                      0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[16][12]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[10][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U44798/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[10][13]/D (DFFRX1)                      0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[10][13]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[96][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42587/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[96][12]/D (DFFRX1)                      0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[96][12]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[48][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42589/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[48][12]/D (DFFRX1)                      0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[48][12]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_8_reg[176][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[0]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[0]/Q (DFFRX4)                                   0.48       0.48 f
  U37924/Y (BUFX20)                                       0.20       0.68 f
  U33432/Y (CLKAND2X2)                                    0.41       1.09 f
  U37819/Y (AND2X4)                                       0.41       1.50 f
  U40233/Y (AO22XL)                                       0.42       1.93 f
  U51926/Y (OR4X1)                                        0.51       2.44 f
  U42010/Y (NOR2X2)                                       0.17       2.61 r
  U39869/Y (NAND2BX4)                                     0.18       2.79 r
  U39868/Y (OAI2BB1X4)                                    0.12       2.91 f
  U39600/Y (AO21X4)                                       0.23       3.14 f
  U34614/Y (CLKINVX8)                                     0.07       3.21 r
  U34612/Y (NAND3X8)                                      0.09       3.29 f
  U42686/Y (AO21X4)                                       0.20       3.50 f
  U34408/Y (AO21X4)                                       0.21       3.71 f
  U34410/Y (AO21X4)                                       0.22       3.93 f
  U34409/Y (AO21X4)                                       0.21       4.14 f
  U39264/Y (AO21X4)                                       0.21       4.35 f
  U39263/Y (BUFX20)                                       0.17       4.51 f
  U33039/Y (CLKINVX16)                                    0.11       4.62 r
  U33895/Y (MX2X6)                                        0.27       4.89 f
  gt_578/A[2] (polar_decoder_DW_cmp_J3_0)                 0.00       4.89 f
  gt_578/U118/Y (NOR2X2)                                  0.31       5.20 r
  gt_578/U117/Y (NOR2X2)                                  0.20       5.39 f
  gt_578/U214/Y (NOR3X6)                                  0.15       5.54 r
  gt_578/U116/Y (NOR3X2)                                  0.10       5.64 f
  gt_578/U183/Y (NOR3X2)                                  0.18       5.82 r
  gt_578/U112/Y (NOR3X2)                                  0.16       5.98 f
  gt_578/U137/Y (NAND4X4)                                 0.16       6.14 r
  gt_578/U224/Y (NAND4BX4)                                0.19       6.33 f
  gt_578/U222/Y (NAND4X4)                                 0.16       6.49 r
  gt_578/U221/Y (AND3X8)                                  0.18       6.67 r
  gt_578/U143/Y (NAND2X8)                                 0.07       6.73 f
  gt_578/GE_LT_GT_LE (polar_decoder_DW_cmp_J3_0)          0.00       6.73 f
  U33647/Y (CLKBUFX20)                                    0.17       6.91 f
  U35724/Y (MX2X2)                                        0.30       7.21 r
  U39581/Y (INVX2)                                        0.14       7.35 f
  add_0_root_add_580_ni/A[3] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       7.35 f
  add_0_root_add_580_ni/U120/Y (NAND2X4)                  0.13       7.48 r
  add_0_root_add_580_ni/U117/Y (NOR2X8)                   0.08       7.56 f
  add_0_root_add_580_ni/U142/Y (NAND2X6)                  0.10       7.66 r
  add_0_root_add_580_ni/U150/Y (INVX8)                    0.10       7.77 f
  add_0_root_add_580_ni/U176/Y (NAND2X1)                  0.16       7.93 r
  add_0_root_add_580_ni/U175/Y (XOR2X1)                   0.24       8.17 r
  add_0_root_add_580_ni/SUM[12] (polar_decoder_DW01_inc_J2_0)
                                                          0.00       8.17 r
  U36765/Y (CLKMX2X2)                                     0.36       8.54 r
  U34124/Y (INVX8)                                        0.14       8.68 f
  U34123/Y (OAI221X2)                                     0.26       8.93 r
  U34947/Y (INVX3)                                        0.15       9.08 f
  U34126/Y (BUFX20)                                       0.17       9.26 f
  U42585/Y (MXI2XL)                                       0.34       9.59 r
  stage_buf_8_reg[176][12]/D (DFFRX1)                     0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_8_reg[176][12]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.30       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[122][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33508/Y (CLKINVX6)                                     0.27       1.79 r
  U43264/Y (OA22XL)                                       0.41       2.20 r
  U35648/Y (NAND4X1)                                      0.26       2.46 f
  U34263/Y (AOI2BB1X4)                                    0.25       2.71 f
  U34262/Y (AOI221X4)                                     0.41       3.12 r
  U33145/Y (NAND4X6)                                      0.18       3.30 f
  U38007/Y (NAND2BX2)                                     0.28       3.58 f
  U38006/Y (NAND2BX2)                                     0.23       3.81 f
  U41016/Y (NAND2BX4)                                     0.18       3.99 f
  U41013/Y (NAND2BX4)                                     0.17       4.16 f
  U41018/Y (NAND2BX4)                                     0.17       4.33 f
  U39551/Y (NAND2BX4)                                     0.17       4.50 f
  U41015/Y (NAND2BX4)                                     0.17       4.67 f
  U39549/Y (NAND2BX4)                                     0.17       4.84 f
  U41014/Y (NAND2BX4)                                     0.17       5.01 f
  U52232/Y (NAND2X1)                                      0.17       5.18 r
  U52231/Y (XOR2X1)                                       0.40       5.58 r
  gt_578_G11/A[10] (polar_decoder_DW_cmp_J6_2)            0.00       5.58 r
  gt_578_G11/U314/Y (CLKINVX1)                            0.35       5.93 f
  gt_578_G11/U354/Y (NOR2X1)                              0.36       6.29 r
  gt_578_G11/U333/Y (NOR2X4)                              0.15       6.43 f
  gt_578_G11/U332/Y (AOI21X4)                             0.15       6.58 r
  gt_578_G11/U303/Y (OAI21X4)                             0.10       6.69 f
  gt_578_G11/U329/Y (AOI21X4)                             0.13       6.82 r
  gt_578_G11/U320/Y (OA21X4)                              0.19       7.00 r
  gt_578_G11/GE_LT_GT_LE (polar_decoder_DW_cmp_J6_2)      0.00       7.00 r
  U33670/Y (CLKBUFX20)                                    0.18       7.19 r
  U39570/Y (MX2X4)                                        0.25       7.44 f
  U39670/Y (INVX4)                                        0.13       7.56 r
  add_0_root_add_580_G11_ni/A[0] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       7.56 r
  add_0_root_add_580_G11_ni/U113/Y (NAND2X6)              0.10       7.66 f
  add_0_root_add_580_G11_ni/U112/Y (NOR2X8)               0.11       7.78 r
  add_0_root_add_580_G11_ni/U122/Y (NAND2X1)              0.16       7.93 f
  add_0_root_add_580_G11_ni/U116/Y (BUFX12)               0.19       8.13 f
  add_0_root_add_580_G11_ni/U102/Y (NOR2X1)               0.28       8.40 r
  add_0_root_add_580_G11_ni/U108/Y (XNOR2X4)              0.23       8.63 r
  add_0_root_add_580_G11_ni/SUM[13] (polar_decoder_DW01_inc_J6_3)
                                                          0.00       8.63 r
  U39572/Y (MXI2X6)                                       0.15       8.78 f
  U39569/Y (OAI221X4)                                     0.60       9.38 r
  U40586/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[122][13]/D (DFFRX1)                     0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[122][13]/CK (DFFRX1)                    0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cnt_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_3_reg[7][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[1]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[1]/Q (DFFRX4)                                   0.56       0.56 f
  U33815/Y (NAND2X6)                                      0.14       0.71 r
  U34130/Y (INVX12)                                       0.11       0.81 f
  U36586/Y (NAND2X6)                                      0.09       0.91 r
  U36585/Y (BUFX20)                                       0.17       1.07 r
  U35603/Y (INVX12)                                       0.08       1.15 f
  U38689/Y (NAND2X8)                                      0.08       1.23 r
  U33958/Y (INVX12)                                       0.06       1.30 f
  U34004/Y (BUFX20)                                       0.16       1.45 f
  U37767/Y (CLKINVX8)                                     0.29       1.75 r
  U39352/Y (OA22XL)                                       0.46       2.20 r
  U33418/Y (NAND4X2)                                      0.18       2.38 f
  U55309/Y (AOI2BB1X1)                                    0.33       2.71 f
  U39944/Y (AOI221X4)                                     0.47       3.18 r
  U39943/Y (NAND4X8)                                      0.15       3.33 f
  add_654_G8/B[0] (polar_decoder_DW01_add_8)              0.00       3.33 f
  add_654_G8/U1/Y (AND2X2)                                0.23       3.56 f
  add_654_G8/U1_1/CO (ADDFX2)                             0.35       3.91 f
  add_654_G8/U1_2/CO (ADDFHX2)                            0.24       4.15 f
  add_654_G8/U1_3/CO (ADDFHX1)                            0.31       4.46 f
  add_654_G8/U1_4/CO (CMPR32X2)                           0.37       4.83 f
  add_654_G8/U1_5/CO (ADDFHX2)                            0.24       5.08 f
  add_654_G8/U1_6/CO (ADDFHX1)                            0.31       5.38 f
  add_654_G8/U1_7/CO (ADDFX2)                             0.37       5.75 f
  add_654_G8/U1_8/CO (ADDFXL)                             0.49       6.25 f
  add_654_G8/U1_9/CO (ADDFXL)                             0.53       6.78 f
  add_654_G8/U1_10/CO (ADDFX2)                            0.40       7.18 f
  add_654_G8/U1_11/CO (CMPR32X2)                          0.37       7.55 f
  add_654_G8/U1_12/CO (ADDFHX2)                           0.25       7.80 f
  add_654_G8/U1_13/CO (ADDFHX2)                           0.23       8.03 f
  add_654_G8/U1_14/CO (ADDFHX2)                           0.25       8.28 f
  add_654_G8/U1_15/CO (ADDFHX4)                           0.20       8.48 f
  add_654_G8/U1_16/CO (CMPR32X2)                          0.34       8.82 f
  add_654_G8/U1_17/Y (XOR3X1)                             0.40       9.22 r
  add_654_G8/SUM[17] (polar_decoder_DW01_add_8)           0.00       9.22 r
  U34913/Y (MXI2X4)                                       0.14       9.36 f
  U34912/Y (OAI222X2)                                     0.25       9.61 r
  stage_buf_3_reg[7][17]/D (DFFRX1)                       0.00       9.61 r
  data arrival time                                                  9.61

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_3_reg[7][17]/CK (DFFRX1)                      0.00       9.90 r
  library setup time                                     -0.28       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[23][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33993/Y (CLKINVX6)                                     0.27       1.79 r
  U42636/Y (OA22XL)                                       0.41       2.20 r
  U55216/Y (NAND4X1)                                      0.27       2.47 f
  U34319/Y (OAI21X2)                                      0.30       2.77 r
  U41983/Y (OAI2BB1X2)                                    0.14       2.90 f
  U35634/Y (CLKINVX4)                                     0.11       3.01 r
  U33991/Y (NAND2X6)                                      0.08       3.09 f
  U33051/Y (AO21X2)                                       0.31       3.40 f
  U42619/Y (AO21X4)                                       0.23       3.62 f
  U42620/Y (AO21X4)                                       0.21       3.83 f
  U40639/Y (BUFX20)                                       0.15       3.98 f
  U33050/Y (INVX6)                                        0.34       4.32 r
  U36094/Y (CLKMX2X2)                                     0.41       4.73 f
  gt_578_G8/B[0] (polar_decoder_DW_cmp_J7_0)              0.00       4.73 f
  gt_578_G8/U472/Y (NAND2X1)                              0.25       4.98 r
  gt_578_G8/U426/Y (NAND2X2)                              0.14       5.12 f
  gt_578_G8/U425/Y (AOI21X4)                              0.15       5.27 r
  gt_578_G8/U434/Y (OAI21X4)                              0.09       5.37 f
  gt_578_G8/U438/Y (AO21X4)                               0.19       5.56 f
  gt_578_G8/U468/Y (OAI2BB1X4)                            0.17       5.73 f
  gt_578_G8/U444/Y (AOI21X4)                              0.16       5.89 r
  gt_578_G8/U406/Y (OAI21X4)                              0.10       5.99 f
  gt_578_G8/U462/Y (AO21X4)                               0.19       6.19 f
  gt_578_G8/U467/Y (OAI2BB1X4)                            0.16       6.35 f
  gt_578_G8/U408/Y (AOI21X4)                              0.16       6.51 r
  gt_578_G8/U407/Y (OAI21X4)                              0.10       6.61 f
  gt_578_G8/U443/Y (AOI21X4)                              0.18       6.79 r
  gt_578_G8/GE_LT_GT_LE (polar_decoder_DW_cmp_J7_0)       0.00       6.79 r
  U39567/Y (BUFX20)                                       0.20       7.00 r
  U39316/Y (CLKMX2X8)                                     0.39       7.38 f
  U33885/Y (INVX8)                                        0.08       7.46 r
  add_0_root_add_580_G8_ni/A[0] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       7.46 r
  add_0_root_add_580_G8_ni/U109/Y (NAND2X6)               0.09       7.56 f
  add_0_root_add_580_G8_ni/U138/Y (NOR2X8)                0.14       7.69 r
  add_0_root_add_580_G8_ni/U112/Y (INVX8)                 0.08       7.78 f
  add_0_root_add_580_G8_ni/U117/Y (OR2X1)                 0.29       8.07 f
  add_0_root_add_580_G8_ni/U116/Y (XNOR2X1)               0.22       8.28 r
  add_0_root_add_580_G8_ni/SUM[6] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       8.28 r
  U36738/Y (CLKMX2X2)                                     0.33       8.61 r
  U36923/Y (INVX3)                                        0.19       8.80 f
  U39568/Y (OAI221X4)                                     0.57       9.37 r
  U42835/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[23][6]/D (DFFRX1)                       0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[23][6]/CK (DFFRX1)                      0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33993/Y (CLKINVX6)                                     0.27       1.79 r
  U42636/Y (OA22XL)                                       0.41       2.20 r
  U55216/Y (NAND4X1)                                      0.27       2.47 f
  U34319/Y (OAI21X2)                                      0.30       2.77 r
  U41983/Y (OAI2BB1X2)                                    0.14       2.90 f
  U35634/Y (CLKINVX4)                                     0.11       3.01 r
  U33991/Y (NAND2X6)                                      0.08       3.09 f
  U33051/Y (AO21X2)                                       0.31       3.40 f
  U42619/Y (AO21X4)                                       0.23       3.62 f
  U42620/Y (AO21X4)                                       0.21       3.83 f
  U40639/Y (BUFX20)                                       0.15       3.98 f
  U33050/Y (INVX6)                                        0.34       4.32 r
  U36094/Y (CLKMX2X2)                                     0.41       4.73 f
  gt_578_G8/B[0] (polar_decoder_DW_cmp_J7_0)              0.00       4.73 f
  gt_578_G8/U472/Y (NAND2X1)                              0.25       4.98 r
  gt_578_G8/U426/Y (NAND2X2)                              0.14       5.12 f
  gt_578_G8/U425/Y (AOI21X4)                              0.15       5.27 r
  gt_578_G8/U434/Y (OAI21X4)                              0.09       5.37 f
  gt_578_G8/U438/Y (AO21X4)                               0.19       5.56 f
  gt_578_G8/U468/Y (OAI2BB1X4)                            0.17       5.73 f
  gt_578_G8/U444/Y (AOI21X4)                              0.16       5.89 r
  gt_578_G8/U406/Y (OAI21X4)                              0.10       5.99 f
  gt_578_G8/U462/Y (AO21X4)                               0.19       6.19 f
  gt_578_G8/U467/Y (OAI2BB1X4)                            0.16       6.35 f
  gt_578_G8/U408/Y (AOI21X4)                              0.16       6.51 r
  gt_578_G8/U407/Y (OAI21X4)                              0.10       6.61 f
  gt_578_G8/U443/Y (AOI21X4)                              0.18       6.79 r
  gt_578_G8/GE_LT_GT_LE (polar_decoder_DW_cmp_J7_0)       0.00       6.79 r
  U39567/Y (BUFX20)                                       0.20       7.00 r
  U39316/Y (CLKMX2X8)                                     0.39       7.38 f
  U33885/Y (INVX8)                                        0.08       7.46 r
  add_0_root_add_580_G8_ni/A[0] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       7.46 r
  add_0_root_add_580_G8_ni/U109/Y (NAND2X6)               0.09       7.56 f
  add_0_root_add_580_G8_ni/U138/Y (NOR2X8)                0.14       7.69 r
  add_0_root_add_580_G8_ni/U112/Y (INVX8)                 0.08       7.78 f
  add_0_root_add_580_G8_ni/U117/Y (OR2X1)                 0.29       8.07 f
  add_0_root_add_580_G8_ni/U116/Y (XNOR2X1)               0.22       8.28 r
  add_0_root_add_580_G8_ni/SUM[6] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       8.28 r
  U36738/Y (CLKMX2X2)                                     0.33       8.61 r
  U36923/Y (INVX3)                                        0.19       8.80 f
  U39568/Y (OAI221X4)                                     0.57       9.37 r
  U42836/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[7][6]/D (DFFRX1)                        0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[7][6]/CK (DFFRX1)                       0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[103][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33993/Y (CLKINVX6)                                     0.27       1.79 r
  U42636/Y (OA22XL)                                       0.41       2.20 r
  U55216/Y (NAND4X1)                                      0.27       2.47 f
  U34319/Y (OAI21X2)                                      0.30       2.77 r
  U41983/Y (OAI2BB1X2)                                    0.14       2.90 f
  U35634/Y (CLKINVX4)                                     0.11       3.01 r
  U33991/Y (NAND2X6)                                      0.08       3.09 f
  U33051/Y (AO21X2)                                       0.31       3.40 f
  U42619/Y (AO21X4)                                       0.23       3.62 f
  U42620/Y (AO21X4)                                       0.21       3.83 f
  U40639/Y (BUFX20)                                       0.15       3.98 f
  U33050/Y (INVX6)                                        0.34       4.32 r
  U36094/Y (CLKMX2X2)                                     0.41       4.73 f
  gt_578_G8/B[0] (polar_decoder_DW_cmp_J7_0)              0.00       4.73 f
  gt_578_G8/U472/Y (NAND2X1)                              0.25       4.98 r
  gt_578_G8/U426/Y (NAND2X2)                              0.14       5.12 f
  gt_578_G8/U425/Y (AOI21X4)                              0.15       5.27 r
  gt_578_G8/U434/Y (OAI21X4)                              0.09       5.37 f
  gt_578_G8/U438/Y (AO21X4)                               0.19       5.56 f
  gt_578_G8/U468/Y (OAI2BB1X4)                            0.17       5.73 f
  gt_578_G8/U444/Y (AOI21X4)                              0.16       5.89 r
  gt_578_G8/U406/Y (OAI21X4)                              0.10       5.99 f
  gt_578_G8/U462/Y (AO21X4)                               0.19       6.19 f
  gt_578_G8/U467/Y (OAI2BB1X4)                            0.16       6.35 f
  gt_578_G8/U408/Y (AOI21X4)                              0.16       6.51 r
  gt_578_G8/U407/Y (OAI21X4)                              0.10       6.61 f
  gt_578_G8/U443/Y (AOI21X4)                              0.18       6.79 r
  gt_578_G8/GE_LT_GT_LE (polar_decoder_DW_cmp_J7_0)       0.00       6.79 r
  U39567/Y (BUFX20)                                       0.20       7.00 r
  U39316/Y (CLKMX2X8)                                     0.39       7.38 f
  U33885/Y (INVX8)                                        0.08       7.46 r
  add_0_root_add_580_G8_ni/A[0] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       7.46 r
  add_0_root_add_580_G8_ni/U109/Y (NAND2X6)               0.09       7.56 f
  add_0_root_add_580_G8_ni/U138/Y (NOR2X8)                0.14       7.69 r
  add_0_root_add_580_G8_ni/U112/Y (INVX8)                 0.08       7.78 f
  add_0_root_add_580_G8_ni/U117/Y (OR2X1)                 0.29       8.07 f
  add_0_root_add_580_G8_ni/U116/Y (XNOR2X1)               0.22       8.28 r
  add_0_root_add_580_G8_ni/SUM[6] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       8.28 r
  U36738/Y (CLKMX2X2)                                     0.33       8.61 r
  U36923/Y (INVX3)                                        0.19       8.80 f
  U39568/Y (OAI221X4)                                     0.57       9.37 r
  U42837/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[103][6]/D (DFFRX1)                      0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[103][6]/CK (DFFRX1)                     0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: cnt_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage_buf_7_reg[87][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  polar_decoder      tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg[2]/CK (DFFRX4)                                  0.00 #     0.00 r
  cnt_reg[2]/Q (DFFRX4)                                   0.48       0.48 f
  U34635/Y (BUFX20)                                       0.18       0.66 f
  U38536/Y (CLKAND2X8)                                    0.21       0.87 f
  U34727/Y (AND2X2)                                       0.30       1.17 f
  U34906/Y (BUFX12)                                       0.16       1.33 f
  U33147/Y (CLKBUFX20)                                    0.18       1.51 f
  U33993/Y (CLKINVX6)                                     0.27       1.79 r
  U42636/Y (OA22XL)                                       0.41       2.20 r
  U55216/Y (NAND4X1)                                      0.27       2.47 f
  U34319/Y (OAI21X2)                                      0.30       2.77 r
  U41983/Y (OAI2BB1X2)                                    0.14       2.90 f
  U35634/Y (CLKINVX4)                                     0.11       3.01 r
  U33991/Y (NAND2X6)                                      0.08       3.09 f
  U33051/Y (AO21X2)                                       0.31       3.40 f
  U42619/Y (AO21X4)                                       0.23       3.62 f
  U42620/Y (AO21X4)                                       0.21       3.83 f
  U40639/Y (BUFX20)                                       0.15       3.98 f
  U33050/Y (INVX6)                                        0.34       4.32 r
  U36094/Y (CLKMX2X2)                                     0.41       4.73 f
  gt_578_G8/B[0] (polar_decoder_DW_cmp_J7_0)              0.00       4.73 f
  gt_578_G8/U472/Y (NAND2X1)                              0.25       4.98 r
  gt_578_G8/U426/Y (NAND2X2)                              0.14       5.12 f
  gt_578_G8/U425/Y (AOI21X4)                              0.15       5.27 r
  gt_578_G8/U434/Y (OAI21X4)                              0.09       5.37 f
  gt_578_G8/U438/Y (AO21X4)                               0.19       5.56 f
  gt_578_G8/U468/Y (OAI2BB1X4)                            0.17       5.73 f
  gt_578_G8/U444/Y (AOI21X4)                              0.16       5.89 r
  gt_578_G8/U406/Y (OAI21X4)                              0.10       5.99 f
  gt_578_G8/U462/Y (AO21X4)                               0.19       6.19 f
  gt_578_G8/U467/Y (OAI2BB1X4)                            0.16       6.35 f
  gt_578_G8/U408/Y (AOI21X4)                              0.16       6.51 r
  gt_578_G8/U407/Y (OAI21X4)                              0.10       6.61 f
  gt_578_G8/U443/Y (AOI21X4)                              0.18       6.79 r
  gt_578_G8/GE_LT_GT_LE (polar_decoder_DW_cmp_J7_0)       0.00       6.79 r
  U39567/Y (BUFX20)                                       0.20       7.00 r
  U39316/Y (CLKMX2X8)                                     0.39       7.38 f
  U33885/Y (INVX8)                                        0.08       7.46 r
  add_0_root_add_580_G8_ni/A[0] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       7.46 r
  add_0_root_add_580_G8_ni/U109/Y (NAND2X6)               0.09       7.56 f
  add_0_root_add_580_G8_ni/U138/Y (NOR2X8)                0.14       7.69 r
  add_0_root_add_580_G8_ni/U112/Y (INVX8)                 0.08       7.78 f
  add_0_root_add_580_G8_ni/U117/Y (OR2X1)                 0.29       8.07 f
  add_0_root_add_580_G8_ni/U116/Y (XNOR2X1)               0.22       8.28 r
  add_0_root_add_580_G8_ni/SUM[6] (polar_decoder_DW01_inc_J3_1)
                                                          0.00       8.28 r
  U36738/Y (CLKMX2X2)                                     0.33       8.61 r
  U36923/Y (INVX3)                                        0.19       8.80 f
  U39568/Y (OAI221X4)                                     0.57       9.37 r
  U42833/Y (MX2X1)                                        0.27       9.65 r
  stage_buf_7_reg[87][6]/D (DFFRX1)                       0.00       9.65 r
  data arrival time                                                  9.65

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stage_buf_7_reg[87][6]/CK (DFFRX1)                      0.00       9.90 r
  library setup time                                     -0.25       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
