action = "synthesis"
language = "vhdl"

syn_family  = "Arria V"
syn_device  = "5agxmb1g4f"
syn_grade   = "c4"
syn_package = "40"

syn_top = "gate"
syn_project = "gate_prj"

syn_tool = "quartus"
quartus_preflow='none.tcl'
quartus_postmodule='none.tcl'
quartus_postflow='none.tcl'

files = [ "../files/gate.vhdl" ]
