Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/KAT091.ADF/Desktop/stage 4/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to C:/Users/KAT091.ADF/Desktop/stage 4/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: assign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "assign.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "assign"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : assign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : assign.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/KAT091.ADF/Desktop/stage 4/display.vhd" in Library work.
Architecture behavioral of Entity display is up to date.
Compiling vhdl file "C:/Users/KAT091.ADF/Desktop/stage 4/assign.vhd" in Library work.
Entity <assign> compiled.
Entity <assign> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <assign> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <assign> in library <work> (Architecture <behavioral>).
    Set user-defined property "LOC =  T9" for signal <clock> in unit <assign>.
    Set user-defined property "LOC =  L14 L13 M14 M13" for signal <buttons> in unit <assign>.
    Set user-defined property "LOC =  K13 K14 J13 J14 H13 H14 G12 F12" for signal <switches> in unit <assign>.
    Set user-defined property "LOC =  P11 P12 N12 P13 N14 L12 P14 K12" for signal <leds> in unit <assign>.
    Set user-defined property "LOC =  E13 F14 G14 D14" for signal <digit> in unit <assign>.
    Set user-defined property "LOC =  P16 N16 F13 R16 P15 N15 G13 E14" for signal <segments> in unit <assign>.
Entity <assign> analyzed. Unit <assign> generated.

Analyzing Entity <display> in library <work> (Architecture <behavioral>).
Entity <display> analyzed. Unit <display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <display>.
    Related source file is "C:/Users/KAT091.ADF/Desktop/stage 4/display.vhd".
    Found 16x7-bit ROM for signal <number$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <display> synthesized.


Synthesizing Unit <assign>.
    Related source file is "C:/Users/KAT091.ADF/Desktop/stage 4/assign.vhd".
WARNING:Xst:647 - Input <switches<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <choice> is used but never assigned. This sourceless signal will be automatically connected to value 00000001.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <choice> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <choice> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <choice>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <choice> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <choice> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16x8-bit ROM for signal <state$rom0000>.
    Found 1-bit register for signal <leds<7>>.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <signal_clk>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <state_next>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <assign> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 2
 4-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <assign> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block assign, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : assign.ngr
Top Level Output File Name         : assign
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 131
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT3                        : 5
#      LUT4                        : 20
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 42
#      FD                          : 8
#      FDR                         : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 8
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       30  out of   1920     1%  
 Number of Slice Flip Flops:             42  out of   3840     1%  
 Number of 4 input LUTs:                 58  out of   3840     1%  
 Number of IOs:                          33
 Number of bonded IOBs:                  29  out of    173    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 33    |
signal_clk                         | NONE(state_next_0)     | 9     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.889ns (Maximum Frequency: 126.762MHz)
   Minimum input arrival time before clock: 4.522ns
   Maximum output required time after clock: 9.173ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.889ns (frequency: 126.762MHz)
  Total number of paths / destination ports: 1584 / 65
-------------------------------------------------------------------------
Delay:               7.889ns (Levels of Logic = 10)
  Source:            count_8 (FF)
  Destination:       signal_clk (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: count_8 to signal_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  count_8 (count_8)
     LUT4:I0->O            1   0.551   0.000  count_cmp_eq0000_wg_lut<0> (count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  count_cmp_eq0000_wg_cy<0> (count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<1> (count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<2> (count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<3> (count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<4> (count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<5> (count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<6> (count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.281   1.859  count_cmp_eq0000_wg_cy<7> (count_cmp_eq0000)
     INV:I->O              1   0.551   0.801  signal_clk_not00011_INV_0 (signal_clk_not0001)
     FDR:R                     1.026          signal_clk
    ----------------------------------------
    Total                      7.889ns (4.013ns logic, 3.876ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'signal_clk'
  Clock period: 2.931ns (frequency: 341.180MHz)
  Total number of paths / destination ports: 24 / 10
-------------------------------------------------------------------------
Delay:               2.931ns (Levels of Logic = 1)
  Source:            state_0 (FF)
  Destination:       state_next_0 (FF)
  Source Clock:      signal_clk rising
  Destination Clock: signal_clk rising

  Data Path: state_0 to state_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.720   1.457  state_0 (state_0)
     LUT4:I0->O            1   0.551   0.000  state_next_mux0316<1>1 (state_next_mux0316<1>)
     FD:D                      0.203          state_next_2
    ----------------------------------------
    Total                      2.931ns (1.474ns logic, 1.457ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'signal_clk'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              4.522ns (Levels of Logic = 3)
  Source:            buttons<1> (PAD)
  Destination:       state_0 (FF)
  Destination Clock: signal_clk rising

  Data Path: buttons<1> to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  buttons_1_IBUF (buttons_1_IBUF)
     LUT4:I0->O            4   0.551   1.256  state_cmp_eq00001 (state_cmp_eq0000)
     LUT3:I0->O            1   0.551   0.000  state_mux0001<3>1 (state_mux0001<3>)
     FD:D                      0.203          state_3
    ----------------------------------------
    Total                      4.522ns (2.126ns logic, 2.396ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'signal_clk'
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Offset:              9.173ns (Levels of Logic = 2)
  Source:            state_1 (FF)
  Destination:       segments<6> (PAD)
  Source Clock:      signal_clk rising

  Data Path: state_1 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.720   1.457  state_1 (state_1)
     LUT4:I0->O            1   0.551   0.801  dd/Mrom_number_rom000061 (dd/Mrom_number_rom00006)
     OBUF:I->O                 5.644          segments_2_OBUF (segments<2>)
    ----------------------------------------
    Total                      9.173ns (6.915ns logic, 2.258ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.05 secs
 
--> 

Total memory usage is 168632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

