--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7821112 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.381ns.
--------------------------------------------------------------------------------
Slack:                  0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.329ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.329ns (6.533ns logic, 12.796ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.145ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.145ns (6.533ns logic, 12.612ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.014ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.014ns (6.748ns logic, 12.266ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.998ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X7Y56.A2       net (fanout=2)        0.751   M_counter_q[20]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.998ns (6.748ns logic, 12.250ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.043ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y32.B6      net (fanout=2)        0.149   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y32.B       Tilo                  0.259   Mmux_s21
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A2      net (fanout=1)        1.125   M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_FSM_FFd1-In2
                                                       M_state_q_FSM_FFd2-In3
    SLICE_X12Y39.AX      net (fanout=2)        0.669   M_state_q_FSM_FFd2-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.043ns (6.499ns logic, 12.544ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.013ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y32.B6      net (fanout=2)        0.149   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y32.B       Tilo                  0.259   Mmux_s21
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A2      net (fanout=1)        1.125   M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_FSM_FFd1-In2
                                                       M_state_q_FSM_FFd2-In3
    SLICE_X13Y39.BX      net (fanout=2)        0.610   M_state_q_FSM_FFd2-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     19.013ns (6.528ns logic, 12.485ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.974ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X11Y53.B5      net (fanout=12)       1.145   _n0209<4>1
    SLICE_X11Y53.B       Tilo                  0.259   N29
                                                       Mmux_M_alu_a8
    DSP48_X0Y10.B1       net (fanout=13)       2.017   M_alu_a[1]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.974ns (6.538ns logic, 12.436ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.830ns (6.748ns logic, 12.082ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.927ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y38.D5      net (fanout=1)        1.327   alu/M_mul_s[4]
    SLICE_X12Y38.CMUX    Topdc                 0.456   alu/Mmux_s124
                                                       alu/Mmux_s128_F
                                                       alu/Mmux_s128
    SLICE_X10Y35.C1      net (fanout=8)        1.291   M_alu_s[4]
    SLICE_X10Y35.C       Tilo                  0.235   M_state_q_FSM_FFd4-In5
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>11
    SLICE_X12Y33.B2      net (fanout=5)        1.358   M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.927ns (6.509ns logic, 12.418ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.818ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.C3      net (fanout=18)       1.154   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.C       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a111
    DSP48_X0Y10.B4       net (fanout=13)       2.041   M_alu_a[4]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.818ns (6.748ns logic, 12.070ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.814ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X7Y56.A2       net (fanout=2)        0.751   M_counter_q[20]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.814ns (6.748ns logic, 12.066ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.802ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X7Y56.A2       net (fanout=2)        0.751   M_counter_q[20]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.C3      net (fanout=18)       1.154   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.C       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a111
    DSP48_X0Y10.B4       net (fanout=13)       2.041   M_alu_a[4]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.802ns (6.748ns logic, 12.054ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.773ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.CQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X7Y56.A4       net (fanout=2)        0.526   M_counter_q[18]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.773ns (6.748ns logic, 12.025ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.866ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y32.A5      net (fanout=2)        2.166   M_mul_s[12]
    SLICE_X12Y32.A       Tilo                  0.254   io_led_12_OBUF
                                                       alu/Mmux_s59
    SLICE_X12Y33.D2      net (fanout=7)        0.793   M_alu_s[12]
    SLICE_X12Y33.CMUX    Topdc                 0.456   M_state_q_FSM_FFd1-In3
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1_F
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1
    SLICE_X12Y33.B1      net (fanout=1)        0.937   N87
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.866ns (6.528ns logic, 12.338ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.728ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y32.B6      net (fanout=2)        0.149   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y32.B       Tilo                  0.259   Mmux_s21
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A2      net (fanout=1)        1.125   M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_FSM_FFd1-In2
                                                       M_state_q_FSM_FFd2-In3
    SLICE_X12Y39.AX      net (fanout=2)        0.669   M_state_q_FSM_FFd2-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     18.728ns (6.714ns logic, 12.014ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.712ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X7Y56.A2       net (fanout=2)        0.751   M_counter_q[20]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y32.B6      net (fanout=2)        0.149   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y32.B       Tilo                  0.259   Mmux_s21
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A2      net (fanout=1)        1.125   M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_FSM_FFd1-In2
                                                       M_state_q_FSM_FFd2-In3
    SLICE_X12Y39.AX      net (fanout=2)        0.669   M_state_q_FSM_FFd2-In
    SLICE_X12Y39.CLK     Tdick                 0.085   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     18.712ns (6.714ns logic, 11.998ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y32.B6      net (fanout=2)        0.149   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y32.B       Tilo                  0.259   Mmux_s21
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A2      net (fanout=1)        1.125   M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_FSM_FFd1-In2
                                                       M_state_q_FSM_FFd2-In3
    SLICE_X13Y39.BX      net (fanout=2)        0.610   M_state_q_FSM_FFd2-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     18.698ns (6.743ns logic, 11.955ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.790ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X11Y53.B5      net (fanout=12)       1.145   _n0209<4>1
    SLICE_X11Y53.B       Tilo                  0.259   N29
                                                       Mmux_M_alu_a8
    DSP48_X0Y10.B1       net (fanout=13)       2.017   M_alu_a[1]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.790ns (6.538ns logic, 12.252ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.785ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y52.A4      net (fanout=16)       2.178   M_state_q_FSM_FFd3_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.785ns (6.438ns logic, 12.347ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.682ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X7Y56.A2       net (fanout=2)        0.751   M_counter_q[20]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y32.B6      net (fanout=2)        0.149   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y32.B       Tilo                  0.259   Mmux_s21
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A2      net (fanout=1)        1.125   M_state_q_FSM_FFd2-In1
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_FSM_FFd1-In2
                                                       M_state_q_FSM_FFd2-In3
    SLICE_X13Y39.BX      net (fanout=2)        0.610   M_state_q_FSM_FFd2-In
    SLICE_X13Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     18.682ns (6.743ns logic, 11.939ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.786ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X11Y53.A1      net (fanout=15)       2.433   M_state_q_FSM_FFd2_1
    SLICE_X11Y53.A       Tilo                  0.259   N29
                                                       _n0198<4>1
    SLICE_X12Y52.A2      net (fanout=21)       1.172   _n0198
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.786ns (6.533ns logic, 12.253ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.780ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M13      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X14Y41.B5      net (fanout=1)        1.459   alu/M_mul_s[13]
    SLICE_X14Y41.B       Tilo                  0.235   alu/Mmux_s61
                                                       alu/Mmux_s68
    SLICE_X12Y33.D3      net (fanout=14)       1.433   M_alu_s[13]
    SLICE_X12Y33.CMUX    Topdc                 0.456   M_state_q_FSM_FFd1-In3
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1_F
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1
    SLICE_X12Y33.B1      net (fanout=1)        0.937   N87
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.780ns (6.509ns logic, 12.271ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.778ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M12      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y32.A5      net (fanout=2)        2.166   M_mul_s[12]
    SLICE_X12Y32.A       Tilo                  0.254   io_led_12_OBUF
                                                       alu/Mmux_s59
    SLICE_X12Y33.C2      net (fanout=7)        0.731   M_alu_s[12]
    SLICE_X12Y33.CMUX    Tilo                  0.430   M_state_q_FSM_FFd1-In3
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1_G
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1
    SLICE_X12Y33.B1      net (fanout=1)        0.937   N87
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.778ns (6.502ns logic, 12.276ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_22 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_22 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_22
    SLICE_X7Y56.A6       net (fanout=2)        0.405   M_counter_q[22]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.652ns (6.748ns logic, 11.904ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.743ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y38.D5      net (fanout=1)        1.327   alu/M_mul_s[4]
    SLICE_X12Y38.CMUX    Topdc                 0.456   alu/Mmux_s124
                                                       alu/Mmux_s128_F
                                                       alu/Mmux_s128
    SLICE_X10Y35.C1      net (fanout=8)        1.291   M_alu_s[4]
    SLICE_X10Y35.C       Tilo                  0.235   M_state_q_FSM_FFd4-In5
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>11
    SLICE_X12Y33.B2      net (fanout=5)        1.358   M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.743ns (6.509ns logic, 12.234ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.634ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.C3      net (fanout=18)       1.154   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.C       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a111
    DSP48_X0Y10.B4       net (fanout=13)       2.041   M_alu_a[4]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.634ns (6.748ns logic, 11.886ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.728ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A2      net (fanout=15)       2.627   M_state_q_FSM_FFd2_1
    SLICE_X13Y52.A       Tilo                  0.259   M_alu_a[2]
                                                       _n0209<4>1_1
    SLICE_X12Y52.A1      net (fanout=12)       1.521   _n0209<4>1
    SLICE_X12Y52.A       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a141
    DSP48_X0Y10.B7       net (fanout=14)       2.001   M_alu_a[7]
    DSP48_X0Y10.M13      Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X14Y41.B5      net (fanout=1)        1.459   alu/M_mul_s[13]
    SLICE_X14Y41.B       Tilo                  0.235   alu/Mmux_s61
                                                       alu/Mmux_s68
    SLICE_X12Y33.C3      net (fanout=14)       1.407   M_alu_s[13]
    SLICE_X12Y33.CMUX    Tilo                  0.430   M_state_q_FSM_FFd1-In3
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1_G
                                                       M_alu_s[15]_GND_1_o_equal_33_o<15>11_SW1
    SLICE_X12Y33.B1      net (fanout=1)        0.937   N87
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.728ns (6.483ns logic, 12.245ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.617ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.DQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X7Y56.A3       net (fanout=2)        0.370   M_counter_q[23]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.617ns (6.748ns logic, 11.869ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.618ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X7Y56.A2       net (fanout=2)        0.751   M_counter_q[20]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.C3      net (fanout=18)       1.154   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.C       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a111
    DSP48_X0Y10.B4       net (fanout=13)       2.041   M_alu_a[4]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y39.D3      net (fanout=2)        1.458   M_mul_s[0]
    SLICE_X12Y39.CMUX    Topdc                 0.456   M_state_q_FSM_FFd2_1
                                                       alu/Mmux_s214_F
                                                       alu/Mmux_s214
    SLICE_X12Y35.B3      net (fanout=9)        1.373   M_alu_s[0]
    SLICE_X12Y35.B       Tilo                  0.254   M_alu_s[15]_GND_1_o_equal_17_o<15>2
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>21
    SLICE_X13Y32.A2      net (fanout=3)        1.621   M_alu_s[15]_GND_1_o_equal_17_o<15>2
    SLICE_X13Y32.A       Tilo                  0.259   Mmux_s21
                                                       M_alu_s[15]_GND_1_o_equal_17_o<15>1
    SLICE_X13Y33.C3      net (fanout=2)        0.548   M_alu_s[15]_GND_1_o_equal_17_o
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y38.AX      net (fanout=2)        0.281   M_state_q_FSM_FFd1-In
    SLICE_X14Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.618ns (6.748ns logic, 11.870ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.612ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.588 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X7Y56.A1       net (fanout=2)        0.767   M_counter_q[19]
    SLICE_X7Y56.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>3
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X9Y52.A2       net (fanout=3)        1.461   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X9Y52.A        Tilo                  0.259   Mmux_M_alu_b8
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>5_1
    SLICE_X13Y53.D3      net (fanout=18)       1.187   M_counter_q[25]_GND_1_o_equal_2_o<25>5
    SLICE_X13Y53.D       Tilo                  0.259   M_alu_a[6]
                                                       Mmux_M_alu_a131
    DSP48_X0Y10.B6       net (fanout=14)       2.204   M_alu_a[6]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   alu/mul/Mmult_n0003
                                                       alu/mul/Mmult_n0003
    SLICE_X12Y38.D5      net (fanout=1)        1.327   alu/M_mul_s[4]
    SLICE_X12Y38.CMUX    Topdc                 0.456   alu/Mmux_s124
                                                       alu/Mmux_s128_F
                                                       alu/Mmux_s128
    SLICE_X10Y35.C1      net (fanout=8)        1.291   M_alu_s[4]
    SLICE_X10Y35.C       Tilo                  0.235   M_state_q_FSM_FFd4-In5
                                                       M_alu_s[15]_GND_1_o_equal_25_o<15>11
    SLICE_X12Y33.B2      net (fanout=5)        1.358   M_alu_s[15]_GND_1_o_equal_25_o<15>1
    SLICE_X12Y33.B       Tilo                  0.254   M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C1      net (fanout=1)        0.646   M_state_q_FSM_FFd1-In3
    SLICE_X13Y33.C       Tilo                  0.259   M_state_q_FSM_FFd1-In4
                                                       M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A1      net (fanout=1)        1.182   M_state_q_FSM_FFd1-In6
    SLICE_X15Y38.A       Tilo                  0.259   M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1-In9
    SLICE_X14Y39.AX      net (fanout=2)        0.465   M_state_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.612ns (6.724ns logic, 11.888ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_1/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X6Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X6Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X6Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X6Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X6Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X6Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X6Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X6Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X6Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X6Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X6Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X6Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_1/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.381|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7821112 paths, 0 nets, and 1795 connections

Design statistics:
   Minimum period:  19.381ns{1}   (Maximum frequency:  51.597MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 21:22:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



