# NTHUEECS-LogicDesignLaboratory -Project
NTHU-EECS-LogicDesignLaboratory -Project

Notice:
  1. Use Xilinx Vivado to program Verilog
  2. Use FPGA board to process
NTHU-EECS 邏輯設計實驗 期末project：自製野球盤
