Warning (10268): Verilog HDL information at month_day.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v Line: 20
