`timescale 1ns / 1ns
module LFSR_tb();

	reg clk;
	reg rst;
	wire [15:0] out;
	
	LFSR U1(.clk(clk), .rst(rst), .out(out));
	
	initial begin
		clk = 0;
		rst = 0;
		#15;
		
		rst = 1;
		#200;
		
	end
	
	always #5 clk = ~clk;
		
endmodule 