/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [26:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[171] ^ in_data[135];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[154];
  assign celloutsig_0_3z = celloutsig_0_0z[6] ^ celloutsig_0_0z[10];
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_4z = in_data[12] ^ in_data[38];
  assign celloutsig_1_15z = in_data[120] ^ celloutsig_1_14z;
  assign celloutsig_1_18z = celloutsig_1_15z ^ celloutsig_1_0z;
  assign celloutsig_0_5z = celloutsig_0_4z ^ in_data[55];
  assign celloutsig_0_6z = celloutsig_0_2z ^ celloutsig_0_3z;
  assign celloutsig_0_7z = in_data[92] ^ celloutsig_0_4z;
  assign celloutsig_0_8z = celloutsig_0_4z ^ celloutsig_0_3z;
  assign celloutsig_0_12z = celloutsig_0_4z ^ in_data[22];
  assign celloutsig_0_13z = celloutsig_0_12z ^ celloutsig_0_8z;
  assign celloutsig_0_14z = celloutsig_0_5z ^ celloutsig_0_3z;
  assign celloutsig_0_15z = celloutsig_0_6z ^ celloutsig_0_2z;
  assign celloutsig_0_1z = in_data[89] ^ in_data[38];
  assign celloutsig_0_16z = celloutsig_0_5z ^ celloutsig_0_15z;
  assign celloutsig_0_19z = celloutsig_0_4z ^ celloutsig_0_20z;
  assign celloutsig_0_20z = celloutsig_0_5z ^ celloutsig_0_4z;
  assign celloutsig_0_21z = celloutsig_0_19z ^ celloutsig_0_7z;
  assign celloutsig_0_22z = in_data[77] ^ celloutsig_0_4z;
  assign celloutsig_0_24z = celloutsig_0_20z ^ celloutsig_0_6z;
  assign celloutsig_0_25z = celloutsig_0_14z ^ celloutsig_0_21z;
  assign celloutsig_0_2z = celloutsig_0_0z[17] ^ in_data[23];
  assign celloutsig_0_30z = celloutsig_0_14z ^ celloutsig_0_15z;
  assign celloutsig_0_31z = celloutsig_0_6z ^ celloutsig_0_21z;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[72:51];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_32z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_32z = { celloutsig_0_0z[19:12], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_30z };
  assign { out_data[128], out_data[96], out_data[32], out_data[26:0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_31z, celloutsig_0_32z };
endmodule
