[["Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero.", ["David R. Ditzel", "Hubert R. McLellan"], "https://doi.org/10.1145/30350.30351", 8], ["An Evaluation of Branch Architectures.", ["John A. DeRosa", "Henry M. Levy"], "https://doi.org/10.1145/30350.30352", 7], ["Checkpoint Repair for Out-of-order Execution Machines.", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://doi.org/10.1145/30350.30353", 9], ["Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors.", ["Gurindar S. Sohi", "Sriram Vajapeyam"], "https://doi.org/10.1145/30350.30354", 8], ["Fast Temporary Storage for Serial and Parallel Execution.", ["John A. Swensen", "Yale N. Patt"], "https://doi.org/10.1145/30350.30355", 9], ["Performance Analysis and Design of a Logic Simulation Machine.", ["Kenneth F. Wong", "Mark A. Franklin"], "https://doi.org/10.1145/30350.30356", 10], ["A Modular Systolic Architecture for Image Convolutions.", ["Kshitij Doshi", "Peter J. Varman"], "https://doi.org/10.1145/30350.30357", 8], ["A Template Matching Algorithm Using Optically-Connected 3-D VLSI Architecture.", ["Satoshi Fujita", "Reiji Aibara", "Masafumi Yamashita", "Tadashi Ae"], "https://doi.org/10.1145/30350.30358", 7], ["Mapping Data Flow Programs on a VLSI Array of Processors.", ["Bilha Mendelson", "Gabriel M. Silberman"], "https://doi.org/10.1145/30350.30359", 9], ["Analytical Modeling and Architectural Modifications of a Dataflow Computer.", ["Dipak Ghosal", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/30350.30360", 9], ["A Unified Resource Management and Execution Control Mechanism for Data Flow Machines.", ["Masaru Takesue"], "https://doi.org/10.1145/30350.30361", 8], ["High Performance Integrated Prolog Processor IPP.", ["Shigeo Abe", "Tadaaki Bandoh", "S. Yamaguchi", "Ken-ichi Kurosawa", "Kaori Kiriyama"], "https://doi.org/10.1145/30350.30362", 8], ["Performance Studies of a Parallel Prolog Architecture.", ["Barry S. Fagin", "Alvin M. Despain"], "https://doi.org/10.1145/30350.30363", 9], ["An Experimental VLSI Prolog Interpreter: Preliminary Measurements and Results.", ["Pierluigi Civera", "F. Maddaleno", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/30350.30364", 10], ["Deterministic and Stochastic Modeling of Parallel Garbage Collection - Towards Real-Time Criteria.", ["Olivier Ridoux"], "https://doi.org/10.1145/30350.30365", 9], ["The Sharing of Environment in AND-OR-Parallel Execution of Logic Programs.", ["Chengzheng Sun", "Tzu Yungui"], "https://doi.org/10.1145/30350.30366", 8], ["Architectural Issues in Designing Symbolic Processors in Optics.", ["Aloke Guha", "Raja Ramnarayan", "Matthew Derstine"], "https://doi.org/10.1145/30350.30367", 7], ["Rearrangeability of Multistage Shuffle/Exchange Networks.", ["Anujan Varma", "Cauligi S. Raghavendra"], "https://doi.org/10.1145/30350.30368", 9], ["Optimized Mesh-Connected Networks for SIMD and MIMD Architectures.", ["Ramon Beivide", "Enrique Herrada", "Jose L. Balcazar", "Jesus Labarta"], "https://doi.org/10.1145/30350.30369", 8], ["Performance Evaluation of Reduced Bandwidth Multistage Interconnection Networks.", ["David T. Harper III", "J. Robert Jump"], "https://doi.org/10.1145/30350.30370", 5], ["Hardware Support for Interprocess Communication.", ["Umakishore Ramachandran", "Marvin H. Solomon", "Mary K. Vernon"], "https://doi.org/10.1145/30350.30371", 11], ["Architecture of a Message-Driven Processor.", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8], ["Effect of Storage Allocation/Reclamation Methods on Parallelism and Storage Requirements.", ["Manoj Kumar"], "https://doi.org/10.1145/30350.30373", 9], ["Cache Design of a Sub-Micron CMOS System/370.", ["J. H. Chang", "H. Chao", "Kimming So"], "https://doi.org/10.1145/30350.30374", 6], ["An Architectural Perspective on a Memory Access Controller.", ["Martin Freeman"], "https://doi.org/10.1145/30350.30375", 10], ["Organization and Analysis of a Gracefully-Degrading Interleaved Memory System.", ["Kifung C. Cheung", "Gurindar S. Sohi", "Kewal K. Saluja", "Dhiraj K. Pradhan"], "https://doi.org/10.1145/30350.30376", 8], ["Correct Memory Operation of Cache-Based Multiprocessors.", ["Christoph Scheurich", "Michel Dubois"], "https://doi.org/10.1145/30350.30377", 10], ["Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors.", ["Andrew W. Wilson Jr."], "https://doi.org/10.1145/30350.30378", 9], ["Multiprocessor Cache Design Considerations.", ["Roland L. Lee", "Pen-Chung Yew", "Duncan H. Lawrie"], "https://doi.org/10.1145/30350.30379", 10], ["Performance Evaluation of Multiple Register Sets.", ["Richard J. Eickemeyer", "Janak H. Patel"], "https://doi.org/10.1145/30350.30380", 8], ["A Performance Analysis of Automatically Managed Top of Stack Buffers.", ["Timothy J. Stanley", "Robert G. Wedig"], "https://doi.org/10.1145/30350.30381", 10], ["Concepts of the System/370 Vector Architecture.", ["Brian B. Moore", "Andris Padegs", "Ronald M. Smith", "Werner Buchholz"], "https://doi.org/10.1145/30350.30382", 7], ["WISQ: A Restartable Architecture Using Queues.", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10], ["Architectural Tradeoffs in the Design of MIPS-X.", ["Paul Chow", "Mark Horowitz"], "https://doi.org/10.1145/30350.30384", 9], ["The Hardware Architecture of the CRISP Microprocessor.", ["David R. Ditzel", "Hubert R. McLellan", "Alan D. Berenbaum"], "https://doi.org/10.1145/30350.30385", 11]]