
---------- Begin Simulation Statistics ----------
final_tick                                29416149375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    209                       # Simulator instruction rate (inst/s)
host_mem_usage                                9117972                       # Number of bytes of host memory used
host_op_rate                                      215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36634.42                       # Real time elapsed on the host
host_tick_rate                                 634080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7669913                       # Number of instructions simulated
sim_ops                                       7887650                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023229                       # Number of seconds simulated
sim_ticks                                 23229166875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.306802                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   50738                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65632                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                671                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5331                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             66979                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6747                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8361                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1614                       # Number of indirect misses.
system.cpu.branchPred.lookups                  115662                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18951                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1310                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      738440                       # Number of instructions committed
system.cpu.committedOps                        790503                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.547086                       # CPI: cycles per instruction
system.cpu.discardedOps                         14559                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             547358                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            108183                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            50576                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1007744                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.392606                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      585                       # number of quiesce instructions executed
system.cpu.numCycles                          1880870                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       585                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  596356     75.44%     75.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1515      0.19%     75.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115152     14.57%     90.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 77480      9.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   790503                       # Class of committed instruction
system.cpu.quiesceCycles                     35285797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          873126                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              236686                       # Transaction distribution
system.membus.trans_dist::ReadResp             237403                       # Transaction distribution
system.membus.trans_dist::WriteReq             149002                       # Transaction distribution
system.membus.trans_dist::WriteResp            149002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          375                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq               222                       # Transaction distribution
system.membus.trans_dist::ReadExResp              222                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           431                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       759390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       759390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 773891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24299880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24299880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24402233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387477                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000065                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387452     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              387477                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1054263960                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12091750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              627999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2364625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10324290                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1478296710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1433750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2821281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       705320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3526601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       705320                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2821281                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3526601                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3526601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3526601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7053202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       355840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       355840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       545542                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       545542                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1548290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1630210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1802764                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8338                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13401                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26083332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28704193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2937150625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1998083                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          799                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.07                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2397955436                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1614598000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8463842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14106403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4231921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5642561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32444728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5642561                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4231921                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9874482                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8463842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14106403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9874482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9874482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     42319210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4231921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9874482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14106403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4231921                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1455067                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5686988                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4231921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14106403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1455067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19793392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       236079                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       236079                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       143616                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       143616                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       733186                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       759390                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23461892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24299880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       472503                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       472503    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       472503                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1143101085                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1323987000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1900120148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16927684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     42319210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1959367043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42319210                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42378274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84697484                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1942439358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59305958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     42319210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2044064527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27787268                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16121860                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26869764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4925441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       503809                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3190785                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22570246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    798422608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    372409051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2821281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1196223186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    462690034                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    694035222                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1156725256                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22570246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1261112642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1066444274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2821281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2352948442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18304                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18304                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          286                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       787975                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71634                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         859609                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       787975                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       787975                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       787975                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71634                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        859609                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14811140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15148584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9215424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       231425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143991                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11344186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    637609609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1455067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1727483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             652136346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1033184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16927684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    372409051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5642561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       705320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            396717801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1033184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28271871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1010018660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5642561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       705320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1455067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1727483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1048854147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    366363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006377620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              431252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143991                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143991                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9017                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7950167080                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1182365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14157583330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33619.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59869.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       840                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   220506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143991                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.519484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.070733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.348089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          623      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627      2.42%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          419      1.61%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          435      1.68%      8.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          505      1.95%     10.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          376      1.45%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          367      1.41%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          440      1.70%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22153     85.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25945                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     352.433681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    759.081909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            536     79.88%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.15%     80.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.30%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.15%     80.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.15%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.45%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           38      5.66%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.15%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.15%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.15%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.15%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.15%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.30%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           69     10.28%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.15%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2495            1      0.15%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            4      0.60%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      1.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     214.596125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.360520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    393.845048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            504     75.11%     75.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      2.68%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      1.49%     79.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.30%     79.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.15%     79.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.30%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.45%     80.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.15%     80.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.15%     80.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.15%     80.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.15%     81.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      1.04%     82.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     17.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15134272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9215616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15148584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9215424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       651.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       396.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    652.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    396.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23229026875                       # Total gap between requests
system.mem_ctrls.avgGap                      61017.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14796420                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8649792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11344186.445343619213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 636975922.538332581520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1455067.251524060732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1719217.921800736338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1082776.671903348295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16927684.153114940971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 372367724.014639258385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5642561.384371646680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 705320.173046455835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       231425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    260430870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13816337135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     55307990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25507335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37998240655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30698233660                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 338971789385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1309440915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45039828750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63150.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59701.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104354.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40681.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101328641.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4996457.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2507781.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    639375.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 175936831.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12806352.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8937524.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           430141650                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       200137897.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     222387580.799979                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     145297163.362510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     338559074.100002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1358267242.612463                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.472491                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17710200265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1256640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4265055110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1170                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           585                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     37698916.452991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    204258406.726448                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          585    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       550625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545303625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             585                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7362283250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22053866125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       235055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       235055                       # number of overall hits
system.cpu.icache.overall_hits::total          235055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          286                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            286                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          286                       # number of overall misses
system.cpu.icache.overall_misses::total           286                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12416875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12416875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12416875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12416875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       235341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235341                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.646853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.646853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.646853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.646853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.160839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.160839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.160839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.160839                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       235055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          286                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           286                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12416875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12416875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.646853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.646853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.160839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.160839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.194651                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              117231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1379.188235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.194651                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            470968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           470968                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       187523                       # number of overall hits
system.cpu.dcache.overall_hits::total          187523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          847                       # number of overall misses
system.cpu.dcache.overall_misses::total           847                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62120125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62120125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62120125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62120125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       188370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       188370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       188370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       188370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73341.351830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73341.351830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73341.351830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73341.351830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          375                       # number of writebacks
system.cpu.dcache.writebacks::total               375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          653                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5993                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5993                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47123750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47123750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47123750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47123750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13178250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13178250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003467                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72165.007657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72165.007657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72165.007657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72165.007657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.940431                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.940431                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    552                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32182125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32182125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       116749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       116749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74495.659722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74495.659722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          607                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          607                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13178250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13178250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72989.559165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72989.559165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.461285                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.461285                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29938000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29938000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        71621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        71621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72139.759036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72139.759036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5386                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5386                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70564.189189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70564.189189                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           437.187505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              160062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               552                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            289.967391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   437.187505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.853882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.853882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            754133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           754133                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29416149375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29416235000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    209                       # Simulator instruction rate (inst/s)
host_mem_usage                                9117972                       # Number of bytes of host memory used
host_op_rate                                      215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36634.61                       # Real time elapsed on the host
host_tick_rate                                 634079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7669922                       # Number of instructions simulated
sim_ops                                       7887665                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023229                       # Number of seconds simulated
sim_ticks                                 23229252500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.305137                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   50740                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                65636                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                672                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5333                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             66979                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6747                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8361                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1614                       # Number of indirect misses.
system.cpu.branchPred.lookups                  115668                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18953                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1310                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      738449                       # Number of instructions committed
system.cpu.committedOps                        790518                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.547240                       # CPI: cycles per instruction
system.cpu.discardedOps                         14566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             547375                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            108183                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            50579                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1007837                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.392582                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      585                       # number of quiesce instructions executed
system.cpu.numCycles                          1881007                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       585                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  596364     75.44%     75.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1515      0.19%     75.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115158     14.57%     90.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 77480      9.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   790518                       # Class of committed instruction
system.cpu.quiesceCycles                     35285797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          873170                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              236686                       # Transaction distribution
system.membus.trans_dist::ReadResp             237404                       # Transaction distribution
system.membus.trans_dist::WriteReq             149002                       # Transaction distribution
system.membus.trans_dist::WriteResp            149002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          376                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq               222                       # Transaction distribution
system.membus.trans_dist::ReadExResp              222                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           432                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       759390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       759390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 773894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24299880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24299880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24402361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000065                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387453     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              387478                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1054271210                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12091750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              627999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2364625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10330040                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1478296710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1433750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2821270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       705318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3526588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       705318                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2821270                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3526588                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3526588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3526588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7053176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       355840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       355840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       545542                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       545542                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1548290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1630210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1802764                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8338                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13401                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26083332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28704193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2937150625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1998083                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          799                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.07                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2397955436                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1614598000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8463811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14106351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4231905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5642541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32444608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5642541                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4231905                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9874446                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8463811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14106351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9874446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9874446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     42319054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4231905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9874446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14106351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4231905                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1455062                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5686967                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4231905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14106351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1455062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19793319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       236079                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       236079                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       143616                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       143616                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       733186                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       759390                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23461892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24299880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       472503                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       472503    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       472503                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1143101085                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1323987000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1900113144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16927622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     42319054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1959359820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42319054                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42378118                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84697172                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1942432198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59305740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     42319054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2044056992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27787268                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16121860                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26869764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4925441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       503809                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3190785                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22570162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    798419665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    372407679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2821270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1196218776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    462688328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    694032664                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1156720992                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22570162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1261107993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1066440343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2821270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2352939769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18304                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18304                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          286                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       787972                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71634                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         859606                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       787972                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       787972                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       787972                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71634                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        859606                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14811140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15148648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9215488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       231425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11344145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    637607258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1455062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1730232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             652136697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1035935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16927622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    372407679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5642541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       705318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            396719094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1035935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28271766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1010014937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5642541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       705318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1455062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1730232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1048855791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    366363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006377620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              431255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143992                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9017                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7950167080                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1182370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14157609580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33619.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59869.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       840                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   220507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143992                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.519484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.070733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.348089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          623      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627      2.42%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          419      1.61%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          435      1.68%      8.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          505      1.95%     10.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          376      1.45%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          367      1.41%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          440      1.70%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22153     85.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25945                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     352.433681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    759.081909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            536     79.88%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.15%     80.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.30%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.15%     80.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.15%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.45%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           38      5.66%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.15%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.15%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.15%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.15%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.15%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.30%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           69     10.28%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.15%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2495            1      0.15%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            4      0.60%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      1.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     214.596125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.360520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    393.845048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            504     75.11%     75.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      2.68%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      1.49%     79.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.30%     79.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.15%     79.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.30%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.45%     80.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.15%     80.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.15%     80.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.15%     80.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.15%     81.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      1.04%     82.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     17.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15134336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9215616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15148648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9215488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       651.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       396.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    652.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    396.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23229281875                       # Total gap between requests
system.mem_ctrls.avgGap                      61017.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14796420                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8649792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11344144.629707736894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 636973574.590917229652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1455061.888022440718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1721966.731387503911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1082772.680696462514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16927621.756231717765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 372366351.435544490814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5642540.585410572588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 705317.573176321574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       231425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    260430870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13816337135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     55307990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25533585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37998240655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30698233660                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 338971789385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1309440915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45039828750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63150.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59701.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104354.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40658.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101059150.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4996457.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2507781.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    639375.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 175936831.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12806352.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8937524.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        430143468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       200137897.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     222387580.799979                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     145299460.912510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     338559074.100002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1358271358.912463                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.472452                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17710200265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1256640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4265140735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1170                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           585                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     37698916.452991                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    204258406.726448                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          585    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       550625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545303625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             585                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7362368875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22053866125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       235067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       235067                       # number of overall hits
system.cpu.icache.overall_hits::total          235067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          286                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            286                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          286                       # number of overall misses
system.cpu.icache.overall_misses::total           286                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12416875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12416875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12416875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12416875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       235353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.646853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.646853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.646853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.646853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.160839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.160839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.160839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.160839                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       235067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          286                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           286                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12416875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12416875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.646853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.646853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.160839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.160839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.194669                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2422582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               539                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4494.586271                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.194669                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            470992                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           470992                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       187527                       # number of overall hits
system.cpu.dcache.overall_hits::total          187527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          848                       # number of overall misses
system.cpu.dcache.overall_misses::total           848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62180125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62180125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62180125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62180125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       188375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       188375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       188375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       188375                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004502                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004502                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73325.619104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73325.619104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73325.619104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73325.619104                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          376                       # number of writebacks
system.cpu.dcache.writebacks::total               376                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5993                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5993                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47182500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47182500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13178250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13178250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003472                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72144.495413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72144.495413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72144.495413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72144.495413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.940431                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.940431                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    553                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32242125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32242125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       116754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       116754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74462.182448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74462.182448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          607                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          607                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31517250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31517250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13178250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13178250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72956.597222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72956.597222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.461285                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.461285                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29938000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29938000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        71621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        71621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72139.759036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72139.759036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5386                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5386                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70564.189189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70564.189189                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           437.187537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              338579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            338.917918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   437.187537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.853882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.853882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            754154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           754154                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29416235000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
