{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530389167614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530389167618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 30 17:06:07 2018 " "Processing started: Sat Jun 30 17:06:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530389167618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530389167618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bancoROM -c bancoROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off bancoROM -c bancoROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530389167618 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530389167817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoROM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bancoROM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bancoROM " "Found entity 1: bancoROM" {  } { { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530389167903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530389167903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bancoROM " "Elaborating entity \"bancoROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530389167968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programaFEEC.bdf 1 1 " "Using design file programaFEEC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programaFEEC " "Found entity 1: programaFEEC" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530389167979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530389167979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programaFEEC programaFEEC:inst2 " "Elaborating entity \"programaFEEC\" for hierarchy \"programaFEEC:inst2\"" {  } { { "bancoROM.bdf" "inst2" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 200 832 1016 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530389167980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderROM.bdf 1 1 " "Using design file decoderROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderROM " "Found entity 1: decoderROM" {  } { { "decoderROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/decoderROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530389167984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530389167984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderROM programaFEEC:inst2\|decoderROM:inst257 " "Elaborating entity \"decoderROM\" for hierarchy \"programaFEEC:inst2\|decoderROM:inst257\"" {  } { { "programaFEEC.bdf" "inst257" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 320 1184 1320 416 "inst257" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530389167985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderSEL.bdf 1 1 " "Using design file decoderSEL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderSEL " "Found entity 1: decoderSEL" {  } { { "decoderSEL.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/decoderSEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530389167988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530389167988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderSEL decoderSEL:inst " "Elaborating entity \"decoderSEL\" for hierarchy \"decoderSEL:inst\"" {  } { { "bancoROM.bdf" "inst" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 176 1200 1312 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530389167989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaROM.bdf 1 1 " "Using design file memoriaROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530389167993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530389167993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:inst1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:inst1\"" {  } { { "bancoROM.bdf" "inst1" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 80 832 1016 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530389167994 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst259 " "Primitive \"VCC\" of instance \"inst259\" not used" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 16 424 456 32 "inst259" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530389167996 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst inst8\[7\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst\" to the node \"inst8\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst inst14\[7\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst\" to the node \"inst14\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst1 inst8\[6\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst1\" to the node \"inst8\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst1 inst14\[6\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst1\" to the node \"inst14\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst2 inst8\[5\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst2\" to the node \"inst8\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst2 inst14\[5\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst2\" to the node \"inst14\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst6 inst8\[4\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst6\" to the node \"inst8\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst6 inst14\[4\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst6\" to the node \"inst14\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst7 inst8\[3\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst7\" to the node \"inst8\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst7 inst14\[3\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst7\" to the node \"inst14\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst8 inst8\[2\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst8\" to the node \"inst8\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst8 inst14\[2\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst8\" to the node \"inst14\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst9 inst8\[1\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst9\" to the node \"inst8\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst9 inst14\[1\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst9\" to the node \"inst14\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst1\|inst3 inst8\[0\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst1\|inst3\" to the node \"inst8\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaROM:inst3\|inst3 inst14\[0\] " "Converted the fanout from the open-drain buffer \"memoriaROM:inst3\|inst3\" to the node \"inst14\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530389168330 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1530389168330 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst16 inst15\[7\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst16\" to the node \"inst15\[7\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 504 1504 1552 536 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst1 inst15\[6\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst1\" to the node \"inst15\[6\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 360 1616 1664 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst2 inst15\[5\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst2\" to the node \"inst15\[5\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 360 1728 1776 392 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst75 inst15\[4\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst75\" to the node \"inst15\[4\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 1008 1840 1888 1040 "inst75" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst20 inst15\[3\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst20\" to the node \"inst15\[3\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 504 1952 2000 536 "inst20" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst21 inst15\[2\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst21\" to the node \"inst15\[2\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 504 2064 2112 536 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst22 inst15\[1\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst22\" to the node \"inst15\[1\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 504 2176 2224 536 "inst22" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programaFEEC:inst2\|inst23 inst15\[0\] " "Converted the fan-out from the tri-state buffer \"programaFEEC:inst2\|inst23\" to the node \"inst15\[0\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/programaFEEC.bdf" { { 504 2288 2336 536 "inst23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530389168331 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530389168331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530389168862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530389168862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530389168917 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530389168917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530389168917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530389168917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530389168925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 17:06:08 2018 " "Processing ended: Sat Jun 30 17:06:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530389168925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530389168925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530389168925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530389168925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530389170655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530389170656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 30 17:06:10 2018 " "Processing started: Sat Jun 30 17:06:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530389170656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530389170656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bancoROM -c bancoROM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bancoROM -c bancoROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530389170656 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530389170680 ""}
{ "Info" "0" "" "Project  = bancoROM" {  } {  } 0 0 "Project  = bancoROM" 0 0 "Fitter" 0 0 1530389170681 ""}
{ "Info" "0" "" "Revision = bancoROM" {  } {  } 0 0 "Revision = bancoROM" 0 0 "Fitter" 0 0 1530389170681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530389170775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bancoROM EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"bancoROM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530389170779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530389170813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530389170813 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530389171014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530389171029 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530389171369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530389171369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530389171369 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530389171369 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530389171377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530389171377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530389171377 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530389171377 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[7] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[6] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[5] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[4] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[3] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[2] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[1] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { instr[0] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 256 1520 1696 272 "instr" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Pin sel\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { sel[0] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 128 480 648 144 "sel" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Pin sel\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { sel[1] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 128 480 648 144 "sel" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cont\[4\] " "Pin cont\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { cont[4] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cont[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cont\[0\] " "Pin cont\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { cont[0] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cont[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cont\[1\] " "Pin cont\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { cont[1] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cont[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cont\[2\] " "Pin cont\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { cont[2] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cont[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cont\[3\] " "Pin cont\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux64/pin_planner.ppl" { cont[3] } } } { "bancoROM.bdf" "" { Schematic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/bancoROM.bdf" { { 104 472 640 120 "cont" "" } } } } { "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cont[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530389171417 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1530389171417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bancoROM.sdc " "Synopsys Design Constraints File file not found: 'bancoROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530389171541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530389171541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1530389171542 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1530389171543 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530389171544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530389171547 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530389171547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530389171547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530389171549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530389171549 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530389171549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530389171549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530389171549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530389171550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530389171550 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530389171550 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 7 8 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 7 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530389171551 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530389171551 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530389171551 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530389171553 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530389171553 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530389171553 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530389171559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530389172394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530389172477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530389172486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530389172634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530389172634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530389172691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530389173382 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530389173382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530389173438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530389173440 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1530389173440 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530389173440 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530389173452 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530389173456 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[7\] 0 " "Pin \"instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530389173459 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1530389173459 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530389173570 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530389173578 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530389173664 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530389173920 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1530389173937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leonardo/EA773/Projeto Final/ROM/bancoROM/output_files/bancoROM.fit.smsg " "Generated suppressed messages file /home/leonardo/EA773/Projeto Final/ROM/bancoROM/output_files/bancoROM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530389174000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530389174083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 17:06:14 2018 " "Processing ended: Sat Jun 30 17:06:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530389174083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530389174083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530389174083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530389174083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530389175885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530389175886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 30 17:06:15 2018 " "Processing started: Sat Jun 30 17:06:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530389175886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530389175886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bancoROM -c bancoROM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bancoROM -c bancoROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530389175887 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530389176785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530389176817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530389177084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 17:06:17 2018 " "Processing ended: Sat Jun 30 17:06:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530389177084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530389177084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530389177084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530389177084 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530389177156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530389178535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530389178536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 30 17:06:18 2018 " "Processing started: Sat Jun 30 17:06:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530389178536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530389178536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bancoROM -c bancoROM " "Command: quartus_sta bancoROM -c bancoROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530389178537 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530389178569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530389178703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530389178742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530389178742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bancoROM.sdc " "Synopsys Design Constraints File file not found: 'bancoROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530389178829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530389178829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1530389178830 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1530389178830 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530389178831 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1530389178835 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1530389178836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178840 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530389178845 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1530389178846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530389178854 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1530389178854 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1530389178855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530389178859 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530389178864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530389178876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530389178876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530389178895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 17:06:18 2018 " "Processing ended: Sat Jun 30 17:06:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530389178895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530389178895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530389178895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530389178895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530389181382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530389181383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 30 17:06:21 2018 " "Processing started: Sat Jun 30 17:06:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530389181383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530389181383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bancoROM -c bancoROM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bancoROM -c bancoROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530389181384 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "bancoROM.vho\", \"bancoROM_fast.vho bancoROM_vhd.sdo bancoROM_vhd_fast.sdo /home/leonardo/EA773/Projeto Final/ROM/bancoROM/simulation/modelsim/ simulation " "Generated files \"bancoROM.vho\", \"bancoROM_fast.vho\", \"bancoROM_vhd.sdo\" and \"bancoROM_vhd_fast.sdo\" in directory \"/home/leonardo/EA773/Projeto Final/ROM/bancoROM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1530389181671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530389181711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 17:06:21 2018 " "Processing ended: Sat Jun 30 17:06:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530389181711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530389181711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530389181711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530389181711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530389181796 ""}
