{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 20:57:38 2013 " "Info: Processing started: Wed Apr 03 20:57:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Test_Sim -c CPU_Test_Sim " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Test_Sim -c CPU_Test_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_sim.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_test_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Info: Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Info: Found entity 1: CPU_TEST_Sim" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-Description " "Info: Found design unit 1: cpu1-Description" {  } { { "cpu1.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Info: Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Info: Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Info: Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/system_memory.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Info: Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/system_memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Info: Found design unit 1: datapath-description" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-description " "Info: Found design unit 1: ALU-description" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_l_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c_l_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_l_adder-behavioral " "Info: Found design unit 1: c_l_adder-behavioral" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 c_l_adder " "Info: Found entity 1: c_l_adder" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_l_subber.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c_l_subber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_l_subber-behavioral " "Info: Found design unit 1: c_l_subber-behavioral" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 c_l_subber " "Info: Found entity 1: c_l_subber" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Info: Found design unit 1: data_mem-Description" {  } { { "data_mem.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/data_mem.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Info: Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/data_mem.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-func " "Info: Found design unit 1: pc-func" {  } { { "PC.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/PC.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "PC.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_A-descript32 " "Info: Found design unit 1: Register_A-descript32" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_A " "Info: Found entity 1: Register_A" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_B-descript32 " "Info: Found design unit 1: Register_B-descript32" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_B " "Info: Found entity 1: Register_B" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_c.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_C-descript1 " "Info: Found design unit 1: Register_C-descript1" {  } { { "Register_C.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_C.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_C " "Info: Found entity 1: Register_C" {  } { { "Register_C.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_C.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_IR-descript32 " "Info: Found design unit 1: Register_IR-descript32" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_IR " "Info: Found entity 1: Register_IR" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_z.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Z-descript1 " "Info: Found design unit 1: Register_Z-descript1" {  } { { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_Z " "Info: Found entity 1: Register_Z" {  } { { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-descript32 " "Info: Found design unit 1: register32-descript32" {  } { { "Register32.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register32.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "Register32.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register32.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-description " "Info: Found design unit 1: reset_circuit-description" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Info: Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Info: Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Info: Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "CPU_TEST_Sim.vhd" "main_memory" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/system_memory.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/system_memory.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_Test_Sim.mif " "Info: Parameter \"init_file\" = \"CPU_Test_Sim.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "system_memory.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/system_memory.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhd1 " "Info: Found entity 1: altsyncram_lhd1" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhd1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated " "Info: Elaborating entity \"altsyncram_lhd1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Info: Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "CPU_TEST_Sim.vhd" "main_processor" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dOutC cpu1.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at cpu1.vhd(21): used implicit default value for signal \"dOutC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dOutZ cpu1.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at cpu1.vhd(21): used implicit default value for signal \"dOutZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:reset " "Info: Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:reset\"" {  } { { "cpu1.vhd" "reset" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:control_unit " "Info: Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:control_unit\"" {  } { { "cpu1.vhd" "control_unit" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Mux control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"PC_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(29) " "Warning (10631): VHDL Process Statement warning at control.vhd(29): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(29) " "Info (10041): Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(29) " "Info (10041): Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(29) " "Info (10041): Inferred latch for \"IM_MUX1\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(29) " "Info (10041): Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(29) " "Info (10041): Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(29) " "Info (10041): Inferred latch for \"REG_Mux\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Mux control.vhd(29) " "Info (10041): Inferred latch for \"PC_Mux\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(29) " "Info (10041): Inferred latch for \"ALU_op\[0\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(29) " "Info (10041): Inferred latch for \"ALU_op\[1\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(29) " "Info (10041): Inferred latch for \"ALU_op\[2\]\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(29) " "Info (10041): Inferred latch for \"ld_Z\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(29) " "Info (10041): Inferred latch for \"clr_Z\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(29) " "Info (10041): Inferred latch for \"ld_C\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(29) " "Info (10041): Inferred latch for \"clr_C\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(29) " "Info (10041): Inferred latch for \"ld_B\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(29) " "Info (10041): Inferred latch for \"clr_B\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(29) " "Info (10041): Inferred latch for \"ld_A\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(29) " "Info (10041): Inferred latch for \"clr_A\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC control.vhd(29) " "Info (10041): Inferred latch for \"inc_PC\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC control.vhd(29) " "Info (10041): Inferred latch for \"ld_PC\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(29) " "Info (10041): Inferred latch for \"ld_IR\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(29) " "Info (10041): Inferred latch for \"clr_IR\" at control.vhd(29)" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:path " "Info: Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:path\"" {  } { { "cpu1.vhd" "path" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/cpu1.vhd" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Zero_Vector DATAPATH.vhd(177) " "Warning (10540): VHDL Signal Declaration warning at DATAPATH.vhd(177): used explicit default value for signal \"Zero_Vector\" because signal was never assigned a value" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 177 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out DATAPATH.vhd(243) " "Warning (10492): VHDL Process Statement warning at DATAPATH.vhd(243): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_UZE1 DATAPATH.vhd(244) " "Warning (10492): VHDL Process Statement warning at DATAPATH.vhd(244): signal \"IR_UZE1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Zero_Vector DATAPATH.vhd(244) " "Warning (10492): VHDL Process Statement warning at DATAPATH.vhd(244): signal \"Zero_Vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_IR cpu1:main_processor\|datapath:path\|Register_IR:IR " "Info: Elaborating entity \"Register_IR\" for hierarchy \"cpu1:main_processor\|datapath:path\|Register_IR:IR\"" {  } { { "DATAPATH.vhd" "IR" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_A cpu1:main_processor\|datapath:path\|Register_A:RegA " "Info: Elaborating entity \"Register_A\" for hierarchy \"cpu1:main_processor\|datapath:path\|Register_A:RegA\"" {  } { { "DATAPATH.vhd" "RegA" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_B cpu1:main_processor\|datapath:path\|Register_B:RegB " "Info: Elaborating entity \"Register_B\" for hierarchy \"cpu1:main_processor\|datapath:path\|Register_B:RegB\"" {  } { { "DATAPATH.vhd" "RegB" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:path\|pc:PCMap " "Info: Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:path\|pc:PCMap\"" {  } { { "DATAPATH.vhd" "PCMap" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 cpu1:main_processor\|datapath:path\|pc:PCMap\|register32:mapreg " "Info: Elaborating entity \"register32\" for hierarchy \"cpu1:main_processor\|datapath:path\|pc:PCMap\|register32:mapreg\"" {  } { { "PC.vhd" "mapreg" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/PC.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_C cpu1:main_processor\|datapath:path\|Register_C:RegC " "Info: Elaborating entity \"Register_C\" for hierarchy \"cpu1:main_processor\|datapath:path\|Register_C:RegC\"" {  } { { "DATAPATH.vhd" "RegC" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Z cpu1:main_processor\|datapath:path\|Register_Z:RegZ " "Info: Elaborating entity \"Register_Z\" for hierarchy \"cpu1:main_processor\|datapath:path\|Register_Z:RegZ\"" {  } { { "DATAPATH.vhd" "RegZ" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu1:main_processor\|datapath:path\|ALU:ALUMap " "Info: Elaborating entity \"ALU\" for hierarchy \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\"" {  } { { "DATAPATH.vhd" "ALUMap" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(65) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(65) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(73) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(73): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(73) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(73): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_result ALU.vhd(82) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(82): signal \"add_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ALU.vhd(83) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(83): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(85) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(85): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(85) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(85): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result ALU.vhd(94) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(94): signal \"sub_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ALU.vhd(95) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(95): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(97) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(97): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(97) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(97): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(121) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(121): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(121) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(121): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(132) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(132): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(132) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(132): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result2 ALU.vhd(140) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(140): signal \"result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z ALU.vhd(140) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(140): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result2 ALU.vhd(57) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(57): inferring latch(es) for signal or variable \"result2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(57) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(57): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable ALU.vhd(57) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(57): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cin ALU.vhd(57) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(57): inferring latch(es) for signal or variable \"Cin\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout ALU.vhd(57) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(57): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_sub ALU.vhd(57) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(57): inferring latch(es) for signal or variable \"enable_sub\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_sub ALU.vhd(57) " "Info (10041): Inferred latch for \"enable_sub\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.vhd(57) " "Info (10041): Inferred latch for \"cout\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin ALU.vhd(57) " "Info (10041): Inferred latch for \"Cin\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable ALU.vhd(57) " "Info (10041): Inferred latch for \"enable\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(57) " "Info (10041): Inferred latch for \"zero\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[0\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[0\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[1\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[1\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[2\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[2\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[3\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[3\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[4\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[4\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[5\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[5\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[6\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[6\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[7\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[7\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[8\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[8\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[9\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[9\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[10\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[10\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[11\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[11\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[12\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[12\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[13\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[13\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[14\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[14\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[15\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[15\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[16\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[16\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[17\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[17\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[18\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[18\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[19\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[19\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[20\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[20\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[21\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[21\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[22\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[22\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[23\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[23\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[24\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[24\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[25\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[25\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[26\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[26\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[27\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[27\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[28\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[28\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[29\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[29\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[30\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[30\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[31\] ALU.vhd(57) " "Info (10041): Inferred latch for \"result2\[31\]\" at ALU.vhd(57)" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_l_adder cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add " "Info: Elaborating entity \"c_l_adder\" for hierarchy \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\"" {  } { { "ALU.vhd" "add" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in c_l_adder.vhd(32) " "Warning (10492): VHDL Process Statement warning at c_l_adder.vhd(32): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_in_internal c_l_adder.vhd(29) " "Warning (10631): VHDL Process Statement warning at c_l_adder.vhd(29): inferring latch(es) for signal or variable \"carry_in_internal\", which holds its previous value in one or more paths through the process" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[1\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[1\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[2\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[2\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[3\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[3\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[4\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[4\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[5\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[5\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[6\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[6\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[7\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[7\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[8\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[8\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[9\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[9\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[10\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[10\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[11\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[11\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[12\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[12\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[13\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[13\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[14\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[14\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[15\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[15\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[16\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[16\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[17\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[17\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[18\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[18\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[19\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[19\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[20\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[20\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[21\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[21\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[22\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[22\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[23\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[23\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[24\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[24\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[25\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[25\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[26\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[26\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[27\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[27\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[28\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[28\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[29\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[29\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[30\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[30\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[31\] c_l_adder.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[31\]\" at c_l_adder.vhd(29)" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_l_subber cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub " "Info: Elaborating entity \"c_l_subber\" for hierarchy \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\"" {  } { { "ALU.vhd" "sub" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in c_l_subber.vhd(32) " "Warning (10492): VHDL Process Statement warning at c_l_subber.vhd(32): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_in_internal c_l_subber.vhd(29) " "Warning (10631): VHDL Process Statement warning at c_l_subber.vhd(29): inferring latch(es) for signal or variable \"carry_in_internal\", which holds its previous value in one or more paths through the process" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[1\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[1\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[2\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[2\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[3\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[3\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[4\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[4\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[5\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[5\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[6\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[6\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[7\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[7\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[8\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[8\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[9\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[9\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[10\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[10\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[11\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[11\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[12\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[12\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[13\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[13\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[14\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[14\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[15\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[15\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[16\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[16\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[17\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[17\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[18\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[18\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[19\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[19\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[20\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[20\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[21\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[21\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[22\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[22\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[23\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[23\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[24\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[24\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[25\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[25\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[26\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[26\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[27\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[27\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[28\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[28\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[29\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[29\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[30\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[30\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_in_internal\[31\] c_l_subber.vhd(29) " "Info (10041): Inferred latch for \"carry_in_internal\[31\]\" at c_l_subber.vhd(29)" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|datapath:path\|data_mem:Mem " "Info: Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|datapath:path\|data_mem:Mem\"" {  } { { "DATAPATH.vhd" "Mem" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en data_mem.vhd(31) " "Warning (10492): VHDL Process Statement warning at data_mem.vhd(31): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/data_mem.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wen data_mem.vhd(31) " "Warning (10492): VHDL Process Statement warning at data_mem.vhd(31): signal \"wen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/data_mem.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[2\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[2\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[3\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[3\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[4\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[4\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[5\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[5\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[6\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[6\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[7\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[7\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[8\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[8\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[9\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[9\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[10\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[10\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[11\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[11\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[12\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[12\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[13\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[13\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[14\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[14\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[15\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[15\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[16\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[16\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[17\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[17\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[18\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[18\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[19\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[19\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[20\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[20\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[21\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[21\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[22\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[22\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[23\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[23\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[24\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[24\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[25\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[25\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[26\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[26\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[27\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[27\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[28\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[28\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[29\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[29\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[30\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[30\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[31\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[31\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[1\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[1\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[2\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[2\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[3\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[3\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[4\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[4\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[5\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[5\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[6\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[6\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[7\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[7\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[8\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[8\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[9\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[9\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[10\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[10\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[11\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[11\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[12\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[12\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[13\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[13\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[14\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[14\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[15\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[15\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[16\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[16\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[17\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[17\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[18\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[18\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[19\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[19\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[20\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[20\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[21\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[21\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[22\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[22\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[23\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[23\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[24\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[24\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[25\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[25\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[26\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[26\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[27\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[27\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[28\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[28\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[29\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[29\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[30\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[30\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[31\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[31\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[1\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[1\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|datapath:path\|data_mem:Mem\|mem_array~41 " "Warning: Inferred dual-clock RAM node \"cpu1:main_processor\|datapath:path\|data_mem:Mem\|mem_array~41\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "data_mem.vhd" "mem_array~41" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/data_mem.vhd" 25 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[1\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[1\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[1\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[1\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[2\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[2\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[2\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[2\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[3\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[3\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[3\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[3\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[4\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[4\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[4\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[4\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[5\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[5\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[5\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[5\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[6\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[6\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[6\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[6\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[7\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[7\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[7\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[7\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[8\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[8\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[8\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[8\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[9\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[9\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[9\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[9\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[10\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[10\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[10\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[10\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[11\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[11\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[11\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[11\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[12\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[12\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[12\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[12\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[13\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[13\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[13\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[13\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[14\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[14\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[14\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[14\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[15\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[15\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[15\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[15\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[16\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[16\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[16\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[16\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[17\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[17\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[17\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[17\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[18\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[18\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[18\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[18\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[19\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[19\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[19\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[19\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[20\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[20\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[20\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[20\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[21\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[21\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[21\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[21\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[22\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[22\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[22\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[22\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[23\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[23\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[23\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[23\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[24\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[24\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[24\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[24\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[25\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[25\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[25\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[25\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[26\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[26\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[26\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[26\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[27\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[27\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[27\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[27\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[28\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[28\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[28\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[28\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[29\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[29\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[29\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[29\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[30\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[30\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[30\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[30\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[31\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_adder:add\|carry_in_internal\[31\]\" is permanently enabled" {  } { { "c_l_adder.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_adder.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[31\] " "Warning: LATCH primitive \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|c_l_subber:sub\|carry_in_internal\[31\]\" is permanently enabled" {  } { { "c_l_subber.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/c_l_subber.vhd" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|datapath:path\|data_mem:Mem\|mem_array~41 " "Info: Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|datapath:path\|data_mem:Mem\|mem_array~41\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info: Parameter WIDTHAD_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info: Parameter NUMWORDS_B set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "data_mem.vhd" "mem_array~41" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/data_mem.vhd" 25 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|datapath:path\|data_mem:Mem\|altsyncram:mem_array_rtl_0 " "Info: Elaborated megafunction instantiation \"cpu1:main_processor\|datapath:path\|data_mem:Mem\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|datapath:path\|data_mem:Mem\|altsyncram:mem_array_rtl_0 " "Info: Instantiated megafunction \"cpu1:main_processor\|datapath:path\|data_mem:Mem\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info: Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Info: Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ee1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ee1 " "Info: Found entity 1: altsyncram_3ee1" {  } { { "db/altsyncram_3ee1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_3ee1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_51i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51i1 " "Info: Found entity 1: altsyncram_51i1" {  } { { "db/altsyncram_51i1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_51i1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "cpu1:main_processor\|control:control_unit\|PC_Mux cpu1:main_processor\|control:control_unit\|inc_PC " "Info: Duplicate LATCH primitive \"cpu1:main_processor\|control:control_unit\|PC_Mux\" merged with LATCH primitive \"cpu1:main_processor\|control:control_unit\|inc_PC\"" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|DATA_Mux\[1\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|DATA_Mux\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|DATA_Mux\[0\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|DATA_Mux\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\] " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|clr_A " "Warning: Latch cpu1:main_processor\|control:control_unit\|clr_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ld_A " "Warning: Latch cpu1:main_processor\|control:control_unit\|ld_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|clr_B " "Warning: Latch cpu1:main_processor\|control:control_unit\|clr_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ld_B " "Warning: Latch cpu1:main_processor\|control:control_unit\|ld_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ld_IR " "Warning: Latch cpu1:main_processor\|control:control_unit\|ld_IR has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and PRE on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|inc_PC " "Warning: Latch cpu1:main_processor\|control:control_unit\|inc_PC has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and PRE on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ld_PC " "Warning: Latch cpu1:main_processor\|control:control_unit\|ld_PC has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and PRE on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ALU_op\[2\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|IM_MUX1 " "Warning: Latch cpu1:main_processor\|control:control_unit\|IM_MUX1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ALU_op\[1\] " "Warning: Latch cpu1:main_processor\|control:control_unit\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|REG_Mux " "Warning: Latch cpu1:main_processor\|control:control_unit\|REG_Mux has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|cout " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|cout has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ld_C " "Warning: Latch cpu1:main_processor\|control:control_unit\|ld_C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|clr_C " "Warning: Latch cpu1:main_processor\|control:control_unit\|clr_C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero " "Warning: Latch cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:control_unit\|ALU_op\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:control_unit\|ALU_op\[1\]" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|ld_Z " "Warning: Latch cpu1:main_processor\|control:control_unit\|ld_Z has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:control_unit\|clr_Z " "Warning: Latch cpu1:main_processor\|control:control_unit\|clr_Z has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Warning: Ports ENA and CLR on the latch are fed by the same signal cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 371 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[16\] GND " "Warning (13410): Pin \"outA\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[17\] GND " "Warning (13410): Pin \"outA\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[18\] GND " "Warning (13410): Pin \"outA\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[19\] GND " "Warning (13410): Pin \"outA\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[20\] GND " "Warning (13410): Pin \"outA\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[21\] GND " "Warning (13410): Pin \"outA\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[22\] GND " "Warning (13410): Pin \"outA\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[23\] GND " "Warning (13410): Pin \"outA\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[24\] GND " "Warning (13410): Pin \"outA\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[25\] GND " "Warning (13410): Pin \"outA\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[26\] GND " "Warning (13410): Pin \"outA\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[27\] GND " "Warning (13410): Pin \"outA\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[28\] GND " "Warning (13410): Pin \"outA\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[29\] GND " "Warning (13410): Pin \"outA\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[30\] GND " "Warning (13410): Pin \"outA\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outA\[31\] GND " "Warning (13410): Pin \"outA\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[16\] GND " "Warning (13410): Pin \"outB\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[17\] GND " "Warning (13410): Pin \"outB\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[18\] GND " "Warning (13410): Pin \"outB\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[19\] GND " "Warning (13410): Pin \"outB\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[20\] GND " "Warning (13410): Pin \"outB\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[21\] GND " "Warning (13410): Pin \"outB\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[22\] GND " "Warning (13410): Pin \"outB\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[23\] GND " "Warning (13410): Pin \"outB\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[24\] GND " "Warning (13410): Pin \"outB\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[25\] GND " "Warning (13410): Pin \"outB\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[26\] GND " "Warning (13410): Pin \"outB\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[27\] GND " "Warning (13410): Pin \"outB\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[28\] GND " "Warning (13410): Pin \"outB\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[29\] GND " "Warning (13410): Pin \"outB\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[30\] GND " "Warning (13410): Pin \"outB\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outB\[31\] GND " "Warning (13410): Pin \"outB\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outC GND " "Warning (13410): Pin \"outC\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ GND " "Warning (13410): Pin \"outZ\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "969 " "Info: Implemented 969 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Info: Implemented 206 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "712 " "Info: Implemented 712 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Info: Implemented 48 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 341 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 341 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 20:57:43 2013 " "Info: Processing ended: Wed Apr 03 20:57:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
