#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feeb5d04350 .scope module, "Testbench" "Testbench" 2 113;
 .timescale 0 0;
v0x7feeb5d26af0_0 .var "data1", 7 0;
v0x7feeb5d26c20_0 .var "data2", 7 0;
v0x7feeb5d26cb0_0 .net "result", 7 0, v0x7feeb5d266a0_0;  1 drivers
v0x7feeb5d26d40_0 .var "select", 2 0;
S_0x7feeb5d0ad70 .scope module, "alu_t" "alu" 2 124, 2 2 0, S_0x7feeb5d04350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x7feeb5d264d0_0 .net "DATA1", 7 0, v0x7feeb5d26af0_0;  1 drivers
v0x7feeb5d26580_0 .net "DATA2", 7 0, v0x7feeb5d26c20_0;  1 drivers
v0x7feeb5d266a0_0 .var "RESULT", 7 0;
v0x7feeb5d26730_0 .net "SELECT", 2 0, v0x7feeb5d26d40_0;  1 drivers
v0x7feeb5d267c0_0 .net "add_o", 7 0, v0x7feeb5d25400_0;  1 drivers
v0x7feeb5d26890_0 .net "and_o", 7 0, v0x7feeb5d25940_0;  1 drivers
v0x7feeb5d26940_0 .net "forward_o", 7 0, v0x7feeb5d25e10_0;  1 drivers
v0x7feeb5d269f0_0 .net "or_o", 7 0, v0x7feeb5d26330_0;  1 drivers
E_0x7feeb5d13400/0 .event edge, v0x7feeb5d26730_0, v0x7feeb5d26330_0, v0x7feeb5d25940_0, v0x7feeb5d25400_0;
E_0x7feeb5d13400/1 .event edge, v0x7feeb5d25e10_0;
E_0x7feeb5d13400 .event/or E_0x7feeb5d13400/0, E_0x7feeb5d13400/1;
S_0x7feeb5d09e30 .scope module, "add_" "ADD" 2 13, 2 68 0, S_0x7feeb5d0ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7feeb5d13470_0 .net "DATA1", 7 0, v0x7feeb5d26af0_0;  alias, 1 drivers
v0x7feeb5d25350_0 .net "DATA2", 7 0, v0x7feeb5d26c20_0;  alias, 1 drivers
v0x7feeb5d25400_0 .var "RESULT", 7 0;
v0x7feeb5d254c0_0 .var *"_s0", 7 0; Local signal
E_0x7feeb5d04c60 .event edge, v0x7feeb5d25350_0, v0x7feeb5d13470_0;
S_0x7feeb5d255c0 .scope module, "and_" "AND" 2 14, 2 83 0, S_0x7feeb5d0ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7feeb5d257d0_0 .net "DATA1", 7 0, v0x7feeb5d26af0_0;  alias, 1 drivers
v0x7feeb5d25890_0 .net "DATA2", 7 0, v0x7feeb5d26c20_0;  alias, 1 drivers
v0x7feeb5d25940_0 .var "RESULT", 7 0;
v0x7feeb5d259f0_0 .var *"_s0", 7 0; Local signal
S_0x7feeb5d25af0 .scope module, "forward" "FORWARD" 2 12, 2 52 0, S_0x7feeb5d0ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x7feeb5d25d20_0 .net "DATA2", 7 0, v0x7feeb5d26c20_0;  alias, 1 drivers
v0x7feeb5d25e10_0 .var "RESULT", 7 0;
v0x7feeb5d25eb0_0 .var *"_s0", 7 0; Local signal
E_0x7feeb5d25cd0 .event edge, v0x7feeb5d25350_0;
S_0x7feeb5d25f90 .scope module, "or_" "OR" 2 15, 2 97 0, S_0x7feeb5d0ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7feeb5d261b0_0 .net "DATA1", 7 0, v0x7feeb5d26af0_0;  alias, 1 drivers
v0x7feeb5d26290_0 .net "DATA2", 7 0, v0x7feeb5d26c20_0;  alias, 1 drivers
v0x7feeb5d26330_0 .var "RESULT", 7 0;
v0x7feeb5d263d0_0 .var *"_s0", 7 0; Local signal
    .scope S_0x7feeb5d25af0;
T_0 ;
    %wait E_0x7feeb5d25cd0;
    %load/vec4 v0x7feeb5d25d20_0;
    %store/vec4 v0x7feeb5d25eb0_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7feeb5d25eb0_0;
    %store/vec4 v0x7feeb5d25e10_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7feeb5d09e30;
T_1 ;
    %wait E_0x7feeb5d04c60;
    %load/vec4 v0x7feeb5d13470_0;
    %load/vec4 v0x7feeb5d25350_0;
    %add;
    %store/vec4 v0x7feeb5d254c0_0, 0, 8;
    %pushi/vec4 2, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7feeb5d254c0_0;
    %store/vec4 v0x7feeb5d25400_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7feeb5d255c0;
T_2 ;
    %wait E_0x7feeb5d04c60;
    %load/vec4 v0x7feeb5d257d0_0;
    %load/vec4 v0x7feeb5d25890_0;
    %and;
    %store/vec4 v0x7feeb5d259f0_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7feeb5d259f0_0;
    %store/vec4 v0x7feeb5d25940_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7feeb5d25f90;
T_3 ;
    %wait E_0x7feeb5d04c60;
    %load/vec4 v0x7feeb5d261b0_0;
    %load/vec4 v0x7feeb5d26290_0;
    %or;
    %store/vec4 v0x7feeb5d263d0_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7feeb5d263d0_0;
    %store/vec4 v0x7feeb5d26330_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7feeb5d0ad70;
T_4 ;
    %wait E_0x7feeb5d13400;
    %load/vec4 v0x7feeb5d26730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7feeb5d26940_0;
    %store/vec4 v0x7feeb5d266a0_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7feeb5d267c0_0;
    %store/vec4 v0x7feeb5d266a0_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7feeb5d26890_0;
    %store/vec4 v0x7feeb5d266a0_0, 0, 8;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x7feeb5d269f0_0;
    %store/vec4 v0x7feeb5d266a0_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7feeb5d04350;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feeb5d26af0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feeb5d26c20_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feeb5d26d40_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7feeb5d26af0_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7feeb5d26c20_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feeb5d26d40_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7feeb5d26af0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7feeb5d26c20_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7feeb5d26d40_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7feeb5d26af0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7feeb5d26c20_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7feeb5d26d40_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7feeb5d26c20_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7feeb5d26af0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7feeb5d26d40_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x7feeb5d04350;
T_6 ;
    %vpi_call 2 158 "$monitor", "%d,\011%b,\011%b,\011%b,\011%b", $time, v0x7feeb5d26af0_0, v0x7feeb5d26c20_0, v0x7feeb5d26d40_0, v0x7feeb5d26cb0_0 {0 0 0};
    %vpi_call 2 160 "$dumpfile", "simple_processor.vcd" {0 0 0};
    %vpi_call 2 161 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Part1.v";
