
TestRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004958  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08004ae8  08004ae8  00005ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bfc  08004bfc  00006070  2**0
                  CONTENTS
  4 .ARM          00000008  08004bfc  08004bfc  00005bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c04  08004c04  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c04  08004c04  00005c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c08  08004c08  00005c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004c0c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006070  2**0
                  CONTENTS
 10 .bss          00012ed8  20000070  20000070  00006070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012f48  20012f48  00006070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000de5b  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024df  00000000  00000000  00013efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e90  00000000  00000000  000163e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b38  00000000  00000000  00017270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020b69  00000000  00000000  00017da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010bc8  00000000  00000000  00038911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d96c0  00000000  00000000  000494d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00122b99  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004538  00000000  00000000  00122bdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  00127114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ad0 	.word	0x08004ad0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004ad0 	.word	0x08004ad0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f103 0208 	add.w	r2, r3, #8
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f04f 32ff 	mov.w	r2, #4294967295
 8000578:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f103 0208 	add.w	r2, r3, #8
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f103 0208 	add.w	r2, r3, #8
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr

080005a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2200      	movs	r2, #0
 80005ac:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80005ae:	bf00      	nop
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr

080005ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80005ba:	b480      	push	{r7}
 80005bc:	b085      	sub	sp, #20
 80005be:	af00      	add	r7, sp, #0
 80005c0:	6078      	str	r0, [r7, #4]
 80005c2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	689a      	ldr	r2, [r3, #8]
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	683a      	ldr	r2, [r7, #0]
 80005de:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	683a      	ldr	r2, [r7, #0]
 80005e4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	1c5a      	adds	r2, r3, #1
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000602:	b480      	push	{r7}
 8000604:	b085      	sub	sp, #20
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
 800060a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000618:	d103      	bne.n	8000622 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	691b      	ldr	r3, [r3, #16]
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	e00c      	b.n	800063c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	3308      	adds	r3, #8
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	e002      	b.n	8000630 <vListInsert+0x2e>
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	429a      	cmp	r2, r3
 800063a:	d2f6      	bcs.n	800062a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	685a      	ldr	r2, [r3, #4]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	683a      	ldr	r2, [r7, #0]
 8000656:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	1c5a      	adds	r2, r3, #1
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	691b      	ldr	r3, [r3, #16]
 8000680:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	685b      	ldr	r3, [r3, #4]
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	6892      	ldr	r2, [r2, #8]
 800068a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	689b      	ldr	r3, [r3, #8]
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	6852      	ldr	r2, [r2, #4]
 8000694:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	687a      	ldr	r2, [r7, #4]
 800069c:	429a      	cmp	r2, r3
 800069e:	d103      	bne.n	80006a8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	689a      	ldr	r2, [r3, #8]
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2200      	movs	r2, #0
 80006ac:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	1e5a      	subs	r2, r3, #1
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	681b      	ldr	r3, [r3, #0]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3714      	adds	r7, #20
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80006d2:	2301      	movs	r3, #1
 80006d4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80006da:	693b      	ldr	r3, [r7, #16]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d10b      	bne.n	80006f8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80006e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006e4:	f383 8811 	msr	BASEPRI, r3
 80006e8:	f3bf 8f6f 	isb	sy
 80006ec:	f3bf 8f4f 	dsb	sy
 80006f0:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80006f2:	bf00      	nop
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d05d      	beq.n	80007ba <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80006fe:	693b      	ldr	r3, [r7, #16]
 8000700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8000702:	2b00      	cmp	r3, #0
 8000704:	d059      	beq.n	80007ba <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800070a:	693b      	ldr	r3, [r7, #16]
 800070c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800070e:	2100      	movs	r1, #0
 8000710:	fba3 2302 	umull	r2, r3, r3, r2
 8000714:	2b00      	cmp	r3, #0
 8000716:	d000      	beq.n	800071a <xQueueGenericReset+0x52>
 8000718:	2101      	movs	r1, #1
 800071a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800071c:	2b00      	cmp	r3, #0
 800071e:	d14c      	bne.n	80007ba <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8000720:	f001 faa8 	bl	8001c74 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000724:	693b      	ldr	r3, [r7, #16]
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800072c:	6939      	ldr	r1, [r7, #16]
 800072e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000730:	fb01 f303 	mul.w	r3, r1, r3
 8000734:	441a      	add	r2, r3
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	2200      	movs	r2, #0
 800073e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	693b      	ldr	r3, [r7, #16]
 800074e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000750:	3b01      	subs	r3, #1
 8000752:	6939      	ldr	r1, [r7, #16]
 8000754:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000756:	fb01 f303 	mul.w	r3, r1, r3
 800075a:	441a      	add	r2, r3
 800075c:	693b      	ldr	r3, [r7, #16]
 800075e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000760:	693b      	ldr	r3, [r7, #16]
 8000762:	22ff      	movs	r2, #255	@ 0xff
 8000764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000768:	693b      	ldr	r3, [r7, #16]
 800076a:	22ff      	movs	r2, #255	@ 0xff
 800076c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d114      	bne.n	80007a0 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	691b      	ldr	r3, [r3, #16]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d01a      	beq.n	80007b4 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800077e:	693b      	ldr	r3, [r7, #16]
 8000780:	3310      	adds	r3, #16
 8000782:	4618      	mov	r0, r3
 8000784:	f000 fee8 	bl	8001558 <xTaskRemoveFromEventList>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d012      	beq.n	80007b4 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800078e:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <xQueueGenericReset+0x120>)
 8000790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	f3bf 8f4f 	dsb	sy
 800079a:	f3bf 8f6f 	isb	sy
 800079e:	e009      	b.n	80007b4 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	3310      	adds	r3, #16
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fedb 	bl	8000560 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80007aa:	693b      	ldr	r3, [r7, #16]
 80007ac:	3324      	adds	r3, #36	@ 0x24
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff fed6 	bl	8000560 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80007b4:	f001 fa90 	bl	8001cd8 <vPortExitCritical>
 80007b8:	e001      	b.n	80007be <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d10b      	bne.n	80007dc <xQueueGenericReset+0x114>
    __asm volatile
 80007c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007c8:	f383 8811 	msr	BASEPRI, r3
 80007cc:	f3bf 8f6f 	isb	sy
 80007d0:	f3bf 8f4f 	dsb	sy
 80007d4:	60bb      	str	r3, [r7, #8]
}
 80007d6:	bf00      	nop
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80007dc:	697b      	ldr	r3, [r7, #20]
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3718      	adds	r7, #24
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	e000ed04 	.word	0xe000ed04

080007ec <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08a      	sub	sp, #40	@ 0x28
 80007f0:	af02      	add	r7, sp, #8
 80007f2:	60f8      	str	r0, [r7, #12]
 80007f4:	60b9      	str	r1, [r7, #8]
 80007f6:	4613      	mov	r3, r2
 80007f8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d02e      	beq.n	8000862 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000804:	2100      	movs	r1, #0
 8000806:	68ba      	ldr	r2, [r7, #8]
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	fba3 2302 	umull	r2, r3, r3, r2
 800080e:	2b00      	cmp	r3, #0
 8000810:	d000      	beq.n	8000814 <xQueueGenericCreate+0x28>
 8000812:	2101      	movs	r1, #1
 8000814:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000816:	2b00      	cmp	r3, #0
 8000818:	d123      	bne.n	8000862 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	68ba      	ldr	r2, [r7, #8]
 800081e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000822:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8000826:	d81c      	bhi.n	8000862 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	68ba      	ldr	r2, [r7, #8]
 800082c:	fb02 f303 	mul.w	r3, r2, r3
 8000830:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8000832:	69bb      	ldr	r3, [r7, #24]
 8000834:	3350      	adds	r3, #80	@ 0x50
 8000836:	4618      	mov	r0, r3
 8000838:	f001 faf8 	bl	8001e2c <pvPortMalloc>
 800083c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d01d      	beq.n	8000880 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	3350      	adds	r3, #80	@ 0x50
 800084c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800084e:	79fa      	ldrb	r2, [r7, #7]
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	4613      	mov	r3, r2
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	68b9      	ldr	r1, [r7, #8]
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	f000 f815 	bl	800088a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000860:	e00e      	b.n	8000880 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10b      	bne.n	8000880 <xQueueGenericCreate+0x94>
    __asm volatile
 8000868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800086c:	f383 8811 	msr	BASEPRI, r3
 8000870:	f3bf 8f6f 	isb	sy
 8000874:	f3bf 8f4f 	dsb	sy
 8000878:	613b      	str	r3, [r7, #16]
}
 800087a:	bf00      	nop
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8000880:	69fb      	ldr	r3, [r7, #28]
    }
 8000882:	4618      	mov	r0, r3
 8000884:	3720      	adds	r7, #32
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b084      	sub	sp, #16
 800088e:	af00      	add	r7, sp, #0
 8000890:	60f8      	str	r0, [r7, #12]
 8000892:	60b9      	str	r1, [r7, #8]
 8000894:	607a      	str	r2, [r7, #4]
 8000896:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d103      	bne.n	80008a6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800089e:	69bb      	ldr	r3, [r7, #24]
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	e002      	b.n	80008ac <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80008a6:	69bb      	ldr	r3, [r7, #24]
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80008ac:	69bb      	ldr	r3, [r7, #24]
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80008b2:	69bb      	ldr	r3, [r7, #24]
 80008b4:	68ba      	ldr	r2, [r7, #8]
 80008b6:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80008b8:	2101      	movs	r1, #1
 80008ba:	69b8      	ldr	r0, [r7, #24]
 80008bc:	f7ff ff04 	bl	80006c8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80008c0:	69bb      	ldr	r3, [r7, #24]
 80008c2:	78fa      	ldrb	r2, [r7, #3]
 80008c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80008c8:	bf00      	nop
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	@ 0x28
 80008d4:	af04      	add	r7, sp, #16
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
 80008dc:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4618      	mov	r0, r3
 80008e4:	f001 faa2 	bl	8001e2c <pvPortMalloc>
 80008e8:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d013      	beq.n	8000918 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80008f0:	2058      	movs	r0, #88	@ 0x58
 80008f2:	f001 fa9b 	bl	8001e2c <pvPortMalloc>
 80008f6:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d008      	beq.n	8000910 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80008fe:	2258      	movs	r2, #88	@ 0x58
 8000900:	2100      	movs	r1, #0
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f003 fa49 	bl	8003d9a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	631a      	str	r2, [r3, #48]	@ 0x30
 800090e:	e005      	b.n	800091c <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000910:	6938      	ldr	r0, [r7, #16]
 8000912:	f001 fadf 	bl	8001ed4 <vPortFree>
 8000916:	e001      	b.n	800091c <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d00d      	beq.n	800093e <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000922:	2300      	movs	r3, #0
 8000924:	9303      	str	r3, [sp, #12]
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	9302      	str	r3, [sp, #8]
 800092a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	6a3b      	ldr	r3, [r7, #32]
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	687a      	ldr	r2, [r7, #4]
 8000936:	68b9      	ldr	r1, [r7, #8]
 8000938:	68f8      	ldr	r0, [r7, #12]
 800093a:	f000 f828 	bl	800098e <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800093e:	697b      	ldr	r3, [r7, #20]
    }
 8000940:	4618      	mov	r0, r3
 8000942:	3718      	adds	r7, #24
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}

08000948 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000948:	b580      	push	{r7, lr}
 800094a:	b088      	sub	sp, #32
 800094c:	af02      	add	r7, sp, #8
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	607a      	str	r2, [r7, #4]
 8000954:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8000956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000958:	9301      	str	r3, [sp, #4]
 800095a:	6a3b      	ldr	r3, [r7, #32]
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	68b9      	ldr	r1, [r7, #8]
 8000964:	68f8      	ldr	r0, [r7, #12]
 8000966:	f7ff ffb3 	bl	80008d0 <prvCreateTask>
 800096a:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d005      	beq.n	800097e <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8000972:	6938      	ldr	r0, [r7, #16]
 8000974:	f000 f89c 	bl	8000ab0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000978:	2301      	movs	r3, #1
 800097a:	617b      	str	r3, [r7, #20]
 800097c:	e002      	b.n	8000984 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800097e:	f04f 33ff 	mov.w	r3, #4294967295
 8000982:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8000984:	697b      	ldr	r3, [r7, #20]
    }
 8000986:	4618      	mov	r0, r3
 8000988:	3718      	adds	r7, #24
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b088      	sub	sp, #32
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	60b9      	str	r1, [r7, #8]
 8000998:	607a      	str	r2, [r7, #4]
 800099a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800099c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800099e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	461a      	mov	r2, r3
 80009a6:	21a5      	movs	r1, #165	@ 0xa5
 80009a8:	f003 f9f7 	bl	8003d9a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80009ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80009b6:	3b01      	subs	r3, #1
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	4413      	add	r3, r2
 80009bc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80009be:	69bb      	ldr	r3, [r7, #24]
 80009c0:	f023 0307 	bic.w	r3, r3, #7
 80009c4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	f003 0307 	and.w	r3, r3, #7
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d00b      	beq.n	80009e8 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80009d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009d4:	f383 8811 	msr	BASEPRI, r3
 80009d8:	f3bf 8f6f 	isb	sy
 80009dc:	f3bf 8f4f 	dsb	sy
 80009e0:	617b      	str	r3, [r7, #20]
}
 80009e2:	bf00      	nop
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d01e      	beq.n	8000a2c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
 80009f2:	e012      	b.n	8000a1a <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80009f4:	68ba      	ldr	r2, [r7, #8]
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	4413      	add	r3, r2
 80009fa:	7819      	ldrb	r1, [r3, #0]
 80009fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	4413      	add	r3, r2
 8000a02:	3334      	adds	r3, #52	@ 0x34
 8000a04:	460a      	mov	r2, r1
 8000a06:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000a08:	68ba      	ldr	r2, [r7, #8]
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d006      	beq.n	8000a22 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	3301      	adds	r3, #1
 8000a18:	61fb      	str	r3, [r7, #28]
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	2b09      	cmp	r3, #9
 8000a1e:	d9e9      	bls.n	80009f4 <prvInitialiseNewTask+0x66>
 8000a20:	e000      	b.n	8000a24 <prvInitialiseNewTask+0x96>
            {
                break;
 8000a22:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8000a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a26:	2200      	movs	r2, #0
 8000a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a2e:	2b04      	cmp	r3, #4
 8000a30:	d90b      	bls.n	8000a4a <prvInitialiseNewTask+0xbc>
    __asm volatile
 8000a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a36:	f383 8811 	msr	BASEPRI, r3
 8000a3a:	f3bf 8f6f 	isb	sy
 8000a3e:	f3bf 8f4f 	dsb	sy
 8000a42:	613b      	str	r3, [r7, #16]
}
 8000a44:	bf00      	nop
 8000a46:	bf00      	nop
 8000a48:	e7fd      	b.n	8000a46 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a4c:	2b04      	cmp	r3, #4
 8000a4e:	d901      	bls.n	8000a54 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000a50:	2304      	movs	r3, #4
 8000a52:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a58:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a5e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a62:	3304      	adds	r3, #4
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff fd9b 	bl	80005a0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a6c:	3318      	adds	r3, #24
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fd96 	bl	80005a0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000a78:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8000a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a7c:	f1c3 0205 	rsb	r2, r3, #5
 8000a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a82:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000a88:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	68f9      	ldr	r1, [r7, #12]
 8000a8e:	69b8      	ldr	r0, [r7, #24]
 8000a90:	f000 ff70 	bl	8001974 <pxPortInitialiseStack>
 8000a94:	4602      	mov	r2, r0
 8000a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a98:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8000a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d002      	beq.n	8000aa6 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000aa4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000aa6:	bf00      	nop
 8000aa8:	3720      	adds	r7, #32
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8000ab8:	f001 f8dc 	bl	8001c74 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8000abc:	4b41      	ldr	r3, [pc, #260]	@ (8000bc4 <prvAddNewTaskToReadyList+0x114>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	4a40      	ldr	r2, [pc, #256]	@ (8000bc4 <prvAddNewTaskToReadyList+0x114>)
 8000ac4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8000ac6:	4b40      	ldr	r3, [pc, #256]	@ (8000bc8 <prvAddNewTaskToReadyList+0x118>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d109      	bne.n	8000ae2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8000ace:	4a3e      	ldr	r2, [pc, #248]	@ (8000bc8 <prvAddNewTaskToReadyList+0x118>)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8000bc4 <prvAddNewTaskToReadyList+0x114>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d110      	bne.n	8000afe <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8000adc:	f000 fe2e 	bl	800173c <prvInitialiseTaskLists>
 8000ae0:	e00d      	b.n	8000afe <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8000ae2:	4b3a      	ldr	r3, [pc, #232]	@ (8000bcc <prvAddNewTaskToReadyList+0x11c>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d109      	bne.n	8000afe <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000aea:	4b37      	ldr	r3, [pc, #220]	@ (8000bc8 <prvAddNewTaskToReadyList+0x118>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d802      	bhi.n	8000afe <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8000af8:	4a33      	ldr	r2, [pc, #204]	@ (8000bc8 <prvAddNewTaskToReadyList+0x118>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8000afe:	4b34      	ldr	r3, [pc, #208]	@ (8000bd0 <prvAddNewTaskToReadyList+0x120>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	3301      	adds	r3, #1
 8000b04:	4a32      	ldr	r2, [pc, #200]	@ (8000bd0 <prvAddNewTaskToReadyList+0x120>)
 8000b06:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8000b08:	4b31      	ldr	r3, [pc, #196]	@ (8000bd0 <prvAddNewTaskToReadyList+0x120>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b14:	2201      	movs	r2, #1
 8000b16:	409a      	lsls	r2, r3
 8000b18:	4b2e      	ldr	r3, [pc, #184]	@ (8000bd4 <prvAddNewTaskToReadyList+0x124>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	4a2d      	ldr	r2, [pc, #180]	@ (8000bd4 <prvAddNewTaskToReadyList+0x124>)
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b26:	492c      	ldr	r1, [pc, #176]	@ (8000bd8 <prvAddNewTaskToReadyList+0x128>)
 8000b28:	4613      	mov	r3, r2
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	4413      	add	r3, r2
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	440b      	add	r3, r1
 8000b32:	3304      	adds	r3, #4
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	3204      	adds	r2, #4
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	1d1a      	adds	r2, r3, #4
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	4413      	add	r3, r2
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd8 <prvAddNewTaskToReadyList+0x128>)
 8000b66:	441a      	add	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	615a      	str	r2, [r3, #20]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b70:	4919      	ldr	r1, [pc, #100]	@ (8000bd8 <prvAddNewTaskToReadyList+0x128>)
 8000b72:	4613      	mov	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	440b      	add	r3, r1
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	687a      	ldr	r2, [r7, #4]
 8000b80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000b82:	1c59      	adds	r1, r3, #1
 8000b84:	4814      	ldr	r0, [pc, #80]	@ (8000bd8 <prvAddNewTaskToReadyList+0x128>)
 8000b86:	4613      	mov	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	4413      	add	r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4403      	add	r3, r0
 8000b90:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8000b92:	f001 f8a1 	bl	8001cd8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8000b96:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <prvAddNewTaskToReadyList+0x11c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d00e      	beq.n	8000bbc <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <prvAddNewTaskToReadyList+0x118>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d207      	bcs.n	8000bbc <prvAddNewTaskToReadyList+0x10c>
 8000bac:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <prvAddNewTaskToReadyList+0x12c>)
 8000bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	f3bf 8f4f 	dsb	sy
 8000bb8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000bbc:	bf00      	nop
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000164 	.word	0x20000164
 8000bc8:	2000008c 	.word	0x2000008c
 8000bcc:	20000170 	.word	0x20000170
 8000bd0:	20000180 	.word	0x20000180
 8000bd4:	2000016c 	.word	0x2000016c
 8000bd8:	20000090 	.word	0x20000090
 8000bdc:	e000ed04 	.word	0xe000ed04

08000be0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d018      	beq.n	8000c24 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 8000bf2:	f000 fa23 	bl	800103c <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8000bf6:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <vTaskDelay+0x64>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d00b      	beq.n	8000c16 <vTaskDelay+0x36>
    __asm volatile
 8000bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c02:	f383 8811 	msr	BASEPRI, r3
 8000c06:	f3bf 8f6f 	isb	sy
 8000c0a:	f3bf 8f4f 	dsb	sy
 8000c0e:	60bb      	str	r3, [r7, #8]
}
 8000c10:	bf00      	nop
 8000c12:	bf00      	nop
 8000c14:	e7fd      	b.n	8000c12 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000c16:	2100      	movs	r1, #0
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f000 fe29 	bl	8001870 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8000c1e:	f000 fa1b 	bl	8001058 <xTaskResumeAll>
 8000c22:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d107      	bne.n	8000c3a <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 8000c2a:	4b07      	ldr	r3, [pc, #28]	@ (8000c48 <vTaskDelay+0x68>)
 8000c2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	f3bf 8f4f 	dsb	sy
 8000c36:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8000c3a:	bf00      	nop
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	2000018c 	.word	0x2000018c
 8000c48:	e000ed04 	.word	0xe000ed04

08000c4c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        traceENTER_vTaskSuspend( xTaskToSuspend );

        taskENTER_CRITICAL();
 8000c54:	f001 f80e 	bl	8001c74 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d102      	bne.n	8000c64 <vTaskSuspend+0x18>
 8000c5e:	4b44      	ldr	r3, [pc, #272]	@ (8000d70 <vTaskSuspend+0x124>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	e000      	b.n	8000c66 <vTaskSuspend+0x1a>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	613b      	str	r3, [r7, #16]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	3304      	adds	r3, #4
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff fd01 	bl	8000674 <uxListRemove>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d115      	bne.n	8000ca4 <vTaskSuspend+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c7c:	493d      	ldr	r1, [pc, #244]	@ (8000d74 <vTaskSuspend+0x128>)
 8000c7e:	4613      	mov	r3, r2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	4413      	add	r3, r2
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	440b      	add	r3, r1
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d10a      	bne.n	8000ca4 <vTaskSuspend+0x58>
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c92:	2201      	movs	r2, #1
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	43da      	mvns	r2, r3
 8000c9a:	4b37      	ldr	r3, [pc, #220]	@ (8000d78 <vTaskSuspend+0x12c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	4a35      	ldr	r2, [pc, #212]	@ (8000d78 <vTaskSuspend+0x12c>)
 8000ca2:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d004      	beq.n	8000cb6 <vTaskSuspend+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	3318      	adds	r3, #24
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fcdf 	bl	8000674 <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	4619      	mov	r1, r3
 8000cbc:	482f      	ldr	r0, [pc, #188]	@ (8000d7c <vTaskSuspend+0x130>)
 8000cbe:	f7ff fc7c 	bl	80005ba <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
            {
                BaseType_t x;

                for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	e010      	b.n	8000cea <vTaskSuspend+0x9e>
                {
                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	4413      	add	r3, r2
 8000cce:	3354      	adds	r3, #84	@ 0x54
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d105      	bne.n	8000ce4 <vTaskSuspend+0x98>
                    {
                        /* The task was blocked to wait for a notification, but is
                         * now suspended, so no notification was received. */
                        pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	4413      	add	r3, r2
 8000cde:	3354      	adds	r3, #84	@ 0x54
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
                for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	617b      	str	r3, [r7, #20]
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	ddeb      	ble.n	8000cc8 <vTaskSuspend+0x7c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
        }
        taskEXIT_CRITICAL();
 8000cf0:	f000 fff2 	bl	8001cd8 <vPortExitCritical>

        #if ( configNUMBER_OF_CORES == 1 )
        {
            UBaseType_t uxCurrentListLength;

            if( xSchedulerRunning != pdFALSE )
 8000cf4:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <vTaskSuspend+0x134>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d005      	beq.n	8000d08 <vTaskSuspend+0xbc>
            {
                /* Reset the next expected unblock time in case it referred to the
                 * task that is now in the Suspended state. */
                taskENTER_CRITICAL();
 8000cfc:	f000 ffba 	bl	8001c74 <vPortEnterCritical>
                {
                    prvResetNextTaskUnblockTime();
 8000d00:	f000 fd9a 	bl	8001838 <prvResetNextTaskUnblockTime>
                }
                taskEXIT_CRITICAL();
 8000d04:	f000 ffe8 	bl	8001cd8 <vPortExitCritical>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( pxTCB == pxCurrentTCB )
 8000d08:	4b19      	ldr	r3, [pc, #100]	@ (8000d70 <vTaskSuspend+0x124>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d12a      	bne.n	8000d68 <vTaskSuspend+0x11c>
            {
                if( xSchedulerRunning != pdFALSE )
 8000d12:	4b1b      	ldr	r3, [pc, #108]	@ (8000d80 <vTaskSuspend+0x134>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d018      	beq.n	8000d4c <vTaskSuspend+0x100>
                {
                    /* The current task has just been suspended. */
                    configASSERT( uxSchedulerSuspended == 0 );
 8000d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <vTaskSuspend+0x138>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d00b      	beq.n	8000d3a <vTaskSuspend+0xee>
    __asm volatile
 8000d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d26:	f383 8811 	msr	BASEPRI, r3
 8000d2a:	f3bf 8f6f 	isb	sy
 8000d2e:	f3bf 8f4f 	dsb	sy
 8000d32:	60bb      	str	r3, [r7, #8]
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	e7fd      	b.n	8000d36 <vTaskSuspend+0xea>
                    portYIELD_WITHIN_API();
 8000d3a:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <vTaskSuspend+0x13c>)
 8000d3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	f3bf 8f4f 	dsb	sy
 8000d46:	f3bf 8f6f 	isb	sy
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskSuspend();
    }
 8000d4a:	e00d      	b.n	8000d68 <vTaskSuspend+0x11c>
                    uxCurrentListLength = listCURRENT_LIST_LENGTH( &xSuspendedTaskList );
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d7c <vTaskSuspend+0x130>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	60fb      	str	r3, [r7, #12]
                    if( uxCurrentListLength == uxCurrentNumberOfTasks )
 8000d52:	4b0e      	ldr	r3, [pc, #56]	@ (8000d8c <vTaskSuspend+0x140>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d103      	bne.n	8000d64 <vTaskSuspend+0x118>
                        pxCurrentTCB = NULL;
 8000d5c:	4b04      	ldr	r3, [pc, #16]	@ (8000d70 <vTaskSuspend+0x124>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
    }
 8000d62:	e001      	b.n	8000d68 <vTaskSuspend+0x11c>
                        vTaskSwitchContext();
 8000d64:	f000 fb9a 	bl	800149c <vTaskSwitchContext>
    }
 8000d68:	bf00      	nop
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	2000008c 	.word	0x2000008c
 8000d74:	20000090 	.word	0x20000090
 8000d78:	2000016c 	.word	0x2000016c
 8000d7c:	20000150 	.word	0x20000150
 8000d80:	20000170 	.word	0x20000170
 8000d84:	2000018c 	.word	0x2000018c
 8000d88:	e000ed04 	.word	0xe000ed04
 8000d8c:	20000164 	.word	0x20000164

08000d90 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 8000d90:	b480      	push	{r7}
 8000d92:	b087      	sub	sp, #28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	60fb      	str	r3, [r7, #12]

        /* Accesses xPendingReadyList so must be called from a critical
         * section. */

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d10b      	bne.n	8000dbe <prvTaskIsTaskSuspended+0x2e>
    __asm volatile
 8000da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000daa:	f383 8811 	msr	BASEPRI, r3
 8000dae:	f3bf 8f6f 	isb	sy
 8000db2:	f3bf 8f4f 	dsb	sy
 8000db6:	60bb      	str	r3, [r7, #8]
}
 8000db8:	bf00      	nop
 8000dba:	bf00      	nop
 8000dbc:	e7fd      	b.n	8000dba <prvTaskIsTaskSuspended+0x2a>

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <prvTaskIsTaskSuspended+0x84>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d11e      	bne.n	8000e06 <prvTaskIsTaskSuspended+0x76>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dcc:	4a12      	ldr	r2, [pc, #72]	@ (8000e18 <prvTaskIsTaskSuspended+0x88>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d019      	beq.n	8000e06 <prvTaskIsTaskSuspended+0x76>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because it is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d115      	bne.n	8000e06 <prvTaskIsTaskSuspended+0x76>
                        /* The task does not appear on the event list item of
                         * and of the RTOS objects, but could still be in the
                         * blocked state if it is waiting on its notification
                         * rather than waiting on an object.  If not, is
                         * suspended. */
                        xReturn = pdTRUE;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	617b      	str	r3, [r7, #20]

                        for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	e00d      	b.n	8000e00 <prvTaskIsTaskSuspended+0x70>
                        {
                            if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8000de4:	68fa      	ldr	r2, [r7, #12]
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	4413      	add	r3, r2
 8000dea:	3354      	adds	r3, #84	@ 0x54
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d102      	bne.n	8000dfa <prvTaskIsTaskSuspended+0x6a>
                            {
                                xReturn = pdFALSE;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
                                break;
 8000df8:	e005      	b.n	8000e06 <prvTaskIsTaskSuspended+0x76>
                        for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	ddee      	ble.n	8000de4 <prvTaskIsTaskSuspended+0x54>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8000e06:	697b      	ldr	r3, [r7, #20]
    }
 8000e08:	4618      	mov	r0, r3
 8000e0a:	371c      	adds	r7, #28
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	20000150 	.word	0x20000150
 8000e18:	20000124 	.word	0x20000124

08000e1c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	617b      	str	r3, [r7, #20]

        traceENTER_vTaskResume( xTaskToResume );

        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10b      	bne.n	8000e46 <vTaskResume+0x2a>
    __asm volatile
 8000e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e32:	f383 8811 	msr	BASEPRI, r3
 8000e36:	f3bf 8f6f 	isb	sy
 8000e3a:	f3bf 8f4f 	dsb	sy
 8000e3e:	60fb      	str	r3, [r7, #12]
}
 8000e40:	bf00      	nop
 8000e42:	bf00      	nop
 8000e44:	e7fd      	b.n	8000e42 <vTaskResume+0x26>

        #if ( configNUMBER_OF_CORES == 1 )

            /* The parameter cannot be NULL as it is impossible to resume the
             * currently executing task. */
            if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8000e46:	4b35      	ldr	r3, [pc, #212]	@ (8000f1c <vTaskResume+0x100>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	697a      	ldr	r2, [r7, #20]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d061      	beq.n	8000f14 <vTaskResume+0xf8>
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d05e      	beq.n	8000f14 <vTaskResume+0xf8>
             * to check their run state here. Therefore, we get into a critical
             * section and check if the task is actually suspended or not. */
            if( pxTCB != NULL )
        #endif
        {
            taskENTER_CRITICAL();
 8000e56:	f000 ff0d 	bl	8001c74 <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff ff98 	bl	8000d90 <prvTaskIsTaskSuspended>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d054      	beq.n	8000f10 <vTaskResume+0xf4>
                {
                    traceTASK_RESUME( pxTCB );

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3304      	adds	r3, #4
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fc02 	bl	8000674 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e74:	2201      	movs	r2, #1
 8000e76:	409a      	lsls	r2, r3
 8000e78:	4b29      	ldr	r3, [pc, #164]	@ (8000f20 <vTaskResume+0x104>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	4a28      	ldr	r2, [pc, #160]	@ (8000f20 <vTaskResume+0x104>)
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e86:	4927      	ldr	r1, [pc, #156]	@ (8000f24 <vTaskResume+0x108>)
 8000e88:	4613      	mov	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	4413      	add	r3, r2
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	440b      	add	r3, r1
 8000e92:	3304      	adds	r3, #4
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	689a      	ldr	r2, [r3, #8]
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	3204      	adds	r2, #4
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	1d1a      	adds	r2, r3, #4
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4413      	add	r3, r2
 8000ec2:	009b      	lsls	r3, r3, #2
 8000ec4:	4a17      	ldr	r2, [pc, #92]	@ (8000f24 <vTaskResume+0x108>)
 8000ec6:	441a      	add	r2, r3
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	615a      	str	r2, [r3, #20]
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ed0:	4914      	ldr	r1, [pc, #80]	@ (8000f24 <vTaskResume+0x108>)
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	4413      	add	r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	440b      	add	r3, r1
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000ee2:	1c59      	adds	r1, r3, #1
 8000ee4:	480f      	ldr	r0, [pc, #60]	@ (8000f24 <vTaskResume+0x108>)
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	4413      	add	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	4403      	add	r3, r0
 8000ef0:	6019      	str	r1, [r3, #0]

                    /* This yield may not cause the task just resumed to run,
                     * but will leave the lists in the correct state for the
                     * next yield. */
                    taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxTCB );
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <vTaskResume+0x100>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d207      	bcs.n	8000f10 <vTaskResume+0xf4>
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <vTaskResume+0x10c>)
 8000f02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	f3bf 8f4f 	dsb	sy
 8000f0c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8000f10:	f000 fee2 	bl	8001cd8 <vPortExitCritical>
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskResume();
    }
 8000f14:	bf00      	nop
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	2000008c 	.word	0x2000008c
 8000f20:	2000016c 	.word	0x2000016c
 8000f24:	20000090 	.word	0x20000090
 8000f28:	e000ed04 	.word	0xe000ed04

08000f2c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	@ 0x28
 8000f30:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8000f32:	2301      	movs	r3, #1
 8000f34:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	e011      	b.n	8000f64 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8000f40:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb4 <prvCreateIdleTasks+0x88>)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	4413      	add	r3, r2
 8000f46:	7819      	ldrb	r1, [r3, #0]
 8000f48:	1d3a      	adds	r2, r7, #4
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	460a      	mov	r2, r1
 8000f50:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8000f52:	1d3a      	adds	r2, r7, #4
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	4413      	add	r3, r2
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d006      	beq.n	8000f6c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	3301      	adds	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	2b09      	cmp	r3, #9
 8000f68:	ddea      	ble.n	8000f40 <prvCreateIdleTasks+0x14>
 8000f6a:	e000      	b.n	8000f6e <prvCreateIdleTasks+0x42>
        {
            break;
 8000f6c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61bb      	str	r3, [r7, #24]
 8000f72:	e015      	b.n	8000fa0 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8000f74:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <prvCreateIdleTasks+0x8c>)
 8000f76:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	4a0f      	ldr	r2, [pc, #60]	@ (8000fbc <prvCreateIdleTasks+0x90>)
 8000f7e:	4413      	add	r3, r2
 8000f80:	1d39      	adds	r1, r7, #4
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	2300      	movs	r3, #0
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2300      	movs	r3, #0
 8000f8a:	2282      	movs	r2, #130	@ 0x82
 8000f8c:	6938      	ldr	r0, [r7, #16]
 8000f8e:	f7ff fcdb 	bl	8000948 <xTaskCreate>
 8000f92:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d006      	beq.n	8000fa8 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	61bb      	str	r3, [r7, #24]
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	dde6      	ble.n	8000f74 <prvCreateIdleTasks+0x48>
 8000fa6:	e000      	b.n	8000faa <prvCreateIdleTasks+0x7e>
        {
            break;
 8000fa8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8000faa:	69fb      	ldr	r3, [r7, #28]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3720      	adds	r7, #32
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	08004ae8 	.word	0x08004ae8
 8000fb8:	0800170d 	.word	0x0800170d
 8000fbc:	20000188 	.word	0x20000188

08000fc0 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8000fc6:	f7ff ffb1 	bl	8000f2c <prvCreateIdleTasks>
 8000fca:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d116      	bne.n	8001000 <vTaskStartScheduler+0x40>
    __asm volatile
 8000fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fd6:	f383 8811 	msr	BASEPRI, r3
 8000fda:	f3bf 8f6f 	isb	sy
 8000fde:	f3bf 8f4f 	dsb	sy
 8000fe2:	60bb      	str	r3, [r7, #8]
}
 8000fe4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <vTaskStartScheduler+0x6c>)
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fec:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <vTaskStartScheduler+0x70>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <vTaskStartScheduler+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8000ffa:	f000 fd4b 	bl	8001a94 <xPortStartScheduler>
 8000ffe:	e00f      	b.n	8001020 <vTaskStartScheduler+0x60>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001006:	d10b      	bne.n	8001020 <vTaskStartScheduler+0x60>
    __asm volatile
 8001008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800100c:	f383 8811 	msr	BASEPRI, r3
 8001010:	f3bf 8f6f 	isb	sy
 8001014:	f3bf 8f4f 	dsb	sy
 8001018:	607b      	str	r3, [r7, #4]
}
 800101a:	bf00      	nop
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <vTaskStartScheduler+0x5c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <vTaskStartScheduler+0x78>)
 8001022:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000184 	.word	0x20000184
 8001030:	20000170 	.word	0x20000170
 8001034:	20000168 	.word	0x20000168
 8001038:	20000000 	.word	0x20000000

0800103c <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8001040:	4b04      	ldr	r3, [pc, #16]	@ (8001054 <vTaskSuspendAll+0x18>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	3301      	adds	r3, #1
 8001046:	4a03      	ldr	r2, [pc, #12]	@ (8001054 <vTaskSuspendAll+0x18>)
 8001048:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	2000018c 	.word	0x2000018c

08001058 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b088      	sub	sp, #32
 800105c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001062:	2300      	movs	r3, #0
 8001064:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8001066:	f000 fe05 	bl	8001c74 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800106e:	4b75      	ldr	r3, [pc, #468]	@ (8001244 <xTaskResumeAll+0x1ec>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10b      	bne.n	800108e <xTaskResumeAll+0x36>
    __asm volatile
 8001076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800107a:	f383 8811 	msr	BASEPRI, r3
 800107e:	f3bf 8f6f 	isb	sy
 8001082:	f3bf 8f4f 	dsb	sy
 8001086:	603b      	str	r3, [r7, #0]
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	e7fd      	b.n	800108a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800108e:	4b6d      	ldr	r3, [pc, #436]	@ (8001244 <xTaskResumeAll+0x1ec>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	3b01      	subs	r3, #1
 8001094:	4a6b      	ldr	r2, [pc, #428]	@ (8001244 <xTaskResumeAll+0x1ec>)
 8001096:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001098:	4b6a      	ldr	r3, [pc, #424]	@ (8001244 <xTaskResumeAll+0x1ec>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	f040 80ca 	bne.w	8001236 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80010a2:	4b69      	ldr	r3, [pc, #420]	@ (8001248 <xTaskResumeAll+0x1f0>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f000 80c5 	beq.w	8001236 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80010ac:	e08e      	b.n	80011cc <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80010ae:	4b67      	ldr	r3, [pc, #412]	@ (800124c <xTaskResumeAll+0x1f4>)
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	69fa      	ldr	r2, [r7, #28]
 80010c2:	6a12      	ldr	r2, [r2, #32]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	69fa      	ldr	r2, [r7, #28]
 80010cc:	69d2      	ldr	r2, [r2, #28]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	685a      	ldr	r2, [r3, #4]
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	3318      	adds	r3, #24
 80010d8:	429a      	cmp	r2, r3
 80010da:	d103      	bne.n	80010e4 <xTaskResumeAll+0x8c>
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	6a1a      	ldr	r2, [r3, #32]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	2200      	movs	r2, #0
 80010e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	1e5a      	subs	r2, r3, #1
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	69fa      	ldr	r2, [r7, #28]
 8001100:	68d2      	ldr	r2, [r2, #12]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	69fa      	ldr	r2, [r7, #28]
 800110a:	6892      	ldr	r2, [r2, #8]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3304      	adds	r3, #4
 8001116:	429a      	cmp	r2, r3
 8001118:	d103      	bne.n	8001122 <xTaskResumeAll+0xca>
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	2200      	movs	r2, #0
 8001126:	615a      	str	r2, [r3, #20]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	1e5a      	subs	r2, r3, #1
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001136:	2201      	movs	r2, #1
 8001138:	409a      	lsls	r2, r3
 800113a:	4b45      	ldr	r3, [pc, #276]	@ (8001250 <xTaskResumeAll+0x1f8>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4313      	orrs	r3, r2
 8001140:	4a43      	ldr	r2, [pc, #268]	@ (8001250 <xTaskResumeAll+0x1f8>)
 8001142:	6013      	str	r3, [r2, #0]
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001148:	4942      	ldr	r1, [pc, #264]	@ (8001254 <xTaskResumeAll+0x1fc>)
 800114a:	4613      	mov	r3, r2
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	4413      	add	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	440b      	add	r3, r1
 8001154:	3304      	adds	r3, #4
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	69fa      	ldr	r2, [r7, #28]
 800116e:	3204      	adds	r2, #4
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	1d1a      	adds	r2, r3, #4
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800117e:	4613      	mov	r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	4413      	add	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	4a33      	ldr	r2, [pc, #204]	@ (8001254 <xTaskResumeAll+0x1fc>)
 8001188:	441a      	add	r2, r3
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	615a      	str	r2, [r3, #20]
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001192:	4930      	ldr	r1, [pc, #192]	@ (8001254 <xTaskResumeAll+0x1fc>)
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	440b      	add	r3, r1
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	69fa      	ldr	r2, [r7, #28]
 80011a2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80011a4:	1c59      	adds	r1, r3, #1
 80011a6:	482b      	ldr	r0, [pc, #172]	@ (8001254 <xTaskResumeAll+0x1fc>)
 80011a8:	4613      	mov	r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	4413      	add	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4403      	add	r3, r0
 80011b2:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011b8:	4b27      	ldr	r3, [pc, #156]	@ (8001258 <xTaskResumeAll+0x200>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011be:	429a      	cmp	r2, r3
 80011c0:	d904      	bls.n	80011cc <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80011c2:	4a26      	ldr	r2, [pc, #152]	@ (800125c <xTaskResumeAll+0x204>)
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	2101      	movs	r1, #1
 80011c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80011cc:	4b1f      	ldr	r3, [pc, #124]	@ (800124c <xTaskResumeAll+0x1f4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f47f af6c 	bne.w	80010ae <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80011dc:	f000 fb2c 	bl	8001838 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80011e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <xTaskResumeAll+0x208>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d012      	beq.n	8001212 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80011ec:	f000 f83c 	bl	8001268 <xTaskIncrementTick>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d004      	beq.n	8001200 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80011f6:	4a19      	ldr	r2, [pc, #100]	@ (800125c <xTaskResumeAll+0x204>)
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	2101      	movs	r1, #1
 80011fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	3b01      	subs	r3, #1
 8001204:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d1ef      	bne.n	80011ec <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 800120c:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <xTaskResumeAll+0x208>)
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8001212:	4a12      	ldr	r2, [pc, #72]	@ (800125c <xTaskResumeAll+0x204>)
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00b      	beq.n	8001236 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800121e:	2301      	movs	r3, #1
 8001220:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8001222:	4b0d      	ldr	r3, [pc, #52]	@ (8001258 <xTaskResumeAll+0x200>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <xTaskResumeAll+0x20c>)
 8001228:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	f3bf 8f4f 	dsb	sy
 8001232:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8001236:	f000 fd4f 	bl	8001cd8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800123a:	69bb      	ldr	r3, [r7, #24]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3720      	adds	r7, #32
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2000018c 	.word	0x2000018c
 8001248:	20000164 	.word	0x20000164
 800124c:	20000124 	.word	0x20000124
 8001250:	2000016c 	.word	0x2000016c
 8001254:	20000090 	.word	0x20000090
 8001258:	2000008c 	.word	0x2000008c
 800125c:	20000178 	.word	0x20000178
 8001260:	20000174 	.word	0x20000174
 8001264:	e000ed04 	.word	0xe000ed04

08001268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001272:	4b7f      	ldr	r3, [pc, #508]	@ (8001470 <xTaskIncrementTick+0x208>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f040 80ef 	bne.w	800145a <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800127c:	4b7d      	ldr	r3, [pc, #500]	@ (8001474 <xTaskIncrementTick+0x20c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	3301      	adds	r3, #1
 8001282:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001284:	4a7b      	ldr	r2, [pc, #492]	@ (8001474 <xTaskIncrementTick+0x20c>)
 8001286:	6a3b      	ldr	r3, [r7, #32]
 8001288:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800128a:	6a3b      	ldr	r3, [r7, #32]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d121      	bne.n	80012d4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8001290:	4b79      	ldr	r3, [pc, #484]	@ (8001478 <xTaskIncrementTick+0x210>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d00b      	beq.n	80012b2 <xTaskIncrementTick+0x4a>
    __asm volatile
 800129a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800129e:	f383 8811 	msr	BASEPRI, r3
 80012a2:	f3bf 8f6f 	isb	sy
 80012a6:	f3bf 8f4f 	dsb	sy
 80012aa:	607b      	str	r3, [r7, #4]
}
 80012ac:	bf00      	nop
 80012ae:	bf00      	nop
 80012b0:	e7fd      	b.n	80012ae <xTaskIncrementTick+0x46>
 80012b2:	4b71      	ldr	r3, [pc, #452]	@ (8001478 <xTaskIncrementTick+0x210>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	61fb      	str	r3, [r7, #28]
 80012b8:	4b70      	ldr	r3, [pc, #448]	@ (800147c <xTaskIncrementTick+0x214>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a6e      	ldr	r2, [pc, #440]	@ (8001478 <xTaskIncrementTick+0x210>)
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4a6e      	ldr	r2, [pc, #440]	@ (800147c <xTaskIncrementTick+0x214>)
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	4b6e      	ldr	r3, [pc, #440]	@ (8001480 <xTaskIncrementTick+0x218>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	3301      	adds	r3, #1
 80012cc:	4a6c      	ldr	r2, [pc, #432]	@ (8001480 <xTaskIncrementTick+0x218>)
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	f000 fab2 	bl	8001838 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80012d4:	4b6b      	ldr	r3, [pc, #428]	@ (8001484 <xTaskIncrementTick+0x21c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6a3a      	ldr	r2, [r7, #32]
 80012da:	429a      	cmp	r2, r3
 80012dc:	f0c0 80a8 	bcc.w	8001430 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80012e0:	4b65      	ldr	r3, [pc, #404]	@ (8001478 <xTaskIncrementTick+0x210>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d104      	bne.n	80012f4 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80012ea:	4b66      	ldr	r3, [pc, #408]	@ (8001484 <xTaskIncrementTick+0x21c>)
 80012ec:	f04f 32ff 	mov.w	r2, #4294967295
 80012f0:	601a      	str	r2, [r3, #0]
                    break;
 80012f2:	e09d      	b.n	8001430 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80012f4:	4b60      	ldr	r3, [pc, #384]	@ (8001478 <xTaskIncrementTick+0x210>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8001304:	6a3a      	ldr	r2, [r7, #32]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	429a      	cmp	r2, r3
 800130a:	d203      	bcs.n	8001314 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800130c:	4a5d      	ldr	r2, [pc, #372]	@ (8001484 <xTaskIncrementTick+0x21c>)
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	6013      	str	r3, [r2, #0]
                        break;
 8001312:	e08d      	b.n	8001430 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	68d2      	ldr	r2, [r2, #12]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	6892      	ldr	r2, [r2, #8]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	3304      	adds	r3, #4
 8001336:	429a      	cmp	r2, r3
 8001338:	d103      	bne.n	8001342 <xTaskIncrementTick+0xda>
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	68da      	ldr	r2, [r3, #12]
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	2200      	movs	r2, #0
 8001346:	615a      	str	r2, [r3, #20]
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	1e5a      	subs	r2, r3, #1
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001356:	2b00      	cmp	r3, #0
 8001358:	d01e      	beq.n	8001398 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	6a12      	ldr	r2, [r2, #32]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	6a1b      	ldr	r3, [r3, #32]
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	69d2      	ldr	r2, [r2, #28]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	3318      	adds	r3, #24
 800137c:	429a      	cmp	r2, r3
 800137e:	d103      	bne.n	8001388 <xTaskIncrementTick+0x120>
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	6a1a      	ldr	r2, [r3, #32]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	2200      	movs	r2, #0
 800138c:	629a      	str	r2, [r3, #40]	@ 0x28
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	1e5a      	subs	r2, r3, #1
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800139c:	2201      	movs	r2, #1
 800139e:	409a      	lsls	r2, r3
 80013a0:	4b39      	ldr	r3, [pc, #228]	@ (8001488 <xTaskIncrementTick+0x220>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	4a38      	ldr	r2, [pc, #224]	@ (8001488 <xTaskIncrementTick+0x220>)
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013ae:	4937      	ldr	r1, [pc, #220]	@ (800148c <xTaskIncrementTick+0x224>)
 80013b0:	4613      	mov	r3, r2
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	440b      	add	r3, r1
 80013ba:	3304      	adds	r3, #4
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	689a      	ldr	r2, [r3, #8]
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	3204      	adds	r2, #4
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	1d1a      	adds	r2, r3, #4
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4a27      	ldr	r2, [pc, #156]	@ (800148c <xTaskIncrementTick+0x224>)
 80013ee:	441a      	add	r2, r3
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	615a      	str	r2, [r3, #20]
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013f8:	4924      	ldr	r1, [pc, #144]	@ (800148c <xTaskIncrementTick+0x224>)
 80013fa:	4613      	mov	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	440b      	add	r3, r1
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800140a:	1c59      	adds	r1, r3, #1
 800140c:	481f      	ldr	r0, [pc, #124]	@ (800148c <xTaskIncrementTick+0x224>)
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4403      	add	r3, r0
 8001418:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800141e:	4b1c      	ldr	r3, [pc, #112]	@ (8001490 <xTaskIncrementTick+0x228>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001424:	429a      	cmp	r2, r3
 8001426:	f67f af5b 	bls.w	80012e0 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800142a:	2301      	movs	r3, #1
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800142e:	e757      	b.n	80012e0 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8001430:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <xTaskIncrementTick+0x228>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001436:	4915      	ldr	r1, [pc, #84]	@ (800148c <xTaskIncrementTick+0x224>)
 8001438:	4613      	mov	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4413      	add	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	440b      	add	r3, r1
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d901      	bls.n	800144c <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8001448:	2301      	movs	r3, #1
 800144a:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <xTaskIncrementTick+0x22c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d007      	beq.n	8001464 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 8001454:	2301      	movs	r3, #1
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
 8001458:	e004      	b.n	8001464 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800145a:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <xTaskIncrementTick+0x230>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	3301      	adds	r3, #1
 8001460:	4a0d      	ldr	r2, [pc, #52]	@ (8001498 <xTaskIncrementTick+0x230>)
 8001462:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8001464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001466:	4618      	mov	r0, r3
 8001468:	3728      	adds	r7, #40	@ 0x28
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	2000018c 	.word	0x2000018c
 8001474:	20000168 	.word	0x20000168
 8001478:	2000011c 	.word	0x2000011c
 800147c:	20000120 	.word	0x20000120
 8001480:	2000017c 	.word	0x2000017c
 8001484:	20000184 	.word	0x20000184
 8001488:	2000016c 	.word	0x2000016c
 800148c:	20000090 	.word	0x20000090
 8001490:	2000008c 	.word	0x2000008c
 8001494:	20000178 	.word	0x20000178
 8001498:	20000174 	.word	0x20000174

0800149c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800149c:	b480      	push	{r7}
 800149e:	b087      	sub	sp, #28
 80014a0:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80014a2:	4b28      	ldr	r3, [pc, #160]	@ (8001544 <vTaskSwitchContext+0xa8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80014aa:	4b27      	ldr	r3, [pc, #156]	@ (8001548 <vTaskSwitchContext+0xac>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80014b0:	e041      	b.n	8001536 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 80014b2:	4b25      	ldr	r3, [pc, #148]	@ (8001548 <vTaskSwitchContext+0xac>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80014b8:	4b24      	ldr	r3, [pc, #144]	@ (800154c <vTaskSwitchContext+0xb0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	fab3 f383 	clz	r3, r3
 80014c4:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 80014c6:	7afb      	ldrb	r3, [r7, #11]
 80014c8:	f1c3 031f 	rsb	r3, r3, #31
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	4920      	ldr	r1, [pc, #128]	@ (8001550 <vTaskSwitchContext+0xb4>)
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	4613      	mov	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4413      	add	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10b      	bne.n	80014fa <vTaskSwitchContext+0x5e>
    __asm volatile
 80014e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014e6:	f383 8811 	msr	BASEPRI, r3
 80014ea:	f3bf 8f6f 	isb	sy
 80014ee:	f3bf 8f4f 	dsb	sy
 80014f2:	607b      	str	r3, [r7, #4]
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	e7fd      	b.n	80014f6 <vTaskSwitchContext+0x5a>
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	4613      	mov	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4a12      	ldr	r2, [pc, #72]	@ (8001550 <vTaskSwitchContext+0xb4>)
 8001506:	4413      	add	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	685a      	ldr	r2, [r3, #4]
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	685a      	ldr	r2, [r3, #4]
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	3308      	adds	r3, #8
 800151c:	429a      	cmp	r2, r3
 800151e:	d103      	bne.n	8001528 <vTaskSwitchContext+0x8c>
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	4a09      	ldr	r2, [pc, #36]	@ (8001554 <vTaskSwitchContext+0xb8>)
 8001530:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8001532:	4b08      	ldr	r3, [pc, #32]	@ (8001554 <vTaskSwitchContext+0xb8>)
 8001534:	681b      	ldr	r3, [r3, #0]
    }
 8001536:	bf00      	nop
 8001538:	371c      	adds	r7, #28
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	2000018c 	.word	0x2000018c
 8001548:	20000178 	.word	0x20000178
 800154c:	2000016c 	.word	0x2000016c
 8001550:	20000090 	.word	0x20000090
 8001554:	2000008c 	.word	0x2000008c

08001558 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001558:	b480      	push	{r7}
 800155a:	b08b      	sub	sp, #44	@ 0x2c
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8001568:	6a3b      	ldr	r3, [r7, #32]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10b      	bne.n	8001586 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800156e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001572:	f383 8811 	msr	BASEPRI, r3
 8001576:	f3bf 8f6f 	isb	sy
 800157a:	f3bf 8f4f 	dsb	sy
 800157e:	60fb      	str	r3, [r7, #12]
}
 8001580:	bf00      	nop
 8001582:	bf00      	nop
 8001584:	e7fd      	b.n	8001582 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800158a:	61fb      	str	r3, [r7, #28]
 800158c:	6a3b      	ldr	r3, [r7, #32]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	6a3a      	ldr	r2, [r7, #32]
 8001592:	6a12      	ldr	r2, [r2, #32]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	6a3b      	ldr	r3, [r7, #32]
 8001598:	6a1b      	ldr	r3, [r3, #32]
 800159a:	6a3a      	ldr	r2, [r7, #32]
 800159c:	69d2      	ldr	r2, [r2, #28]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	3318      	adds	r3, #24
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d103      	bne.n	80015b4 <xTaskRemoveFromEventList+0x5c>
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	6a1a      	ldr	r2, [r3, #32]
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	6a3b      	ldr	r3, [r7, #32]
 80015b6:	2200      	movs	r2, #0
 80015b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	1e5a      	subs	r2, r3, #1
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80015c4:	4b4b      	ldr	r3, [pc, #300]	@ (80016f4 <xTaskRemoveFromEventList+0x19c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d160      	bne.n	800168e <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	6a3a      	ldr	r2, [r7, #32]
 80015d8:	68d2      	ldr	r2, [r2, #12]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	6a3b      	ldr	r3, [r7, #32]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	6a3a      	ldr	r2, [r7, #32]
 80015e2:	6892      	ldr	r2, [r2, #8]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	3304      	adds	r3, #4
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d103      	bne.n	80015fa <xTaskRemoveFromEventList+0xa2>
 80015f2:	6a3b      	ldr	r3, [r7, #32]
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	1e5a      	subs	r2, r3, #1
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800160e:	2201      	movs	r2, #1
 8001610:	409a      	lsls	r2, r3
 8001612:	4b39      	ldr	r3, [pc, #228]	@ (80016f8 <xTaskRemoveFromEventList+0x1a0>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4313      	orrs	r3, r2
 8001618:	4a37      	ldr	r2, [pc, #220]	@ (80016f8 <xTaskRemoveFromEventList+0x1a0>)
 800161a:	6013      	str	r3, [r2, #0]
 800161c:	6a3b      	ldr	r3, [r7, #32]
 800161e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001620:	4936      	ldr	r1, [pc, #216]	@ (80016fc <xTaskRemoveFromEventList+0x1a4>)
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	440b      	add	r3, r1
 800162c:	3304      	adds	r3, #4
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	6a3b      	ldr	r3, [r7, #32]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	6a3a      	ldr	r2, [r7, #32]
 8001646:	3204      	adds	r2, #4
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	6a3b      	ldr	r3, [r7, #32]
 800164c:	1d1a      	adds	r2, r3, #4
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	6a3b      	ldr	r3, [r7, #32]
 8001654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4a27      	ldr	r2, [pc, #156]	@ (80016fc <xTaskRemoveFromEventList+0x1a4>)
 8001660:	441a      	add	r2, r3
 8001662:	6a3b      	ldr	r3, [r7, #32]
 8001664:	615a      	str	r2, [r3, #20]
 8001666:	6a3b      	ldr	r3, [r7, #32]
 8001668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800166a:	4924      	ldr	r1, [pc, #144]	@ (80016fc <xTaskRemoveFromEventList+0x1a4>)
 800166c:	4613      	mov	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	440b      	add	r3, r1
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6a3a      	ldr	r2, [r7, #32]
 800167a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800167c:	1c59      	adds	r1, r3, #1
 800167e:	481f      	ldr	r0, [pc, #124]	@ (80016fc <xTaskRemoveFromEventList+0x1a4>)
 8001680:	4613      	mov	r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	4413      	add	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4403      	add	r3, r0
 800168a:	6019      	str	r1, [r3, #0]
 800168c:	e01b      	b.n	80016c6 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800168e:	4b1c      	ldr	r3, [pc, #112]	@ (8001700 <xTaskRemoveFromEventList+0x1a8>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	6a3b      	ldr	r3, [r7, #32]
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	61da      	str	r2, [r3, #28]
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	6a3b      	ldr	r3, [r7, #32]
 80016a0:	621a      	str	r2, [r3, #32]
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	6a3a      	ldr	r2, [r7, #32]
 80016a8:	3218      	adds	r2, #24
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	f103 0218 	add.w	r2, r3, #24
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	4a11      	ldr	r2, [pc, #68]	@ (8001700 <xTaskRemoveFromEventList+0x1a8>)
 80016ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80016bc:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <xTaskRemoveFromEventList+0x1a8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	3301      	adds	r3, #1
 80016c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001700 <xTaskRemoveFromEventList+0x1a8>)
 80016c4:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80016c6:	6a3b      	ldr	r3, [r7, #32]
 80016c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001704 <xTaskRemoveFromEventList+0x1ac>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d905      	bls.n	80016e0 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 80016d4:	2301      	movs	r3, #1
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 80016d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001708 <xTaskRemoveFromEventList+0x1b0>)
 80016da:	2201      	movs	r2, #1
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	e001      	b.n	80016e4 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	372c      	adds	r7, #44	@ 0x2c
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	2000018c 	.word	0x2000018c
 80016f8:	2000016c 	.word	0x2000016c
 80016fc:	20000090 	.word	0x20000090
 8001700:	20000124 	.word	0x20000124
 8001704:	2000008c 	.word	0x2000008c
 8001708:	20000178 	.word	0x20000178

0800170c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001714:	f000 f852 	bl	80017bc <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <prvIdleTask+0x28>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d9f9      	bls.n	8001714 <prvIdleTask+0x8>
            {
                taskYIELD();
 8001720:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <prvIdleTask+0x2c>)
 8001722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	f3bf 8f4f 	dsb	sy
 800172c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001730:	e7f0      	b.n	8001714 <prvIdleTask+0x8>
 8001732:	bf00      	nop
 8001734:	20000090 	.word	0x20000090
 8001738:	e000ed04 	.word	0xe000ed04

0800173c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	e00c      	b.n	8001762 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	4613      	mov	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4a12      	ldr	r2, [pc, #72]	@ (800179c <prvInitialiseTaskLists+0x60>)
 8001754:	4413      	add	r3, r2
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe ff02 	bl	8000560 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3301      	adds	r3, #1
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b04      	cmp	r3, #4
 8001766:	d9ef      	bls.n	8001748 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001768:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <prvInitialiseTaskLists+0x64>)
 800176a:	f7fe fef9 	bl	8000560 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800176e:	480d      	ldr	r0, [pc, #52]	@ (80017a4 <prvInitialiseTaskLists+0x68>)
 8001770:	f7fe fef6 	bl	8000560 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001774:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <prvInitialiseTaskLists+0x6c>)
 8001776:	f7fe fef3 	bl	8000560 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800177a:	480c      	ldr	r0, [pc, #48]	@ (80017ac <prvInitialiseTaskLists+0x70>)
 800177c:	f7fe fef0 	bl	8000560 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8001780:	480b      	ldr	r0, [pc, #44]	@ (80017b0 <prvInitialiseTaskLists+0x74>)
 8001782:	f7fe feed 	bl	8000560 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001786:	4b0b      	ldr	r3, [pc, #44]	@ (80017b4 <prvInitialiseTaskLists+0x78>)
 8001788:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <prvInitialiseTaskLists+0x64>)
 800178a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800178c:	4b0a      	ldr	r3, [pc, #40]	@ (80017b8 <prvInitialiseTaskLists+0x7c>)
 800178e:	4a05      	ldr	r2, [pc, #20]	@ (80017a4 <prvInitialiseTaskLists+0x68>)
 8001790:	601a      	str	r2, [r3, #0]
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000090 	.word	0x20000090
 80017a0:	200000f4 	.word	0x200000f4
 80017a4:	20000108 	.word	0x20000108
 80017a8:	20000124 	.word	0x20000124
 80017ac:	20000138 	.word	0x20000138
 80017b0:	20000150 	.word	0x20000150
 80017b4:	2000011c 	.word	0x2000011c
 80017b8:	20000120 	.word	0x20000120

080017bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80017c2:	e019      	b.n	80017f8 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 80017c4:	f000 fa56 	bl	8001c74 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80017c8:	4b10      	ldr	r3, [pc, #64]	@ (800180c <prvCheckTasksWaitingTermination+0x50>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3304      	adds	r3, #4
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe ff4d 	bl	8000674 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 80017da:	4b0d      	ldr	r3, [pc, #52]	@ (8001810 <prvCheckTasksWaitingTermination+0x54>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	3b01      	subs	r3, #1
 80017e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001810 <prvCheckTasksWaitingTermination+0x54>)
 80017e2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <prvCheckTasksWaitingTermination+0x58>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3b01      	subs	r3, #1
 80017ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <prvCheckTasksWaitingTermination+0x58>)
 80017ec:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80017ee:	f000 fa73 	bl	8001cd8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f810 	bl	8001818 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <prvCheckTasksWaitingTermination+0x58>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1e1      	bne.n	80017c4 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000138 	.word	0x20000138
 8001810:	20000164 	.word	0x20000164
 8001814:	2000014c 	.word	0x2000014c

08001818 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001824:	4618      	mov	r0, r3
 8001826:	f000 fb55 	bl	8001ed4 <vPortFree>
            vPortFree( pxTCB );
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f000 fb52 	bl	8001ed4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800183c:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <prvResetNextTaskUnblockTime+0x30>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d104      	bne.n	8001850 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <prvResetNextTaskUnblockTime+0x34>)
 8001848:	f04f 32ff 	mov.w	r2, #4294967295
 800184c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800184e:	e005      	b.n	800185c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001850:	4b05      	ldr	r3, [pc, #20]	@ (8001868 <prvResetNextTaskUnblockTime+0x30>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a04      	ldr	r2, [pc, #16]	@ (800186c <prvResetNextTaskUnblockTime+0x34>)
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	2000011c 	.word	0x2000011c
 800186c:	20000184 	.word	0x20000184

08001870 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800187a:	4b37      	ldr	r3, [pc, #220]	@ (8001958 <prvAddCurrentTaskToDelayedList+0xe8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8001880:	4b36      	ldr	r3, [pc, #216]	@ (800195c <prvAddCurrentTaskToDelayedList+0xec>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8001886:	4b36      	ldr	r3, [pc, #216]	@ (8001960 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800188c:	4b35      	ldr	r3, [pc, #212]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	3304      	adds	r3, #4
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe feee 	bl	8000674 <uxListRemove>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d10b      	bne.n	80018b6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800189e:	4b31      	ldr	r3, [pc, #196]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a4:	2201      	movs	r2, #1
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43da      	mvns	r2, r3
 80018ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <prvAddCurrentTaskToDelayedList+0xf8>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4013      	ands	r3, r2
 80018b2:	4a2d      	ldr	r2, [pc, #180]	@ (8001968 <prvAddCurrentTaskToDelayedList+0xf8>)
 80018b4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018bc:	d124      	bne.n	8001908 <prvAddCurrentTaskToDelayedList+0x98>
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d021      	beq.n	8001908 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80018c4:	4b29      	ldr	r3, [pc, #164]	@ (800196c <prvAddCurrentTaskToDelayedList+0xfc>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b26      	ldr	r3, [pc, #152]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	6892      	ldr	r2, [r2, #8]
 80018da:	60da      	str	r2, [r3, #12]
 80018dc:	4b21      	ldr	r3, [pc, #132]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	3204      	adds	r2, #4
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	1d1a      	adds	r2, r3, #4
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a1d      	ldr	r2, [pc, #116]	@ (800196c <prvAddCurrentTaskToDelayedList+0xfc>)
 80018f8:	615a      	str	r2, [r3, #20]
 80018fa:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <prvAddCurrentTaskToDelayedList+0xfc>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	3301      	adds	r3, #1
 8001900:	4a1a      	ldr	r2, [pc, #104]	@ (800196c <prvAddCurrentTaskToDelayedList+0xfc>)
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001906:	e022      	b.n	800194e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8001908:	69fa      	ldr	r2, [r7, #28]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	429a      	cmp	r2, r3
 800191e:	d207      	bcs.n	8001930 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8001920:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	3304      	adds	r3, #4
 8001926:	4619      	mov	r1, r3
 8001928:	6978      	ldr	r0, [r7, #20]
 800192a:	f7fe fe6a 	bl	8000602 <vListInsert>
}
 800192e:	e00e      	b.n	800194e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8001930:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3304      	adds	r3, #4
 8001936:	4619      	mov	r1, r3
 8001938:	69b8      	ldr	r0, [r7, #24]
 800193a:	f7fe fe62 	bl	8000602 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800193e:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <prvAddCurrentTaskToDelayedList+0x100>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	429a      	cmp	r2, r3
 8001946:	d202      	bcs.n	800194e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8001948:	4a09      	ldr	r2, [pc, #36]	@ (8001970 <prvAddCurrentTaskToDelayedList+0x100>)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	6013      	str	r3, [r2, #0]
}
 800194e:	bf00      	nop
 8001950:	3720      	adds	r7, #32
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000168 	.word	0x20000168
 800195c:	2000011c 	.word	0x2000011c
 8001960:	20000120 	.word	0x20000120
 8001964:	2000008c 	.word	0x2000008c
 8001968:	2000016c 	.word	0x2000016c
 800196c:	20000150 	.word	0x20000150
 8001970:	20000184 	.word	0x20000184

08001974 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	3b04      	subs	r3, #4
 8001984:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800198c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	3b04      	subs	r3, #4
 8001992:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	f023 0201 	bic.w	r2, r3, #1
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	3b04      	subs	r3, #4
 80019a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80019a4:	4a0c      	ldr	r2, [pc, #48]	@ (80019d8 <pxPortInitialiseStack+0x64>)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	3b14      	subs	r3, #20
 80019ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3b04      	subs	r3, #4
 80019ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f06f 0202 	mvn.w	r2, #2
 80019c2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	3b20      	subs	r3, #32
 80019c8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	080019dd 	.word	0x080019dd

080019dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80019e6:	4b13      	ldr	r3, [pc, #76]	@ (8001a34 <prvTaskExitError+0x58>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ee:	d00b      	beq.n	8001a08 <prvTaskExitError+0x2c>
    __asm volatile
 80019f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019f4:	f383 8811 	msr	BASEPRI, r3
 80019f8:	f3bf 8f6f 	isb	sy
 80019fc:	f3bf 8f4f 	dsb	sy
 8001a00:	60fb      	str	r3, [r7, #12]
}
 8001a02:	bf00      	nop
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <prvTaskExitError+0x28>
    __asm volatile
 8001a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a0c:	f383 8811 	msr	BASEPRI, r3
 8001a10:	f3bf 8f6f 	isb	sy
 8001a14:	f3bf 8f4f 	dsb	sy
 8001a18:	60bb      	str	r3, [r7, #8]
}
 8001a1a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001a1c:	bf00      	nop
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d0fc      	beq.n	8001a1e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	3714      	adds	r7, #20
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000004 	.word	0x20000004
	...

08001a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001a40:	4b07      	ldr	r3, [pc, #28]	@ (8001a60 <pxCurrentTCBConst2>)
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	6808      	ldr	r0, [r1, #0]
 8001a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a4a:	f380 8809 	msr	PSP, r0
 8001a4e:	f3bf 8f6f 	isb	sy
 8001a52:	f04f 0000 	mov.w	r0, #0
 8001a56:	f380 8811 	msr	BASEPRI, r0
 8001a5a:	4770      	bx	lr
 8001a5c:	f3af 8000 	nop.w

08001a60 <pxCurrentTCBConst2>:
 8001a60:	2000008c 	.word	0x2000008c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8001a64:	bf00      	nop
 8001a66:	bf00      	nop

08001a68 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001a68:	4808      	ldr	r0, [pc, #32]	@ (8001a8c <prvPortStartFirstTask+0x24>)
 8001a6a:	6800      	ldr	r0, [r0, #0]
 8001a6c:	6800      	ldr	r0, [r0, #0]
 8001a6e:	f380 8808 	msr	MSP, r0
 8001a72:	f04f 0000 	mov.w	r0, #0
 8001a76:	f380 8814 	msr	CONTROL, r0
 8001a7a:	b662      	cpsie	i
 8001a7c:	b661      	cpsie	f
 8001a7e:	f3bf 8f4f 	dsb	sy
 8001a82:	f3bf 8f6f 	isb	sy
 8001a86:	df00      	svc	0
 8001a88:	bf00      	nop
 8001a8a:	0000      	.short	0x0000
 8001a8c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop

08001a94 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08c      	sub	sp, #48	@ 0x30
 8001a98:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001a9a:	4b69      	ldr	r3, [pc, #420]	@ (8001c40 <xPortStartScheduler+0x1ac>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a69      	ldr	r2, [pc, #420]	@ (8001c44 <xPortStartScheduler+0x1b0>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d10b      	bne.n	8001abc <xPortStartScheduler+0x28>
    __asm volatile
 8001aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aa8:	f383 8811 	msr	BASEPRI, r3
 8001aac:	f3bf 8f6f 	isb	sy
 8001ab0:	f3bf 8f4f 	dsb	sy
 8001ab4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001ab6:	bf00      	nop
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001abc:	4b60      	ldr	r3, [pc, #384]	@ (8001c40 <xPortStartScheduler+0x1ac>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a61      	ldr	r2, [pc, #388]	@ (8001c48 <xPortStartScheduler+0x1b4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d10b      	bne.n	8001ade <xPortStartScheduler+0x4a>
    __asm volatile
 8001ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aca:	f383 8811 	msr	BASEPRI, r3
 8001ace:	f3bf 8f6f 	isb	sy
 8001ad2:	f3bf 8f4f 	dsb	sy
 8001ad6:	623b      	str	r3, [r7, #32]
}
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop
 8001adc:	e7fd      	b.n	8001ada <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8001ade:	4b5b      	ldr	r3, [pc, #364]	@ (8001c4c <xPortStartScheduler+0x1b8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8001ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae6:	332c      	adds	r3, #44	@ 0x2c
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a59      	ldr	r2, [pc, #356]	@ (8001c50 <xPortStartScheduler+0x1bc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d00b      	beq.n	8001b08 <xPortStartScheduler+0x74>
    __asm volatile
 8001af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001af4:	f383 8811 	msr	BASEPRI, r3
 8001af8:	f3bf 8f6f 	isb	sy
 8001afc:	f3bf 8f4f 	dsb	sy
 8001b00:	61fb      	str	r3, [r7, #28]
}
 8001b02:	bf00      	nop
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8001b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b0a:	3338      	adds	r3, #56	@ 0x38
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a51      	ldr	r2, [pc, #324]	@ (8001c54 <xPortStartScheduler+0x1c0>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d00b      	beq.n	8001b2c <xPortStartScheduler+0x98>
    __asm volatile
 8001b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b18:	f383 8811 	msr	BASEPRI, r3
 8001b1c:	f3bf 8f6f 	isb	sy
 8001b20:	f3bf 8f4f 	dsb	sy
 8001b24:	61bb      	str	r3, [r7, #24]
}
 8001b26:	bf00      	nop
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8001b30:	4b49      	ldr	r3, [pc, #292]	@ (8001c58 <xPortStartScheduler+0x1c4>)
 8001b32:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8001b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b3e:	22ff      	movs	r2, #255	@ 0xff
 8001b40:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	4b41      	ldr	r3, [pc, #260]	@ (8001c5c <xPortStartScheduler+0x1c8>)
 8001b56:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8001b58:	4b40      	ldr	r3, [pc, #256]	@ (8001c5c <xPortStartScheduler+0x1c8>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d10b      	bne.n	8001b78 <xPortStartScheduler+0xe4>
    __asm volatile
 8001b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b64:	f383 8811 	msr	BASEPRI, r3
 8001b68:	f3bf 8f6f 	isb	sy
 8001b6c:	f3bf 8f4f 	dsb	sy
 8001b70:	617b      	str	r3, [r7, #20]
}
 8001b72:	bf00      	nop
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d013      	beq.n	8001bae <xPortStartScheduler+0x11a>
    __asm volatile
 8001b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b8a:	f383 8811 	msr	BASEPRI, r3
 8001b8e:	f3bf 8f6f 	isb	sy
 8001b92:	f3bf 8f4f 	dsb	sy
 8001b96:	613b      	str	r3, [r7, #16]
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	e7fd      	b.n	8001b9a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bb6:	2b80      	cmp	r3, #128	@ 0x80
 8001bb8:	d0f1      	beq.n	8001b9e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d103      	bne.n	8001bc8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8001bc0:	4b27      	ldr	r3, [pc, #156]	@ (8001c60 <xPortStartScheduler+0x1cc>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	e004      	b.n	8001bd2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	4a24      	ldr	r2, [pc, #144]	@ (8001c60 <xPortStartScheduler+0x1cc>)
 8001bd0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001bd2:	4b23      	ldr	r3, [pc, #140]	@ (8001c60 <xPortStartScheduler+0x1cc>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	021b      	lsls	r3, r3, #8
 8001bd8:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <xPortStartScheduler+0x1cc>)
 8001bda:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001bdc:	4b20      	ldr	r3, [pc, #128]	@ (8001c60 <xPortStartScheduler+0x1cc>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001be4:	4a1e      	ldr	r2, [pc, #120]	@ (8001c60 <xPortStartScheduler+0x1cc>)
 8001be6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bee:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <xPortStartScheduler+0x1d0>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c64 <xPortStartScheduler+0x1d0>)
 8001bf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001bfa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	@ (8001c64 <xPortStartScheduler+0x1d0>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a18      	ldr	r2, [pc, #96]	@ (8001c64 <xPortStartScheduler+0x1d0>)
 8001c02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001c06:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8001c08:	4b17      	ldr	r3, [pc, #92]	@ (8001c68 <xPortStartScheduler+0x1d4>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001c0e:	f000 f8e5 	bl	8001ddc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001c12:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <xPortStartScheduler+0x1d8>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001c18:	f000 f8fc 	bl	8001e14 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001c1c:	4b14      	ldr	r3, [pc, #80]	@ (8001c70 <xPortStartScheduler+0x1dc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a13      	ldr	r2, [pc, #76]	@ (8001c70 <xPortStartScheduler+0x1dc>)
 8001c22:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001c26:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001c28:	f7ff ff1e 	bl	8001a68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001c2c:	f7ff fc36 	bl	800149c <vTaskSwitchContext>
    prvTaskExitError();
 8001c30:	f7ff fed4 	bl	80019dc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3730      	adds	r7, #48	@ 0x30
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e000ed00 	.word	0xe000ed00
 8001c44:	410fc271 	.word	0x410fc271
 8001c48:	410fc270 	.word	0x410fc270
 8001c4c:	e000ed08 	.word	0xe000ed08
 8001c50:	08001a41 	.word	0x08001a41
 8001c54:	08001d31 	.word	0x08001d31
 8001c58:	e000e400 	.word	0xe000e400
 8001c5c:	20000190 	.word	0x20000190
 8001c60:	20000194 	.word	0x20000194
 8001c64:	e000ed20 	.word	0xe000ed20
 8001c68:	e000ed1c 	.word	0xe000ed1c
 8001c6c:	20000004 	.word	0x20000004
 8001c70:	e000ef34 	.word	0xe000ef34

08001c74 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
    __asm volatile
 8001c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c7e:	f383 8811 	msr	BASEPRI, r3
 8001c82:	f3bf 8f6f 	isb	sy
 8001c86:	f3bf 8f4f 	dsb	sy
 8001c8a:	607b      	str	r3, [r7, #4]
}
 8001c8c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001c8e:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <vPortEnterCritical+0x5c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	3301      	adds	r3, #1
 8001c94:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd0 <vPortEnterCritical+0x5c>)
 8001c96:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8001c98:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd0 <vPortEnterCritical+0x5c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d110      	bne.n	8001cc2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd4 <vPortEnterCritical+0x60>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00b      	beq.n	8001cc2 <vPortEnterCritical+0x4e>
    __asm volatile
 8001caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cae:	f383 8811 	msr	BASEPRI, r3
 8001cb2:	f3bf 8f6f 	isb	sy
 8001cb6:	f3bf 8f4f 	dsb	sy
 8001cba:	603b      	str	r3, [r7, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	e7fd      	b.n	8001cbe <vPortEnterCritical+0x4a>
    }
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000004 	.word	0x20000004
 8001cd4:	e000ed04 	.word	0xe000ed04

08001cd8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8001cde:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <vPortExitCritical+0x50>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10b      	bne.n	8001cfe <vPortExitCritical+0x26>
    __asm volatile
 8001ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cea:	f383 8811 	msr	BASEPRI, r3
 8001cee:	f3bf 8f6f 	isb	sy
 8001cf2:	f3bf 8f4f 	dsb	sy
 8001cf6:	607b      	str	r3, [r7, #4]
}
 8001cf8:	bf00      	nop
 8001cfa:	bf00      	nop
 8001cfc:	e7fd      	b.n	8001cfa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001d28 <vPortExitCritical+0x50>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	3b01      	subs	r3, #1
 8001d04:	4a08      	ldr	r2, [pc, #32]	@ (8001d28 <vPortExitCritical+0x50>)
 8001d06:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001d08:	4b07      	ldr	r3, [pc, #28]	@ (8001d28 <vPortExitCritical+0x50>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d105      	bne.n	8001d1c <vPortExitCritical+0x44>
 8001d10:	2300      	movs	r3, #0
 8001d12:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8001d1a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	20000004 	.word	0x20000004
 8001d2c:	00000000 	.word	0x00000000

08001d30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001d30:	f3ef 8009 	mrs	r0, PSP
 8001d34:	f3bf 8f6f 	isb	sy
 8001d38:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <pxCurrentTCBConst>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	f01e 0f10 	tst.w	lr, #16
 8001d40:	bf08      	it	eq
 8001d42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001d46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d4a:	6010      	str	r0, [r2, #0]
 8001d4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001d50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8001d54:	f380 8811 	msr	BASEPRI, r0
 8001d58:	f3bf 8f4f 	dsb	sy
 8001d5c:	f3bf 8f6f 	isb	sy
 8001d60:	f7ff fb9c 	bl	800149c <vTaskSwitchContext>
 8001d64:	f04f 0000 	mov.w	r0, #0
 8001d68:	f380 8811 	msr	BASEPRI, r0
 8001d6c:	bc09      	pop	{r0, r3}
 8001d6e:	6819      	ldr	r1, [r3, #0]
 8001d70:	6808      	ldr	r0, [r1, #0]
 8001d72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d76:	f01e 0f10 	tst.w	lr, #16
 8001d7a:	bf08      	it	eq
 8001d7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001d80:	f380 8809 	msr	PSP, r0
 8001d84:	f3bf 8f6f 	isb	sy
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	f3af 8000 	nop.w

08001d90 <pxCurrentTCBConst>:
 8001d90:	2000008c 	.word	0x2000008c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop

08001d98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
    __asm volatile
 8001d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001da2:	f383 8811 	msr	BASEPRI, r3
 8001da6:	f3bf 8f6f 	isb	sy
 8001daa:	f3bf 8f4f 	dsb	sy
 8001dae:	607b      	str	r3, [r7, #4]
}
 8001db0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001db2:	f7ff fa59 	bl	8001268 <xTaskIncrementTick>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d003      	beq.n	8001dc4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <SysTick_Handler+0x40>)
 8001dbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	603b      	str	r3, [r7, #0]
    __asm volatile
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	f383 8811 	msr	BASEPRI, r3
}
 8001dce:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	e000ed04 	.word	0xe000ed04

08001ddc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001de0:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <vPortSetupTimerInterrupt+0x28>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001de6:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <vPortSetupTimerInterrupt+0x2c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001dec:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <vPortSetupTimerInterrupt+0x30>)
 8001dee:	4a08      	ldr	r2, [pc, #32]	@ (8001e10 <vPortSetupTimerInterrupt+0x34>)
 8001df0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001df2:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <vPortSetupTimerInterrupt+0x28>)
 8001df4:	2207      	movs	r2, #7
 8001df6:	601a      	str	r2, [r3, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000e010 	.word	0xe000e010
 8001e08:	e000e018 	.word	0xe000e018
 8001e0c:	e000e014 	.word	0xe000e014
 8001e10:	0002903f 	.word	0x0002903f

08001e14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001e14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8001e24 <vPortEnableVFP+0x10>
 8001e18:	6801      	ldr	r1, [r0, #0]
 8001e1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001e1e:	6001      	str	r1, [r0, #0]
 8001e20:	4770      	bx	lr
 8001e22:	0000      	.short	0x0000
 8001e24:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8001e28:	bf00      	nop
 8001e2a:	bf00      	nop

08001e2c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00e      	beq.n	8001e60 <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f023 0307 	bic.w	r3, r3, #7
 8001e48:	3308      	adds	r3, #8
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d205      	bcs.n	8001e5c <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f023 0307 	bic.w	r3, r3, #7
 8001e56:	3308      	adds	r3, #8
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	e001      	b.n	8001e60 <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 8001e60:	f7ff f8ec 	bl	800103c <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8001e64:	4b17      	ldr	r3, [pc, #92]	@ (8001ec4 <pvPortMalloc+0x98>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d105      	bne.n	8001e78 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001e6c:	4b16      	ldr	r3, [pc, #88]	@ (8001ec8 <pvPortMalloc+0x9c>)
 8001e6e:	f023 0307 	bic.w	r3, r3, #7
 8001e72:	461a      	mov	r2, r3
 8001e74:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <pvPortMalloc+0x98>)
 8001e76:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d01a      	beq.n	8001eb4 <pvPortMalloc+0x88>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <pvPortMalloc+0xa0>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8001e86:	4a12      	ldr	r2, [pc, #72]	@ (8001ed0 <pvPortMalloc+0xa4>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d813      	bhi.n	8001eb4 <pvPortMalloc+0x88>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <pvPortMalloc+0xa0>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	441a      	add	r2, r3
 8001e94:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <pvPortMalloc+0xa0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d90b      	bls.n	8001eb4 <pvPortMalloc+0x88>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8001e9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <pvPortMalloc+0x98>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <pvPortMalloc+0xa0>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <pvPortMalloc+0xa0>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	4a06      	ldr	r2, [pc, #24]	@ (8001ecc <pvPortMalloc+0xa0>)
 8001eb2:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8001eb4:	f7ff f8d0 	bl	8001058 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20012d9c 	.word	0x20012d9c
 8001ec8:	2000019f 	.word	0x2000019f
 8001ecc:	20012d98 	.word	0x20012d98
 8001ed0:	00012bf7 	.word	0x00012bf7

08001ed4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00b      	beq.n	8001efa <vPortFree+0x26>
    __asm volatile
 8001ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ee6:	f383 8811 	msr	BASEPRI, r3
 8001eea:	f3bf 8f6f 	isb	sy
 8001eee:	f3bf 8f4f 	dsb	sy
 8001ef2:	60fb      	str	r3, [r7, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	bf00      	nop
 8001ef8:	e7fd      	b.n	8001ef6 <vPortFree+0x22>
}
 8001efa:	bf00      	nop
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
	...

08001f08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f0e:	f000 fbdd 	bl	80026cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f12:	f000 f841 	bl	8001f98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f16:	f000 f89d 	bl	8002054 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  const TickType_t xTimerPeriod = mainTIMER_SEND_FREQUENCY_MS;
 8001f1a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001f1e:	607b      	str	r3, [r7, #4]

    	/* Create the queue. */
    	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( uint32_t ) );
 8001f20:	2200      	movs	r2, #0
 8001f22:	2104      	movs	r1, #4
 8001f24:	2002      	movs	r0, #2
 8001f26:	f7fe fc61 	bl	80007ec <xQueueGenericCreate>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4a12      	ldr	r2, [pc, #72]	@ (8001f78 <main+0x70>)
 8001f2e:	6013      	str	r3, [r2, #0]
      /* USER CODE BEGIN 1 */
    	if( xQueue != NULL )
 8001f30:	4b11      	ldr	r3, [pc, #68]	@ (8001f78 <main+0x70>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d016      	beq.n	8001f66 <main+0x5e>
    	{
    		xTaskCreate( prvStartDefaultTask, "One LED", configMINIMAL_STACK_SIZE, NULL, mainONE_LEDTASK_PRIORITY, &xTaskHandle1 );
 8001f38:	4b10      	ldr	r3, [pc, #64]	@ (8001f7c <main+0x74>)
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2300      	movs	r3, #0
 8001f42:	2282      	movs	r2, #130	@ 0x82
 8001f44:	490e      	ldr	r1, [pc, #56]	@ (8001f80 <main+0x78>)
 8001f46:	480f      	ldr	r0, [pc, #60]	@ (8001f84 <main+0x7c>)
 8001f48:	f7fe fcfe 	bl	8000948 <xTaskCreate>
    		xTaskCreate( prvStartTask02, "Other LED", configMINIMAL_STACK_SIZE, NULL, mainOTHER_LED_TASK_PRIORITY, &xTaskHandle2 );
 8001f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <main+0x80>)
 8001f4e:	9301      	str	r3, [sp, #4]
 8001f50:	2302      	movs	r3, #2
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	2300      	movs	r3, #0
 8001f56:	2282      	movs	r2, #130	@ 0x82
 8001f58:	490c      	ldr	r1, [pc, #48]	@ (8001f8c <main+0x84>)
 8001f5a:	480d      	ldr	r0, [pc, #52]	@ (8001f90 <main+0x88>)
 8001f5c:	f7fe fcf4 	bl	8000948 <xTaskCreate>

    	    vTaskStartScheduler();
 8001f60:	f7ff f82e 	bl	8000fc0 <vTaskStartScheduler>
 8001f64:	e005      	b.n	8001f72 <main+0x6a>


  	else
  	{
  		//throw led if queue can't be created.. debug led
  		HAL_GPIO_TogglePin( GPIOD, GPIO_PIN_12 );
 8001f66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f6a:	480a      	ldr	r0, [pc, #40]	@ (8001f94 <main+0x8c>)
 8001f6c:	f000 fe9f 	bl	8002cae <HAL_GPIO_TogglePin>
  	}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	e7fd      	b.n	8001f72 <main+0x6a>
 8001f76:	bf00      	nop
 8001f78:	20012da8 	.word	0x20012da8
 8001f7c:	20012da0 	.word	0x20012da0
 8001f80:	08004af0 	.word	0x08004af0
 8001f84:	080020f9 	.word	0x080020f9
 8001f88:	20012da4 	.word	0x20012da4
 8001f8c:	08004af8 	.word	0x08004af8
 8001f90:	08002139 	.word	0x08002139
 8001f94:	40020c00 	.word	0x40020c00

08001f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b094      	sub	sp, #80	@ 0x50
 8001f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9e:	f107 0320 	add.w	r3, r7, #32
 8001fa2:	2230      	movs	r2, #48	@ 0x30
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f001 fef7 	bl	8003d9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fac:	f107 030c 	add.w	r3, r7, #12
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	4b22      	ldr	r3, [pc, #136]	@ (800204c <SystemClock_Config+0xb4>)
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	4a21      	ldr	r2, [pc, #132]	@ (800204c <SystemClock_Config+0xb4>)
 8001fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800204c <SystemClock_Config+0xb4>)
 8001fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fd8:	2300      	movs	r3, #0
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8002050 <SystemClock_Config+0xb8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8002050 <SystemClock_Config+0xb8>)
 8001fe2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	4b19      	ldr	r3, [pc, #100]	@ (8002050 <SystemClock_Config+0xb8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ffc:	2310      	movs	r3, #16
 8001ffe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002000:	2300      	movs	r3, #0
 8002002:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002004:	f107 0320 	add.w	r3, r7, #32
 8002008:	4618      	mov	r0, r3
 800200a:	f000 fe6b 	bl	8002ce4 <HAL_RCC_OscConfig>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002014:	f000 f992 	bl	800233c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002018:	230f      	movs	r3, #15
 800201a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800202c:	f107 030c 	add.w	r3, r7, #12
 8002030:	2100      	movs	r1, #0
 8002032:	4618      	mov	r0, r3
 8002034:	f001 f8ce 	bl	80031d4 <HAL_RCC_ClockConfig>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800203e:	f000 f97d 	bl	800233c <Error_Handler>
  }
}
 8002042:	bf00      	nop
 8002044:	3750      	adds	r7, #80	@ 0x50
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023800 	.word	0x40023800
 8002050:	40007000 	.word	0x40007000

08002054 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205a:	f107 030c 	add.w	r3, r7, #12
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]
 8002066:	60da      	str	r2, [r3, #12]
 8002068:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	4b1f      	ldr	r3, [pc, #124]	@ (80020ec <MX_GPIO_Init+0x98>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	4a1e      	ldr	r2, [pc, #120]	@ (80020ec <MX_GPIO_Init+0x98>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6313      	str	r3, [r2, #48]	@ 0x30
 800207a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <MX_GPIO_Init+0x98>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <MX_GPIO_Init+0x98>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4a17      	ldr	r2, [pc, #92]	@ (80020ec <MX_GPIO_Init+0x98>)
 8002090:	f043 0308 	orr.w	r3, r3, #8
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <MX_GPIO_Init+0x98>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|orange_led_Pin|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80020a8:	4811      	ldr	r0, [pc, #68]	@ (80020f0 <MX_GPIO_Init+0x9c>)
 80020aa:	f000 fde7 	bl	8002c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020ae:	2301      	movs	r3, #1
 80020b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b2:	2300      	movs	r3, #0
 80020b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ba:	f107 030c 	add.w	r3, r7, #12
 80020be:	4619      	mov	r1, r3
 80020c0:	480c      	ldr	r0, [pc, #48]	@ (80020f4 <MX_GPIO_Init+0xa0>)
 80020c2:	f000 fc27 	bl	8002914 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 orange_led_Pin PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|orange_led_Pin|GPIO_PIN_14|GPIO_PIN_15;
 80020c6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80020ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2300      	movs	r3, #0
 80020d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020d8:	f107 030c 	add.w	r3, r7, #12
 80020dc:	4619      	mov	r1, r3
 80020de:	4804      	ldr	r0, [pc, #16]	@ (80020f0 <MX_GPIO_Init+0x9c>)
 80020e0:	f000 fc18 	bl	8002914 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020e4:	bf00      	nop
 80020e6:	3720      	adds	r7, #32
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020c00 	.word	0x40020c00
 80020f4:	40020000 	.word	0x40020000

080020f8 <prvStartDefaultTask>:

// Global Task Handles

/* Task 1: Handles Normal Blinking */
static void prvStartDefaultTask(void *argument)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  for (;;)
  {
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8002100:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002104:	480b      	ldr	r0, [pc, #44]	@ (8002134 <prvStartDefaultTask+0x3c>)
 8002106:	f000 fdd2 	bl	8002cae <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800210a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800210e:	4809      	ldr	r0, [pc, #36]	@ (8002134 <prvStartDefaultTask+0x3c>)
 8002110:	f000 fdcd 	bl	8002cae <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8002114:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002118:	4806      	ldr	r0, [pc, #24]	@ (8002134 <prvStartDefaultTask+0x3c>)
 800211a:	f000 fdc8 	bl	8002cae <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800211e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002122:	4804      	ldr	r0, [pc, #16]	@ (8002134 <prvStartDefaultTask+0x3c>)
 8002124:	f000 fdc3 	bl	8002cae <HAL_GPIO_TogglePin>
    vTaskDelay(pdMS_TO_TICKS(100)); // Normal blink rate
 8002128:	2064      	movs	r0, #100	@ 0x64
 800212a:	f7fe fd59 	bl	8000be0 <vTaskDelay>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800212e:	bf00      	nop
 8002130:	e7e6      	b.n	8002100 <prvStartDefaultTask+0x8>
 8002132:	bf00      	nop
 8002134:	40020c00 	.word	0x40020c00

08002138 <prvStartTask02>:
  vTaskDelete(NULL);
}

/* Task 2: Handles LED Sequence When Button is Pressed */
static void prvStartTask02(void *argument)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  for (;;)
  {
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) // Button Pressed
 8002140:	2101      	movs	r1, #1
 8002142:	4872      	ldr	r0, [pc, #456]	@ (800230c <prvStartTask02+0x1d4>)
 8002144:	f000 fd82 	bl	8002c4c <HAL_GPIO_ReadPin>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 80d9 	beq.w	8002302 <prvStartTask02+0x1ca>
    {
        vTaskSuspend(xTaskHandle1); // Suspend Task 1 (Normal Blinking)
 8002150:	4b6f      	ldr	r3, [pc, #444]	@ (8002310 <prvStartTask02+0x1d8>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe fd79 	bl	8000c4c <vTaskSuspend>

        // Step 1: Turn all LEDs OFF
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002160:	486c      	ldr	r0, [pc, #432]	@ (8002314 <prvStartTask02+0x1dc>)
 8002162:	f000 fd8b 	bl	8002c7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800216c:	4869      	ldr	r0, [pc, #420]	@ (8002314 <prvStartTask02+0x1dc>)
 800216e:	f000 fd85 	bl	8002c7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8002172:	2200      	movs	r2, #0
 8002174:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002178:	4866      	ldr	r0, [pc, #408]	@ (8002314 <prvStartTask02+0x1dc>)
 800217a:	f000 fd7f 	bl	8002c7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800217e:	2200      	movs	r2, #0
 8002180:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002184:	4863      	ldr	r0, [pc, #396]	@ (8002314 <prvStartTask02+0x1dc>)
 8002186:	f000 fd79 	bl	8002c7c <HAL_GPIO_WritePin>
        vTaskDelay(pdMS_TO_TICKS(50)); // Small delay before the sequence starts
 800218a:	2032      	movs	r0, #50	@ 0x32
 800218c:	f7fe fd28 	bl	8000be0 <vTaskDelay>

        // Step 2: Randomly set each LED ON or OFF
        GPIO_PinState ledState;

        // Green LED (GPIO_PIN_12)
        for (int i = 0; i < 5; i++) // Loop 5 times
 8002190:	2300      	movs	r3, #0
 8002192:	61fb      	str	r3, [r7, #28]
 8002194:	e00a      	b.n	80021ac <prvStartTask02+0x74>
        {
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12); // Toggle LED (ON if OFF, OFF if ON)
 8002196:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800219a:	485e      	ldr	r0, [pc, #376]	@ (8002314 <prvStartTask02+0x1dc>)
 800219c:	f000 fd87 	bl	8002cae <HAL_GPIO_TogglePin>
            vTaskDelay(pdMS_TO_TICKS(10)); // Wait 500ms
 80021a0:	200a      	movs	r0, #10
 80021a2:	f7fe fd1d 	bl	8000be0 <vTaskDelay>
        for (int i = 0; i < 5; i++) // Loop 5 times
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3301      	adds	r3, #1
 80021aa:	61fb      	str	r3, [r7, #28]
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	ddf1      	ble.n	8002196 <prvStartTask02+0x5e>
        }
        ledState = (rand() % 2) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80021b2:	f001 fcaf 	bl	8003b14 <rand>
 80021b6:	4603      	mov	r3, r0
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b00      	cmp	r3, #0
 80021be:	bf14      	ite	ne
 80021c0:	2301      	movne	r3, #1
 80021c2:	2300      	moveq	r3, #0
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, ledState);
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	461a      	mov	r2, r3
 80021cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021d0:	4850      	ldr	r0, [pc, #320]	@ (8002314 <prvStartTask02+0x1dc>)
 80021d2:	f000 fd53 	bl	8002c7c <HAL_GPIO_WritePin>
        vTaskDelay(pdMS_TO_TICKS(50));
 80021d6:	2032      	movs	r0, #50	@ 0x32
 80021d8:	f7fe fd02 	bl	8000be0 <vTaskDelay>

        // Orange LED (GPIO_PIN_13)
        for (int i = 0; i < 5; i++) // Loop 5 times
 80021dc:	2300      	movs	r3, #0
 80021de:	61bb      	str	r3, [r7, #24]
 80021e0:	e00a      	b.n	80021f8 <prvStartTask02+0xc0>
                {
                    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13); // Toggle LED (ON if OFF, OFF if ON)
 80021e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021e6:	484b      	ldr	r0, [pc, #300]	@ (8002314 <prvStartTask02+0x1dc>)
 80021e8:	f000 fd61 	bl	8002cae <HAL_GPIO_TogglePin>
                    vTaskDelay(pdMS_TO_TICKS(10)); // Wait 10ms
 80021ec:	200a      	movs	r0, #10
 80021ee:	f7fe fcf7 	bl	8000be0 <vTaskDelay>
        for (int i = 0; i < 5; i++) // Loop 5 times
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	3301      	adds	r3, #1
 80021f6:	61bb      	str	r3, [r7, #24]
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	ddf1      	ble.n	80021e2 <prvStartTask02+0xaa>
                }
        ledState = (rand() % 2) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80021fe:	f001 fc89 	bl	8003b14 <rand>
 8002202:	4603      	mov	r3, r0
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b00      	cmp	r3, #0
 800220a:	bf14      	ite	ne
 800220c:	2301      	movne	r3, #1
 800220e:	2300      	moveq	r3, #0
 8002210:	b2db      	uxtb	r3, r3
 8002212:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, ledState);
 8002214:	7bfb      	ldrb	r3, [r7, #15]
 8002216:	461a      	mov	r2, r3
 8002218:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800221c:	483d      	ldr	r0, [pc, #244]	@ (8002314 <prvStartTask02+0x1dc>)
 800221e:	f000 fd2d 	bl	8002c7c <HAL_GPIO_WritePin>
        vTaskDelay(pdMS_TO_TICKS(50));
 8002222:	2032      	movs	r0, #50	@ 0x32
 8002224:	f7fe fcdc 	bl	8000be0 <vTaskDelay>

        // Red LED (GPIO_PIN_14)
        for (int i = 0; i < 5; i++) // Loop 5 times
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	e00a      	b.n	8002244 <prvStartTask02+0x10c>
                {
                    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14); // Toggle LED (ON if OFF, OFF if ON)
 800222e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002232:	4838      	ldr	r0, [pc, #224]	@ (8002314 <prvStartTask02+0x1dc>)
 8002234:	f000 fd3b 	bl	8002cae <HAL_GPIO_TogglePin>
                    vTaskDelay(pdMS_TO_TICKS(10)); // Wait 10ms
 8002238:	200a      	movs	r0, #10
 800223a:	f7fe fcd1 	bl	8000be0 <vTaskDelay>
        for (int i = 0; i < 5; i++) // Loop 5 times
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	3301      	adds	r3, #1
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	2b04      	cmp	r3, #4
 8002248:	ddf1      	ble.n	800222e <prvStartTask02+0xf6>
                }
        ledState = (rand() % 2) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800224a:	f001 fc63 	bl	8003b14 <rand>
 800224e:	4603      	mov	r3, r0
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	bf14      	ite	ne
 8002258:	2301      	movne	r3, #1
 800225a:	2300      	moveq	r3, #0
 800225c:	b2db      	uxtb	r3, r3
 800225e:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, ledState);
 8002260:	7bfb      	ldrb	r3, [r7, #15]
 8002262:	461a      	mov	r2, r3
 8002264:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002268:	482a      	ldr	r0, [pc, #168]	@ (8002314 <prvStartTask02+0x1dc>)
 800226a:	f000 fd07 	bl	8002c7c <HAL_GPIO_WritePin>
        vTaskDelay(pdMS_TO_TICKS(50));
 800226e:	2032      	movs	r0, #50	@ 0x32
 8002270:	f7fe fcb6 	bl	8000be0 <vTaskDelay>

        // Blue LED (GPIO_PIN_15)
        for (int i = 0; i < 5; i++) // Loop 5 times
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	e00a      	b.n	8002290 <prvStartTask02+0x158>
                {
                    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15); // Toggle LED (ON if OFF, OFF if ON)
 800227a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800227e:	4825      	ldr	r0, [pc, #148]	@ (8002314 <prvStartTask02+0x1dc>)
 8002280:	f000 fd15 	bl	8002cae <HAL_GPIO_TogglePin>
                    vTaskDelay(pdMS_TO_TICKS(10)); // Wait 10ms
 8002284:	200a      	movs	r0, #10
 8002286:	f7fe fcab 	bl	8000be0 <vTaskDelay>
        for (int i = 0; i < 5; i++) // Loop 5 times
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	3301      	adds	r3, #1
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	2b04      	cmp	r3, #4
 8002294:	ddf1      	ble.n	800227a <prvStartTask02+0x142>
                }
        ledState = (rand() % 2) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8002296:	f001 fc3d 	bl	8003b14 <rand>
 800229a:	4603      	mov	r3, r0
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	bf14      	ite	ne
 80022a4:	2301      	movne	r3, #1
 80022a6:	2300      	moveq	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, ledState);
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
 80022ae:	461a      	mov	r2, r3
 80022b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022b4:	4817      	ldr	r0, [pc, #92]	@ (8002314 <prvStartTask02+0x1dc>)
 80022b6:	f000 fce1 	bl	8002c7c <HAL_GPIO_WritePin>
        vTaskDelay(pdMS_TO_TICKS(50));
 80022ba:	2032      	movs	r0, #50	@ 0x32
 80022bc:	f7fe fc90 	bl	8000be0 <vTaskDelay>

        // Step 3: Display the outcome for 5 seconds
        vTaskDelay(pdMS_TO_TICKS(500));
 80022c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022c4:	f7fe fc8c 	bl	8000be0 <vTaskDelay>

        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80022c8:	2200      	movs	r2, #0
 80022ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022ce:	4811      	ldr	r0, [pc, #68]	@ (8002314 <prvStartTask02+0x1dc>)
 80022d0:	f000 fcd4 	bl	8002c7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80022d4:	2200      	movs	r2, #0
 80022d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022da:	480e      	ldr	r0, [pc, #56]	@ (8002314 <prvStartTask02+0x1dc>)
 80022dc:	f000 fcce 	bl	8002c7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022e6:	480b      	ldr	r0, [pc, #44]	@ (8002314 <prvStartTask02+0x1dc>)
 80022e8:	f000 fcc8 	bl	8002c7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80022ec:	2200      	movs	r2, #0
 80022ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022f2:	4808      	ldr	r0, [pc, #32]	@ (8002314 <prvStartTask02+0x1dc>)
 80022f4:	f000 fcc2 	bl	8002c7c <HAL_GPIO_WritePin>

        vTaskResume(xTaskHandle1); // Resume Task 1 (Normal Blinking)
 80022f8:	4b05      	ldr	r3, [pc, #20]	@ (8002310 <prvStartTask02+0x1d8>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7fe fd8d 	bl	8000e1c <vTaskResume>
    }
    vTaskDelay(pdMS_TO_TICKS(5)); // Small delay to prevent CPU overload
 8002302:	2005      	movs	r0, #5
 8002304:	f7fe fc6c 	bl	8000be0 <vTaskDelay>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)) // Button Pressed
 8002308:	e71a      	b.n	8002140 <prvStartTask02+0x8>
 800230a:	bf00      	nop
 800230c:	40020000 	.word	0x40020000
 8002310:	20012da0 	.word	0x20012da0
 8002314:	40020c00 	.word	0x40020c00

08002318 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d101      	bne.n	800232e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800232a:	f000 f9f1 	bl	8002710 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40010000 	.word	0x40010000

0800233c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002340:	b672      	cpsid	i
}
 8002342:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002344:	bf00      	nop
 8002346:	e7fd      	b.n	8002344 <Error_Handler+0x8>

08002348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <HAL_MspInit+0x4c>)
 8002354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002356:	4a0f      	ldr	r2, [pc, #60]	@ (8002394 <HAL_MspInit+0x4c>)
 8002358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800235c:	6453      	str	r3, [r2, #68]	@ 0x44
 800235e:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <HAL_MspInit+0x4c>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002366:	607b      	str	r3, [r7, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <HAL_MspInit+0x4c>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	4a08      	ldr	r2, [pc, #32]	@ (8002394 <HAL_MspInit+0x4c>)
 8002374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002378:	6413      	str	r3, [r2, #64]	@ 0x40
 800237a:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <HAL_MspInit+0x4c>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40023800 	.word	0x40023800

08002398 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08c      	sub	sp, #48	@ 0x30
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
 80023ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002468 <HAL_InitTick+0xd0>)
 80023ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002468 <HAL_InitTick+0xd0>)
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <HAL_InitTick+0xd0>)
 80023ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023c4:	f107 020c 	add.w	r2, r7, #12
 80023c8:	f107 0310 	add.w	r3, r7, #16
 80023cc:	4611      	mov	r1, r2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f001 f8cc 	bl	800356c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80023d4:	f001 f8b6 	bl	8003544 <HAL_RCC_GetPCLK2Freq>
 80023d8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023dc:	4a23      	ldr	r2, [pc, #140]	@ (800246c <HAL_InitTick+0xd4>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	0c9b      	lsrs	r3, r3, #18
 80023e4:	3b01      	subs	r3, #1
 80023e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80023e8:	4b21      	ldr	r3, [pc, #132]	@ (8002470 <HAL_InitTick+0xd8>)
 80023ea:	4a22      	ldr	r2, [pc, #136]	@ (8002474 <HAL_InitTick+0xdc>)
 80023ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80023ee:	4b20      	ldr	r3, [pc, #128]	@ (8002470 <HAL_InitTick+0xd8>)
 80023f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023f4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80023f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002470 <HAL_InitTick+0xd8>)
 80023f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80023fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002470 <HAL_InitTick+0xd8>)
 80023fe:	2200      	movs	r2, #0
 8002400:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002402:	4b1b      	ldr	r3, [pc, #108]	@ (8002470 <HAL_InitTick+0xd8>)
 8002404:	2200      	movs	r2, #0
 8002406:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002408:	4b19      	ldr	r3, [pc, #100]	@ (8002470 <HAL_InitTick+0xd8>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800240e:	4818      	ldr	r0, [pc, #96]	@ (8002470 <HAL_InitTick+0xd8>)
 8002410:	f001 f8de 	bl	80035d0 <HAL_TIM_Base_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800241a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800241e:	2b00      	cmp	r3, #0
 8002420:	d11b      	bne.n	800245a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002422:	4813      	ldr	r0, [pc, #76]	@ (8002470 <HAL_InitTick+0xd8>)
 8002424:	f001 f92e 	bl	8003684 <HAL_TIM_Base_Start_IT>
 8002428:	4603      	mov	r3, r0
 800242a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800242e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002432:	2b00      	cmp	r3, #0
 8002434:	d111      	bne.n	800245a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002436:	2019      	movs	r0, #25
 8002438:	f000 fa5e 	bl	80028f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b0f      	cmp	r3, #15
 8002440:	d808      	bhi.n	8002454 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002442:	2200      	movs	r2, #0
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	2019      	movs	r0, #25
 8002448:	f000 fa3a 	bl	80028c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800244c:	4a0a      	ldr	r2, [pc, #40]	@ (8002478 <HAL_InitTick+0xe0>)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	e002      	b.n	800245a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800245a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800245e:	4618      	mov	r0, r3
 8002460:	3730      	adds	r7, #48	@ 0x30
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800
 800246c:	431bde83 	.word	0x431bde83
 8002470:	20012dac 	.word	0x20012dac
 8002474:	40010000 	.word	0x40010000
 8002478:	2000000c 	.word	0x2000000c

0800247c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <NMI_Handler+0x4>

08002484 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <HardFault_Handler+0x4>

0800248c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002490:	bf00      	nop
 8002492:	e7fd      	b.n	8002490 <MemManage_Handler+0x4>

08002494 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <BusFault_Handler+0x4>

0800249c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a0:	bf00      	nop
 80024a2:	e7fd      	b.n	80024a0 <UsageFault_Handler+0x4>

080024a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024b8:	4802      	ldr	r0, [pc, #8]	@ (80024c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80024ba:	f001 f953 	bl	8003764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20012dac 	.word	0x20012dac

080024c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  return 1;
 80024cc:	2301      	movs	r3, #1
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <_kill>:

int _kill(int pid, int sig)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024e2:	f001 fca9 	bl	8003e38 <__errno>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2216      	movs	r2, #22
 80024ea:	601a      	str	r2, [r3, #0]
  return -1;
 80024ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <_exit>:

void _exit (int status)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002500:	f04f 31ff 	mov.w	r1, #4294967295
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7ff ffe7 	bl	80024d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800250a:	bf00      	nop
 800250c:	e7fd      	b.n	800250a <_exit+0x12>

0800250e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b086      	sub	sp, #24
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	e00a      	b.n	8002536 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002520:	f3af 8000 	nop.w
 8002524:	4601      	mov	r1, r0
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	1c5a      	adds	r2, r3, #1
 800252a:	60ba      	str	r2, [r7, #8]
 800252c:	b2ca      	uxtb	r2, r1
 800252e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	3301      	adds	r3, #1
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	429a      	cmp	r2, r3
 800253c:	dbf0      	blt.n	8002520 <_read+0x12>
  }

  return len;
 800253e:	687b      	ldr	r3, [r7, #4]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	e009      	b.n	800256e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1c5a      	adds	r2, r3, #1
 800255e:	60ba      	str	r2, [r7, #8]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	3301      	adds	r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	429a      	cmp	r2, r3
 8002574:	dbf1      	blt.n	800255a <_write+0x12>
  }
  return len;
 8002576:	687b      	ldr	r3, [r7, #4]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <_close>:

int _close(int file)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025a8:	605a      	str	r2, [r3, #4]
  return 0;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <_isatty>:

int _isatty(int file)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025c0:	2301      	movs	r3, #1
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025f0:	4a14      	ldr	r2, [pc, #80]	@ (8002644 <_sbrk+0x5c>)
 80025f2:	4b15      	ldr	r3, [pc, #84]	@ (8002648 <_sbrk+0x60>)
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025fc:	4b13      	ldr	r3, [pc, #76]	@ (800264c <_sbrk+0x64>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d102      	bne.n	800260a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <_sbrk+0x64>)
 8002606:	4a12      	ldr	r2, [pc, #72]	@ (8002650 <_sbrk+0x68>)
 8002608:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800260a:	4b10      	ldr	r3, [pc, #64]	@ (800264c <_sbrk+0x64>)
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4413      	add	r3, r2
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	429a      	cmp	r2, r3
 8002616:	d207      	bcs.n	8002628 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002618:	f001 fc0e 	bl	8003e38 <__errno>
 800261c:	4603      	mov	r3, r0
 800261e:	220c      	movs	r2, #12
 8002620:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002622:	f04f 33ff 	mov.w	r3, #4294967295
 8002626:	e009      	b.n	800263c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002628:	4b08      	ldr	r3, [pc, #32]	@ (800264c <_sbrk+0x64>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800262e:	4b07      	ldr	r3, [pc, #28]	@ (800264c <_sbrk+0x64>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4413      	add	r3, r2
 8002636:	4a05      	ldr	r2, [pc, #20]	@ (800264c <_sbrk+0x64>)
 8002638:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800263a:	68fb      	ldr	r3, [r7, #12]
}
 800263c:	4618      	mov	r0, r3
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20020000 	.word	0x20020000
 8002648:	00000400 	.word	0x00000400
 800264c:	20012df4 	.word	0x20012df4
 8002650:	20012f48 	.word	0x20012f48

08002654 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002658:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <SystemInit+0x20>)
 800265a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800265e:	4a05      	ldr	r2, [pc, #20]	@ (8002674 <SystemInit+0x20>)
 8002660:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002664:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002678:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800267c:	f7ff ffea 	bl	8002654 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002680:	480c      	ldr	r0, [pc, #48]	@ (80026b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002682:	490d      	ldr	r1, [pc, #52]	@ (80026b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002684:	4a0d      	ldr	r2, [pc, #52]	@ (80026bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002688:	e002      	b.n	8002690 <LoopCopyDataInit>

0800268a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800268a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800268c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800268e:	3304      	adds	r3, #4

08002690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002694:	d3f9      	bcc.n	800268a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002696:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002698:	4c0a      	ldr	r4, [pc, #40]	@ (80026c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800269a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800269c:	e001      	b.n	80026a2 <LoopFillZerobss>

0800269e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800269e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a0:	3204      	adds	r2, #4

080026a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a4:	d3fb      	bcc.n	800269e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026a6:	f001 fbcd 	bl	8003e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026aa:	f7ff fc2d 	bl	8001f08 <main>
  bx  lr    
 80026ae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026b8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80026bc:	08004c0c 	.word	0x08004c0c
  ldr r2, =_sbss
 80026c0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80026c4:	20012f48 	.word	0x20012f48

080026c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026c8:	e7fe      	b.n	80026c8 <ADC_IRQHandler>
	...

080026cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026d0:	4b0e      	ldr	r3, [pc, #56]	@ (800270c <HAL_Init+0x40>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0d      	ldr	r2, [pc, #52]	@ (800270c <HAL_Init+0x40>)
 80026d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026dc:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <HAL_Init+0x40>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <HAL_Init+0x40>)
 80026e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026e8:	4b08      	ldr	r3, [pc, #32]	@ (800270c <HAL_Init+0x40>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a07      	ldr	r2, [pc, #28]	@ (800270c <HAL_Init+0x40>)
 80026ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f4:	2003      	movs	r0, #3
 80026f6:	f000 f8d8 	bl	80028aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026fa:	200f      	movs	r0, #15
 80026fc:	f7ff fe4c 	bl	8002398 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002700:	f7ff fe22 	bl	8002348 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40023c00 	.word	0x40023c00

08002710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002714:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <HAL_IncTick+0x20>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	461a      	mov	r2, r3
 800271a:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <HAL_IncTick+0x24>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4413      	add	r3, r2
 8002720:	4a04      	ldr	r2, [pc, #16]	@ (8002734 <HAL_IncTick+0x24>)
 8002722:	6013      	str	r3, [r2, #0]
}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000010 	.word	0x20000010
 8002734:	20012df8 	.word	0x20012df8

08002738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return uwTick;
 800273c:	4b03      	ldr	r3, [pc, #12]	@ (800274c <HAL_GetTick+0x14>)
 800273e:	681b      	ldr	r3, [r3, #0]
}
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20012df8 	.word	0x20012df8

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4907      	ldr	r1, [pc, #28]	@ (80027ec <__NVIC_EnableIRQ+0x38>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	@ (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	@ (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002844:	b480      	push	{r7}
 8002846:	b089      	sub	sp, #36	@ 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f1c3 0307 	rsb	r3, r3, #7
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf28      	it	cs
 8002862:	2304      	movcs	r3, #4
 8002864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3304      	adds	r3, #4
 800286a:	2b06      	cmp	r3, #6
 800286c:	d902      	bls.n	8002874 <NVIC_EncodePriority+0x30>
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3b03      	subs	r3, #3
 8002872:	e000      	b.n	8002876 <NVIC_EncodePriority+0x32>
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43da      	mvns	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	401a      	ands	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800288c:	f04f 31ff 	mov.w	r1, #4294967295
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	43d9      	mvns	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	4313      	orrs	r3, r2
         );
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3724      	adds	r7, #36	@ 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ff4c 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028b8:	bf00      	nop
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d2:	f7ff ff61 	bl	8002798 <__NVIC_GetPriorityGrouping>
 80028d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	68b9      	ldr	r1, [r7, #8]
 80028dc:	6978      	ldr	r0, [r7, #20]
 80028de:	f7ff ffb1 	bl	8002844 <NVIC_EncodePriority>
 80028e2:	4602      	mov	r2, r0
 80028e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e8:	4611      	mov	r1, r2
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff80 	bl	80027f0 <__NVIC_SetPriority>
}
 80028f0:	bf00      	nop
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff ff54 	bl	80027b4 <__NVIC_EnableIRQ>
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002914:	b480      	push	{r7}
 8002916:	b089      	sub	sp, #36	@ 0x24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
 800292e:	e16b      	b.n	8002c08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002930:	2201      	movs	r2, #1
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	4013      	ands	r3, r2
 8002942:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	429a      	cmp	r2, r3
 800294a:	f040 815a 	bne.w	8002c02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	2b01      	cmp	r3, #1
 8002958:	d005      	beq.n	8002966 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002962:	2b02      	cmp	r3, #2
 8002964:	d130      	bne.n	80029c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	2203      	movs	r2, #3
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800299c:	2201      	movs	r2, #1
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	4013      	ands	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 0201 	and.w	r2, r3, #1
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b03      	cmp	r3, #3
 80029d2:	d017      	beq.n	8002a04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	2203      	movs	r2, #3
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d123      	bne.n	8002a58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	08da      	lsrs	r2, r3, #3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3208      	adds	r2, #8
 8002a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	220f      	movs	r2, #15
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	08da      	lsrs	r2, r3, #3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3208      	adds	r2, #8
 8002a52:	69b9      	ldr	r1, [r7, #24]
 8002a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	2203      	movs	r2, #3
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 0203 	and.w	r2, r3, #3
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 80b4 	beq.w	8002c02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	4b60      	ldr	r3, [pc, #384]	@ (8002c20 <HAL_GPIO_Init+0x30c>)
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa2:	4a5f      	ldr	r2, [pc, #380]	@ (8002c20 <HAL_GPIO_Init+0x30c>)
 8002aa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002c20 <HAL_GPIO_Init+0x30c>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ab6:	4a5b      	ldr	r2, [pc, #364]	@ (8002c24 <HAL_GPIO_Init+0x310>)
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	089b      	lsrs	r3, r3, #2
 8002abc:	3302      	adds	r3, #2
 8002abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	220f      	movs	r2, #15
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a52      	ldr	r2, [pc, #328]	@ (8002c28 <HAL_GPIO_Init+0x314>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d02b      	beq.n	8002b3a <HAL_GPIO_Init+0x226>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a51      	ldr	r2, [pc, #324]	@ (8002c2c <HAL_GPIO_Init+0x318>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d025      	beq.n	8002b36 <HAL_GPIO_Init+0x222>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a50      	ldr	r2, [pc, #320]	@ (8002c30 <HAL_GPIO_Init+0x31c>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d01f      	beq.n	8002b32 <HAL_GPIO_Init+0x21e>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a4f      	ldr	r2, [pc, #316]	@ (8002c34 <HAL_GPIO_Init+0x320>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d019      	beq.n	8002b2e <HAL_GPIO_Init+0x21a>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a4e      	ldr	r2, [pc, #312]	@ (8002c38 <HAL_GPIO_Init+0x324>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d013      	beq.n	8002b2a <HAL_GPIO_Init+0x216>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a4d      	ldr	r2, [pc, #308]	@ (8002c3c <HAL_GPIO_Init+0x328>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00d      	beq.n	8002b26 <HAL_GPIO_Init+0x212>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a4c      	ldr	r2, [pc, #304]	@ (8002c40 <HAL_GPIO_Init+0x32c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d007      	beq.n	8002b22 <HAL_GPIO_Init+0x20e>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a4b      	ldr	r2, [pc, #300]	@ (8002c44 <HAL_GPIO_Init+0x330>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d101      	bne.n	8002b1e <HAL_GPIO_Init+0x20a>
 8002b1a:	2307      	movs	r3, #7
 8002b1c:	e00e      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b1e:	2308      	movs	r3, #8
 8002b20:	e00c      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b22:	2306      	movs	r3, #6
 8002b24:	e00a      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b26:	2305      	movs	r3, #5
 8002b28:	e008      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	e006      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e004      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e002      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_GPIO_Init+0x228>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	69fa      	ldr	r2, [r7, #28]
 8002b3e:	f002 0203 	and.w	r2, r2, #3
 8002b42:	0092      	lsls	r2, r2, #2
 8002b44:	4093      	lsls	r3, r2
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b4c:	4935      	ldr	r1, [pc, #212]	@ (8002c24 <HAL_GPIO_Init+0x310>)
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	089b      	lsrs	r3, r3, #2
 8002b52:	3302      	adds	r3, #2
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4013      	ands	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b7e:	4a32      	ldr	r2, [pc, #200]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b84:	4b30      	ldr	r3, [pc, #192]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ba8:	4a27      	ldr	r2, [pc, #156]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bae:	4b26      	ldr	r3, [pc, #152]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d003      	beq.n	8002bfc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bfc:	4a12      	ldr	r2, [pc, #72]	@ (8002c48 <HAL_GPIO_Init+0x334>)
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	3301      	adds	r3, #1
 8002c06:	61fb      	str	r3, [r7, #28]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	2b0f      	cmp	r3, #15
 8002c0c:	f67f ae90 	bls.w	8002930 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	3724      	adds	r7, #36	@ 0x24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	40023800 	.word	0x40023800
 8002c24:	40013800 	.word	0x40013800
 8002c28:	40020000 	.word	0x40020000
 8002c2c:	40020400 	.word	0x40020400
 8002c30:	40020800 	.word	0x40020800
 8002c34:	40020c00 	.word	0x40020c00
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	40021400 	.word	0x40021400
 8002c40:	40021800 	.word	0x40021800
 8002c44:	40021c00 	.word	0x40021c00
 8002c48:	40013c00 	.word	0x40013c00

08002c4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	887b      	ldrh	r3, [r7, #2]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c64:	2301      	movs	r3, #1
 8002c66:	73fb      	strb	r3, [r7, #15]
 8002c68:	e001      	b.n	8002c6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	807b      	strh	r3, [r7, #2]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c8c:	787b      	ldrb	r3, [r7, #1]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c92:	887a      	ldrh	r2, [r7, #2]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c98:	e003      	b.n	8002ca2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	041a      	lsls	r2, r3, #16
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	619a      	str	r2, [r3, #24]
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b085      	sub	sp, #20
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cc0:	887a      	ldrh	r2, [r7, #2]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	041a      	lsls	r2, r3, #16
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	43d9      	mvns	r1, r3
 8002ccc:	887b      	ldrh	r3, [r7, #2]
 8002cce:	400b      	ands	r3, r1
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	619a      	str	r2, [r3, #24]
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e267      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d075      	beq.n	8002dee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d02:	4b88      	ldr	r3, [pc, #544]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d00c      	beq.n	8002d28 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d0e:	4b85      	ldr	r3, [pc, #532]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d16:	2b08      	cmp	r3, #8
 8002d18:	d112      	bne.n	8002d40 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d1a:	4b82      	ldr	r3, [pc, #520]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d26:	d10b      	bne.n	8002d40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	4b7e      	ldr	r3, [pc, #504]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d05b      	beq.n	8002dec <HAL_RCC_OscConfig+0x108>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d157      	bne.n	8002dec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e242      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d48:	d106      	bne.n	8002d58 <HAL_RCC_OscConfig+0x74>
 8002d4a:	4b76      	ldr	r3, [pc, #472]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a75      	ldr	r2, [pc, #468]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	e01d      	b.n	8002d94 <HAL_RCC_OscConfig+0xb0>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x98>
 8002d62:	4b70      	ldr	r3, [pc, #448]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a6f      	ldr	r2, [pc, #444]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	4b6d      	ldr	r3, [pc, #436]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a6c      	ldr	r2, [pc, #432]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d78:	6013      	str	r3, [r2, #0]
 8002d7a:	e00b      	b.n	8002d94 <HAL_RCC_OscConfig+0xb0>
 8002d7c:	4b69      	ldr	r3, [pc, #420]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a68      	ldr	r2, [pc, #416]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	4b66      	ldr	r3, [pc, #408]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a65      	ldr	r2, [pc, #404]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002d8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d013      	beq.n	8002dc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9c:	f7ff fccc 	bl	8002738 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da4:	f7ff fcc8 	bl	8002738 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b64      	cmp	r3, #100	@ 0x64
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e207      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db6:	4b5b      	ldr	r3, [pc, #364]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0xc0>
 8002dc2:	e014      	b.n	8002dee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7ff fcb8 	bl	8002738 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dcc:	f7ff fcb4 	bl	8002738 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	@ 0x64
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e1f3      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dde:	4b51      	ldr	r3, [pc, #324]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0xe8>
 8002dea:	e000      	b.n	8002dee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d063      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002dfa:	4b4a      	ldr	r3, [pc, #296]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00b      	beq.n	8002e1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e06:	4b47      	ldr	r3, [pc, #284]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002e0e:	2b08      	cmp	r3, #8
 8002e10:	d11c      	bne.n	8002e4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e12:	4b44      	ldr	r3, [pc, #272]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d116      	bne.n	8002e4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e1e:	4b41      	ldr	r3, [pc, #260]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d005      	beq.n	8002e36 <HAL_RCC_OscConfig+0x152>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d001      	beq.n	8002e36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e1c7      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e36:	4b3b      	ldr	r3, [pc, #236]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4937      	ldr	r1, [pc, #220]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e4a:	e03a      	b.n	8002ec2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d020      	beq.n	8002e96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e54:	4b34      	ldr	r3, [pc, #208]	@ (8002f28 <HAL_RCC_OscConfig+0x244>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5a:	f7ff fc6d 	bl	8002738 <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e62:	f7ff fc69 	bl	8002738 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e1a8      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e74:	4b2b      	ldr	r3, [pc, #172]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0f0      	beq.n	8002e62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e80:	4b28      	ldr	r3, [pc, #160]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	4925      	ldr	r1, [pc, #148]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	600b      	str	r3, [r1, #0]
 8002e94:	e015      	b.n	8002ec2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e96:	4b24      	ldr	r3, [pc, #144]	@ (8002f28 <HAL_RCC_OscConfig+0x244>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7ff fc4c 	bl	8002738 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ea4:	f7ff fc48 	bl	8002738 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e187      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d036      	beq.n	8002f3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d016      	beq.n	8002f04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ed6:	4b15      	ldr	r3, [pc, #84]	@ (8002f2c <HAL_RCC_OscConfig+0x248>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002edc:	f7ff fc2c 	bl	8002738 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ee4:	f7ff fc28 	bl	8002738 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e167      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f24 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x200>
 8002f02:	e01b      	b.n	8002f3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f04:	4b09      	ldr	r3, [pc, #36]	@ (8002f2c <HAL_RCC_OscConfig+0x248>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f0a:	f7ff fc15 	bl	8002738 <HAL_GetTick>
 8002f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f10:	e00e      	b.n	8002f30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f12:	f7ff fc11 	bl	8002738 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d907      	bls.n	8002f30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e150      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
 8002f24:	40023800 	.word	0x40023800
 8002f28:	42470000 	.word	0x42470000
 8002f2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f30:	4b88      	ldr	r3, [pc, #544]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002f32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1ea      	bne.n	8002f12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 8097 	beq.w	8003078 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f4e:	4b81      	ldr	r3, [pc, #516]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10f      	bne.n	8002f7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	4b7d      	ldr	r3, [pc, #500]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	4a7c      	ldr	r2, [pc, #496]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002f64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f6a:	4b7a      	ldr	r3, [pc, #488]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f76:	2301      	movs	r3, #1
 8002f78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7a:	4b77      	ldr	r3, [pc, #476]	@ (8003158 <HAL_RCC_OscConfig+0x474>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d118      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f86:	4b74      	ldr	r3, [pc, #464]	@ (8003158 <HAL_RCC_OscConfig+0x474>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a73      	ldr	r2, [pc, #460]	@ (8003158 <HAL_RCC_OscConfig+0x474>)
 8002f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f92:	f7ff fbd1 	bl	8002738 <HAL_GetTick>
 8002f96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f98:	e008      	b.n	8002fac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f9a:	f7ff fbcd 	bl	8002738 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e10c      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fac:	4b6a      	ldr	r3, [pc, #424]	@ (8003158 <HAL_RCC_OscConfig+0x474>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d0f0      	beq.n	8002f9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x2ea>
 8002fc0:	4b64      	ldr	r3, [pc, #400]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc4:	4a63      	ldr	r2, [pc, #396]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fcc:	e01c      	b.n	8003008 <HAL_RCC_OscConfig+0x324>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b05      	cmp	r3, #5
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x30c>
 8002fd6:	4b5f      	ldr	r3, [pc, #380]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fda:	4a5e      	ldr	r2, [pc, #376]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002fdc:	f043 0304 	orr.w	r3, r3, #4
 8002fe0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fe2:	4b5c      	ldr	r3, [pc, #368]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe6:	4a5b      	ldr	r2, [pc, #364]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002fe8:	f043 0301 	orr.w	r3, r3, #1
 8002fec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fee:	e00b      	b.n	8003008 <HAL_RCC_OscConfig+0x324>
 8002ff0:	4b58      	ldr	r3, [pc, #352]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff4:	4a57      	ldr	r2, [pc, #348]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002ff6:	f023 0301 	bic.w	r3, r3, #1
 8002ffa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ffc:	4b55      	ldr	r3, [pc, #340]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8002ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003000:	4a54      	ldr	r2, [pc, #336]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8003002:	f023 0304 	bic.w	r3, r3, #4
 8003006:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d015      	beq.n	800303c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003010:	f7ff fb92 	bl	8002738 <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003016:	e00a      	b.n	800302e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003018:	f7ff fb8e 	bl	8002738 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003026:	4293      	cmp	r3, r2
 8003028:	d901      	bls.n	800302e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e0cb      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302e:	4b49      	ldr	r3, [pc, #292]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8003030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0ee      	beq.n	8003018 <HAL_RCC_OscConfig+0x334>
 800303a:	e014      	b.n	8003066 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800303c:	f7ff fb7c 	bl	8002738 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003042:	e00a      	b.n	800305a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003044:	f7ff fb78 	bl	8002738 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003052:	4293      	cmp	r3, r2
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e0b5      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800305a:	4b3e      	ldr	r3, [pc, #248]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 800305c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1ee      	bne.n	8003044 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003066:	7dfb      	ldrb	r3, [r7, #23]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d105      	bne.n	8003078 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800306c:	4b39      	ldr	r3, [pc, #228]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 800306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003070:	4a38      	ldr	r2, [pc, #224]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8003072:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003076:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 80a1 	beq.w	80031c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003082:	4b34      	ldr	r3, [pc, #208]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b08      	cmp	r3, #8
 800308c:	d05c      	beq.n	8003148 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	2b02      	cmp	r3, #2
 8003094:	d141      	bne.n	800311a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003096:	4b31      	ldr	r3, [pc, #196]	@ (800315c <HAL_RCC_OscConfig+0x478>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309c:	f7ff fb4c 	bl	8002738 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a4:	f7ff fb48 	bl	8002738 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e087      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b6:	4b27      	ldr	r3, [pc, #156]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69da      	ldr	r2, [r3, #28]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	019b      	lsls	r3, r3, #6
 80030d2:	431a      	orrs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d8:	085b      	lsrs	r3, r3, #1
 80030da:	3b01      	subs	r3, #1
 80030dc:	041b      	lsls	r3, r3, #16
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e4:	061b      	lsls	r3, r3, #24
 80030e6:	491b      	ldr	r1, [pc, #108]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030ec:	4b1b      	ldr	r3, [pc, #108]	@ (800315c <HAL_RCC_OscConfig+0x478>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f2:	f7ff fb21 	bl	8002738 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030fa:	f7ff fb1d 	bl	8002738 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e05c      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800310c:	4b11      	ldr	r3, [pc, #68]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0f0      	beq.n	80030fa <HAL_RCC_OscConfig+0x416>
 8003118:	e054      	b.n	80031c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800311a:	4b10      	ldr	r3, [pc, #64]	@ (800315c <HAL_RCC_OscConfig+0x478>)
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003120:	f7ff fb0a 	bl	8002738 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003128:	f7ff fb06 	bl	8002738 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e045      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800313a:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <HAL_RCC_OscConfig+0x470>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1f0      	bne.n	8003128 <HAL_RCC_OscConfig+0x444>
 8003146:	e03d      	b.n	80031c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d107      	bne.n	8003160 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e038      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
 8003154:	40023800 	.word	0x40023800
 8003158:	40007000 	.word	0x40007000
 800315c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003160:	4b1b      	ldr	r3, [pc, #108]	@ (80031d0 <HAL_RCC_OscConfig+0x4ec>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d028      	beq.n	80031c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003178:	429a      	cmp	r2, r3
 800317a:	d121      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003186:	429a      	cmp	r2, r3
 8003188:	d11a      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003190:	4013      	ands	r3, r2
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003196:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003198:	4293      	cmp	r3, r2
 800319a:	d111      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a6:	085b      	lsrs	r3, r3, #1
 80031a8:	3b01      	subs	r3, #1
 80031aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d107      	bne.n	80031c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031bc:	429a      	cmp	r2, r3
 80031be:	d001      	beq.n	80031c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3718      	adds	r7, #24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	40023800 	.word	0x40023800

080031d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e0cc      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031e8:	4b68      	ldr	r3, [pc, #416]	@ (800338c <HAL_RCC_ClockConfig+0x1b8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d90c      	bls.n	8003210 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f6:	4b65      	ldr	r3, [pc, #404]	@ (800338c <HAL_RCC_ClockConfig+0x1b8>)
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031fe:	4b63      	ldr	r3, [pc, #396]	@ (800338c <HAL_RCC_ClockConfig+0x1b8>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	429a      	cmp	r2, r3
 800320a:	d001      	beq.n	8003210 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e0b8      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d020      	beq.n	800325e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003228:	4b59      	ldr	r3, [pc, #356]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	4a58      	ldr	r2, [pc, #352]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003232:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003240:	4b53      	ldr	r3, [pc, #332]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	4a52      	ldr	r2, [pc, #328]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003246:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800324a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800324c:	4b50      	ldr	r3, [pc, #320]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	494d      	ldr	r1, [pc, #308]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 800325a:	4313      	orrs	r3, r2
 800325c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d044      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d107      	bne.n	8003282 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003272:	4b47      	ldr	r3, [pc, #284]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d119      	bne.n	80032b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e07f      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b02      	cmp	r3, #2
 8003288:	d003      	beq.n	8003292 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800328e:	2b03      	cmp	r3, #3
 8003290:	d107      	bne.n	80032a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003292:	4b3f      	ldr	r3, [pc, #252]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d109      	bne.n	80032b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e06f      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e067      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032b2:	4b37      	ldr	r3, [pc, #220]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f023 0203 	bic.w	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	4934      	ldr	r1, [pc, #208]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032c4:	f7ff fa38 	bl	8002738 <HAL_GetTick>
 80032c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ca:	e00a      	b.n	80032e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032cc:	f7ff fa34 	bl	8002738 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032da:	4293      	cmp	r3, r2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e04f      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 020c 	and.w	r2, r3, #12
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d1eb      	bne.n	80032cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032f4:	4b25      	ldr	r3, [pc, #148]	@ (800338c <HAL_RCC_ClockConfig+0x1b8>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d20c      	bcs.n	800331c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003302:	4b22      	ldr	r3, [pc, #136]	@ (800338c <HAL_RCC_ClockConfig+0x1b8>)
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800330a:	4b20      	ldr	r3, [pc, #128]	@ (800338c <HAL_RCC_ClockConfig+0x1b8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	429a      	cmp	r2, r3
 8003316:	d001      	beq.n	800331c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e032      	b.n	8003382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0304 	and.w	r3, r3, #4
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003328:	4b19      	ldr	r3, [pc, #100]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	4916      	ldr	r1, [pc, #88]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003336:	4313      	orrs	r3, r2
 8003338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b00      	cmp	r3, #0
 8003344:	d009      	beq.n	800335a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003346:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	490e      	ldr	r1, [pc, #56]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003356:	4313      	orrs	r3, r2
 8003358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800335a:	f000 f821 	bl	80033a0 <HAL_RCC_GetSysClockFreq>
 800335e:	4602      	mov	r2, r0
 8003360:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <HAL_RCC_ClockConfig+0x1bc>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	490a      	ldr	r1, [pc, #40]	@ (8003394 <HAL_RCC_ClockConfig+0x1c0>)
 800336c:	5ccb      	ldrb	r3, [r1, r3]
 800336e:	fa22 f303 	lsr.w	r3, r2, r3
 8003372:	4a09      	ldr	r2, [pc, #36]	@ (8003398 <HAL_RCC_ClockConfig+0x1c4>)
 8003374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003376:	4b09      	ldr	r3, [pc, #36]	@ (800339c <HAL_RCC_ClockConfig+0x1c8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff f80c 	bl	8002398 <HAL_InitTick>

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40023c00 	.word	0x40023c00
 8003390:	40023800 	.word	0x40023800
 8003394:	08004b04 	.word	0x08004b04
 8003398:	20000008 	.word	0x20000008
 800339c:	2000000c 	.word	0x2000000c

080033a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033a4:	b090      	sub	sp, #64	@ 0x40
 80033a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033b8:	4b59      	ldr	r3, [pc, #356]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x180>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 030c 	and.w	r3, r3, #12
 80033c0:	2b08      	cmp	r3, #8
 80033c2:	d00d      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0x40>
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	f200 80a1 	bhi.w	800350c <HAL_RCC_GetSysClockFreq+0x16c>
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d002      	beq.n	80033d4 <HAL_RCC_GetSysClockFreq+0x34>
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d003      	beq.n	80033da <HAL_RCC_GetSysClockFreq+0x3a>
 80033d2:	e09b      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033d4:	4b53      	ldr	r3, [pc, #332]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x184>)
 80033d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033d8:	e09b      	b.n	8003512 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033da:	4b53      	ldr	r3, [pc, #332]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x188>)
 80033dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033de:	e098      	b.n	8003512 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033e0:	4b4f      	ldr	r3, [pc, #316]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x180>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ea:	4b4d      	ldr	r3, [pc, #308]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x180>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d028      	beq.n	8003448 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x180>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	099b      	lsrs	r3, r3, #6
 80033fc:	2200      	movs	r2, #0
 80033fe:	623b      	str	r3, [r7, #32]
 8003400:	627a      	str	r2, [r7, #36]	@ 0x24
 8003402:	6a3b      	ldr	r3, [r7, #32]
 8003404:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003408:	2100      	movs	r1, #0
 800340a:	4b47      	ldr	r3, [pc, #284]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x188>)
 800340c:	fb03 f201 	mul.w	r2, r3, r1
 8003410:	2300      	movs	r3, #0
 8003412:	fb00 f303 	mul.w	r3, r0, r3
 8003416:	4413      	add	r3, r2
 8003418:	4a43      	ldr	r2, [pc, #268]	@ (8003528 <HAL_RCC_GetSysClockFreq+0x188>)
 800341a:	fba0 1202 	umull	r1, r2, r0, r2
 800341e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003420:	460a      	mov	r2, r1
 8003422:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003424:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003426:	4413      	add	r3, r2
 8003428:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800342a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800342c:	2200      	movs	r2, #0
 800342e:	61bb      	str	r3, [r7, #24]
 8003430:	61fa      	str	r2, [r7, #28]
 8003432:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003436:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800343a:	f7fc ff19 	bl	8000270 <__aeabi_uldivmod>
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4613      	mov	r3, r2
 8003444:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003446:	e053      	b.n	80034f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003448:	4b35      	ldr	r3, [pc, #212]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x180>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	099b      	lsrs	r3, r3, #6
 800344e:	2200      	movs	r2, #0
 8003450:	613b      	str	r3, [r7, #16]
 8003452:	617a      	str	r2, [r7, #20]
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800345a:	f04f 0b00 	mov.w	fp, #0
 800345e:	4652      	mov	r2, sl
 8003460:	465b      	mov	r3, fp
 8003462:	f04f 0000 	mov.w	r0, #0
 8003466:	f04f 0100 	mov.w	r1, #0
 800346a:	0159      	lsls	r1, r3, #5
 800346c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003470:	0150      	lsls	r0, r2, #5
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	ebb2 080a 	subs.w	r8, r2, sl
 800347a:	eb63 090b 	sbc.w	r9, r3, fp
 800347e:	f04f 0200 	mov.w	r2, #0
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800348a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800348e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003492:	ebb2 0408 	subs.w	r4, r2, r8
 8003496:	eb63 0509 	sbc.w	r5, r3, r9
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	00eb      	lsls	r3, r5, #3
 80034a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034a8:	00e2      	lsls	r2, r4, #3
 80034aa:	4614      	mov	r4, r2
 80034ac:	461d      	mov	r5, r3
 80034ae:	eb14 030a 	adds.w	r3, r4, sl
 80034b2:	603b      	str	r3, [r7, #0]
 80034b4:	eb45 030b 	adc.w	r3, r5, fp
 80034b8:	607b      	str	r3, [r7, #4]
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	f04f 0300 	mov.w	r3, #0
 80034c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034c6:	4629      	mov	r1, r5
 80034c8:	028b      	lsls	r3, r1, #10
 80034ca:	4621      	mov	r1, r4
 80034cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034d0:	4621      	mov	r1, r4
 80034d2:	028a      	lsls	r2, r1, #10
 80034d4:	4610      	mov	r0, r2
 80034d6:	4619      	mov	r1, r3
 80034d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034da:	2200      	movs	r2, #0
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	60fa      	str	r2, [r7, #12]
 80034e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034e4:	f7fc fec4 	bl	8000270 <__aeabi_uldivmod>
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4613      	mov	r3, r2
 80034ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x180>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	0c1b      	lsrs	r3, r3, #16
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	3301      	adds	r3, #1
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003500:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003504:	fbb2 f3f3 	udiv	r3, r2, r3
 8003508:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800350a:	e002      	b.n	8003512 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800350c:	4b05      	ldr	r3, [pc, #20]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x184>)
 800350e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003510:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003514:	4618      	mov	r0, r3
 8003516:	3740      	adds	r7, #64	@ 0x40
 8003518:	46bd      	mov	sp, r7
 800351a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800351e:	bf00      	nop
 8003520:	40023800 	.word	0x40023800
 8003524:	00f42400 	.word	0x00f42400
 8003528:	017d7840 	.word	0x017d7840

0800352c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003530:	4b03      	ldr	r3, [pc, #12]	@ (8003540 <HAL_RCC_GetHCLKFreq+0x14>)
 8003532:	681b      	ldr	r3, [r3, #0]
}
 8003534:	4618      	mov	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	20000008 	.word	0x20000008

08003544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003548:	f7ff fff0 	bl	800352c <HAL_RCC_GetHCLKFreq>
 800354c:	4602      	mov	r2, r0
 800354e:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	0b5b      	lsrs	r3, r3, #13
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	4903      	ldr	r1, [pc, #12]	@ (8003568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800355a:	5ccb      	ldrb	r3, [r1, r3]
 800355c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003560:	4618      	mov	r0, r3
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40023800 	.word	0x40023800
 8003568:	08004b14 	.word	0x08004b14

0800356c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	220f      	movs	r2, #15
 800357a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800357c:	4b12      	ldr	r3, [pc, #72]	@ (80035c8 <HAL_RCC_GetClockConfig+0x5c>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 0203 	and.w	r2, r3, #3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003588:	4b0f      	ldr	r3, [pc, #60]	@ (80035c8 <HAL_RCC_GetClockConfig+0x5c>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003594:	4b0c      	ldr	r3, [pc, #48]	@ (80035c8 <HAL_RCC_GetClockConfig+0x5c>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80035a0:	4b09      	ldr	r3, [pc, #36]	@ (80035c8 <HAL_RCC_GetClockConfig+0x5c>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	08db      	lsrs	r3, r3, #3
 80035a6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80035ae:	4b07      	ldr	r3, [pc, #28]	@ (80035cc <HAL_RCC_GetClockConfig+0x60>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0207 	and.w	r2, r3, #7
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	601a      	str	r2, [r3, #0]
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40023800 	.word	0x40023800
 80035cc:	40023c00 	.word	0x40023c00

080035d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e041      	b.n	8003666 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f839 	bl	800366e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2202      	movs	r2, #2
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3304      	adds	r3, #4
 800360c:	4619      	mov	r1, r3
 800360e:	4610      	mov	r0, r2
 8003610:	f000 f9c0 	bl	8003994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
	...

08003684 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b01      	cmp	r3, #1
 8003696:	d001      	beq.n	800369c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e04e      	b.n	800373a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0201 	orr.w	r2, r2, #1
 80036b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a23      	ldr	r2, [pc, #140]	@ (8003748 <HAL_TIM_Base_Start_IT+0xc4>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d022      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036c6:	d01d      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a1f      	ldr	r2, [pc, #124]	@ (800374c <HAL_TIM_Base_Start_IT+0xc8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d018      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003750 <HAL_TIM_Base_Start_IT+0xcc>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d013      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003754 <HAL_TIM_Base_Start_IT+0xd0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00e      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003758 <HAL_TIM_Base_Start_IT+0xd4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d009      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a19      	ldr	r2, [pc, #100]	@ (800375c <HAL_TIM_Base_Start_IT+0xd8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d004      	beq.n	8003704 <HAL_TIM_Base_Start_IT+0x80>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a18      	ldr	r2, [pc, #96]	@ (8003760 <HAL_TIM_Base_Start_IT+0xdc>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d111      	bne.n	8003728 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2b06      	cmp	r3, #6
 8003714:	d010      	beq.n	8003738 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f042 0201 	orr.w	r2, r2, #1
 8003724:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003726:	e007      	b.n	8003738 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40010000 	.word	0x40010000
 800374c:	40000400 	.word	0x40000400
 8003750:	40000800 	.word	0x40000800
 8003754:	40000c00 	.word	0x40000c00
 8003758:	40010400 	.word	0x40010400
 800375c:	40014000 	.word	0x40014000
 8003760:	40001800 	.word	0x40001800

08003764 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d020      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d01b      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f06f 0202 	mvn.w	r2, #2
 8003798:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 f8d2 	bl	8003958 <HAL_TIM_IC_CaptureCallback>
 80037b4:	e005      	b.n	80037c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f8c4 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f8d5 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d020      	beq.n	8003814 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d01b      	beq.n	8003814 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f06f 0204 	mvn.w	r2, #4
 80037e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2202      	movs	r2, #2
 80037ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f8ac 	bl	8003958 <HAL_TIM_IC_CaptureCallback>
 8003800:	e005      	b.n	800380e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 f89e 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 f8af 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b00      	cmp	r3, #0
 800381c:	d020      	beq.n	8003860 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01b      	beq.n	8003860 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0208 	mvn.w	r2, #8
 8003830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2204      	movs	r2, #4
 8003836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f886 	bl	8003958 <HAL_TIM_IC_CaptureCallback>
 800384c:	e005      	b.n	800385a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f878 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f889 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f003 0310 	and.w	r3, r3, #16
 8003866:	2b00      	cmp	r3, #0
 8003868:	d020      	beq.n	80038ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01b      	beq.n	80038ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f06f 0210 	mvn.w	r2, #16
 800387c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2208      	movs	r2, #8
 8003882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f860 	bl	8003958 <HAL_TIM_IC_CaptureCallback>
 8003898:	e005      	b.n	80038a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f852 	bl	8003944 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f863 	bl	800396c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00c      	beq.n	80038d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0201 	mvn.w	r2, #1
 80038c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fe fd24 	bl	8002318 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00c      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d007      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80038ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f906 	bl	8003b00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00c      	beq.n	8003918 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003904:	2b00      	cmp	r3, #0
 8003906:	d007      	beq.n	8003918 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f834 	bl	8003980 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	f003 0320 	and.w	r3, r3, #32
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00c      	beq.n	800393c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f06f 0220 	mvn.w	r2, #32
 8003934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f8d8 	bl	8003aec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800393c:	bf00      	nop
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a46      	ldr	r2, [pc, #280]	@ (8003ac0 <TIM_Base_SetConfig+0x12c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d013      	beq.n	80039d4 <TIM_Base_SetConfig+0x40>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039b2:	d00f      	beq.n	80039d4 <TIM_Base_SetConfig+0x40>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a43      	ldr	r2, [pc, #268]	@ (8003ac4 <TIM_Base_SetConfig+0x130>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d00b      	beq.n	80039d4 <TIM_Base_SetConfig+0x40>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a42      	ldr	r2, [pc, #264]	@ (8003ac8 <TIM_Base_SetConfig+0x134>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d007      	beq.n	80039d4 <TIM_Base_SetConfig+0x40>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a41      	ldr	r2, [pc, #260]	@ (8003acc <TIM_Base_SetConfig+0x138>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d003      	beq.n	80039d4 <TIM_Base_SetConfig+0x40>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a40      	ldr	r2, [pc, #256]	@ (8003ad0 <TIM_Base_SetConfig+0x13c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d108      	bne.n	80039e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a35      	ldr	r2, [pc, #212]	@ (8003ac0 <TIM_Base_SetConfig+0x12c>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d02b      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f4:	d027      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a32      	ldr	r2, [pc, #200]	@ (8003ac4 <TIM_Base_SetConfig+0x130>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d023      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a31      	ldr	r2, [pc, #196]	@ (8003ac8 <TIM_Base_SetConfig+0x134>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d01f      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a30      	ldr	r2, [pc, #192]	@ (8003acc <TIM_Base_SetConfig+0x138>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d01b      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a2f      	ldr	r2, [pc, #188]	@ (8003ad0 <TIM_Base_SetConfig+0x13c>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d017      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a2e      	ldr	r2, [pc, #184]	@ (8003ad4 <TIM_Base_SetConfig+0x140>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d013      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad8 <TIM_Base_SetConfig+0x144>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00f      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a2c      	ldr	r2, [pc, #176]	@ (8003adc <TIM_Base_SetConfig+0x148>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d00b      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a2b      	ldr	r2, [pc, #172]	@ (8003ae0 <TIM_Base_SetConfig+0x14c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d007      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a2a      	ldr	r2, [pc, #168]	@ (8003ae4 <TIM_Base_SetConfig+0x150>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d003      	beq.n	8003a46 <TIM_Base_SetConfig+0xb2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a29      	ldr	r2, [pc, #164]	@ (8003ae8 <TIM_Base_SetConfig+0x154>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d108      	bne.n	8003a58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a10      	ldr	r2, [pc, #64]	@ (8003ac0 <TIM_Base_SetConfig+0x12c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d003      	beq.n	8003a8c <TIM_Base_SetConfig+0xf8>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a12      	ldr	r2, [pc, #72]	@ (8003ad0 <TIM_Base_SetConfig+0x13c>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d103      	bne.n	8003a94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	691a      	ldr	r2, [r3, #16]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d105      	bne.n	8003ab2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f023 0201 	bic.w	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	611a      	str	r2, [r3, #16]
  }
}
 8003ab2:	bf00      	nop
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40010000 	.word	0x40010000
 8003ac4:	40000400 	.word	0x40000400
 8003ac8:	40000800 	.word	0x40000800
 8003acc:	40000c00 	.word	0x40000c00
 8003ad0:	40010400 	.word	0x40010400
 8003ad4:	40014000 	.word	0x40014000
 8003ad8:	40014400 	.word	0x40014400
 8003adc:	40014800 	.word	0x40014800
 8003ae0:	40001800 	.word	0x40001800
 8003ae4:	40001c00 	.word	0x40001c00
 8003ae8:	40002000 	.word	0x40002000

08003aec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <rand>:
 8003b14:	4b16      	ldr	r3, [pc, #88]	@ (8003b70 <rand+0x5c>)
 8003b16:	b510      	push	{r4, lr}
 8003b18:	681c      	ldr	r4, [r3, #0]
 8003b1a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003b1c:	b9b3      	cbnz	r3, 8003b4c <rand+0x38>
 8003b1e:	2018      	movs	r0, #24
 8003b20:	f000 fa20 	bl	8003f64 <malloc>
 8003b24:	4602      	mov	r2, r0
 8003b26:	6320      	str	r0, [r4, #48]	@ 0x30
 8003b28:	b920      	cbnz	r0, 8003b34 <rand+0x20>
 8003b2a:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <rand+0x60>)
 8003b2c:	4812      	ldr	r0, [pc, #72]	@ (8003b78 <rand+0x64>)
 8003b2e:	2152      	movs	r1, #82	@ 0x52
 8003b30:	f000 f9b0 	bl	8003e94 <__assert_func>
 8003b34:	4911      	ldr	r1, [pc, #68]	@ (8003b7c <rand+0x68>)
 8003b36:	4b12      	ldr	r3, [pc, #72]	@ (8003b80 <rand+0x6c>)
 8003b38:	e9c0 1300 	strd	r1, r3, [r0]
 8003b3c:	4b11      	ldr	r3, [pc, #68]	@ (8003b84 <rand+0x70>)
 8003b3e:	6083      	str	r3, [r0, #8]
 8003b40:	230b      	movs	r3, #11
 8003b42:	8183      	strh	r3, [r0, #12]
 8003b44:	2100      	movs	r1, #0
 8003b46:	2001      	movs	r0, #1
 8003b48:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003b4c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003b4e:	480e      	ldr	r0, [pc, #56]	@ (8003b88 <rand+0x74>)
 8003b50:	690b      	ldr	r3, [r1, #16]
 8003b52:	694c      	ldr	r4, [r1, #20]
 8003b54:	4a0d      	ldr	r2, [pc, #52]	@ (8003b8c <rand+0x78>)
 8003b56:	4358      	muls	r0, r3
 8003b58:	fb02 0004 	mla	r0, r2, r4, r0
 8003b5c:	fba3 3202 	umull	r3, r2, r3, r2
 8003b60:	3301      	adds	r3, #1
 8003b62:	eb40 0002 	adc.w	r0, r0, r2
 8003b66:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003b6a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003b6e:	bd10      	pop	{r4, pc}
 8003b70:	20000020 	.word	0x20000020
 8003b74:	08004b1c 	.word	0x08004b1c
 8003b78:	08004b33 	.word	0x08004b33
 8003b7c:	abcd330e 	.word	0xabcd330e
 8003b80:	e66d1234 	.word	0xe66d1234
 8003b84:	0005deec 	.word	0x0005deec
 8003b88:	5851f42d 	.word	0x5851f42d
 8003b8c:	4c957f2d 	.word	0x4c957f2d

08003b90 <std>:
 8003b90:	2300      	movs	r3, #0
 8003b92:	b510      	push	{r4, lr}
 8003b94:	4604      	mov	r4, r0
 8003b96:	e9c0 3300 	strd	r3, r3, [r0]
 8003b9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b9e:	6083      	str	r3, [r0, #8]
 8003ba0:	8181      	strh	r1, [r0, #12]
 8003ba2:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ba4:	81c2      	strh	r2, [r0, #14]
 8003ba6:	6183      	str	r3, [r0, #24]
 8003ba8:	4619      	mov	r1, r3
 8003baa:	2208      	movs	r2, #8
 8003bac:	305c      	adds	r0, #92	@ 0x5c
 8003bae:	f000 f8f4 	bl	8003d9a <memset>
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003be8 <std+0x58>)
 8003bb4:	6263      	str	r3, [r4, #36]	@ 0x24
 8003bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bec <std+0x5c>)
 8003bb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003bba:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf0 <std+0x60>)
 8003bbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf4 <std+0x64>)
 8003bc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8003bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf8 <std+0x68>)
 8003bc4:	6224      	str	r4, [r4, #32]
 8003bc6:	429c      	cmp	r4, r3
 8003bc8:	d006      	beq.n	8003bd8 <std+0x48>
 8003bca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003bce:	4294      	cmp	r4, r2
 8003bd0:	d002      	beq.n	8003bd8 <std+0x48>
 8003bd2:	33d0      	adds	r3, #208	@ 0xd0
 8003bd4:	429c      	cmp	r4, r3
 8003bd6:	d105      	bne.n	8003be4 <std+0x54>
 8003bd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003be0:	f000 b954 	b.w	8003e8c <__retarget_lock_init_recursive>
 8003be4:	bd10      	pop	{r4, pc}
 8003be6:	bf00      	nop
 8003be8:	08003d15 	.word	0x08003d15
 8003bec:	08003d37 	.word	0x08003d37
 8003bf0:	08003d6f 	.word	0x08003d6f
 8003bf4:	08003d93 	.word	0x08003d93
 8003bf8:	20012dfc 	.word	0x20012dfc

08003bfc <stdio_exit_handler>:
 8003bfc:	4a02      	ldr	r2, [pc, #8]	@ (8003c08 <stdio_exit_handler+0xc>)
 8003bfe:	4903      	ldr	r1, [pc, #12]	@ (8003c0c <stdio_exit_handler+0x10>)
 8003c00:	4803      	ldr	r0, [pc, #12]	@ (8003c10 <stdio_exit_handler+0x14>)
 8003c02:	f000 b869 	b.w	8003cd8 <_fwalk_sglue>
 8003c06:	bf00      	nop
 8003c08:	20000014 	.word	0x20000014
 8003c0c:	080041d9 	.word	0x080041d9
 8003c10:	20000024 	.word	0x20000024

08003c14 <cleanup_stdio>:
 8003c14:	6841      	ldr	r1, [r0, #4]
 8003c16:	4b0c      	ldr	r3, [pc, #48]	@ (8003c48 <cleanup_stdio+0x34>)
 8003c18:	4299      	cmp	r1, r3
 8003c1a:	b510      	push	{r4, lr}
 8003c1c:	4604      	mov	r4, r0
 8003c1e:	d001      	beq.n	8003c24 <cleanup_stdio+0x10>
 8003c20:	f000 fada 	bl	80041d8 <_fflush_r>
 8003c24:	68a1      	ldr	r1, [r4, #8]
 8003c26:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <cleanup_stdio+0x38>)
 8003c28:	4299      	cmp	r1, r3
 8003c2a:	d002      	beq.n	8003c32 <cleanup_stdio+0x1e>
 8003c2c:	4620      	mov	r0, r4
 8003c2e:	f000 fad3 	bl	80041d8 <_fflush_r>
 8003c32:	68e1      	ldr	r1, [r4, #12]
 8003c34:	4b06      	ldr	r3, [pc, #24]	@ (8003c50 <cleanup_stdio+0x3c>)
 8003c36:	4299      	cmp	r1, r3
 8003c38:	d004      	beq.n	8003c44 <cleanup_stdio+0x30>
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c40:	f000 baca 	b.w	80041d8 <_fflush_r>
 8003c44:	bd10      	pop	{r4, pc}
 8003c46:	bf00      	nop
 8003c48:	20012dfc 	.word	0x20012dfc
 8003c4c:	20012e64 	.word	0x20012e64
 8003c50:	20012ecc 	.word	0x20012ecc

08003c54 <global_stdio_init.part.0>:
 8003c54:	b510      	push	{r4, lr}
 8003c56:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <global_stdio_init.part.0+0x30>)
 8003c58:	4c0b      	ldr	r4, [pc, #44]	@ (8003c88 <global_stdio_init.part.0+0x34>)
 8003c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003c8c <global_stdio_init.part.0+0x38>)
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	4620      	mov	r0, r4
 8003c60:	2200      	movs	r2, #0
 8003c62:	2104      	movs	r1, #4
 8003c64:	f7ff ff94 	bl	8003b90 <std>
 8003c68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	2109      	movs	r1, #9
 8003c70:	f7ff ff8e 	bl	8003b90 <std>
 8003c74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003c78:	2202      	movs	r2, #2
 8003c7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c7e:	2112      	movs	r1, #18
 8003c80:	f7ff bf86 	b.w	8003b90 <std>
 8003c84:	20012f34 	.word	0x20012f34
 8003c88:	20012dfc 	.word	0x20012dfc
 8003c8c:	08003bfd 	.word	0x08003bfd

08003c90 <__sfp_lock_acquire>:
 8003c90:	4801      	ldr	r0, [pc, #4]	@ (8003c98 <__sfp_lock_acquire+0x8>)
 8003c92:	f000 b8fc 	b.w	8003e8e <__retarget_lock_acquire_recursive>
 8003c96:	bf00      	nop
 8003c98:	20012f3d 	.word	0x20012f3d

08003c9c <__sfp_lock_release>:
 8003c9c:	4801      	ldr	r0, [pc, #4]	@ (8003ca4 <__sfp_lock_release+0x8>)
 8003c9e:	f000 b8f7 	b.w	8003e90 <__retarget_lock_release_recursive>
 8003ca2:	bf00      	nop
 8003ca4:	20012f3d 	.word	0x20012f3d

08003ca8 <__sinit>:
 8003ca8:	b510      	push	{r4, lr}
 8003caa:	4604      	mov	r4, r0
 8003cac:	f7ff fff0 	bl	8003c90 <__sfp_lock_acquire>
 8003cb0:	6a23      	ldr	r3, [r4, #32]
 8003cb2:	b11b      	cbz	r3, 8003cbc <__sinit+0x14>
 8003cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cb8:	f7ff bff0 	b.w	8003c9c <__sfp_lock_release>
 8003cbc:	4b04      	ldr	r3, [pc, #16]	@ (8003cd0 <__sinit+0x28>)
 8003cbe:	6223      	str	r3, [r4, #32]
 8003cc0:	4b04      	ldr	r3, [pc, #16]	@ (8003cd4 <__sinit+0x2c>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1f5      	bne.n	8003cb4 <__sinit+0xc>
 8003cc8:	f7ff ffc4 	bl	8003c54 <global_stdio_init.part.0>
 8003ccc:	e7f2      	b.n	8003cb4 <__sinit+0xc>
 8003cce:	bf00      	nop
 8003cd0:	08003c15 	.word	0x08003c15
 8003cd4:	20012f34 	.word	0x20012f34

08003cd8 <_fwalk_sglue>:
 8003cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cdc:	4607      	mov	r7, r0
 8003cde:	4688      	mov	r8, r1
 8003ce0:	4614      	mov	r4, r2
 8003ce2:	2600      	movs	r6, #0
 8003ce4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ce8:	f1b9 0901 	subs.w	r9, r9, #1
 8003cec:	d505      	bpl.n	8003cfa <_fwalk_sglue+0x22>
 8003cee:	6824      	ldr	r4, [r4, #0]
 8003cf0:	2c00      	cmp	r4, #0
 8003cf2:	d1f7      	bne.n	8003ce4 <_fwalk_sglue+0xc>
 8003cf4:	4630      	mov	r0, r6
 8003cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cfa:	89ab      	ldrh	r3, [r5, #12]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d907      	bls.n	8003d10 <_fwalk_sglue+0x38>
 8003d00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d04:	3301      	adds	r3, #1
 8003d06:	d003      	beq.n	8003d10 <_fwalk_sglue+0x38>
 8003d08:	4629      	mov	r1, r5
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	47c0      	blx	r8
 8003d0e:	4306      	orrs	r6, r0
 8003d10:	3568      	adds	r5, #104	@ 0x68
 8003d12:	e7e9      	b.n	8003ce8 <_fwalk_sglue+0x10>

08003d14 <__sread>:
 8003d14:	b510      	push	{r4, lr}
 8003d16:	460c      	mov	r4, r1
 8003d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d1c:	f000 f868 	bl	8003df0 <_read_r>
 8003d20:	2800      	cmp	r0, #0
 8003d22:	bfab      	itete	ge
 8003d24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003d26:	89a3      	ldrhlt	r3, [r4, #12]
 8003d28:	181b      	addge	r3, r3, r0
 8003d2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003d2e:	bfac      	ite	ge
 8003d30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003d32:	81a3      	strhlt	r3, [r4, #12]
 8003d34:	bd10      	pop	{r4, pc}

08003d36 <__swrite>:
 8003d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d3a:	461f      	mov	r7, r3
 8003d3c:	898b      	ldrh	r3, [r1, #12]
 8003d3e:	05db      	lsls	r3, r3, #23
 8003d40:	4605      	mov	r5, r0
 8003d42:	460c      	mov	r4, r1
 8003d44:	4616      	mov	r6, r2
 8003d46:	d505      	bpl.n	8003d54 <__swrite+0x1e>
 8003d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f000 f83c 	bl	8003dcc <_lseek_r>
 8003d54:	89a3      	ldrh	r3, [r4, #12]
 8003d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d5e:	81a3      	strh	r3, [r4, #12]
 8003d60:	4632      	mov	r2, r6
 8003d62:	463b      	mov	r3, r7
 8003d64:	4628      	mov	r0, r5
 8003d66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d6a:	f000 b853 	b.w	8003e14 <_write_r>

08003d6e <__sseek>:
 8003d6e:	b510      	push	{r4, lr}
 8003d70:	460c      	mov	r4, r1
 8003d72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d76:	f000 f829 	bl	8003dcc <_lseek_r>
 8003d7a:	1c43      	adds	r3, r0, #1
 8003d7c:	89a3      	ldrh	r3, [r4, #12]
 8003d7e:	bf15      	itete	ne
 8003d80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d8a:	81a3      	strheq	r3, [r4, #12]
 8003d8c:	bf18      	it	ne
 8003d8e:	81a3      	strhne	r3, [r4, #12]
 8003d90:	bd10      	pop	{r4, pc}

08003d92 <__sclose>:
 8003d92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d96:	f000 b809 	b.w	8003dac <_close_r>

08003d9a <memset>:
 8003d9a:	4402      	add	r2, r0
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d100      	bne.n	8003da4 <memset+0xa>
 8003da2:	4770      	bx	lr
 8003da4:	f803 1b01 	strb.w	r1, [r3], #1
 8003da8:	e7f9      	b.n	8003d9e <memset+0x4>
	...

08003dac <_close_r>:
 8003dac:	b538      	push	{r3, r4, r5, lr}
 8003dae:	4d06      	ldr	r5, [pc, #24]	@ (8003dc8 <_close_r+0x1c>)
 8003db0:	2300      	movs	r3, #0
 8003db2:	4604      	mov	r4, r0
 8003db4:	4608      	mov	r0, r1
 8003db6:	602b      	str	r3, [r5, #0]
 8003db8:	f7fe fbe2 	bl	8002580 <_close>
 8003dbc:	1c43      	adds	r3, r0, #1
 8003dbe:	d102      	bne.n	8003dc6 <_close_r+0x1a>
 8003dc0:	682b      	ldr	r3, [r5, #0]
 8003dc2:	b103      	cbz	r3, 8003dc6 <_close_r+0x1a>
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
 8003dc8:	20012f38 	.word	0x20012f38

08003dcc <_lseek_r>:
 8003dcc:	b538      	push	{r3, r4, r5, lr}
 8003dce:	4d07      	ldr	r5, [pc, #28]	@ (8003dec <_lseek_r+0x20>)
 8003dd0:	4604      	mov	r4, r0
 8003dd2:	4608      	mov	r0, r1
 8003dd4:	4611      	mov	r1, r2
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	602a      	str	r2, [r5, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f7fe fbf7 	bl	80025ce <_lseek>
 8003de0:	1c43      	adds	r3, r0, #1
 8003de2:	d102      	bne.n	8003dea <_lseek_r+0x1e>
 8003de4:	682b      	ldr	r3, [r5, #0]
 8003de6:	b103      	cbz	r3, 8003dea <_lseek_r+0x1e>
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	bd38      	pop	{r3, r4, r5, pc}
 8003dec:	20012f38 	.word	0x20012f38

08003df0 <_read_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	4d07      	ldr	r5, [pc, #28]	@ (8003e10 <_read_r+0x20>)
 8003df4:	4604      	mov	r4, r0
 8003df6:	4608      	mov	r0, r1
 8003df8:	4611      	mov	r1, r2
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	602a      	str	r2, [r5, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f7fe fb85 	bl	800250e <_read>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_read_r+0x1e>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_read_r+0x1e>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	20012f38 	.word	0x20012f38

08003e14 <_write_r>:
 8003e14:	b538      	push	{r3, r4, r5, lr}
 8003e16:	4d07      	ldr	r5, [pc, #28]	@ (8003e34 <_write_r+0x20>)
 8003e18:	4604      	mov	r4, r0
 8003e1a:	4608      	mov	r0, r1
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	2200      	movs	r2, #0
 8003e20:	602a      	str	r2, [r5, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	f7fe fb90 	bl	8002548 <_write>
 8003e28:	1c43      	adds	r3, r0, #1
 8003e2a:	d102      	bne.n	8003e32 <_write_r+0x1e>
 8003e2c:	682b      	ldr	r3, [r5, #0]
 8003e2e:	b103      	cbz	r3, 8003e32 <_write_r+0x1e>
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	bd38      	pop	{r3, r4, r5, pc}
 8003e34:	20012f38 	.word	0x20012f38

08003e38 <__errno>:
 8003e38:	4b01      	ldr	r3, [pc, #4]	@ (8003e40 <__errno+0x8>)
 8003e3a:	6818      	ldr	r0, [r3, #0]
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000020 	.word	0x20000020

08003e44 <__libc_init_array>:
 8003e44:	b570      	push	{r4, r5, r6, lr}
 8003e46:	4d0d      	ldr	r5, [pc, #52]	@ (8003e7c <__libc_init_array+0x38>)
 8003e48:	4c0d      	ldr	r4, [pc, #52]	@ (8003e80 <__libc_init_array+0x3c>)
 8003e4a:	1b64      	subs	r4, r4, r5
 8003e4c:	10a4      	asrs	r4, r4, #2
 8003e4e:	2600      	movs	r6, #0
 8003e50:	42a6      	cmp	r6, r4
 8003e52:	d109      	bne.n	8003e68 <__libc_init_array+0x24>
 8003e54:	4d0b      	ldr	r5, [pc, #44]	@ (8003e84 <__libc_init_array+0x40>)
 8003e56:	4c0c      	ldr	r4, [pc, #48]	@ (8003e88 <__libc_init_array+0x44>)
 8003e58:	f000 fe3a 	bl	8004ad0 <_init>
 8003e5c:	1b64      	subs	r4, r4, r5
 8003e5e:	10a4      	asrs	r4, r4, #2
 8003e60:	2600      	movs	r6, #0
 8003e62:	42a6      	cmp	r6, r4
 8003e64:	d105      	bne.n	8003e72 <__libc_init_array+0x2e>
 8003e66:	bd70      	pop	{r4, r5, r6, pc}
 8003e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6c:	4798      	blx	r3
 8003e6e:	3601      	adds	r6, #1
 8003e70:	e7ee      	b.n	8003e50 <__libc_init_array+0xc>
 8003e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e76:	4798      	blx	r3
 8003e78:	3601      	adds	r6, #1
 8003e7a:	e7f2      	b.n	8003e62 <__libc_init_array+0x1e>
 8003e7c:	08004c04 	.word	0x08004c04
 8003e80:	08004c04 	.word	0x08004c04
 8003e84:	08004c04 	.word	0x08004c04
 8003e88:	08004c08 	.word	0x08004c08

08003e8c <__retarget_lock_init_recursive>:
 8003e8c:	4770      	bx	lr

08003e8e <__retarget_lock_acquire_recursive>:
 8003e8e:	4770      	bx	lr

08003e90 <__retarget_lock_release_recursive>:
 8003e90:	4770      	bx	lr
	...

08003e94 <__assert_func>:
 8003e94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003e96:	4614      	mov	r4, r2
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4b09      	ldr	r3, [pc, #36]	@ (8003ec0 <__assert_func+0x2c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4605      	mov	r5, r0
 8003ea0:	68d8      	ldr	r0, [r3, #12]
 8003ea2:	b954      	cbnz	r4, 8003eba <__assert_func+0x26>
 8003ea4:	4b07      	ldr	r3, [pc, #28]	@ (8003ec4 <__assert_func+0x30>)
 8003ea6:	461c      	mov	r4, r3
 8003ea8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003eac:	9100      	str	r1, [sp, #0]
 8003eae:	462b      	mov	r3, r5
 8003eb0:	4905      	ldr	r1, [pc, #20]	@ (8003ec8 <__assert_func+0x34>)
 8003eb2:	f000 f9b9 	bl	8004228 <fiprintf>
 8003eb6:	f000 f9d9 	bl	800426c <abort>
 8003eba:	4b04      	ldr	r3, [pc, #16]	@ (8003ecc <__assert_func+0x38>)
 8003ebc:	e7f4      	b.n	8003ea8 <__assert_func+0x14>
 8003ebe:	bf00      	nop
 8003ec0:	20000020 	.word	0x20000020
 8003ec4:	08004bc6 	.word	0x08004bc6
 8003ec8:	08004b98 	.word	0x08004b98
 8003ecc:	08004b8b 	.word	0x08004b8b

08003ed0 <_free_r>:
 8003ed0:	b538      	push	{r3, r4, r5, lr}
 8003ed2:	4605      	mov	r5, r0
 8003ed4:	2900      	cmp	r1, #0
 8003ed6:	d041      	beq.n	8003f5c <_free_r+0x8c>
 8003ed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003edc:	1f0c      	subs	r4, r1, #4
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	bfb8      	it	lt
 8003ee2:	18e4      	addlt	r4, r4, r3
 8003ee4:	f000 f8e8 	bl	80040b8 <__malloc_lock>
 8003ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f60 <_free_r+0x90>)
 8003eea:	6813      	ldr	r3, [r2, #0]
 8003eec:	b933      	cbnz	r3, 8003efc <_free_r+0x2c>
 8003eee:	6063      	str	r3, [r4, #4]
 8003ef0:	6014      	str	r4, [r2, #0]
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ef8:	f000 b8e4 	b.w	80040c4 <__malloc_unlock>
 8003efc:	42a3      	cmp	r3, r4
 8003efe:	d908      	bls.n	8003f12 <_free_r+0x42>
 8003f00:	6820      	ldr	r0, [r4, #0]
 8003f02:	1821      	adds	r1, r4, r0
 8003f04:	428b      	cmp	r3, r1
 8003f06:	bf01      	itttt	eq
 8003f08:	6819      	ldreq	r1, [r3, #0]
 8003f0a:	685b      	ldreq	r3, [r3, #4]
 8003f0c:	1809      	addeq	r1, r1, r0
 8003f0e:	6021      	streq	r1, [r4, #0]
 8003f10:	e7ed      	b.n	8003eee <_free_r+0x1e>
 8003f12:	461a      	mov	r2, r3
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	b10b      	cbz	r3, 8003f1c <_free_r+0x4c>
 8003f18:	42a3      	cmp	r3, r4
 8003f1a:	d9fa      	bls.n	8003f12 <_free_r+0x42>
 8003f1c:	6811      	ldr	r1, [r2, #0]
 8003f1e:	1850      	adds	r0, r2, r1
 8003f20:	42a0      	cmp	r0, r4
 8003f22:	d10b      	bne.n	8003f3c <_free_r+0x6c>
 8003f24:	6820      	ldr	r0, [r4, #0]
 8003f26:	4401      	add	r1, r0
 8003f28:	1850      	adds	r0, r2, r1
 8003f2a:	4283      	cmp	r3, r0
 8003f2c:	6011      	str	r1, [r2, #0]
 8003f2e:	d1e0      	bne.n	8003ef2 <_free_r+0x22>
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	6053      	str	r3, [r2, #4]
 8003f36:	4408      	add	r0, r1
 8003f38:	6010      	str	r0, [r2, #0]
 8003f3a:	e7da      	b.n	8003ef2 <_free_r+0x22>
 8003f3c:	d902      	bls.n	8003f44 <_free_r+0x74>
 8003f3e:	230c      	movs	r3, #12
 8003f40:	602b      	str	r3, [r5, #0]
 8003f42:	e7d6      	b.n	8003ef2 <_free_r+0x22>
 8003f44:	6820      	ldr	r0, [r4, #0]
 8003f46:	1821      	adds	r1, r4, r0
 8003f48:	428b      	cmp	r3, r1
 8003f4a:	bf04      	itt	eq
 8003f4c:	6819      	ldreq	r1, [r3, #0]
 8003f4e:	685b      	ldreq	r3, [r3, #4]
 8003f50:	6063      	str	r3, [r4, #4]
 8003f52:	bf04      	itt	eq
 8003f54:	1809      	addeq	r1, r1, r0
 8003f56:	6021      	streq	r1, [r4, #0]
 8003f58:	6054      	str	r4, [r2, #4]
 8003f5a:	e7ca      	b.n	8003ef2 <_free_r+0x22>
 8003f5c:	bd38      	pop	{r3, r4, r5, pc}
 8003f5e:	bf00      	nop
 8003f60:	20012f44 	.word	0x20012f44

08003f64 <malloc>:
 8003f64:	4b02      	ldr	r3, [pc, #8]	@ (8003f70 <malloc+0xc>)
 8003f66:	4601      	mov	r1, r0
 8003f68:	6818      	ldr	r0, [r3, #0]
 8003f6a:	f000 b825 	b.w	8003fb8 <_malloc_r>
 8003f6e:	bf00      	nop
 8003f70:	20000020 	.word	0x20000020

08003f74 <sbrk_aligned>:
 8003f74:	b570      	push	{r4, r5, r6, lr}
 8003f76:	4e0f      	ldr	r6, [pc, #60]	@ (8003fb4 <sbrk_aligned+0x40>)
 8003f78:	460c      	mov	r4, r1
 8003f7a:	6831      	ldr	r1, [r6, #0]
 8003f7c:	4605      	mov	r5, r0
 8003f7e:	b911      	cbnz	r1, 8003f86 <sbrk_aligned+0x12>
 8003f80:	f000 f964 	bl	800424c <_sbrk_r>
 8003f84:	6030      	str	r0, [r6, #0]
 8003f86:	4621      	mov	r1, r4
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f000 f95f 	bl	800424c <_sbrk_r>
 8003f8e:	1c43      	adds	r3, r0, #1
 8003f90:	d103      	bne.n	8003f9a <sbrk_aligned+0x26>
 8003f92:	f04f 34ff 	mov.w	r4, #4294967295
 8003f96:	4620      	mov	r0, r4
 8003f98:	bd70      	pop	{r4, r5, r6, pc}
 8003f9a:	1cc4      	adds	r4, r0, #3
 8003f9c:	f024 0403 	bic.w	r4, r4, #3
 8003fa0:	42a0      	cmp	r0, r4
 8003fa2:	d0f8      	beq.n	8003f96 <sbrk_aligned+0x22>
 8003fa4:	1a21      	subs	r1, r4, r0
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	f000 f950 	bl	800424c <_sbrk_r>
 8003fac:	3001      	adds	r0, #1
 8003fae:	d1f2      	bne.n	8003f96 <sbrk_aligned+0x22>
 8003fb0:	e7ef      	b.n	8003f92 <sbrk_aligned+0x1e>
 8003fb2:	bf00      	nop
 8003fb4:	20012f40 	.word	0x20012f40

08003fb8 <_malloc_r>:
 8003fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fbc:	1ccd      	adds	r5, r1, #3
 8003fbe:	f025 0503 	bic.w	r5, r5, #3
 8003fc2:	3508      	adds	r5, #8
 8003fc4:	2d0c      	cmp	r5, #12
 8003fc6:	bf38      	it	cc
 8003fc8:	250c      	movcc	r5, #12
 8003fca:	2d00      	cmp	r5, #0
 8003fcc:	4606      	mov	r6, r0
 8003fce:	db01      	blt.n	8003fd4 <_malloc_r+0x1c>
 8003fd0:	42a9      	cmp	r1, r5
 8003fd2:	d904      	bls.n	8003fde <_malloc_r+0x26>
 8003fd4:	230c      	movs	r3, #12
 8003fd6:	6033      	str	r3, [r6, #0]
 8003fd8:	2000      	movs	r0, #0
 8003fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80040b4 <_malloc_r+0xfc>
 8003fe2:	f000 f869 	bl	80040b8 <__malloc_lock>
 8003fe6:	f8d8 3000 	ldr.w	r3, [r8]
 8003fea:	461c      	mov	r4, r3
 8003fec:	bb44      	cbnz	r4, 8004040 <_malloc_r+0x88>
 8003fee:	4629      	mov	r1, r5
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	f7ff ffbf 	bl	8003f74 <sbrk_aligned>
 8003ff6:	1c43      	adds	r3, r0, #1
 8003ff8:	4604      	mov	r4, r0
 8003ffa:	d158      	bne.n	80040ae <_malloc_r+0xf6>
 8003ffc:	f8d8 4000 	ldr.w	r4, [r8]
 8004000:	4627      	mov	r7, r4
 8004002:	2f00      	cmp	r7, #0
 8004004:	d143      	bne.n	800408e <_malloc_r+0xd6>
 8004006:	2c00      	cmp	r4, #0
 8004008:	d04b      	beq.n	80040a2 <_malloc_r+0xea>
 800400a:	6823      	ldr	r3, [r4, #0]
 800400c:	4639      	mov	r1, r7
 800400e:	4630      	mov	r0, r6
 8004010:	eb04 0903 	add.w	r9, r4, r3
 8004014:	f000 f91a 	bl	800424c <_sbrk_r>
 8004018:	4581      	cmp	r9, r0
 800401a:	d142      	bne.n	80040a2 <_malloc_r+0xea>
 800401c:	6821      	ldr	r1, [r4, #0]
 800401e:	1a6d      	subs	r5, r5, r1
 8004020:	4629      	mov	r1, r5
 8004022:	4630      	mov	r0, r6
 8004024:	f7ff ffa6 	bl	8003f74 <sbrk_aligned>
 8004028:	3001      	adds	r0, #1
 800402a:	d03a      	beq.n	80040a2 <_malloc_r+0xea>
 800402c:	6823      	ldr	r3, [r4, #0]
 800402e:	442b      	add	r3, r5
 8004030:	6023      	str	r3, [r4, #0]
 8004032:	f8d8 3000 	ldr.w	r3, [r8]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	bb62      	cbnz	r2, 8004094 <_malloc_r+0xdc>
 800403a:	f8c8 7000 	str.w	r7, [r8]
 800403e:	e00f      	b.n	8004060 <_malloc_r+0xa8>
 8004040:	6822      	ldr	r2, [r4, #0]
 8004042:	1b52      	subs	r2, r2, r5
 8004044:	d420      	bmi.n	8004088 <_malloc_r+0xd0>
 8004046:	2a0b      	cmp	r2, #11
 8004048:	d917      	bls.n	800407a <_malloc_r+0xc2>
 800404a:	1961      	adds	r1, r4, r5
 800404c:	42a3      	cmp	r3, r4
 800404e:	6025      	str	r5, [r4, #0]
 8004050:	bf18      	it	ne
 8004052:	6059      	strne	r1, [r3, #4]
 8004054:	6863      	ldr	r3, [r4, #4]
 8004056:	bf08      	it	eq
 8004058:	f8c8 1000 	streq.w	r1, [r8]
 800405c:	5162      	str	r2, [r4, r5]
 800405e:	604b      	str	r3, [r1, #4]
 8004060:	4630      	mov	r0, r6
 8004062:	f000 f82f 	bl	80040c4 <__malloc_unlock>
 8004066:	f104 000b 	add.w	r0, r4, #11
 800406a:	1d23      	adds	r3, r4, #4
 800406c:	f020 0007 	bic.w	r0, r0, #7
 8004070:	1ac2      	subs	r2, r0, r3
 8004072:	bf1c      	itt	ne
 8004074:	1a1b      	subne	r3, r3, r0
 8004076:	50a3      	strne	r3, [r4, r2]
 8004078:	e7af      	b.n	8003fda <_malloc_r+0x22>
 800407a:	6862      	ldr	r2, [r4, #4]
 800407c:	42a3      	cmp	r3, r4
 800407e:	bf0c      	ite	eq
 8004080:	f8c8 2000 	streq.w	r2, [r8]
 8004084:	605a      	strne	r2, [r3, #4]
 8004086:	e7eb      	b.n	8004060 <_malloc_r+0xa8>
 8004088:	4623      	mov	r3, r4
 800408a:	6864      	ldr	r4, [r4, #4]
 800408c:	e7ae      	b.n	8003fec <_malloc_r+0x34>
 800408e:	463c      	mov	r4, r7
 8004090:	687f      	ldr	r7, [r7, #4]
 8004092:	e7b6      	b.n	8004002 <_malloc_r+0x4a>
 8004094:	461a      	mov	r2, r3
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	42a3      	cmp	r3, r4
 800409a:	d1fb      	bne.n	8004094 <_malloc_r+0xdc>
 800409c:	2300      	movs	r3, #0
 800409e:	6053      	str	r3, [r2, #4]
 80040a0:	e7de      	b.n	8004060 <_malloc_r+0xa8>
 80040a2:	230c      	movs	r3, #12
 80040a4:	6033      	str	r3, [r6, #0]
 80040a6:	4630      	mov	r0, r6
 80040a8:	f000 f80c 	bl	80040c4 <__malloc_unlock>
 80040ac:	e794      	b.n	8003fd8 <_malloc_r+0x20>
 80040ae:	6005      	str	r5, [r0, #0]
 80040b0:	e7d6      	b.n	8004060 <_malloc_r+0xa8>
 80040b2:	bf00      	nop
 80040b4:	20012f44 	.word	0x20012f44

080040b8 <__malloc_lock>:
 80040b8:	4801      	ldr	r0, [pc, #4]	@ (80040c0 <__malloc_lock+0x8>)
 80040ba:	f7ff bee8 	b.w	8003e8e <__retarget_lock_acquire_recursive>
 80040be:	bf00      	nop
 80040c0:	20012f3c 	.word	0x20012f3c

080040c4 <__malloc_unlock>:
 80040c4:	4801      	ldr	r0, [pc, #4]	@ (80040cc <__malloc_unlock+0x8>)
 80040c6:	f7ff bee3 	b.w	8003e90 <__retarget_lock_release_recursive>
 80040ca:	bf00      	nop
 80040cc:	20012f3c 	.word	0x20012f3c

080040d0 <__sflush_r>:
 80040d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040d8:	0716      	lsls	r6, r2, #28
 80040da:	4605      	mov	r5, r0
 80040dc:	460c      	mov	r4, r1
 80040de:	d454      	bmi.n	800418a <__sflush_r+0xba>
 80040e0:	684b      	ldr	r3, [r1, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	dc02      	bgt.n	80040ec <__sflush_r+0x1c>
 80040e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	dd48      	ble.n	800417e <__sflush_r+0xae>
 80040ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040ee:	2e00      	cmp	r6, #0
 80040f0:	d045      	beq.n	800417e <__sflush_r+0xae>
 80040f2:	2300      	movs	r3, #0
 80040f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80040f8:	682f      	ldr	r7, [r5, #0]
 80040fa:	6a21      	ldr	r1, [r4, #32]
 80040fc:	602b      	str	r3, [r5, #0]
 80040fe:	d030      	beq.n	8004162 <__sflush_r+0x92>
 8004100:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	0759      	lsls	r1, r3, #29
 8004106:	d505      	bpl.n	8004114 <__sflush_r+0x44>
 8004108:	6863      	ldr	r3, [r4, #4]
 800410a:	1ad2      	subs	r2, r2, r3
 800410c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800410e:	b10b      	cbz	r3, 8004114 <__sflush_r+0x44>
 8004110:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004112:	1ad2      	subs	r2, r2, r3
 8004114:	2300      	movs	r3, #0
 8004116:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004118:	6a21      	ldr	r1, [r4, #32]
 800411a:	4628      	mov	r0, r5
 800411c:	47b0      	blx	r6
 800411e:	1c43      	adds	r3, r0, #1
 8004120:	89a3      	ldrh	r3, [r4, #12]
 8004122:	d106      	bne.n	8004132 <__sflush_r+0x62>
 8004124:	6829      	ldr	r1, [r5, #0]
 8004126:	291d      	cmp	r1, #29
 8004128:	d82b      	bhi.n	8004182 <__sflush_r+0xb2>
 800412a:	4a2a      	ldr	r2, [pc, #168]	@ (80041d4 <__sflush_r+0x104>)
 800412c:	410a      	asrs	r2, r1
 800412e:	07d6      	lsls	r6, r2, #31
 8004130:	d427      	bmi.n	8004182 <__sflush_r+0xb2>
 8004132:	2200      	movs	r2, #0
 8004134:	6062      	str	r2, [r4, #4]
 8004136:	04d9      	lsls	r1, r3, #19
 8004138:	6922      	ldr	r2, [r4, #16]
 800413a:	6022      	str	r2, [r4, #0]
 800413c:	d504      	bpl.n	8004148 <__sflush_r+0x78>
 800413e:	1c42      	adds	r2, r0, #1
 8004140:	d101      	bne.n	8004146 <__sflush_r+0x76>
 8004142:	682b      	ldr	r3, [r5, #0]
 8004144:	b903      	cbnz	r3, 8004148 <__sflush_r+0x78>
 8004146:	6560      	str	r0, [r4, #84]	@ 0x54
 8004148:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800414a:	602f      	str	r7, [r5, #0]
 800414c:	b1b9      	cbz	r1, 800417e <__sflush_r+0xae>
 800414e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004152:	4299      	cmp	r1, r3
 8004154:	d002      	beq.n	800415c <__sflush_r+0x8c>
 8004156:	4628      	mov	r0, r5
 8004158:	f7ff feba 	bl	8003ed0 <_free_r>
 800415c:	2300      	movs	r3, #0
 800415e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004160:	e00d      	b.n	800417e <__sflush_r+0xae>
 8004162:	2301      	movs	r3, #1
 8004164:	4628      	mov	r0, r5
 8004166:	47b0      	blx	r6
 8004168:	4602      	mov	r2, r0
 800416a:	1c50      	adds	r0, r2, #1
 800416c:	d1c9      	bne.n	8004102 <__sflush_r+0x32>
 800416e:	682b      	ldr	r3, [r5, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0c6      	beq.n	8004102 <__sflush_r+0x32>
 8004174:	2b1d      	cmp	r3, #29
 8004176:	d001      	beq.n	800417c <__sflush_r+0xac>
 8004178:	2b16      	cmp	r3, #22
 800417a:	d11e      	bne.n	80041ba <__sflush_r+0xea>
 800417c:	602f      	str	r7, [r5, #0]
 800417e:	2000      	movs	r0, #0
 8004180:	e022      	b.n	80041c8 <__sflush_r+0xf8>
 8004182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004186:	b21b      	sxth	r3, r3
 8004188:	e01b      	b.n	80041c2 <__sflush_r+0xf2>
 800418a:	690f      	ldr	r7, [r1, #16]
 800418c:	2f00      	cmp	r7, #0
 800418e:	d0f6      	beq.n	800417e <__sflush_r+0xae>
 8004190:	0793      	lsls	r3, r2, #30
 8004192:	680e      	ldr	r6, [r1, #0]
 8004194:	bf08      	it	eq
 8004196:	694b      	ldreq	r3, [r1, #20]
 8004198:	600f      	str	r7, [r1, #0]
 800419a:	bf18      	it	ne
 800419c:	2300      	movne	r3, #0
 800419e:	eba6 0807 	sub.w	r8, r6, r7
 80041a2:	608b      	str	r3, [r1, #8]
 80041a4:	f1b8 0f00 	cmp.w	r8, #0
 80041a8:	dde9      	ble.n	800417e <__sflush_r+0xae>
 80041aa:	6a21      	ldr	r1, [r4, #32]
 80041ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80041ae:	4643      	mov	r3, r8
 80041b0:	463a      	mov	r2, r7
 80041b2:	4628      	mov	r0, r5
 80041b4:	47b0      	blx	r6
 80041b6:	2800      	cmp	r0, #0
 80041b8:	dc08      	bgt.n	80041cc <__sflush_r+0xfc>
 80041ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041cc:	4407      	add	r7, r0
 80041ce:	eba8 0800 	sub.w	r8, r8, r0
 80041d2:	e7e7      	b.n	80041a4 <__sflush_r+0xd4>
 80041d4:	dfbffffe 	.word	0xdfbffffe

080041d8 <_fflush_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	690b      	ldr	r3, [r1, #16]
 80041dc:	4605      	mov	r5, r0
 80041de:	460c      	mov	r4, r1
 80041e0:	b913      	cbnz	r3, 80041e8 <_fflush_r+0x10>
 80041e2:	2500      	movs	r5, #0
 80041e4:	4628      	mov	r0, r5
 80041e6:	bd38      	pop	{r3, r4, r5, pc}
 80041e8:	b118      	cbz	r0, 80041f2 <_fflush_r+0x1a>
 80041ea:	6a03      	ldr	r3, [r0, #32]
 80041ec:	b90b      	cbnz	r3, 80041f2 <_fflush_r+0x1a>
 80041ee:	f7ff fd5b 	bl	8003ca8 <__sinit>
 80041f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0f3      	beq.n	80041e2 <_fflush_r+0xa>
 80041fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80041fc:	07d0      	lsls	r0, r2, #31
 80041fe:	d404      	bmi.n	800420a <_fflush_r+0x32>
 8004200:	0599      	lsls	r1, r3, #22
 8004202:	d402      	bmi.n	800420a <_fflush_r+0x32>
 8004204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004206:	f7ff fe42 	bl	8003e8e <__retarget_lock_acquire_recursive>
 800420a:	4628      	mov	r0, r5
 800420c:	4621      	mov	r1, r4
 800420e:	f7ff ff5f 	bl	80040d0 <__sflush_r>
 8004212:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004214:	07da      	lsls	r2, r3, #31
 8004216:	4605      	mov	r5, r0
 8004218:	d4e4      	bmi.n	80041e4 <_fflush_r+0xc>
 800421a:	89a3      	ldrh	r3, [r4, #12]
 800421c:	059b      	lsls	r3, r3, #22
 800421e:	d4e1      	bmi.n	80041e4 <_fflush_r+0xc>
 8004220:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004222:	f7ff fe35 	bl	8003e90 <__retarget_lock_release_recursive>
 8004226:	e7dd      	b.n	80041e4 <_fflush_r+0xc>

08004228 <fiprintf>:
 8004228:	b40e      	push	{r1, r2, r3}
 800422a:	b503      	push	{r0, r1, lr}
 800422c:	4601      	mov	r1, r0
 800422e:	ab03      	add	r3, sp, #12
 8004230:	4805      	ldr	r0, [pc, #20]	@ (8004248 <fiprintf+0x20>)
 8004232:	f853 2b04 	ldr.w	r2, [r3], #4
 8004236:	6800      	ldr	r0, [r0, #0]
 8004238:	9301      	str	r3, [sp, #4]
 800423a:	f000 f847 	bl	80042cc <_vfiprintf_r>
 800423e:	b002      	add	sp, #8
 8004240:	f85d eb04 	ldr.w	lr, [sp], #4
 8004244:	b003      	add	sp, #12
 8004246:	4770      	bx	lr
 8004248:	20000020 	.word	0x20000020

0800424c <_sbrk_r>:
 800424c:	b538      	push	{r3, r4, r5, lr}
 800424e:	4d06      	ldr	r5, [pc, #24]	@ (8004268 <_sbrk_r+0x1c>)
 8004250:	2300      	movs	r3, #0
 8004252:	4604      	mov	r4, r0
 8004254:	4608      	mov	r0, r1
 8004256:	602b      	str	r3, [r5, #0]
 8004258:	f7fe f9c6 	bl	80025e8 <_sbrk>
 800425c:	1c43      	adds	r3, r0, #1
 800425e:	d102      	bne.n	8004266 <_sbrk_r+0x1a>
 8004260:	682b      	ldr	r3, [r5, #0]
 8004262:	b103      	cbz	r3, 8004266 <_sbrk_r+0x1a>
 8004264:	6023      	str	r3, [r4, #0]
 8004266:	bd38      	pop	{r3, r4, r5, pc}
 8004268:	20012f38 	.word	0x20012f38

0800426c <abort>:
 800426c:	b508      	push	{r3, lr}
 800426e:	2006      	movs	r0, #6
 8004270:	f000 fb8e 	bl	8004990 <raise>
 8004274:	2001      	movs	r0, #1
 8004276:	f7fe f93f 	bl	80024f8 <_exit>

0800427a <__sfputc_r>:
 800427a:	6893      	ldr	r3, [r2, #8]
 800427c:	3b01      	subs	r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	b410      	push	{r4}
 8004282:	6093      	str	r3, [r2, #8]
 8004284:	da08      	bge.n	8004298 <__sfputc_r+0x1e>
 8004286:	6994      	ldr	r4, [r2, #24]
 8004288:	42a3      	cmp	r3, r4
 800428a:	db01      	blt.n	8004290 <__sfputc_r+0x16>
 800428c:	290a      	cmp	r1, #10
 800428e:	d103      	bne.n	8004298 <__sfputc_r+0x1e>
 8004290:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004294:	f000 bac0 	b.w	8004818 <__swbuf_r>
 8004298:	6813      	ldr	r3, [r2, #0]
 800429a:	1c58      	adds	r0, r3, #1
 800429c:	6010      	str	r0, [r2, #0]
 800429e:	7019      	strb	r1, [r3, #0]
 80042a0:	4608      	mov	r0, r1
 80042a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <__sfputs_r>:
 80042a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042aa:	4606      	mov	r6, r0
 80042ac:	460f      	mov	r7, r1
 80042ae:	4614      	mov	r4, r2
 80042b0:	18d5      	adds	r5, r2, r3
 80042b2:	42ac      	cmp	r4, r5
 80042b4:	d101      	bne.n	80042ba <__sfputs_r+0x12>
 80042b6:	2000      	movs	r0, #0
 80042b8:	e007      	b.n	80042ca <__sfputs_r+0x22>
 80042ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042be:	463a      	mov	r2, r7
 80042c0:	4630      	mov	r0, r6
 80042c2:	f7ff ffda 	bl	800427a <__sfputc_r>
 80042c6:	1c43      	adds	r3, r0, #1
 80042c8:	d1f3      	bne.n	80042b2 <__sfputs_r+0xa>
 80042ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042cc <_vfiprintf_r>:
 80042cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d0:	460d      	mov	r5, r1
 80042d2:	b09d      	sub	sp, #116	@ 0x74
 80042d4:	4614      	mov	r4, r2
 80042d6:	4698      	mov	r8, r3
 80042d8:	4606      	mov	r6, r0
 80042da:	b118      	cbz	r0, 80042e4 <_vfiprintf_r+0x18>
 80042dc:	6a03      	ldr	r3, [r0, #32]
 80042de:	b90b      	cbnz	r3, 80042e4 <_vfiprintf_r+0x18>
 80042e0:	f7ff fce2 	bl	8003ca8 <__sinit>
 80042e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042e6:	07d9      	lsls	r1, r3, #31
 80042e8:	d405      	bmi.n	80042f6 <_vfiprintf_r+0x2a>
 80042ea:	89ab      	ldrh	r3, [r5, #12]
 80042ec:	059a      	lsls	r2, r3, #22
 80042ee:	d402      	bmi.n	80042f6 <_vfiprintf_r+0x2a>
 80042f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042f2:	f7ff fdcc 	bl	8003e8e <__retarget_lock_acquire_recursive>
 80042f6:	89ab      	ldrh	r3, [r5, #12]
 80042f8:	071b      	lsls	r3, r3, #28
 80042fa:	d501      	bpl.n	8004300 <_vfiprintf_r+0x34>
 80042fc:	692b      	ldr	r3, [r5, #16]
 80042fe:	b99b      	cbnz	r3, 8004328 <_vfiprintf_r+0x5c>
 8004300:	4629      	mov	r1, r5
 8004302:	4630      	mov	r0, r6
 8004304:	f000 fac6 	bl	8004894 <__swsetup_r>
 8004308:	b170      	cbz	r0, 8004328 <_vfiprintf_r+0x5c>
 800430a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800430c:	07dc      	lsls	r4, r3, #31
 800430e:	d504      	bpl.n	800431a <_vfiprintf_r+0x4e>
 8004310:	f04f 30ff 	mov.w	r0, #4294967295
 8004314:	b01d      	add	sp, #116	@ 0x74
 8004316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800431a:	89ab      	ldrh	r3, [r5, #12]
 800431c:	0598      	lsls	r0, r3, #22
 800431e:	d4f7      	bmi.n	8004310 <_vfiprintf_r+0x44>
 8004320:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004322:	f7ff fdb5 	bl	8003e90 <__retarget_lock_release_recursive>
 8004326:	e7f3      	b.n	8004310 <_vfiprintf_r+0x44>
 8004328:	2300      	movs	r3, #0
 800432a:	9309      	str	r3, [sp, #36]	@ 0x24
 800432c:	2320      	movs	r3, #32
 800432e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004332:	f8cd 800c 	str.w	r8, [sp, #12]
 8004336:	2330      	movs	r3, #48	@ 0x30
 8004338:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80044e8 <_vfiprintf_r+0x21c>
 800433c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004340:	f04f 0901 	mov.w	r9, #1
 8004344:	4623      	mov	r3, r4
 8004346:	469a      	mov	sl, r3
 8004348:	f813 2b01 	ldrb.w	r2, [r3], #1
 800434c:	b10a      	cbz	r2, 8004352 <_vfiprintf_r+0x86>
 800434e:	2a25      	cmp	r2, #37	@ 0x25
 8004350:	d1f9      	bne.n	8004346 <_vfiprintf_r+0x7a>
 8004352:	ebba 0b04 	subs.w	fp, sl, r4
 8004356:	d00b      	beq.n	8004370 <_vfiprintf_r+0xa4>
 8004358:	465b      	mov	r3, fp
 800435a:	4622      	mov	r2, r4
 800435c:	4629      	mov	r1, r5
 800435e:	4630      	mov	r0, r6
 8004360:	f7ff ffa2 	bl	80042a8 <__sfputs_r>
 8004364:	3001      	adds	r0, #1
 8004366:	f000 80a7 	beq.w	80044b8 <_vfiprintf_r+0x1ec>
 800436a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800436c:	445a      	add	r2, fp
 800436e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004370:	f89a 3000 	ldrb.w	r3, [sl]
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 809f 	beq.w	80044b8 <_vfiprintf_r+0x1ec>
 800437a:	2300      	movs	r3, #0
 800437c:	f04f 32ff 	mov.w	r2, #4294967295
 8004380:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004384:	f10a 0a01 	add.w	sl, sl, #1
 8004388:	9304      	str	r3, [sp, #16]
 800438a:	9307      	str	r3, [sp, #28]
 800438c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004390:	931a      	str	r3, [sp, #104]	@ 0x68
 8004392:	4654      	mov	r4, sl
 8004394:	2205      	movs	r2, #5
 8004396:	f814 1b01 	ldrb.w	r1, [r4], #1
 800439a:	4853      	ldr	r0, [pc, #332]	@ (80044e8 <_vfiprintf_r+0x21c>)
 800439c:	f7fb ff18 	bl	80001d0 <memchr>
 80043a0:	9a04      	ldr	r2, [sp, #16]
 80043a2:	b9d8      	cbnz	r0, 80043dc <_vfiprintf_r+0x110>
 80043a4:	06d1      	lsls	r1, r2, #27
 80043a6:	bf44      	itt	mi
 80043a8:	2320      	movmi	r3, #32
 80043aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043ae:	0713      	lsls	r3, r2, #28
 80043b0:	bf44      	itt	mi
 80043b2:	232b      	movmi	r3, #43	@ 0x2b
 80043b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043b8:	f89a 3000 	ldrb.w	r3, [sl]
 80043bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80043be:	d015      	beq.n	80043ec <_vfiprintf_r+0x120>
 80043c0:	9a07      	ldr	r2, [sp, #28]
 80043c2:	4654      	mov	r4, sl
 80043c4:	2000      	movs	r0, #0
 80043c6:	f04f 0c0a 	mov.w	ip, #10
 80043ca:	4621      	mov	r1, r4
 80043cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043d0:	3b30      	subs	r3, #48	@ 0x30
 80043d2:	2b09      	cmp	r3, #9
 80043d4:	d94b      	bls.n	800446e <_vfiprintf_r+0x1a2>
 80043d6:	b1b0      	cbz	r0, 8004406 <_vfiprintf_r+0x13a>
 80043d8:	9207      	str	r2, [sp, #28]
 80043da:	e014      	b.n	8004406 <_vfiprintf_r+0x13a>
 80043dc:	eba0 0308 	sub.w	r3, r0, r8
 80043e0:	fa09 f303 	lsl.w	r3, r9, r3
 80043e4:	4313      	orrs	r3, r2
 80043e6:	9304      	str	r3, [sp, #16]
 80043e8:	46a2      	mov	sl, r4
 80043ea:	e7d2      	b.n	8004392 <_vfiprintf_r+0xc6>
 80043ec:	9b03      	ldr	r3, [sp, #12]
 80043ee:	1d19      	adds	r1, r3, #4
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	9103      	str	r1, [sp, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bfbb      	ittet	lt
 80043f8:	425b      	neglt	r3, r3
 80043fa:	f042 0202 	orrlt.w	r2, r2, #2
 80043fe:	9307      	strge	r3, [sp, #28]
 8004400:	9307      	strlt	r3, [sp, #28]
 8004402:	bfb8      	it	lt
 8004404:	9204      	strlt	r2, [sp, #16]
 8004406:	7823      	ldrb	r3, [r4, #0]
 8004408:	2b2e      	cmp	r3, #46	@ 0x2e
 800440a:	d10a      	bne.n	8004422 <_vfiprintf_r+0x156>
 800440c:	7863      	ldrb	r3, [r4, #1]
 800440e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004410:	d132      	bne.n	8004478 <_vfiprintf_r+0x1ac>
 8004412:	9b03      	ldr	r3, [sp, #12]
 8004414:	1d1a      	adds	r2, r3, #4
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	9203      	str	r2, [sp, #12]
 800441a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800441e:	3402      	adds	r4, #2
 8004420:	9305      	str	r3, [sp, #20]
 8004422:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80044f8 <_vfiprintf_r+0x22c>
 8004426:	7821      	ldrb	r1, [r4, #0]
 8004428:	2203      	movs	r2, #3
 800442a:	4650      	mov	r0, sl
 800442c:	f7fb fed0 	bl	80001d0 <memchr>
 8004430:	b138      	cbz	r0, 8004442 <_vfiprintf_r+0x176>
 8004432:	9b04      	ldr	r3, [sp, #16]
 8004434:	eba0 000a 	sub.w	r0, r0, sl
 8004438:	2240      	movs	r2, #64	@ 0x40
 800443a:	4082      	lsls	r2, r0
 800443c:	4313      	orrs	r3, r2
 800443e:	3401      	adds	r4, #1
 8004440:	9304      	str	r3, [sp, #16]
 8004442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004446:	4829      	ldr	r0, [pc, #164]	@ (80044ec <_vfiprintf_r+0x220>)
 8004448:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800444c:	2206      	movs	r2, #6
 800444e:	f7fb febf 	bl	80001d0 <memchr>
 8004452:	2800      	cmp	r0, #0
 8004454:	d03f      	beq.n	80044d6 <_vfiprintf_r+0x20a>
 8004456:	4b26      	ldr	r3, [pc, #152]	@ (80044f0 <_vfiprintf_r+0x224>)
 8004458:	bb1b      	cbnz	r3, 80044a2 <_vfiprintf_r+0x1d6>
 800445a:	9b03      	ldr	r3, [sp, #12]
 800445c:	3307      	adds	r3, #7
 800445e:	f023 0307 	bic.w	r3, r3, #7
 8004462:	3308      	adds	r3, #8
 8004464:	9303      	str	r3, [sp, #12]
 8004466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004468:	443b      	add	r3, r7
 800446a:	9309      	str	r3, [sp, #36]	@ 0x24
 800446c:	e76a      	b.n	8004344 <_vfiprintf_r+0x78>
 800446e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004472:	460c      	mov	r4, r1
 8004474:	2001      	movs	r0, #1
 8004476:	e7a8      	b.n	80043ca <_vfiprintf_r+0xfe>
 8004478:	2300      	movs	r3, #0
 800447a:	3401      	adds	r4, #1
 800447c:	9305      	str	r3, [sp, #20]
 800447e:	4619      	mov	r1, r3
 8004480:	f04f 0c0a 	mov.w	ip, #10
 8004484:	4620      	mov	r0, r4
 8004486:	f810 2b01 	ldrb.w	r2, [r0], #1
 800448a:	3a30      	subs	r2, #48	@ 0x30
 800448c:	2a09      	cmp	r2, #9
 800448e:	d903      	bls.n	8004498 <_vfiprintf_r+0x1cc>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0c6      	beq.n	8004422 <_vfiprintf_r+0x156>
 8004494:	9105      	str	r1, [sp, #20]
 8004496:	e7c4      	b.n	8004422 <_vfiprintf_r+0x156>
 8004498:	fb0c 2101 	mla	r1, ip, r1, r2
 800449c:	4604      	mov	r4, r0
 800449e:	2301      	movs	r3, #1
 80044a0:	e7f0      	b.n	8004484 <_vfiprintf_r+0x1b8>
 80044a2:	ab03      	add	r3, sp, #12
 80044a4:	9300      	str	r3, [sp, #0]
 80044a6:	462a      	mov	r2, r5
 80044a8:	4b12      	ldr	r3, [pc, #72]	@ (80044f4 <_vfiprintf_r+0x228>)
 80044aa:	a904      	add	r1, sp, #16
 80044ac:	4630      	mov	r0, r6
 80044ae:	f3af 8000 	nop.w
 80044b2:	4607      	mov	r7, r0
 80044b4:	1c78      	adds	r0, r7, #1
 80044b6:	d1d6      	bne.n	8004466 <_vfiprintf_r+0x19a>
 80044b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044ba:	07d9      	lsls	r1, r3, #31
 80044bc:	d405      	bmi.n	80044ca <_vfiprintf_r+0x1fe>
 80044be:	89ab      	ldrh	r3, [r5, #12]
 80044c0:	059a      	lsls	r2, r3, #22
 80044c2:	d402      	bmi.n	80044ca <_vfiprintf_r+0x1fe>
 80044c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044c6:	f7ff fce3 	bl	8003e90 <__retarget_lock_release_recursive>
 80044ca:	89ab      	ldrh	r3, [r5, #12]
 80044cc:	065b      	lsls	r3, r3, #25
 80044ce:	f53f af1f 	bmi.w	8004310 <_vfiprintf_r+0x44>
 80044d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044d4:	e71e      	b.n	8004314 <_vfiprintf_r+0x48>
 80044d6:	ab03      	add	r3, sp, #12
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	462a      	mov	r2, r5
 80044dc:	4b05      	ldr	r3, [pc, #20]	@ (80044f4 <_vfiprintf_r+0x228>)
 80044de:	a904      	add	r1, sp, #16
 80044e0:	4630      	mov	r0, r6
 80044e2:	f000 f879 	bl	80045d8 <_printf_i>
 80044e6:	e7e4      	b.n	80044b2 <_vfiprintf_r+0x1e6>
 80044e8:	08004bc7 	.word	0x08004bc7
 80044ec:	08004bd1 	.word	0x08004bd1
 80044f0:	00000000 	.word	0x00000000
 80044f4:	080042a9 	.word	0x080042a9
 80044f8:	08004bcd 	.word	0x08004bcd

080044fc <_printf_common>:
 80044fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004500:	4616      	mov	r6, r2
 8004502:	4698      	mov	r8, r3
 8004504:	688a      	ldr	r2, [r1, #8]
 8004506:	690b      	ldr	r3, [r1, #16]
 8004508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800450c:	4293      	cmp	r3, r2
 800450e:	bfb8      	it	lt
 8004510:	4613      	movlt	r3, r2
 8004512:	6033      	str	r3, [r6, #0]
 8004514:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004518:	4607      	mov	r7, r0
 800451a:	460c      	mov	r4, r1
 800451c:	b10a      	cbz	r2, 8004522 <_printf_common+0x26>
 800451e:	3301      	adds	r3, #1
 8004520:	6033      	str	r3, [r6, #0]
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	0699      	lsls	r1, r3, #26
 8004526:	bf42      	ittt	mi
 8004528:	6833      	ldrmi	r3, [r6, #0]
 800452a:	3302      	addmi	r3, #2
 800452c:	6033      	strmi	r3, [r6, #0]
 800452e:	6825      	ldr	r5, [r4, #0]
 8004530:	f015 0506 	ands.w	r5, r5, #6
 8004534:	d106      	bne.n	8004544 <_printf_common+0x48>
 8004536:	f104 0a19 	add.w	sl, r4, #25
 800453a:	68e3      	ldr	r3, [r4, #12]
 800453c:	6832      	ldr	r2, [r6, #0]
 800453e:	1a9b      	subs	r3, r3, r2
 8004540:	42ab      	cmp	r3, r5
 8004542:	dc26      	bgt.n	8004592 <_printf_common+0x96>
 8004544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004548:	6822      	ldr	r2, [r4, #0]
 800454a:	3b00      	subs	r3, #0
 800454c:	bf18      	it	ne
 800454e:	2301      	movne	r3, #1
 8004550:	0692      	lsls	r2, r2, #26
 8004552:	d42b      	bmi.n	80045ac <_printf_common+0xb0>
 8004554:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004558:	4641      	mov	r1, r8
 800455a:	4638      	mov	r0, r7
 800455c:	47c8      	blx	r9
 800455e:	3001      	adds	r0, #1
 8004560:	d01e      	beq.n	80045a0 <_printf_common+0xa4>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	6922      	ldr	r2, [r4, #16]
 8004566:	f003 0306 	and.w	r3, r3, #6
 800456a:	2b04      	cmp	r3, #4
 800456c:	bf02      	ittt	eq
 800456e:	68e5      	ldreq	r5, [r4, #12]
 8004570:	6833      	ldreq	r3, [r6, #0]
 8004572:	1aed      	subeq	r5, r5, r3
 8004574:	68a3      	ldr	r3, [r4, #8]
 8004576:	bf0c      	ite	eq
 8004578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800457c:	2500      	movne	r5, #0
 800457e:	4293      	cmp	r3, r2
 8004580:	bfc4      	itt	gt
 8004582:	1a9b      	subgt	r3, r3, r2
 8004584:	18ed      	addgt	r5, r5, r3
 8004586:	2600      	movs	r6, #0
 8004588:	341a      	adds	r4, #26
 800458a:	42b5      	cmp	r5, r6
 800458c:	d11a      	bne.n	80045c4 <_printf_common+0xc8>
 800458e:	2000      	movs	r0, #0
 8004590:	e008      	b.n	80045a4 <_printf_common+0xa8>
 8004592:	2301      	movs	r3, #1
 8004594:	4652      	mov	r2, sl
 8004596:	4641      	mov	r1, r8
 8004598:	4638      	mov	r0, r7
 800459a:	47c8      	blx	r9
 800459c:	3001      	adds	r0, #1
 800459e:	d103      	bne.n	80045a8 <_printf_common+0xac>
 80045a0:	f04f 30ff 	mov.w	r0, #4294967295
 80045a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045a8:	3501      	adds	r5, #1
 80045aa:	e7c6      	b.n	800453a <_printf_common+0x3e>
 80045ac:	18e1      	adds	r1, r4, r3
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	2030      	movs	r0, #48	@ 0x30
 80045b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045b6:	4422      	add	r2, r4
 80045b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045c0:	3302      	adds	r3, #2
 80045c2:	e7c7      	b.n	8004554 <_printf_common+0x58>
 80045c4:	2301      	movs	r3, #1
 80045c6:	4622      	mov	r2, r4
 80045c8:	4641      	mov	r1, r8
 80045ca:	4638      	mov	r0, r7
 80045cc:	47c8      	blx	r9
 80045ce:	3001      	adds	r0, #1
 80045d0:	d0e6      	beq.n	80045a0 <_printf_common+0xa4>
 80045d2:	3601      	adds	r6, #1
 80045d4:	e7d9      	b.n	800458a <_printf_common+0x8e>
	...

080045d8 <_printf_i>:
 80045d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045dc:	7e0f      	ldrb	r7, [r1, #24]
 80045de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045e0:	2f78      	cmp	r7, #120	@ 0x78
 80045e2:	4691      	mov	r9, r2
 80045e4:	4680      	mov	r8, r0
 80045e6:	460c      	mov	r4, r1
 80045e8:	469a      	mov	sl, r3
 80045ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80045ee:	d807      	bhi.n	8004600 <_printf_i+0x28>
 80045f0:	2f62      	cmp	r7, #98	@ 0x62
 80045f2:	d80a      	bhi.n	800460a <_printf_i+0x32>
 80045f4:	2f00      	cmp	r7, #0
 80045f6:	f000 80d2 	beq.w	800479e <_printf_i+0x1c6>
 80045fa:	2f58      	cmp	r7, #88	@ 0x58
 80045fc:	f000 80b9 	beq.w	8004772 <_printf_i+0x19a>
 8004600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004604:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004608:	e03a      	b.n	8004680 <_printf_i+0xa8>
 800460a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800460e:	2b15      	cmp	r3, #21
 8004610:	d8f6      	bhi.n	8004600 <_printf_i+0x28>
 8004612:	a101      	add	r1, pc, #4	@ (adr r1, 8004618 <_printf_i+0x40>)
 8004614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004618:	08004671 	.word	0x08004671
 800461c:	08004685 	.word	0x08004685
 8004620:	08004601 	.word	0x08004601
 8004624:	08004601 	.word	0x08004601
 8004628:	08004601 	.word	0x08004601
 800462c:	08004601 	.word	0x08004601
 8004630:	08004685 	.word	0x08004685
 8004634:	08004601 	.word	0x08004601
 8004638:	08004601 	.word	0x08004601
 800463c:	08004601 	.word	0x08004601
 8004640:	08004601 	.word	0x08004601
 8004644:	08004785 	.word	0x08004785
 8004648:	080046af 	.word	0x080046af
 800464c:	0800473f 	.word	0x0800473f
 8004650:	08004601 	.word	0x08004601
 8004654:	08004601 	.word	0x08004601
 8004658:	080047a7 	.word	0x080047a7
 800465c:	08004601 	.word	0x08004601
 8004660:	080046af 	.word	0x080046af
 8004664:	08004601 	.word	0x08004601
 8004668:	08004601 	.word	0x08004601
 800466c:	08004747 	.word	0x08004747
 8004670:	6833      	ldr	r3, [r6, #0]
 8004672:	1d1a      	adds	r2, r3, #4
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6032      	str	r2, [r6, #0]
 8004678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800467c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004680:	2301      	movs	r3, #1
 8004682:	e09d      	b.n	80047c0 <_printf_i+0x1e8>
 8004684:	6833      	ldr	r3, [r6, #0]
 8004686:	6820      	ldr	r0, [r4, #0]
 8004688:	1d19      	adds	r1, r3, #4
 800468a:	6031      	str	r1, [r6, #0]
 800468c:	0606      	lsls	r6, r0, #24
 800468e:	d501      	bpl.n	8004694 <_printf_i+0xbc>
 8004690:	681d      	ldr	r5, [r3, #0]
 8004692:	e003      	b.n	800469c <_printf_i+0xc4>
 8004694:	0645      	lsls	r5, r0, #25
 8004696:	d5fb      	bpl.n	8004690 <_printf_i+0xb8>
 8004698:	f9b3 5000 	ldrsh.w	r5, [r3]
 800469c:	2d00      	cmp	r5, #0
 800469e:	da03      	bge.n	80046a8 <_printf_i+0xd0>
 80046a0:	232d      	movs	r3, #45	@ 0x2d
 80046a2:	426d      	negs	r5, r5
 80046a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046a8:	4859      	ldr	r0, [pc, #356]	@ (8004810 <_printf_i+0x238>)
 80046aa:	230a      	movs	r3, #10
 80046ac:	e011      	b.n	80046d2 <_printf_i+0xfa>
 80046ae:	6821      	ldr	r1, [r4, #0]
 80046b0:	6833      	ldr	r3, [r6, #0]
 80046b2:	0608      	lsls	r0, r1, #24
 80046b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80046b8:	d402      	bmi.n	80046c0 <_printf_i+0xe8>
 80046ba:	0649      	lsls	r1, r1, #25
 80046bc:	bf48      	it	mi
 80046be:	b2ad      	uxthmi	r5, r5
 80046c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80046c2:	4853      	ldr	r0, [pc, #332]	@ (8004810 <_printf_i+0x238>)
 80046c4:	6033      	str	r3, [r6, #0]
 80046c6:	bf14      	ite	ne
 80046c8:	230a      	movne	r3, #10
 80046ca:	2308      	moveq	r3, #8
 80046cc:	2100      	movs	r1, #0
 80046ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046d2:	6866      	ldr	r6, [r4, #4]
 80046d4:	60a6      	str	r6, [r4, #8]
 80046d6:	2e00      	cmp	r6, #0
 80046d8:	bfa2      	ittt	ge
 80046da:	6821      	ldrge	r1, [r4, #0]
 80046dc:	f021 0104 	bicge.w	r1, r1, #4
 80046e0:	6021      	strge	r1, [r4, #0]
 80046e2:	b90d      	cbnz	r5, 80046e8 <_printf_i+0x110>
 80046e4:	2e00      	cmp	r6, #0
 80046e6:	d04b      	beq.n	8004780 <_printf_i+0x1a8>
 80046e8:	4616      	mov	r6, r2
 80046ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80046ee:	fb03 5711 	mls	r7, r3, r1, r5
 80046f2:	5dc7      	ldrb	r7, [r0, r7]
 80046f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046f8:	462f      	mov	r7, r5
 80046fa:	42bb      	cmp	r3, r7
 80046fc:	460d      	mov	r5, r1
 80046fe:	d9f4      	bls.n	80046ea <_printf_i+0x112>
 8004700:	2b08      	cmp	r3, #8
 8004702:	d10b      	bne.n	800471c <_printf_i+0x144>
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	07df      	lsls	r7, r3, #31
 8004708:	d508      	bpl.n	800471c <_printf_i+0x144>
 800470a:	6923      	ldr	r3, [r4, #16]
 800470c:	6861      	ldr	r1, [r4, #4]
 800470e:	4299      	cmp	r1, r3
 8004710:	bfde      	ittt	le
 8004712:	2330      	movle	r3, #48	@ 0x30
 8004714:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004718:	f106 36ff 	addle.w	r6, r6, #4294967295
 800471c:	1b92      	subs	r2, r2, r6
 800471e:	6122      	str	r2, [r4, #16]
 8004720:	f8cd a000 	str.w	sl, [sp]
 8004724:	464b      	mov	r3, r9
 8004726:	aa03      	add	r2, sp, #12
 8004728:	4621      	mov	r1, r4
 800472a:	4640      	mov	r0, r8
 800472c:	f7ff fee6 	bl	80044fc <_printf_common>
 8004730:	3001      	adds	r0, #1
 8004732:	d14a      	bne.n	80047ca <_printf_i+0x1f2>
 8004734:	f04f 30ff 	mov.w	r0, #4294967295
 8004738:	b004      	add	sp, #16
 800473a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800473e:	6823      	ldr	r3, [r4, #0]
 8004740:	f043 0320 	orr.w	r3, r3, #32
 8004744:	6023      	str	r3, [r4, #0]
 8004746:	4833      	ldr	r0, [pc, #204]	@ (8004814 <_printf_i+0x23c>)
 8004748:	2778      	movs	r7, #120	@ 0x78
 800474a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	6831      	ldr	r1, [r6, #0]
 8004752:	061f      	lsls	r7, r3, #24
 8004754:	f851 5b04 	ldr.w	r5, [r1], #4
 8004758:	d402      	bmi.n	8004760 <_printf_i+0x188>
 800475a:	065f      	lsls	r7, r3, #25
 800475c:	bf48      	it	mi
 800475e:	b2ad      	uxthmi	r5, r5
 8004760:	6031      	str	r1, [r6, #0]
 8004762:	07d9      	lsls	r1, r3, #31
 8004764:	bf44      	itt	mi
 8004766:	f043 0320 	orrmi.w	r3, r3, #32
 800476a:	6023      	strmi	r3, [r4, #0]
 800476c:	b11d      	cbz	r5, 8004776 <_printf_i+0x19e>
 800476e:	2310      	movs	r3, #16
 8004770:	e7ac      	b.n	80046cc <_printf_i+0xf4>
 8004772:	4827      	ldr	r0, [pc, #156]	@ (8004810 <_printf_i+0x238>)
 8004774:	e7e9      	b.n	800474a <_printf_i+0x172>
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	f023 0320 	bic.w	r3, r3, #32
 800477c:	6023      	str	r3, [r4, #0]
 800477e:	e7f6      	b.n	800476e <_printf_i+0x196>
 8004780:	4616      	mov	r6, r2
 8004782:	e7bd      	b.n	8004700 <_printf_i+0x128>
 8004784:	6833      	ldr	r3, [r6, #0]
 8004786:	6825      	ldr	r5, [r4, #0]
 8004788:	6961      	ldr	r1, [r4, #20]
 800478a:	1d18      	adds	r0, r3, #4
 800478c:	6030      	str	r0, [r6, #0]
 800478e:	062e      	lsls	r6, r5, #24
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	d501      	bpl.n	8004798 <_printf_i+0x1c0>
 8004794:	6019      	str	r1, [r3, #0]
 8004796:	e002      	b.n	800479e <_printf_i+0x1c6>
 8004798:	0668      	lsls	r0, r5, #25
 800479a:	d5fb      	bpl.n	8004794 <_printf_i+0x1bc>
 800479c:	8019      	strh	r1, [r3, #0]
 800479e:	2300      	movs	r3, #0
 80047a0:	6123      	str	r3, [r4, #16]
 80047a2:	4616      	mov	r6, r2
 80047a4:	e7bc      	b.n	8004720 <_printf_i+0x148>
 80047a6:	6833      	ldr	r3, [r6, #0]
 80047a8:	1d1a      	adds	r2, r3, #4
 80047aa:	6032      	str	r2, [r6, #0]
 80047ac:	681e      	ldr	r6, [r3, #0]
 80047ae:	6862      	ldr	r2, [r4, #4]
 80047b0:	2100      	movs	r1, #0
 80047b2:	4630      	mov	r0, r6
 80047b4:	f7fb fd0c 	bl	80001d0 <memchr>
 80047b8:	b108      	cbz	r0, 80047be <_printf_i+0x1e6>
 80047ba:	1b80      	subs	r0, r0, r6
 80047bc:	6060      	str	r0, [r4, #4]
 80047be:	6863      	ldr	r3, [r4, #4]
 80047c0:	6123      	str	r3, [r4, #16]
 80047c2:	2300      	movs	r3, #0
 80047c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047c8:	e7aa      	b.n	8004720 <_printf_i+0x148>
 80047ca:	6923      	ldr	r3, [r4, #16]
 80047cc:	4632      	mov	r2, r6
 80047ce:	4649      	mov	r1, r9
 80047d0:	4640      	mov	r0, r8
 80047d2:	47d0      	blx	sl
 80047d4:	3001      	adds	r0, #1
 80047d6:	d0ad      	beq.n	8004734 <_printf_i+0x15c>
 80047d8:	6823      	ldr	r3, [r4, #0]
 80047da:	079b      	lsls	r3, r3, #30
 80047dc:	d413      	bmi.n	8004806 <_printf_i+0x22e>
 80047de:	68e0      	ldr	r0, [r4, #12]
 80047e0:	9b03      	ldr	r3, [sp, #12]
 80047e2:	4298      	cmp	r0, r3
 80047e4:	bfb8      	it	lt
 80047e6:	4618      	movlt	r0, r3
 80047e8:	e7a6      	b.n	8004738 <_printf_i+0x160>
 80047ea:	2301      	movs	r3, #1
 80047ec:	4632      	mov	r2, r6
 80047ee:	4649      	mov	r1, r9
 80047f0:	4640      	mov	r0, r8
 80047f2:	47d0      	blx	sl
 80047f4:	3001      	adds	r0, #1
 80047f6:	d09d      	beq.n	8004734 <_printf_i+0x15c>
 80047f8:	3501      	adds	r5, #1
 80047fa:	68e3      	ldr	r3, [r4, #12]
 80047fc:	9903      	ldr	r1, [sp, #12]
 80047fe:	1a5b      	subs	r3, r3, r1
 8004800:	42ab      	cmp	r3, r5
 8004802:	dcf2      	bgt.n	80047ea <_printf_i+0x212>
 8004804:	e7eb      	b.n	80047de <_printf_i+0x206>
 8004806:	2500      	movs	r5, #0
 8004808:	f104 0619 	add.w	r6, r4, #25
 800480c:	e7f5      	b.n	80047fa <_printf_i+0x222>
 800480e:	bf00      	nop
 8004810:	08004bd8 	.word	0x08004bd8
 8004814:	08004be9 	.word	0x08004be9

08004818 <__swbuf_r>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	460e      	mov	r6, r1
 800481c:	4614      	mov	r4, r2
 800481e:	4605      	mov	r5, r0
 8004820:	b118      	cbz	r0, 800482a <__swbuf_r+0x12>
 8004822:	6a03      	ldr	r3, [r0, #32]
 8004824:	b90b      	cbnz	r3, 800482a <__swbuf_r+0x12>
 8004826:	f7ff fa3f 	bl	8003ca8 <__sinit>
 800482a:	69a3      	ldr	r3, [r4, #24]
 800482c:	60a3      	str	r3, [r4, #8]
 800482e:	89a3      	ldrh	r3, [r4, #12]
 8004830:	071a      	lsls	r2, r3, #28
 8004832:	d501      	bpl.n	8004838 <__swbuf_r+0x20>
 8004834:	6923      	ldr	r3, [r4, #16]
 8004836:	b943      	cbnz	r3, 800484a <__swbuf_r+0x32>
 8004838:	4621      	mov	r1, r4
 800483a:	4628      	mov	r0, r5
 800483c:	f000 f82a 	bl	8004894 <__swsetup_r>
 8004840:	b118      	cbz	r0, 800484a <__swbuf_r+0x32>
 8004842:	f04f 37ff 	mov.w	r7, #4294967295
 8004846:	4638      	mov	r0, r7
 8004848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	6922      	ldr	r2, [r4, #16]
 800484e:	1a98      	subs	r0, r3, r2
 8004850:	6963      	ldr	r3, [r4, #20]
 8004852:	b2f6      	uxtb	r6, r6
 8004854:	4283      	cmp	r3, r0
 8004856:	4637      	mov	r7, r6
 8004858:	dc05      	bgt.n	8004866 <__swbuf_r+0x4e>
 800485a:	4621      	mov	r1, r4
 800485c:	4628      	mov	r0, r5
 800485e:	f7ff fcbb 	bl	80041d8 <_fflush_r>
 8004862:	2800      	cmp	r0, #0
 8004864:	d1ed      	bne.n	8004842 <__swbuf_r+0x2a>
 8004866:	68a3      	ldr	r3, [r4, #8]
 8004868:	3b01      	subs	r3, #1
 800486a:	60a3      	str	r3, [r4, #8]
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	6022      	str	r2, [r4, #0]
 8004872:	701e      	strb	r6, [r3, #0]
 8004874:	6962      	ldr	r2, [r4, #20]
 8004876:	1c43      	adds	r3, r0, #1
 8004878:	429a      	cmp	r2, r3
 800487a:	d004      	beq.n	8004886 <__swbuf_r+0x6e>
 800487c:	89a3      	ldrh	r3, [r4, #12]
 800487e:	07db      	lsls	r3, r3, #31
 8004880:	d5e1      	bpl.n	8004846 <__swbuf_r+0x2e>
 8004882:	2e0a      	cmp	r6, #10
 8004884:	d1df      	bne.n	8004846 <__swbuf_r+0x2e>
 8004886:	4621      	mov	r1, r4
 8004888:	4628      	mov	r0, r5
 800488a:	f7ff fca5 	bl	80041d8 <_fflush_r>
 800488e:	2800      	cmp	r0, #0
 8004890:	d0d9      	beq.n	8004846 <__swbuf_r+0x2e>
 8004892:	e7d6      	b.n	8004842 <__swbuf_r+0x2a>

08004894 <__swsetup_r>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4b29      	ldr	r3, [pc, #164]	@ (800493c <__swsetup_r+0xa8>)
 8004898:	4605      	mov	r5, r0
 800489a:	6818      	ldr	r0, [r3, #0]
 800489c:	460c      	mov	r4, r1
 800489e:	b118      	cbz	r0, 80048a8 <__swsetup_r+0x14>
 80048a0:	6a03      	ldr	r3, [r0, #32]
 80048a2:	b90b      	cbnz	r3, 80048a8 <__swsetup_r+0x14>
 80048a4:	f7ff fa00 	bl	8003ca8 <__sinit>
 80048a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ac:	0719      	lsls	r1, r3, #28
 80048ae:	d422      	bmi.n	80048f6 <__swsetup_r+0x62>
 80048b0:	06da      	lsls	r2, r3, #27
 80048b2:	d407      	bmi.n	80048c4 <__swsetup_r+0x30>
 80048b4:	2209      	movs	r2, #9
 80048b6:	602a      	str	r2, [r5, #0]
 80048b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	f04f 30ff 	mov.w	r0, #4294967295
 80048c2:	e033      	b.n	800492c <__swsetup_r+0x98>
 80048c4:	0758      	lsls	r0, r3, #29
 80048c6:	d512      	bpl.n	80048ee <__swsetup_r+0x5a>
 80048c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048ca:	b141      	cbz	r1, 80048de <__swsetup_r+0x4a>
 80048cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048d0:	4299      	cmp	r1, r3
 80048d2:	d002      	beq.n	80048da <__swsetup_r+0x46>
 80048d4:	4628      	mov	r0, r5
 80048d6:	f7ff fafb 	bl	8003ed0 <_free_r>
 80048da:	2300      	movs	r3, #0
 80048dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80048de:	89a3      	ldrh	r3, [r4, #12]
 80048e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048e4:	81a3      	strh	r3, [r4, #12]
 80048e6:	2300      	movs	r3, #0
 80048e8:	6063      	str	r3, [r4, #4]
 80048ea:	6923      	ldr	r3, [r4, #16]
 80048ec:	6023      	str	r3, [r4, #0]
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	f043 0308 	orr.w	r3, r3, #8
 80048f4:	81a3      	strh	r3, [r4, #12]
 80048f6:	6923      	ldr	r3, [r4, #16]
 80048f8:	b94b      	cbnz	r3, 800490e <__swsetup_r+0x7a>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004904:	d003      	beq.n	800490e <__swsetup_r+0x7a>
 8004906:	4621      	mov	r1, r4
 8004908:	4628      	mov	r0, r5
 800490a:	f000 f883 	bl	8004a14 <__smakebuf_r>
 800490e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004912:	f013 0201 	ands.w	r2, r3, #1
 8004916:	d00a      	beq.n	800492e <__swsetup_r+0x9a>
 8004918:	2200      	movs	r2, #0
 800491a:	60a2      	str	r2, [r4, #8]
 800491c:	6962      	ldr	r2, [r4, #20]
 800491e:	4252      	negs	r2, r2
 8004920:	61a2      	str	r2, [r4, #24]
 8004922:	6922      	ldr	r2, [r4, #16]
 8004924:	b942      	cbnz	r2, 8004938 <__swsetup_r+0xa4>
 8004926:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800492a:	d1c5      	bne.n	80048b8 <__swsetup_r+0x24>
 800492c:	bd38      	pop	{r3, r4, r5, pc}
 800492e:	0799      	lsls	r1, r3, #30
 8004930:	bf58      	it	pl
 8004932:	6962      	ldrpl	r2, [r4, #20]
 8004934:	60a2      	str	r2, [r4, #8]
 8004936:	e7f4      	b.n	8004922 <__swsetup_r+0x8e>
 8004938:	2000      	movs	r0, #0
 800493a:	e7f7      	b.n	800492c <__swsetup_r+0x98>
 800493c:	20000020 	.word	0x20000020

08004940 <_raise_r>:
 8004940:	291f      	cmp	r1, #31
 8004942:	b538      	push	{r3, r4, r5, lr}
 8004944:	4605      	mov	r5, r0
 8004946:	460c      	mov	r4, r1
 8004948:	d904      	bls.n	8004954 <_raise_r+0x14>
 800494a:	2316      	movs	r3, #22
 800494c:	6003      	str	r3, [r0, #0]
 800494e:	f04f 30ff 	mov.w	r0, #4294967295
 8004952:	bd38      	pop	{r3, r4, r5, pc}
 8004954:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004956:	b112      	cbz	r2, 800495e <_raise_r+0x1e>
 8004958:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800495c:	b94b      	cbnz	r3, 8004972 <_raise_r+0x32>
 800495e:	4628      	mov	r0, r5
 8004960:	f000 f830 	bl	80049c4 <_getpid_r>
 8004964:	4622      	mov	r2, r4
 8004966:	4601      	mov	r1, r0
 8004968:	4628      	mov	r0, r5
 800496a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800496e:	f000 b817 	b.w	80049a0 <_kill_r>
 8004972:	2b01      	cmp	r3, #1
 8004974:	d00a      	beq.n	800498c <_raise_r+0x4c>
 8004976:	1c59      	adds	r1, r3, #1
 8004978:	d103      	bne.n	8004982 <_raise_r+0x42>
 800497a:	2316      	movs	r3, #22
 800497c:	6003      	str	r3, [r0, #0]
 800497e:	2001      	movs	r0, #1
 8004980:	e7e7      	b.n	8004952 <_raise_r+0x12>
 8004982:	2100      	movs	r1, #0
 8004984:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004988:	4620      	mov	r0, r4
 800498a:	4798      	blx	r3
 800498c:	2000      	movs	r0, #0
 800498e:	e7e0      	b.n	8004952 <_raise_r+0x12>

08004990 <raise>:
 8004990:	4b02      	ldr	r3, [pc, #8]	@ (800499c <raise+0xc>)
 8004992:	4601      	mov	r1, r0
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	f7ff bfd3 	b.w	8004940 <_raise_r>
 800499a:	bf00      	nop
 800499c:	20000020 	.word	0x20000020

080049a0 <_kill_r>:
 80049a0:	b538      	push	{r3, r4, r5, lr}
 80049a2:	4d07      	ldr	r5, [pc, #28]	@ (80049c0 <_kill_r+0x20>)
 80049a4:	2300      	movs	r3, #0
 80049a6:	4604      	mov	r4, r0
 80049a8:	4608      	mov	r0, r1
 80049aa:	4611      	mov	r1, r2
 80049ac:	602b      	str	r3, [r5, #0]
 80049ae:	f7fd fd93 	bl	80024d8 <_kill>
 80049b2:	1c43      	adds	r3, r0, #1
 80049b4:	d102      	bne.n	80049bc <_kill_r+0x1c>
 80049b6:	682b      	ldr	r3, [r5, #0]
 80049b8:	b103      	cbz	r3, 80049bc <_kill_r+0x1c>
 80049ba:	6023      	str	r3, [r4, #0]
 80049bc:	bd38      	pop	{r3, r4, r5, pc}
 80049be:	bf00      	nop
 80049c0:	20012f38 	.word	0x20012f38

080049c4 <_getpid_r>:
 80049c4:	f7fd bd80 	b.w	80024c8 <_getpid>

080049c8 <__swhatbuf_r>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	460c      	mov	r4, r1
 80049cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049d0:	2900      	cmp	r1, #0
 80049d2:	b096      	sub	sp, #88	@ 0x58
 80049d4:	4615      	mov	r5, r2
 80049d6:	461e      	mov	r6, r3
 80049d8:	da0d      	bge.n	80049f6 <__swhatbuf_r+0x2e>
 80049da:	89a3      	ldrh	r3, [r4, #12]
 80049dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80049e0:	f04f 0100 	mov.w	r1, #0
 80049e4:	bf14      	ite	ne
 80049e6:	2340      	movne	r3, #64	@ 0x40
 80049e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80049ec:	2000      	movs	r0, #0
 80049ee:	6031      	str	r1, [r6, #0]
 80049f0:	602b      	str	r3, [r5, #0]
 80049f2:	b016      	add	sp, #88	@ 0x58
 80049f4:	bd70      	pop	{r4, r5, r6, pc}
 80049f6:	466a      	mov	r2, sp
 80049f8:	f000 f848 	bl	8004a8c <_fstat_r>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	dbec      	blt.n	80049da <__swhatbuf_r+0x12>
 8004a00:	9901      	ldr	r1, [sp, #4]
 8004a02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a0a:	4259      	negs	r1, r3
 8004a0c:	4159      	adcs	r1, r3
 8004a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a12:	e7eb      	b.n	80049ec <__swhatbuf_r+0x24>

08004a14 <__smakebuf_r>:
 8004a14:	898b      	ldrh	r3, [r1, #12]
 8004a16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a18:	079d      	lsls	r5, r3, #30
 8004a1a:	4606      	mov	r6, r0
 8004a1c:	460c      	mov	r4, r1
 8004a1e:	d507      	bpl.n	8004a30 <__smakebuf_r+0x1c>
 8004a20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	6123      	str	r3, [r4, #16]
 8004a28:	2301      	movs	r3, #1
 8004a2a:	6163      	str	r3, [r4, #20]
 8004a2c:	b003      	add	sp, #12
 8004a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a30:	ab01      	add	r3, sp, #4
 8004a32:	466a      	mov	r2, sp
 8004a34:	f7ff ffc8 	bl	80049c8 <__swhatbuf_r>
 8004a38:	9f00      	ldr	r7, [sp, #0]
 8004a3a:	4605      	mov	r5, r0
 8004a3c:	4639      	mov	r1, r7
 8004a3e:	4630      	mov	r0, r6
 8004a40:	f7ff faba 	bl	8003fb8 <_malloc_r>
 8004a44:	b948      	cbnz	r0, 8004a5a <__smakebuf_r+0x46>
 8004a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a4a:	059a      	lsls	r2, r3, #22
 8004a4c:	d4ee      	bmi.n	8004a2c <__smakebuf_r+0x18>
 8004a4e:	f023 0303 	bic.w	r3, r3, #3
 8004a52:	f043 0302 	orr.w	r3, r3, #2
 8004a56:	81a3      	strh	r3, [r4, #12]
 8004a58:	e7e2      	b.n	8004a20 <__smakebuf_r+0xc>
 8004a5a:	89a3      	ldrh	r3, [r4, #12]
 8004a5c:	6020      	str	r0, [r4, #0]
 8004a5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a62:	81a3      	strh	r3, [r4, #12]
 8004a64:	9b01      	ldr	r3, [sp, #4]
 8004a66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a6a:	b15b      	cbz	r3, 8004a84 <__smakebuf_r+0x70>
 8004a6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a70:	4630      	mov	r0, r6
 8004a72:	f000 f81d 	bl	8004ab0 <_isatty_r>
 8004a76:	b128      	cbz	r0, 8004a84 <__smakebuf_r+0x70>
 8004a78:	89a3      	ldrh	r3, [r4, #12]
 8004a7a:	f023 0303 	bic.w	r3, r3, #3
 8004a7e:	f043 0301 	orr.w	r3, r3, #1
 8004a82:	81a3      	strh	r3, [r4, #12]
 8004a84:	89a3      	ldrh	r3, [r4, #12]
 8004a86:	431d      	orrs	r5, r3
 8004a88:	81a5      	strh	r5, [r4, #12]
 8004a8a:	e7cf      	b.n	8004a2c <__smakebuf_r+0x18>

08004a8c <_fstat_r>:
 8004a8c:	b538      	push	{r3, r4, r5, lr}
 8004a8e:	4d07      	ldr	r5, [pc, #28]	@ (8004aac <_fstat_r+0x20>)
 8004a90:	2300      	movs	r3, #0
 8004a92:	4604      	mov	r4, r0
 8004a94:	4608      	mov	r0, r1
 8004a96:	4611      	mov	r1, r2
 8004a98:	602b      	str	r3, [r5, #0]
 8004a9a:	f7fd fd7d 	bl	8002598 <_fstat>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	d102      	bne.n	8004aa8 <_fstat_r+0x1c>
 8004aa2:	682b      	ldr	r3, [r5, #0]
 8004aa4:	b103      	cbz	r3, 8004aa8 <_fstat_r+0x1c>
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	bd38      	pop	{r3, r4, r5, pc}
 8004aaa:	bf00      	nop
 8004aac:	20012f38 	.word	0x20012f38

08004ab0 <_isatty_r>:
 8004ab0:	b538      	push	{r3, r4, r5, lr}
 8004ab2:	4d06      	ldr	r5, [pc, #24]	@ (8004acc <_isatty_r+0x1c>)
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	4604      	mov	r4, r0
 8004ab8:	4608      	mov	r0, r1
 8004aba:	602b      	str	r3, [r5, #0]
 8004abc:	f7fd fd7c 	bl	80025b8 <_isatty>
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	d102      	bne.n	8004aca <_isatty_r+0x1a>
 8004ac4:	682b      	ldr	r3, [r5, #0]
 8004ac6:	b103      	cbz	r3, 8004aca <_isatty_r+0x1a>
 8004ac8:	6023      	str	r3, [r4, #0]
 8004aca:	bd38      	pop	{r3, r4, r5, pc}
 8004acc:	20012f38 	.word	0x20012f38

08004ad0 <_init>:
 8004ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad2:	bf00      	nop
 8004ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad6:	bc08      	pop	{r3}
 8004ad8:	469e      	mov	lr, r3
 8004ada:	4770      	bx	lr

08004adc <_fini>:
 8004adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ade:	bf00      	nop
 8004ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ae2:	bc08      	pop	{r3}
 8004ae4:	469e      	mov	lr, r3
 8004ae6:	4770      	bx	lr
