============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Feb 09 2026  01:50:02 pm
  Module:                 counter_16bit
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-297 ps) Setup Check with Pin count_reg[7]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[7]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-    1008                  
             Slack:=    -297                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q F     DFFRX4         2 18.8    35   331     331    (-,-) 
  fopt4/Y                      -       A->Y  F     BUFX4          2 18.7    34   117     449    (-,-) 
  inc_ADD_UNS_OP_g2657__6260/Y -       B->Y  F     CLKAND2X2      2 15.3    45   133     581    (-,-) 
  inc_ADD_UNS_OP_g2633__6131/Y -       A->Y  F     AND2X1         1 12.8    55   123     705    (-,-) 
  inc_ADD_UNS_OP_g2594__3680/Y -       B->Y  R     NAND2X2        1 10.9    54    64     768    (-,-) 
  inc_ADD_UNS_OP_g2589__6260/Y -       B->Y  F     XOR2X2         1  8.9    54   240    1008    (-,-) 
  count_reg[7]/D               -       -     F     DFFRX4         1    -     -     0    1008    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[7]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: VIOLATED (-295 ps) Setup Check with Pin count_reg[15]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[15]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-    1013                  
             Slack:=    -295                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  inc_ADD_UNS_OP_g2625__3680/Y -       A->Y  F     NAND3X4        2 33.5   101   123     698    (-,-) 
  inc_ADD_UNS_OP_g2624/Y       -       A->Y  R     CLKINVX8      10 93.7    95   115     814    (-,-) 
  inc_ADD_UNS_OP_g2620__4319/Y -       A->Y  F     NAND2X2        1 17.9    69    89     903    (-,-) 
  inc_ADD_UNS_OP_g2609__9315/Y -       B->Y  R     NAND2X4        1 12.8    46    58     961    (-,-) 
  inc_ADD_UNS_OP_g2600__8246/Y -       B->Y  F     NAND2X2        1  8.9    39    51    1013    (-,-) 
  count_reg[15]/D              -       -     F     DFFRX4         1    -     -     0    1013    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[15]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: VIOLATED (-295 ps) Setup Check with Pin count_reg[12]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[12]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-    1013                  
             Slack:=    -295                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  inc_ADD_UNS_OP_g2625__3680/Y -       A->Y  F     NAND3X4        2 33.5   101   123     698    (-,-) 
  inc_ADD_UNS_OP_g2624/Y       -       A->Y  R     CLKINVX8      10 93.7    95   115     814    (-,-) 
  inc_ADD_UNS_OP_g2618__5107/Y -       B->Y  F     NAND2X2        1 17.9    72    90     904    (-,-) 
  inc_ADD_UNS_OP_g2607__4733/Y -       B->Y  R     NAND2X4        1 12.8    42    59     963    (-,-) 
  inc_ADD_UNS_OP_g2602__6131/Y -       B->Y  F     NAND2X2        1  8.9    39    50    1013    (-,-) 
  count_reg[12]/D              -       -     F     DFFRX4         1    -     -     0    1013    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[12]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: VIOLATED (-293 ps) Setup Check with Pin count_reg[11]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[11]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-    1011                  
             Slack:=    -293                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  inc_ADD_UNS_OP_g2625__3680/Y -       A->Y  F     NAND3X4        2 33.5   101   123     698    (-,-) 
  inc_ADD_UNS_OP_g2624/Y       -       A->Y  R     CLKINVX8      10 93.7    95   115     814    (-,-) 
  inc_ADD_UNS_OP_g2622__5526/Y -       A->Y  F     NAND2X2        1 17.9    69    89     903    (-,-) 
  inc_ADD_UNS_OP_g2613__1666/Y -       B->Y  R     NAND2X4        1 12.8    42    58     961    (-,-) 
  inc_ADD_UNS_OP_g2601__7098/Y -       B->Y  F     NAND2X2        1  8.9    39    50    1011    (-,-) 
  count_reg[11]/D              -       -     F     DFFRX4         1    -     -     0    1011    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[11]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: VIOLATED (-293 ps) Setup Check with Pin count_reg[14]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[14]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-    1011                  
             Slack:=    -293                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  inc_ADD_UNS_OP_g2625__3680/Y -       A->Y  F     NAND3X4        2 33.5   101   123     698    (-,-) 
  inc_ADD_UNS_OP_g2624/Y       -       A->Y  R     CLKINVX8      10 93.7    95   115     814    (-,-) 
  inc_ADD_UNS_OP_g2619__6260/Y -       A->Y  F     NAND2X2        1 17.9    69    89     903    (-,-) 
  inc_ADD_UNS_OP_g2605__5115/Y -       B->Y  R     NAND2X4        1 12.8    42    58     961    (-,-) 
  inc_ADD_UNS_OP_g2603__1881/Y -       B->Y  F     NAND2X2        1  8.9    39    50    1011    (-,-) 
  count_reg[14]/D              -       -     F     DFFRX4         1    -     -     0    1011    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[14]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: VIOLATED (-293 ps) Setup Check with Pin count_reg[13]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[13]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-    1011                  
             Slack:=    -293                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  inc_ADD_UNS_OP_g2625__3680/Y -       A->Y  F     NAND3X4        2 33.5   101   123     698    (-,-) 
  inc_ADD_UNS_OP_g2624/Y       -       A->Y  R     CLKINVX8      10 93.7    95   115     814    (-,-) 
  inc_ADD_UNS_OP_g2621__8428/Y -       A->Y  F     NAND2X2        1 17.9    69    89     903    (-,-) 
  inc_ADD_UNS_OP_g2617__2398/Y -       B->Y  R     NAND2X4        1 12.8    42    58     961    (-,-) 
  inc_ADD_UNS_OP_g2599__5122/Y -       B->Y  F     NAND2X2        1  8.9    39    50    1011    (-,-) 
  count_reg[13]/D              -       -     F     DFFRX4         1    -     -     0    1011    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[13]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: VIOLATED (-289 ps) Setup Check with Pin count_reg[9]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[9]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-    1000                  
             Slack:=    -289                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q R     DFFRX4         2 18.9    53   366     366    (-,-) 
  fopt4/Y                      -       A->Y  R     BUFX4          2 18.7    43   104     470    (-,-) 
  fopt3/Y                      -       A->Y  R     CLKBUFX8       2 19.2    30    90     560    (-,-) 
  inc_ADD_UNS_OP_g2655__2398/Y -       B->Y  F     NAND2X2        1 17.9    67    65     625    (-,-) 
  inc_ADD_UNS_OP_g2642__9315/Y -       B->Y  R     NOR2X4         1 17.9    89    95     721    (-,-) 
  inc_ADD_UNS_OP_g2628__1705/Y -       D->Y  F     NAND4X4        1 10.9    74    84     805    (-,-) 
  inc_ADD_UNS_OP_g2611__2883/Y -       B->Y  F     XOR2X2         1  8.9    54   195    1000    (-,-) 
  count_reg[9]/D               -       -     F     DFFRX4         1    -     -     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[9]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: VIOLATED (-288 ps) Setup Check with Pin count_reg[5]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[2]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[5]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-     999                  
             Slack:=    -288                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[2]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[2]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[2]/Q               -       CK->Q R     DFFRX4         5 46.1    94   402     402    (-,-) 
  inc_ADD_UNS_OP_g2647__2346/Y -       A->Y  R     AND2X2         1 17.9    78   176     578    (-,-) 
  inc_ADD_UNS_OP_g2598__1705/Y -       C->Y  F     NAND3X4        2 23.0    79    91     669    (-,-) 
  inc_ADD_UNS_OP_g2597/Y       -       A->Y  R     INVX4          3 30.4    66    82     752    (-,-) 
  inc_ADD_UNS_OP_g2593__6783/Y -       A->Y  F     NAND2X2        1 10.9    45    64     816    (-,-) 
  inc_ADD_UNS_OP_g2587__2398/Y -       B->Y  F     XOR2X2         1  8.9    54   183     999    (-,-) 
  count_reg[5]/D               -       -     F     DFFRX4         1    -     -     0     999    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: VIOLATED (-287 ps) Setup Check with Pin count_reg[6]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[2]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[6]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-     999                  
             Slack:=    -287                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[2]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[2]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[2]/Q               -       CK->Q R     DFFRX4         5 46.1    94   402     402    (-,-) 
  inc_ADD_UNS_OP_g2647__2346/Y -       A->Y  R     AND2X2         1 17.9    78   176     578    (-,-) 
  inc_ADD_UNS_OP_g2598__1705/Y -       C->Y  F     NAND3X4        2 23.0    79    91     669    (-,-) 
  inc_ADD_UNS_OP_g2597/Y       -       A->Y  R     INVX4          3 30.4    66    82     752    (-,-) 
  inc_ADD_UNS_OP_g2592__5526/Y -       A->Y  F     NAND2X2        1 10.9    44    64     816    (-,-) 
  inc_ADD_UNS_OP_g2590__4319/Y -       B->Y  F     XOR2X2         1  8.9    54   183     999    (-,-) 
  count_reg[6]/D               -       -     F     DFFRX4         1    -     -     0     999    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[6]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: VIOLATED (-274 ps) Setup Check with Pin count_reg[10]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[10]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-     985                  
             Slack:=    -274                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  fopt/Y                       -       A->Y  R     BUFX4          1 12.7    35   118     694    (-,-) 
  inc_ADD_UNS_OP_g2627__2802/Y -       D->Y  F     NAND4X2        1 10.9    98    87     780    (-,-) 
  inc_ADD_UNS_OP_g2616__5477/Y -       B->Y  F     XOR2X2         1  8.9    54   205     985    (-,-) 
  count_reg[10]/D              -       -     F     DFFRX4         1    -     -     0     985    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[10]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: VIOLATED (-227 ps) Setup Check with Pin count_reg[8]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[5]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[8]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    -227                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[5]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[5]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[5]/Q               -       CK->Q R     DFFRX4         3 30.0    70   382     382    (-,-) 
  inc_ADD_UNS_OP_g2656__5107/Y -       A->Y  F     NAND2X4        2 26.6    56    74     456    (-,-) 
  inc_ADD_UNS_OP_g2641__6161/Y -       A->Y  R     NOR2X4         2 24.0   109   120     575    (-,-) 
  inc_ADD_UNS_OP_g2625__3680/Y -       A->Y  F     NAND3X4        2 33.5   101   123     698    (-,-) 
  inc_ADD_UNS_OP_g2615__6417/Y -       A->Y  F     XOR2X2         1  8.9    54   240     938    (-,-) 
  count_reg[8]/D               -       -     F     DFFRX4         1    -     -     0     938    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[8]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: VIOLATED (-226 ps) Setup Check with Pin count_reg[4]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[4]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     250                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     935                  
             Slack:=    -226                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q F     DFFRX4         2 18.8    35   331     331    (-,-) 
  fopt4/Y                      -       A->Y  F     BUFX4          2 18.7    34   117     449    (-,-) 
  fopt3/Y                      -       A->Y  F     CLKBUFX8       2 19.2    27   109     558    (-,-) 
  fopt2/Y                      -       A->Y  F     BUFX4          2 26.9    42   122     680    (-,-) 
  fopt1/Y                      -       A->Y  R     INVX4          2 17.3    39    50     730    (-,-) 
  inc_ADD_UNS_OP_g2591__8428/Y -       B->Y  F     CLKXOR2X1      1  8.9    60   205     935    (-,-) 
  count_reg[4]/D               -       -     F     DFFRX4         1    -     -     0     935    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: VIOLATED (-168 ps) Setup Check with Pin count_reg[3]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[3]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      58                  
       Uncertainty:-     250                  
     Required Time:=     692                  
      Launch Clock:-       0                  
         Data Path:-     860                  
             Slack:=    -168                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 42.4    89   398     398    (-,-) 
  inc_ADD_UNS_OP_g2658__4319/Y -       A->Y  F     NAND2X4        1 28.3    59    81     478    (-,-) 
  inc_ADD_UNS_OP_g2629/Y       -       A->Y  R     CLKINVX8       3 37.1    45    62     541    (-,-) 
  inc_ADD_UNS_OP_g2626__1617/Y -       B->Y  F     NAND2X4        2 25.0    57    62     602    (-,-) 
  inc_ADD_UNS_OP_g2604/Y       -       A->Y  R     INVX4          1 17.9    44    58     660    (-,-) 
  inc_ADD_UNS_OP_g2596__2802/Y -       B->Y  F     NAND2X4        1 10.9    31    44     704    (-,-) 
  inc_ADD_UNS_OP_g2588__5107/Y -       B->Y  R     XOR2X1         1  8.9    74   156     860    (-,-) 
  count_reg[3]/D               -       -     R     DFFRX4         1    -     -     0     860    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[3]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: VIOLATED (-79 ps) Setup Check with Pin count_reg[2]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (R) count_reg[2]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      58                  
       Uncertainty:-     250                  
     Required Time:=     692                  
      Launch Clock:-       0                  
         Data Path:-     772                  
             Slack:=     -79                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 42.4    89   398     398    (-,-) 
  inc_ADD_UNS_OP_g2658__4319/Y -       A->Y  F     NAND2X4        1 28.3    59    81     478    (-,-) 
  inc_ADD_UNS_OP_g2629/Y       -       A->Y  R     CLKINVX8       3 37.1    45    62     541    (-,-) 
  inc_ADD_UNS_OP_g2626__1617/Y -       B->Y  F     NAND2X4        2 25.0    57    62     602    (-,-) 
  inc_ADD_UNS_OP_g2595__1617/Y -       B->Y  R     XOR2X1         1  8.9    74   169     772    (-,-) 
  count_reg[2]/D               -       -     R     DFFRX4         1    -     -     0     772    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[2]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: VIOLATED (-58 ps) Setup Check with Pin count_reg[1]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[1]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     250                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     767                  
             Slack:=     -58                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 42.4    89   398     398    (-,-) 
  inc_ADD_UNS_OP_g2658__4319/Y -       A->Y  F     NAND2X4        1 28.3    59    81     478    (-,-) 
  inc_ADD_UNS_OP_g2629/Y       -       A->Y  R     CLKINVX8       3 37.1    45    62     541    (-,-) 
  inc_ADD_UNS_OP_g2623__6783/Y -       A->Y  F     XOR2X1         1  8.9    60   226     767    (-,-) 
  count_reg[1]/D               -       -     F     DFFRX4         1    -     -     0     767    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[1]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (70 ps) Setup Check with Pin count_reg[0]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[0]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     250                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     639                  
             Slack:=      70                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[0]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[0]/Q               -       CK->Q R     DFFRX4         4 42.4    89   398     398    (-,-) 
  inc_ADD_UNS_OP_g2643__9945/Y -       A->Y  F     CLKXOR2X1      1  8.9    60   242     639    (-,-) 
  count_reg[0]/D               -       -     F     DFFRX4         1    -     -     0     639    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  count_reg[0]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------


