Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ffbdfe2b36b44e1c8607620aed153a36 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot butterfly_test_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.butterfly_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_float_types
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee_proposed.float_pkg
Compiling package xil_defaultlib.complex_record
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.fft_butterfly [fft_butterfly_default]
Compiling architecture behavioral of entity xil_defaultlib.butterfly_test
Built simulation snapshot butterfly_test_time_synth
