verilog-sk-define-signal is an interactive compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-sk-define-signal)<br/><br/>Insert a definition of signal under point at top of module.