Analysis & Synthesis report for patmos
Thu Jan 28 18:13:26 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|stateReg
 11. State Machine - |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_state
 12. State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|state
 13. State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|stateReg
 14. State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stateReg
 15. State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg
 16. State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Physical Synthesis Netlist Optimizations
 21. Registers Added for RAM Pass-Through Logic
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Top-level Entity: |patmos_top
 25. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_6gc1:auto_generated
 26. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated
 27. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated
 28. Source assignments for Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_mcc1:auto_generated
 29. Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated
 30. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated
 31. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated
 32. Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated
 33. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated
 34. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated
 35. Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated
 36. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated
 37. Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated
 38. Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated
 39. Source assignments for Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated
 40. Source assignments for Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_icc1:auto_generated
 41. Source assignments for Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated
 42. Source assignments for Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated
 43. Source assignments for Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated
 44. Source assignments for Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated
 45. Source assignments for Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated
 46. Parameter Settings for User Entity Instance: pll:pll_inst
 47. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 48. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0
 49. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0
 50. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0
 51. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0
 52. Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0
 53. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0
 54. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0
 55. Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0
 56. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0
 57. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0
 58. Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0
 59. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0
 60. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0
 61. Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0
 62. Parameter Settings for Inferred Entity Instance: Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0
 63. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0
 64. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0
 65. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0
 66. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0
 67. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0
 68. Parameter Settings for Inferred Entity Instance: Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0
 69. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1
 71. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3
 72. Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult2
 73. altpll Parameter Settings by Entity Instance
 74. altsyncram Parameter Settings by Entity Instance
 75. lpm_mult Parameter Settings by Entity Instance
 76. Port Connectivity Checks: "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue"
 77. Port Connectivity Checks: "Patmos:comp|PatmosCore:cores_0|OcpBurstBus:burstBus"
 78. Port Connectivity Checks: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|OcpBurstBus:burstReadBus1"
 79. Port Connectivity Checks: "pll:pll_inst"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 28 18:13:26 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; patmos                                      ;
; Top-level Entity Name              ; patmos_top                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 18,266                                      ;
;     Total combinational functions  ; 16,600                                      ;
;     Dedicated logic registers      ; 5,257                                       ;
; Total registers                    ; 5257                                        ;
; Total pins                         ; 57                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 146,624                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; patmos_top         ; patmos             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../../vhdl/patmos_de2-115.vhdl   ; yes             ; User VHDL File               ; /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl                  ;         ;
; ../../vhdl/altera/cyc2_pll.vhd   ; yes             ; User VHDL File               ; /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd                  ;         ;
; ../../build/Patmos.v             ; yes             ; User Verilog HDL File        ; /home/patmos/t-crest/patmos/hardware/build/Patmos.v                            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6gc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_6gc1.tdf ;         ;
; db/altsyncram_oic1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_oic1.tdf ;         ;
; db/altsyncram_adc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_adc1.tdf ;         ;
; db/altsyncram_mcc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_mcc1.tdf ;         ;
; db/altsyncram_rd41.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_rd41.tdf ;         ;
; db/altsyncram_u9c1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_u9c1.tdf ;         ;
; db/altsyncram_icc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_icc1.tdf ;         ;
; db/altsyncram_7gc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_7gc1.tdf ;         ;
; db/altsyncram_ilc1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_ilc1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/mult_7dt.tdf        ;         ;
; db/mult_86t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/mult_86t.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 18,266                                     ;
;                                             ;                                            ;
; Total combinational functions               ; 16600                                      ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 10967                                      ;
;     -- 3 input functions                    ; 4151                                       ;
;     -- <=2 input functions                  ; 1482                                       ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 15284                                      ;
;     -- arithmetic mode                      ; 1316                                       ;
;                                             ;                                            ;
; Total registers                             ; 5257                                       ;
;     -- Dedicated logic registers            ; 5257                                       ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 57                                         ;
; Total memory bits                           ; 146624                                     ;
;                                             ;                                            ;
; Embedded Multiplier 9-bit elements          ; 8                                          ;
;                                             ;                                            ;
; Total PLLs                                  ; 1                                          ;
;     -- PLLs                                 ; 1                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 5580                                       ;
; Total fan-out                               ; 80630                                      ;
; Average fan-out                             ; 3.61                                       ;
+---------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name        ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |patmos_top                                           ; 16600 (4)           ; 5257 (6)                  ; 146624      ; 8            ; 0       ; 4         ; 57   ; 0            ; |patmos_top                                                                                                                                                ; patmos_top         ; work         ;
;    |Patmos:comp|                                      ; 16596 (188)         ; 5251 (12)                 ; 146624      ; 8            ; 0       ; 4         ; 0    ; 0            ; |patmos_top|Patmos:comp                                                                                                                                    ; Patmos             ; work         ;
;       |CpuInfo:CpuInfo|                               ; 12 (12)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|CpuInfo:CpuInfo                                                                                                                    ; CpuInfo            ; work         ;
;       |Deadline:Deadline|                             ; 113 (113)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Deadline:Deadline                                                                                                                  ; Deadline           ; work         ;
;       |HardlockOCPWrapper:HardlockOCPWrapper|         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|HardlockOCPWrapper:HardlockOCPWrapper                                                                                              ; HardlockOCPWrapper ; work         ;
;       |Keys:Keys|                                     ; 8 (8)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Keys:Keys                                                                                                                          ; Keys               ; work         ;
;       |Leds:Leds|                                     ; 14 (14)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Leds:Leds                                                                                                                          ; Leds               ; work         ;
;       |PatmosCore:cores_0|                            ; 15265 (90)          ; 4271 (1)                  ; 129984      ; 8            ; 0       ; 4         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0                                                                                                                 ; PatmosCore         ; work         ;
;          |DataCache:dcache|                           ; 1472 (14)           ; 967 (4)                   ; 54272       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache                                                                                                ; DataCache          ; work         ;
;             |DirectMappedCache:dm|                    ; 627 (581)           ; 602 (374)                 ; 37888       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm                                                                           ; DirectMappedCache  ; work         ;
;                |MemBlock_4:tagMem|                    ; 11 (11)             ; 66 (66)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem                                                         ; MemBlock_4         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0                                    ; altsyncram         ; work         ;
;                      |altsyncram_6gc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_6gc1:auto_generated     ; altsyncram_6gc1    ; work         ;
;                |MemBlock_5:MemBlock_1|                ; 7 (7)               ; 38 (38)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1                                                     ; MemBlock_5         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0                                ; altsyncram         ; work         ;
;                      |altsyncram_oic1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ; altsyncram_oic1    ; work         ;
;                |MemBlock_5:MemBlock_2|                ; 7 (7)               ; 38 (38)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2                                                     ; MemBlock_5         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0                                ; altsyncram         ; work         ;
;                      |altsyncram_oic1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ; altsyncram_oic1    ; work         ;
;                |MemBlock_5:MemBlock_3|                ; 14 (14)             ; 48 (48)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3                                                     ; MemBlock_5         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0                                ; altsyncram         ; work         ;
;                      |altsyncram_oic1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ; altsyncram_oic1    ; work         ;
;                |MemBlock_5:MemBlock|                  ; 7 (7)               ; 38 (38)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock                                                       ; MemBlock_5         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0                                  ; altsyncram         ; work         ;
;                      |altsyncram_oic1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated   ; altsyncram_oic1    ; work         ;
;             |NullCache:bp|                            ; 13 (13)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp                                                                                   ; NullCache          ; work         ;
;             |StackCache:sc|                           ; 801 (764)           ; 252 (135)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc                                                                                  ; StackCache         ; work         ;
;                |MemBlock_9:MemBlock_1|                ; 8 (8)               ; 36 (36)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1                                                            ; MemBlock_9         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                       ; altsyncram         ; work         ;
;                      |altsyncram_adc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated        ; altsyncram_adc1    ; work         ;
;                |MemBlock_9:MemBlock_2|                ; 11 (11)             ; 27 (27)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2                                                            ; MemBlock_9         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                       ; altsyncram         ; work         ;
;                      |altsyncram_adc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated        ; altsyncram_adc1    ; work         ;
;                |MemBlock_9:MemBlock_3|                ; 12 (12)             ; 27 (27)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3                                                            ; MemBlock_9         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                       ; altsyncram         ; work         ;
;                      |altsyncram_adc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated        ; altsyncram_adc1    ; work         ;
;                |MemBlock_9:MemBlock|                  ; 6 (6)               ; 27 (27)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock                                                              ; MemBlock_9         ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                         ; altsyncram         ; work         ;
;                      |altsyncram_adc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated          ; altsyncram_adc1    ; work         ;
;             |WriteNoBuffer:wc|                        ; 17 (17)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc                                                                               ; WriteNoBuffer      ; work         ;
;          |Decode:decode|                              ; 4485 (3349)         ; 1302 (186)                ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode                                                                                                   ; Decode             ; work         ;
;             |RegisterFile:rf|                         ; 1136 (1136)         ; 1116 (1116)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf                                                                                   ; RegisterFile       ; work         ;
;          |Exceptions:exc|                             ; 378 (378)           ; 295 (295)                 ; 1984        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc                                                                                                  ; Exceptions         ; work         ;
;             |altsyncram:vecDup_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0                                                                          ; altsyncram         ; work         ;
;                |altsyncram_icc1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_icc1:auto_generated                                           ; altsyncram_icc1    ; work         ;
;             |altsyncram:vec_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0                                                                             ; altsyncram         ; work         ;
;                |altsyncram_mcc1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_mcc1:auto_generated                                              ; altsyncram_mcc1    ; work         ;
;          |Execute:execute|                            ; 4013 (4013)         ; 815 (815)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute                                                                                                 ; Execute            ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0                                                                                  ; lpm_mult           ; work         ;
;                |mult_7dt:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0|mult_7dt:auto_generated                                                          ; mult_7dt           ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1                                                                                  ; lpm_mult           ; work         ;
;                |mult_86t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1|mult_86t:auto_generated                                                          ; mult_86t           ; work         ;
;             |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult2                                                                                  ; lpm_mult           ; work         ;
;                |mult_86t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult2|mult_86t:auto_generated                                                          ; mult_86t           ; work         ;
;             |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3                                                                                  ; lpm_mult           ; work         ;
;                |mult_86t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3|mult_86t:auto_generated                                                          ; mult_86t           ; work         ;
;          |Fetch:fetch|                                ; 3114 (3040)         ; 270 (176)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch                                                                                                     ; Fetch              ; work         ;
;             |MemBlock_2:MemBlock_1|                   ; 37 (37)             ; 47 (47)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1                                                                               ; MemBlock_2         ; work         ;
;                |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0                                                          ; altsyncram         ; work         ;
;                   |altsyncram_7gc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated                           ; altsyncram_7gc1    ; work         ;
;             |MemBlock_2:MemBlock|                     ; 37 (37)             ; 47 (47)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock                                                                                 ; MemBlock_2         ; work         ;
;                |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0                                                            ; altsyncram         ; work         ;
;                   |altsyncram_7gc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated                             ; altsyncram_7gc1    ; work         ;
;          |MCache:icache|                              ; 1184 (2)            ; 462 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache                                                                                                   ; MCache             ; work         ;
;             |MCacheCtrl:ctrl|                         ; 238 (238)           ; 129 (129)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl                                                                                   ; MCacheCtrl         ; work         ;
;             |MCacheMem:mem|                           ; 28 (0)              ; 170 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem                                                                                     ; MCacheMem          ; work         ;
;                |MemBlock:mcacheEven|                  ; 14 (14)             ; 64 (64)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven                                                                 ; MemBlock           ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0                                            ; altsyncram         ; work         ;
;                      |altsyncram_ilc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated             ; altsyncram_ilc1    ; work         ;
;                |MemBlock:mcacheOdd|                   ; 14 (14)             ; 106 (106)                 ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd                                                                  ; MemBlock           ; work         ;
;                   |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0                                             ; altsyncram         ; work         ;
;                      |altsyncram_ilc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated              ; altsyncram_ilc1    ; work         ;
;             |MCacheReplFifo:repl|                     ; 916 (916)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl                                                                               ; MCacheReplFifo     ; work         ;
;          |Memory:memory|                              ; 529 (529)           ; 159 (159)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory                                                                                                   ; Memory             ; work         ;
;       |SRamCtrl:ramCtrl|                              ; 361 (361)           ; 347 (347)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl                                                                                                                   ; SRamCtrl           ; work         ;
;       |Spm:Spm|                                       ; 4 (4)               ; 11 (2)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm                                                                                                                            ; Spm                ; work         ;
;          |MemBlock_9:MemBlock_1|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1                                                                                                      ; MemBlock_9         ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                 ; altsyncram         ; work         ;
;                |altsyncram_rd41:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated                                                  ; altsyncram_rd41    ; work         ;
;          |MemBlock_9:MemBlock_2|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2                                                                                                      ; MemBlock_9         ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                 ; altsyncram         ; work         ;
;                |altsyncram_rd41:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated                                                  ; altsyncram_rd41    ; work         ;
;          |MemBlock_9:MemBlock_3|                      ; 0 (0)               ; 9 (9)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3                                                                                                      ; MemBlock_9         ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                 ; altsyncram         ; work         ;
;                |altsyncram_rd41:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated                                                  ; altsyncram_rd41    ; work         ;
;          |MemBlock_9:MemBlock|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock                                                                                                        ; MemBlock_9         ; work         ;
;             |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                   ; altsyncram         ; work         ;
;                |altsyncram_rd41:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated                                                    ; altsyncram_rd41    ; work         ;
;       |Timer:Timer|                                   ; 456 (456)           ; 425 (425)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|Timer:Timer                                                                                                                        ; Timer              ; work         ;
;       |UartCmp:UartCmp|                               ; 174 (2)             ; 119 (1)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp                                                                                                                    ; UartCmp            ; work         ;
;          |Uart:uart|                                  ; 172 (123)           ; 118 (66)                  ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart                                                                                                          ; Uart               ; work         ;
;             |QueueCompatibility:rxQueue|              ; 25 (25)             ; 26 (26)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue                                                                               ; QueueCompatibility ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0                                                          ; altsyncram         ; work         ;
;                   |altsyncram_u9c1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated                           ; altsyncram_u9c1    ; work         ;
;             |QueueCompatibility:txQueue|              ; 24 (24)             ; 26 (26)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue                                                                               ; QueueCompatibility ; work         ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0                                                          ; altsyncram         ; work         ;
;                   |altsyncram_u9c1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated                           ; altsyncram_u9c1    ; work         ;
;    |pll:pll_inst|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|pll:pll_inst                                                                                                                                   ; pll                ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |patmos_top|pll:pll_inst|altpll:altpll_component                                                                                                           ; altpll             ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 256          ; 20           ; 256          ; 20           ; 5120  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_icc1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 32           ; 30           ; 32           ; 30           ; 960   ; None ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|stateReg                                                                    ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; stateReg.111 ; stateReg.110 ; stateReg.101 ; stateReg.100 ; stateReg.011 ; stateReg.010 ; stateReg.001 ; stateReg.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; stateReg.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; stateReg.001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; stateReg.010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; stateReg.011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; stateReg.100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_state ;
+-------------+-------------+-------------+-------------+--------------------+
; Name        ; rx_state.11 ; rx_state.10 ; rx_state.01 ; rx_state.00        ;
+-------------+-------------+-------------+-------------+--------------------+
; rx_state.00 ; 0           ; 0           ; 0           ; 0                  ;
; rx_state.01 ; 0           ; 0           ; 1           ; 1                  ;
; rx_state.10 ; 0           ; 1           ; 0           ; 1                  ;
; rx_state.11 ; 1           ; 0           ; 0           ; 1                  ;
+-------------+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|state ;
+----------+----------+----------+-------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                          ;
+----------+----------+----------+-------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                 ;
; state.01 ; 1        ; 0        ; 1                                                                 ;
; state.10 ; 1        ; 1        ; 0                                                                 ;
+----------+----------+----------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|stateReg ;
+-------------+-------------+-------------+---------------------------------------------------------+
; Name        ; stateReg.00 ; stateReg.10 ; stateReg.01                                             ;
+-------------+-------------+-------------+---------------------------------------------------------+
; stateReg.00 ; 0           ; 0           ; 0                                                       ;
; stateReg.01 ; 1           ; 0           ; 1                                                       ;
; stateReg.10 ; 1           ; 1           ; 0                                                       ;
+-------------+-------------+-------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stateReg                    ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; stateReg.110 ; stateReg.101 ; stateReg.100 ; stateReg.011 ; stateReg.010 ; stateReg.001 ; stateReg.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; stateReg.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; stateReg.001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; stateReg.010 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; stateReg.011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; stateReg.100 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.101 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.110 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg ;
+-------------+-------------+-------------+-------------+---------------------------------------------------+
; Name        ; stateReg.11 ; stateReg.10 ; stateReg.01 ; stateReg.00                                       ;
+-------------+-------------+-------------+-------------+---------------------------------------------------+
; stateReg.00 ; 0           ; 0           ; 0           ; 0                                                 ;
; stateReg.01 ; 0           ; 0           ; 1           ; 1                                                 ;
; stateReg.10 ; 0           ; 1           ; 0           ; 1                                                 ;
; stateReg.11 ; 1           ; 0           ; 0           ; 1                                                 ;
+-------------+-------------+-------------+-------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; stateReg.110 ; stateReg.101 ; stateReg.100 ; stateReg.011 ; stateReg.010 ; stateReg.001 ; stateReg.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; stateReg.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; stateReg.001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; stateReg.010 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; stateReg.011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; stateReg.100 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.101 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; stateReg.110 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Patmos:comp|REG[1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|Spm:Spm|cmdReg[2]                                                                           ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|Deadline:Deadline|respReg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|Timer:Timer|masterReg_Cmd[2]                                                                ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|Keys:Keys|respReg[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|Leds:Leds|respReg[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|CpuInfo:CpuInfo|masterReg_Cmd[2]                                                            ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|respReg[1]                                                        ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|responseToCPUReg[1]                       ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Cmd[2]                   ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Cmd[2]                                          ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[12..31]                                   ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[30,31]                      ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Resp[1]                        ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Cmd[2]                           ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|ocpCmdReg[0..2]                            ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|slaveReg_Resp[1]                           ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|slaveReg_Resp[1]                   ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_jmpOp_reloc[30]                                    ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|Decode:decode|decReg_reloc[30]                                           ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_jmpOp_reloc[31]                                    ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|Decode:decode|decReg_reloc[31]                                           ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[30]                        ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Addr[2]                                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[0]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[0] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[0] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[0] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[2]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|CpuInfo:CpuInfo|masterReg_Addr[2]                                                           ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|Timer:Timer|masterReg_Addr[2]                                                               ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[0]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[0]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[0]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Addr[3]                                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[1]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[1] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[1] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[1] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[3]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|CpuInfo:CpuInfo|masterReg_Addr[3]                                                           ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|Timer:Timer|masterReg_Addr[3]                                                               ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[1]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[1]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[1]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[1]                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Addr[4]                                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[0]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[2]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[2] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[2] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[2] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[4]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|CpuInfo:CpuInfo|masterReg_Addr[4]                                                           ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[2]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[2]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[2]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[2]                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Addr[5]                                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[1]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[3]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[3] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[3] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[3] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[5]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|CpuInfo:CpuInfo|masterReg_Addr[5]                                                           ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[3]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[3]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[3]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[3]                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Addr[6]                                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[2]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[4]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[4] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[4] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[4] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[6]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[4]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[4]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[4]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[4]                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Addr[7]                                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[3]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[5]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[5] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[5] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[5] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[7]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[5]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[5]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[5]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[4]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[6]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[6] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[6] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[6] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[8]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[6]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[6]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[6]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[6]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[5]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[7]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[7] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[7] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[7] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[9]                          ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[7]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[7]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[7]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[7]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[6]     ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[8]   ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[8] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[8] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[8] ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[10]                         ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|rdAddrReg[8]                                                    ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|rdAddrReg[8]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|rdAddrReg[8]                                                  ; Merged with Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[8]                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[0]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[0]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[1]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[1]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[2]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[2]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[3]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[3]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[4]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[4]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[5]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[5]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[6]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[6]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[7]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[7]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[8]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[8]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[9]                                         ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[9]                                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[10]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[10]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[11]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[11]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[12]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[12]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[13]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[13]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[14]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[14]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[15]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[15]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[16]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[16]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[17]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[17]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[18]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[18]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[19]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[19]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[20]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[20]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[21]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[21]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[22]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[22]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[23]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[23]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[24]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[24]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[25]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[25]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[26]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[26]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[27]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[27]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[28]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[28]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[29]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[29]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[30]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[30]                                                          ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|masterReg_Data[31]                                        ; Merged with Patmos:comp|Timer:Timer|masterReg_Data[31]                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[15]                         ; Merged with Patmos:comp|CpuInfo:CpuInfo|masterReg_Addr[15]                                                      ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|rdAddrReg[7]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[11]                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|rdAddrReg[9]   ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[11]                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|rdAddrReg[9] ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[11]                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|rdAddrReg[9] ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[11]                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|rdAddrReg[9] ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Addr[11]                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[8]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[8]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[7]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[7]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[6]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[6]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[5]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[5]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[4]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[4]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[3]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[3]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[2]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[2]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[1]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[1]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|rdAddrReg[0]          ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[0]                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[1]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[1] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[1]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[1] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[1]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[1] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[0]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[0] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[0]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[0] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[0]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[0] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[2]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[2] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[2]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[2] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[2]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[2] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[3]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[3] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[3]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[3] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[3]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[3] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[4]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[4] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[4]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[4] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[4]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[4] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[5]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[5] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[5]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[5] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[5]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[5] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[6]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[6] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[6]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[6] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[6]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[6] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[7]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[7] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[7]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[7] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[7]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[7] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[8]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[8] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[8]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[8] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[8]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[8] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|REG_1[9]       ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[9] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|REG_1[9]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[9] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|REG_1[9]     ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|REG_1[9] ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immOp_0                                            ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|fwReg_1[2]                                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[6]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[6]                                                 ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[4]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[4]                                                 ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[9]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[9]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[8]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[8]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[7]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[7]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[6]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[6]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[5]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[5]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[4]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[4]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[3]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[3]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[2]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[2]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[1]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[1]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[0]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[0]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[10]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[10]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[11]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[11]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[12]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[12]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[13]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[13]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[14]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[14]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[15]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[15]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[16]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[16]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[17]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[17]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[18]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[18]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[19]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[19]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[20]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[20]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[21]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[21]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[22]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[22]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[23]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[23]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[24]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[24]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[25]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[25]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[26]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[26]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[27]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[27]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[28]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[28]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[29]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[29]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[30]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[30]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_2[31]                ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[31]             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[0]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[0]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[1]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[1]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[2]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[2]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[3]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[3]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[4]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[4]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[5]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[5]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[6]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[6]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[7]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[7]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[8]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[8]              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|REG_1[9]                 ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[9]              ;
; Patmos:comp|REG_11[0]                                                                                   ; Merged with Patmos:comp|REG_11[1]                                                                               ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[7]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[7]                                                 ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[3]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[3]                                                 ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[2]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[2]                                                 ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[8]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[8]                                                 ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[31]                        ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[10]                                               ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[10]                                                ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[1]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[1]                                                 ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|relocReg[30,31]                                              ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[12..29]                    ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[1]                        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[0]                    ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[31]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[31]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[31]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[31]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[30]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[30]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[30]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[30]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[29]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[29]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[29]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[29]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[28]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[28]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[28]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[28]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[27]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[27]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[27]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[27]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[26]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[26]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[26]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[26]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[25]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[25]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[25]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[25]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[24]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[24]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[24]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[24]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[23]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[23]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[23]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[23]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[22]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[22]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[22]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[22]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[21]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[21]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[21]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[21]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[20]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[20]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[20]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[20]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[19]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[19]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[19]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[19]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[18]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[18]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[18]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[18]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[17]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[17]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[17]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[17]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[16]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[16]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[16]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[16]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[15]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[15]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[15]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[15]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[14]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[14]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[14]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[14]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[13]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[13]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[13]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[13]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[12]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[12]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[12]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[12]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[11]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[11]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[11]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[11]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[10]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[10]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[10]                                   ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[10]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[9]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[9]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[9]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[9]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[8]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[8]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[8]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[8]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[7]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[7]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[7]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[7]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[6]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[6]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[6]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[6]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[5]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[5]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[5]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[5]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[4]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[4]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[4]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[4]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[3]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[3]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[3]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[3]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[2]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[2]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[2]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[2]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[1]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[1]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[1]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[1]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_0[0]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[0]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|memResultDataReg_1[0]                                    ; Merged with Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_1_data[0]                        ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_0[2]                                        ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_predOp_0_dest[2]                               ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_0[1]                                        ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_predOp_0_dest[1]                               ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_0[0]                                        ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_predOp_0_dest[0]                               ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_1[2]                                        ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_predOp_1_dest[2]                               ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_1[1]                                        ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_predOp_1_dest[1]                               ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_1[0]                                        ; Merged with Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_predOp_1_dest[0]                               ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[0]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[0]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[0]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[0]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[0]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[0]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[1]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[1]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[1]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[1]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[1]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[1]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[2]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[2]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[2]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[2]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[2]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[2]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[3]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[3]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[3]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[3]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[3]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[3]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[4]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[4]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[4]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[4]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[4]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[4]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[5]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[5]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[5]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[5]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[5]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[5]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[6]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[6]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[6]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[6]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[6]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[6]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[7]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[7]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[7]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[7]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[7]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[7]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|rdAddrReg[8]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[8]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|rdAddrReg[8]        ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[8]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|rdAddrReg[8]                              ; Merged with Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|rdAddrReg[8]    ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[9]                                                     ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[9]                                            ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[5]                                                     ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrOddReg[5]                                            ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[31]                     ; Merged with Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[30]                 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[0]                        ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[30]                     ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even[28]                                                ; Merged with Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even[29]                                            ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|slaveReg_Resp[0]                   ; Stuck at VCC due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg.01                        ; Lost fanout                                                                                                     ;
; Patmos:comp|SRamCtrl:ramCtrl|stateReg~2                                                                 ; Lost fanout                                                                                                     ;
; Patmos:comp|SRamCtrl:ramCtrl|stateReg~3                                                                 ; Lost fanout                                                                                                     ;
; Patmos:comp|SRamCtrl:ramCtrl|stateReg~4                                                                 ; Lost fanout                                                                                                     ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_state~2                                                        ; Lost fanout                                                                                                     ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_state~3                                                        ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stateReg~2                                ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stateReg~3                                ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stateReg~4                                ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg~2                         ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg~3                         ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg~2                                 ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg~3                                 ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg~4                                 ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|state.00                               ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|stateReg.00                                ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg.00                        ; Lost fanout                                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg.011                               ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stateReg.110                              ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg.100                               ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg.101                               ; Stuck at GND due to stuck port data_in                                                                          ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg.110                               ; Stuck at GND due to stuck port data_in                                                                          ;
; Total Number of Removed Registers = 413                                                                 ;                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Patmos:comp|REG[1]                                                                ; Stuck at GND              ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[12],                  ;
;                                                                                   ; due to stuck port data_in ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[13],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[14],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[15],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[16],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[17],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[18],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[19],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[20],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[21],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[22],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[23],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[24],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[25],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[26],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[27],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[28],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[29],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[30],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[31],                  ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[0],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[30] ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|responseToCPUReg[1] ; Stuck at GND              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[30],   ;
;                                                                                   ; due to stuck port data_in ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[31],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|relocReg[31],                            ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|relocReg[30],                            ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[29],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[28],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[27],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[26],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[25],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[24],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[23],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[22],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[21],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[20],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[19],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[18],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[17],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[16],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[15],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[14],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[13],   ;
;                                                                                   ;                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[12]    ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Cmd[2]     ; Stuck at GND              ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|slaveReg_Resp[1]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                     ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_jmpOp_reloc[30]              ; Lost Fanouts              ; Patmos:comp|PatmosCore:cores_0|Decode:decode|decReg_reloc[30]                       ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_jmpOp_reloc[31]              ; Lost Fanouts              ; Patmos:comp|PatmosCore:cores_0|Decode:decode|decReg_reloc[31]                       ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5257  ;
; Number of registers using Synchronous Clear  ; 579   ;
; Number of registers using Synchronous Load   ; 297   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3695  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                        ;
+------------------------------------------------------------------------------------------------+----------+---------------------+
; Node                                                                                           ; Action   ; Reason              ;
+------------------------------------------------------------------------------------------------+----------+---------------------+
; Patmos:comp|Deadline:Deadline|Add0~1                                                           ; Modified ; Timing optimization ;
; Patmos:comp|Deadline:Deadline|Add0~56                                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~0                ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~1                ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~1_RESYN0_BDD1    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~2                ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~3                ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~3_RESYN2_BDD3    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~4                ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~5                ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~5_RESYN4_BDD5    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~6                ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~7                ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~7_RESYN6_BDD7    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~8                ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~9                ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~9_RESYN8_BDD9    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~10               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~11               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~11_RESYN10_BDD11 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~12               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~13               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~13_RESYN12_BDD13 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~14               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~15               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~15_RESYN14_BDD15 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~16               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~17               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~17_RESYN16_BDD17 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~18               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~19               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~19_RESYN18_BDD19 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~20               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~21               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~21_RESYN20_BDD21 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~22               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~23               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~23_RESYN22_BDD23 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~24               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~25               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~25_RESYN24_BDD25 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~26               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~27               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~27_RESYN26_BDD27 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~28               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~29               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~29_RESYN28_BDD29 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~30               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~31               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~31_RESYN30_BDD31 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~32               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~33               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~33_RESYN32_BDD33 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~34               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~35               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~35_RESYN34_BDD35 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~36               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~37               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~37_RESYN36_BDD37 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~38               ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~39               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|Equal251~39_RESYN38_BDD39 ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|tagValid~28               ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|LessThan1~0                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|LessThan1~2                      ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|LessThan2~0                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|LessThan2~2                      ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|LessThan5~0                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|LessThan5~2                      ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_1_io_rdAddr[0]~1        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|_GEN_19[11]~33                   ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|_GEN_135[11]~0                   ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|_T_32[11]~1                      ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|_T_50[2]~0                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|_T_50[2]~1                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[11]~42                 ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopInc[0]~0                 ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[0]~34                ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[2]~32            ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|sourceReg[0]~27                                  ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|Add6~1                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~63                                  ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~64                                  ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~65                                  ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~67                                  ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~67_RESYN40_BDD41                    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~67_RESYN42_BDD43                    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[6]~67_RESYN44_BDD45                    ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_mem_addr[0]~0                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~6                                              ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~9                                              ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~11                                             ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~12                                             ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~13                                             ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~14                                             ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~14_RESYN48_BDD49                               ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~14_RESYN50_BDD51                               ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~15                                             ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~16                                             ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~17                                             ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~17_RESYN52_BDD53                               ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~17_RESYN54_BDD55                               ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add1~45                                             ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add2~1                                              ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add3~1                                              ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add4~1                                              ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add8~52                                             ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Add8~54                                             ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Equal1~11                                           ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Equal1~12                                           ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Equal1~12_RESYN126_BDD127                           ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|Equal1~12_RESYN128_BDD129                           ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_1_io_rdAddr[1]~1                           ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_1_io_rdAddr[2]~2                           ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_31[31]~56                                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_31[31]~56_RESYN122_BDD123                        ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_31[31]~57                                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_31[31]~57_RESYN124_BDD125                        ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_35[1]~0                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_35[1]~1                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_37[0]~1                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_56[0]~0                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_56[1]~3                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|_T_58[0]~1                                          ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|always0~0                                           ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~35                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~36                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~37                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~38                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~39                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~40                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~41                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~42                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43                                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43_RESYN56_BDD57                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43_RESYN58_BDD59                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43_RESYN60_BDD61                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43_RESYN62_BDD63                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43_RESYN64_BDD65                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~43_RESYN66_BDD67                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~167                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~168                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~168_RESYN68_BDD69                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~189                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~190                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~191                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~191_RESYN70_BDD71                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~191_RESYN72_BDD73                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~365                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~366                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~366_RESYN74_BDD75                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~368                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~369                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~371                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~371_RESYN76_BDD77                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~371_RESYN78_BDD79                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~444                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~445                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~446                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~446_RESYN84_BDD85                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~446_RESYN86_BDD87                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~546                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~547                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~547_RESYN88_BDD89                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~552                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~553                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~553_RESYN90_BDD91                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~909                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~910                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~911                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~911_RESYN92_BDD93                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~911_RESYN94_BDD95                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~930                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~931                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~932                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~933                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~934                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~935                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~935_RESYN96_BDD97                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~935_RESYN98_BDD99                         ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~935_RESYN100_BDD101                       ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~935_RESYN102_BDD103                       ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~935_RESYN104_BDD105                       ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~989                                       ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~990                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~990_RESYN106_BDD107                       ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1141                                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1142                                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1143                                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1144                                      ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1144_RESYN114_BDD115                      ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1144_RESYN116_BDD117                      ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1144_RESYN118_BDD119                      ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1157                                      ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1158                                      ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even~1158_RESYN120_BDD121                      ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~408                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~409                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~410                                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~410_RESYN80_BDD81                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~410_RESYN82_BDD83                          ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~905                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~907                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~908                                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~908_RESYN108_BDD109                        ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~908_RESYN110_BDD111                        ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~913                                        ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~914                                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd~914_RESYN112_BDD113                        ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|instr_a[31]~0                                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pc_inc[1]~0                                         ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pc_inc[1]~2                                         ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pc_inc[2]~5                                         ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|Add0~22                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|Add1~1                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|Add1~5                        ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|Add6~11                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|_T_95[0]~1                    ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|relBase[11]~0                 ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Memory:memory|io_exc_src[0]~0                                   ; Deleted  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Memory:memory|io_globalInOut_M_Data[15]~0                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|Memory:memory|io_globalInOut_M_Data[15]~4                       ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|dcache_io_scIO_ena_in                                           ; Modified ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|dcache_io_scIO_ena_in_RESYN46_BDD47                             ; Created  ; Timing optimization ;
; Patmos:comp|PatmosCore:cores_0|dcache_io_scIO_ena_in~1                                         ; Deleted  ; Timing optimization ;
; Patmos:comp|SRamCtrl:ramCtrl|_T_24[0]~0                                                        ; Modified ; Timing optimization ;
; Patmos:comp|SRamCtrl:ramCtrl|_T_24[0]~1                                                        ; Modified ; Timing optimization ;
; Patmos:comp|SRamCtrl:ramCtrl|addrReg~0                                                         ; Modified ; Timing optimization ;
; Patmos:comp|SRamCtrl:ramCtrl|mAddrReg[0]~19                                                    ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|Equal7~2                                                               ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|_T_25[0]~0                                                             ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|_T_25[0]~1                                                             ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|_T_35[0]~0                                                             ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|_T_35[0]~1                                                             ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|cycleReg~3                                                             ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|io_interrupts_1~0                                                      ; Modified ; Timing optimization ;
; Patmos:comp|Timer:Timer|usecReg~68                                                             ; Modified ; Timing optimization ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|_T_27[0]~1                                               ; Modified ; Timing optimization ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_baud_counter~17                                       ; Modified ; Timing optimization ;
+------------------------------------------------------------------------------------------------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                   ; RAM Name                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[0]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[1]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[2]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[3]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[4]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[5]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[6]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[7]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[8]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[9]      ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[10]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[11]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[12]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[13]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[14]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[15]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[16]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[17]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[18]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[19]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[20]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[21]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[22]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[23]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[24]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[25]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[26]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[27]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[28]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[29]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[30]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[31]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[32]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[33]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[34]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[35]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0_bypass[36]     ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0     ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[0]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[1]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[2]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[3]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[4]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[5]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[6]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[7]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[8]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[9]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[10] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[11] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[12] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[13] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[14] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[15] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[16] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[17] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[18] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[19] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[20] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[21] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[22] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[23] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[24] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[25] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[26] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[27] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0_bypass[28] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[0]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[1]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[2]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[3]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[4]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[5]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[6]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[7]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[8]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[9]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[10]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[11]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[12]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[13]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[14]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[15]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[16]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[17]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[18]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[19]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[20]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[21]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[22]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[23]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[24]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[25]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[26]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[0]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[1]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[2]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[3]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[4]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[5]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[6]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[7]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[8]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[9]                                               ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[10]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[11]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[12]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[13]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[14]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[15]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[16]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[17]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[18]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[19]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[20]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[21]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[22]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[23]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[24]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[25]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[26]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[27]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[28]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[29]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[30]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[31]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[32]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[33]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[34]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[35]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[36]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[37]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[38]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[39]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[40]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[41]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0_bypass[42]                                              ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0                                              ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[0]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[1]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[2]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[3]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[4]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[5]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[6]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[7]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[8]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[9]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[10] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[11] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[12] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[13] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[14] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[15] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[16] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[17] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[18] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[19] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[20] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[21] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[22] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[23] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[24] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[25] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[26] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[27] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0_bypass[28] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[0]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[1]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[2]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[3]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[4]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[5]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[6]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[7]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[8]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[9]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[10]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[11]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[12]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[13]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[14]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[15]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[16]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[17]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[18]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[19]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[20]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[21]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[22]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[23]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[24]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[25]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[26]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[0]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[1]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[2]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[3]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[4]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[5]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[6]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[7]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[8]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[9]  ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[10] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[11] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[12] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[13] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[14] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[15] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[16] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[17] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[18] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[19] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[20] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[21] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[22] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[23] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[24] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[25] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[26] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[27] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0_bypass[28] ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0 ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[0]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[1]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[2]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[3]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[4]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[5]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[6]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[7]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[8]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[9]         ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[10]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[11]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[12]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[13]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[14]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[15]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[16]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[17]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[18]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[19]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[20]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[21]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[22]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[23]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[24]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[25]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0_bypass[26]        ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0        ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[0]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[1]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[2]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[3]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[4]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[5]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[6]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[7]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[8]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[9]    ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[10]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[11]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[12]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[13]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[14]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[15]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[16]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[17]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[18]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[19]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[20]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[21]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[22]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[23]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[24]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[25]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[26]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[27]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0_bypass[28]   ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0   ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[0]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[1]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[2]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[3]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[4]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[5]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[6]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[7]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[8]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[9]           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[10]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[11]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[12]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[13]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[14]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[15]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[16]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[17]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[18]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[19]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[20]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[21]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[22]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[23]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[24]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[25]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0_bypass[26]          ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0          ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[0]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[1]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[2]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[3]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[4]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[5]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[6]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[7]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[8]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[9]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[10]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[11]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[12]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[13]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[14]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[15]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0_bypass[16]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[0]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[1]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[2]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[3]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[4]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[5]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[6]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[7]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[8]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[9]                                            ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[10]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[11]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[12]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[13]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[14]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[15]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[16]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[17]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[18]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[19]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[20]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[21]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[22]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[23]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[24]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[25]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[26]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[27]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[28]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[29]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[30]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[31]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[32]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[33]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[34]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[35]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[36]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[37]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[38]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[39]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0_bypass[40]                                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0                                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[0]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[1]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[2]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[3]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[4]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[5]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[6]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[7]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[8]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[9]                            ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[10]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[11]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[12]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[13]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[14]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[15]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[16]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[17]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[18]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[19]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[20]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[21]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[22]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[23]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[24]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[25]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[26]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[27]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[28]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[29]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[30]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[31]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[32]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[33]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[34]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[35]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[36]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[37]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[38]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[39]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[40]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[41]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[42]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[43]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[44]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[45]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0_bypass[46]                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0                           ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[0]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[1]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[2]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[3]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[4]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[5]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[6]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[7]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[8]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[9]                              ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[10]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[11]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[12]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[13]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[14]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[15]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[16]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[17]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[18]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[19]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[20]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[21]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[22]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[23]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[24]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[25]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[26]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[27]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[28]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[29]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[30]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[31]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[32]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[33]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[34]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[35]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[36]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[37]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[38]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[39]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[40]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[41]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[42]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[43]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[44]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[45]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0_bypass[46]                             ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0                             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[0]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[1]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[2]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[3]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[4]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[5]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[6]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[7]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[8]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[9]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[10]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[11]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[12]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[13]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[14]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[15]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[16]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[17]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[18]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[19]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[20]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[21]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[22]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[23]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[24]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[25]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[26]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[27]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[28]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[29]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[30]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[31]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[32]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[33]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[34]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[35]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[36]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[37]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[38]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[39]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[40]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[41]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[42]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[43]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[44]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[45]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[46]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[47]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[48]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[49]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[50]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[51]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0_bypass[52]             ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0             ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[0]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[1]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[2]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[3]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[4]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[5]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[6]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[7]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[8]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[9]               ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[10]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[11]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[12]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[13]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[14]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[15]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[16]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[17]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[18]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[19]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[20]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[21]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[22]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[23]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[24]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[25]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[26]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[27]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[28]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[29]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[30]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[31]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[32]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[33]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[34]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[35]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[36]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[37]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[38]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[39]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[40]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[41]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[42]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[43]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[44]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[45]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[46]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[47]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[48]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[49]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[50]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[51]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0_bypass[52]              ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0              ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[0]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[1]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[2]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[3]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[4]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[5]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[6]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[7]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[8]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[9]                            ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[10]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[11]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[12]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[13]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[14]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[15]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0_bypass[16]                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0                           ;
+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                         ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                                    ; Megafunction                                                               ; Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|rdAddrReg[0..6] ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0 ; RAM  ;
; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|rdAddrReg[0..6]   ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0   ; RAM  ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|wrBufferReg_0_data[5]                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|addrReg[19]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|cntReg[0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_buff[3]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Cmd[1]                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[6]                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[8]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[26]                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |patmos_top|Patmos:comp|Leds:Leds|ledReg[7]                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|Deadline:Deadline|respReg[0]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|burstCntReg[0]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[8]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|burstCntReg[0]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|tx_baud_counter[8]                                             ;
; 3:1                ; 256 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|tagVMem_250                     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |patmos_top|Patmos:comp|Timer:Timer|usecReg[11]                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |patmos_top|Patmos:comp|Timer:Timer|usecSubReg[2]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[3]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_xsrc[0]                                         ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|sourceReg[28]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|sourceReg[4]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[0][6]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[1][9]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[2][20]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[3][25]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[4][16]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[5][0]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[6][28]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[7][13]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[8][31]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[9][16]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[10][29]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[11][24]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[12][11]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[13][9]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[14][21]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[15][7]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[16][8]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[17][2]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[18][5]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[19][5]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[20][20]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[21][2]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[22][1]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[23][6]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[24][25]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[25][15]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[26][28]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[27][22]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[28][5]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[29][13]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[30][25]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|rf[31][30]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|enq_ptr_value[3]                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |patmos_top|Patmos:comp|Timer:Timer|usecIntrReg[27]                                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |patmos_top|Patmos:comp|Timer:Timer|cycleIntrReg[36]                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|baseReg[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|enq_ptr_value[2]                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|relBaseReg[0]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_callAddr[24]                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_callAddr[13]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |patmos_top|Patmos:comp|REG_3                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_aluOp_0_func[2]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_aluOp_1_func[0]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|addrEvenReg[7]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_counter[2]                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|memReg_rd_0_valid                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[18]                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[8]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|tx_counter[1]                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|posReg[1]                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|decReg_instr_a[13]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|retBaseReg[1]                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|retBaseReg[2]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|excBaseReg[0]                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|excBaseReg[16]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|mulLoReg[25]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|mulHiReg[3]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|excOffReg[1]                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|excOffReg[7]                                          ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|relocReg[21]                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rdDataReg[5]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rdDataReg[1]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|Deadline:Deadline|downCountReg[9]                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|statusReg[31]                                          ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|statusReg[18]                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|rx_baud_counter[2]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_pred_1[1]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextTagReg[0]                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_1[8]                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|retOffReg[1]                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|wordCountReg[0]                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_memOp_typ[1]                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[8]                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[26]                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[17]                                    ;
; 7:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|retOffReg[25]                                         ;
; 7:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcReg[29]                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|transCountReg[2]                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|mAddrReg[1]                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|tx_buff[7]                                                     ;
; 7:1                ; 43 bits   ; 172 LEs       ; 129 LEs              ; 43 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|decReg_instr_b[17]                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[4]                                     ;
; 8:1                ; 17 bits   ; 85 LEs        ; 68 LEs               ; 17 LEs                 ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|mAddrReg[7]                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|burstCntReg[0]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[9]                                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[3]                     ;
; 10:1               ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[6]                     ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rsData_0[11]                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[5]                                     ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rsData_1[4]                                     ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rsData_2[15]                                    ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|exReg_rsData_3[27]                                    ;
; 512:1              ; 2 bits    ; 682 LEs       ; 308 LEs              ; 374 LEs                ; Yes        ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd[18]                                              ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|nlbReg                                                                  ;
; 17:1               ; 16 bits   ; 176 LEs       ; 80 LEs               ; 96 LEs                 ; Yes        ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|doutReg[2]                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|_GEN_14[10]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|io_exc_src[0]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|Add3                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|Add3                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exsc_opData[27]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|Add5                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|Add5                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_0[7]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_8[10]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_4[4]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_12[13]                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_2[14]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_10[16]                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_6[10]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_14[28]                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_1[26]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_9[0]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_5[15]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_13[1]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_3[27]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_11[19]                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_7[7]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|addrVec_15[14]                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Decode:decode|_T_125[27]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|deq_ptr_value                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_3_io_wrAddr[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_even                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|data_odd                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|deq_ptr_value                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|io_rdData[18] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|io_globalInOut_M_Data[21]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|io_globalInOut_M_Data[30]                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wData[17]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|Add3                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|Add5                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ocp_port_M_Addr[3]                   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ocp_port_M_Addr[9]                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_0[4]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_0[4]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_8[1]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_8[6]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_4[1]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_4[5]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_12[3]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_12[10]                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_2[4]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_2[6]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_10[5]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_10[7]                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_6[8]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_6[8]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_14[2]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_14[0]                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_1[4]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_1[10]                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_9[2]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_9[3]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_5[8]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_5[9]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_13[3]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_13[1]                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_3[3]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_3[8]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_11[1]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_11[10]                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_7[0]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_7[3]                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|sizeVec_15[5]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|mergePosVec_15[3]                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exicache_callRetBase[26]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|io_memwb_rd_0_data[11]                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|io_ocp_S_Data[28]                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pcNext[4]                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_addrEven[10]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|io_mcachefe_instrEven[31]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|io_mcachefe_instrOdd[3]             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|burstBus_io_slave_M_Data[11]                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|io_memwb_rd_0_data[22]                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|burstBus_io_slave_M_DataByteEn[3]                                     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|io_fedec_instr_a[13]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|state                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|stateReg                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_433[20]                                          ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|_T_78[8]                            ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|_T_92[1]                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|_T_252[15]                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|pc_inc[1]                                                 ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wAddr[20]                   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wAddr[5]                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wData[7]                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|_GEN_216                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_mem_data[10]                                 ;
; 6:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_430[27]                                          ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|_GEN_430[9]                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Fetch:fetch|io_feicache_addrEven[9]                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_1_io_rdAddr[0]                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_1_io_rdAddr[2]                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exsc_op[2]                                         ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|stateReg                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |patmos_top|Patmos:comp|SRamCtrl:ramCtrl|stateReg                                                                ;
; 35:1               ; 8 bits    ; 184 LEs       ; 104 LEs              ; 80 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[8]                                 ;
; 35:1               ; 8 bits    ; 184 LEs       ; 104 LEs              ; 80 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[16]                                ;
; 35:1               ; 8 bits    ; 184 LEs       ; 104 LEs              ; 80 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[18]                                ;
; 35:1               ; 8 bits    ; 184 LEs       ; 104 LEs              ; 80 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[10]                                ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[27]                                ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[24]                                ;
; 37:1               ; 2 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[28]                                ;
; 37:1               ; 2 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[28]                                ;
; 38:1               ; 2 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[30]                                ;
; 38:1               ; 2 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[30]                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[5]                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[4]                                 ;
; 35:1               ; 2 bits    ; 46 LEs        ; 28 LEs               ; 18 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_1_data[2]                                 ;
; 35:1               ; 2 bits    ; 46 LEs        ; 28 LEs               ; 18 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Execute:execute|io_exmem_rd_0_data[3]                                 ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|_T_69[25]                                               ;
; 27:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|_T_69[26]                                               ;
; 27:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|_T_69[22]                                               ;
; 28:1               ; 3 bits    ; 54 LEs        ; 42 LEs               ; 12 LEs                 ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|_T_69[16]                                               ;
; 30:1               ; 2 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Memory:memory|_T_69[12]                                               ;
; 37:1               ; 2 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; No         ; |patmos_top|Patmos:comp|PatmosCore:cores_0|Exceptions:exc|srcReg                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Top-level Entity: |patmos_top ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[0]           ;
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[1]           ;
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[2]           ;
+----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_6gc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_oic1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_adc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_icc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_7gc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; input_freq     ; 50.0  ; Signed Float                     ;
; multiply_by    ; 8     ; Signed Integer                   ;
; divide_by      ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 9375                  ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 3125                  ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 6250                  ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 20                   ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 20                   ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_6gc1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_oic1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_adc1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                             ;
; NUMWORDS_A                         ; 512                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_oic1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_adc1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                             ;
; NUMWORDS_A                         ; 512                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_oic1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_adc1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                             ;
; NUMWORDS_A                         ; 512                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_oic1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_adc1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                           ;
; WIDTHAD_A                          ; 9                    ; Untyped                                           ;
; NUMWORDS_A                         ; 512                  ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 30                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 30                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_icc1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7gc1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_7gc1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ilc1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ilc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                                              ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 20                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 20                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 30                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 30                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                        ;
+---------------------------------------+---------------------------------------------------------------+
; Name                                  ; Value                                                         ;
+---------------------------------------+---------------------------------------------------------------+
; Number of entity instances            ; 4                                                             ;
; Entity Instance                       ; Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                            ;
;     -- LPM_WIDTHP                     ; 32                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 17                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
+---------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue"                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; io_enq_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Patmos:comp|PatmosCore:cores_0|OcpBurstBus:burstBus" ;
+------------------------+-------+----------+-------------------------------------+
; Port                   ; Type  ; Severity ; Details                             ;
+------------------------+-------+----------+-------------------------------------+
; io_master_S_CmdAccept  ; Input ; Info     ; Stuck at VCC                        ;
; io_master_S_DataAccept ; Input ; Info     ; Stuck at VCC                        ;
+------------------------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|OcpBurstBus:burstReadBus1"                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_slave_M_Data       ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_slave_M_DataValid  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_slave_M_DataByteEn ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_slave_S_DataAccept ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 5257                        ;
;     ENA               ; 3196                        ;
;     ENA SCLR          ; 268                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 223                         ;
;     SCLR              ; 302                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 65                          ;
;     plain             ; 1194                        ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 16601                       ;
;     arith             ; 1316                        ;
;         2 data inputs ; 542                         ;
;         3 data inputs ; 774                         ;
;     normal            ; 15285                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 914                         ;
;         3 data inputs ; 3377                        ;
;         4 data inputs ; 10967                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 322                         ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 9.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jan 28 18:11:54 2021
Info: Command: quartus_map quartus/altde2-115/patmos
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl
    Info (12022): Found design unit 1: patmos_top-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl Line: 34
    Info (12023): Found entity 1: patmos_top File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd Line: 31
    Info (12023): Found entity 1: pll File: /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd Line: 17
Info (12021): Found 36 design units, including 36 entities, in source file /home/patmos/t-crest/patmos/hardware/build/Patmos.v
    Info (12023): Found entity 1: MCacheCtrl File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1
    Info (12023): Found entity 2: MCacheReplFifo File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 327
    Info (12023): Found entity 3: MemBlock File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 866
    Info (12023): Found entity 4: MCacheMem File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 969
    Info (12023): Found entity 5: MCache File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1021
    Info (12023): Found entity 6: MemBlock_2 File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1221
    Info (12023): Found entity 7: Fetch File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1307
    Info (12023): Found entity 8: RegisterFile File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2591
    Info (12023): Found entity 9: Decode File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2814
    Info (12023): Found entity 10: Execute File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3452
    Info (12023): Found entity 11: Memory File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 4856
    Info (12023): Found entity 12: WriteBack File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 5327
    Info (12023): Found entity 13: Exceptions File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 5360
    Info (12023): Found entity 14: MemBlock_4 File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 6403
    Info (12023): Found entity 15: MemBlock_5 File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 6506
    Info (12023): Found entity 16: DirectMappedCache File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 6609
    Info (12023): Found entity 17: MemBlock_9 File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 12278
    Info (12023): Found entity 18: StackCache File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 12364
    Info (12023): Found entity 19: NullCache File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 12788
    Info (12023): Found entity 20: OcpBurstBus File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 12928
    Info (12023): Found entity 21: WriteNoBuffer File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 12958
    Info (12023): Found entity 22: DataCache File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13102
    Info (12023): Found entity 23: NoMemoryManagement File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13529
    Info (12023): Found entity 24: PatmosCore File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13553
    Info (12023): Found entity 25: HardlockOCPWrapper File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14737
    Info (12023): Found entity 26: QueueCompatibility File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14805
    Info (12023): Found entity 27: Uart File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14924
    Info (12023): Found entity 28: UartCmp File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15278
    Info (12023): Found entity 29: CpuInfo File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15378
    Info (12023): Found entity 30: Leds File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15482
    Info (12023): Found entity 31: Keys File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15569
    Info (12023): Found entity 32: Timer File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15656
    Info (12023): Found entity 33: Deadline File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15837
    Info (12023): Found entity 34: Spm File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15936
    Info (12023): Found entity 35: SRamCtrl File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16078
    Info (12023): Found entity 36: Patmos File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16664
Info (12021): Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/ocp/ocp_config.vhd
    Info (12022): Found design unit 1: ocp_config File: /home/patmos/t-crest/argo/src/ocp/ocp_config.vhd Line: 40
Info (12021): Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/ocp/ocp.vhd
    Info (12022): Found design unit 1: ocp File: /home/patmos/t-crest/argo/src/ocp/ocp.vhd Line: 43
Info (12021): Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/util/math_util.vhd
    Info (12022): Found design unit 1: math_util File: /home/patmos/t-crest/argo/src/util/math_util.vhd Line: 41
    Info (12022): Found design unit 2: math_util-body File: /home/patmos/t-crest/argo/src/util/math_util.vhd Line: 48
Info (12021): Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/config_types.vhd
    Info (12022): Found design unit 1: config_types File: /home/patmos/t-crest/argo/src/config_types.vhd Line: 44
    Info (12022): Found design unit 2: config_types-body File: /home/patmos/t-crest/argo/src/config_types.vhd Line: 62
Info (12021): Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/argo/config.vhd
    Info (12022): Found design unit 1: config File: /home/patmos/t-crest/patmos/hardware/vhdl/argo/config.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/argo_types.vhd
    Info (12022): Found design unit 1: argo_types File: /home/patmos/t-crest/argo/src/argo_types.vhd Line: 44
    Info (12022): Found design unit 2: argo_types-body File: /home/patmos/t-crest/argo/src/argo_types.vhd Line: 168
Info (12021): Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/argo/src/noc_interface.vhd
    Info (12022): Found design unit 1: noc_interface File: /home/patmos/t-crest/argo/src/noc_interface.vhd Line: 47
    Info (12022): Found design unit 2: noc_interface-body File: /home/patmos/t-crest/argo/src/noc_interface.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/mem/tdp_ram.vhd
    Info (12022): Found design unit 1: tdp_ram-rtl File: /home/patmos/t-crest/argo/src/mem/tdp_ram.vhd Line: 69
    Info (12023): Found entity 1: tdp_ram File: /home/patmos/t-crest/argo/src/mem/tdp_ram.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/mem/tdp_bram.vhd
    Info (12022): Found design unit 1: tdp_bram-rtl File: /home/patmos/t-crest/argo/src/mem/tdp_bram.vhd Line: 69
    Info (12023): Found entity 1: tdp_bram File: /home/patmos/t-crest/argo/src/mem/tdp_bram.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/mem/com_spm.vhd
    Info (12022): Found design unit 1: com_spm-arch File: /home/patmos/t-crest/argo/src/mem/com_spm.vhd Line: 64
    Info (12023): Found entity 1: com_spm File: /home/patmos/t-crest/argo/src/mem/com_spm.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd
    Info (12022): Found design unit 1: com_spm_wrapper-arch File: /home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd Line: 68
    Info (12023): Found entity 1: com_spm_wrapper File: /home/patmos/t-crest/patmos/hardware/vhdl/argo/com_spm_wrapper.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/rx_unit.vhd
    Info (12022): Found design unit 1: rx_unit-rtl File: /home/patmos/t-crest/argo/src/ni/rx_unit.vhd Line: 62
    Info (12023): Found entity 1: rx_unit File: /home/patmos/t-crest/argo/src/ni/rx_unit.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/irq_fifo.vhd
    Info (12022): Found design unit 1: irq_fifo-rtl File: /home/patmos/t-crest/argo/src/ni/irq_fifo.vhd Line: 62
    Info (12023): Found entity 1: irq_fifo File: /home/patmos/t-crest/argo/src/ni/irq_fifo.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/config_bus.vhd
    Info (12022): Found design unit 1: config_bus-rtl File: /home/patmos/t-crest/argo/src/ni/config_bus.vhd Line: 69
    Info (12023): Found entity 1: config_bus File: /home/patmos/t-crest/argo/src/ni/config_bus.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/spm_bus.vhd
    Info (12022): Found design unit 1: spm_bus-rtl File: /home/patmos/t-crest/argo/src/ni/spm_bus.vhd Line: 57
    Info (12023): Found entity 1: spm_bus File: /home/patmos/t-crest/argo/src/ni/spm_bus.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/packet_manager.vhd
    Info (12022): Found design unit 1: packet_manager-rtl File: /home/patmos/t-crest/argo/src/ni/packet_manager.vhd Line: 64
    Info (12023): Found entity 1: packet_manager File: /home/patmos/t-crest/argo/src/ni/packet_manager.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/schedule_table.vhd
    Info (12022): Found design unit 1: schedule_table-rtl File: /home/patmos/t-crest/argo/src/ni/schedule_table.vhd Line: 64
    Info (12023): Found entity 1: schedule_table File: /home/patmos/t-crest/argo/src/ni/schedule_table.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/TDM_controller.vhd
    Info (12022): Found design unit 1: TDM_controller-rtl File: /home/patmos/t-crest/argo/src/ni/TDM_controller.vhd Line: 71
    Info (12023): Found entity 1: TDM_controller File: /home/patmos/t-crest/argo/src/ni/TDM_controller.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/MC_controller.vhd
    Info (12022): Found design unit 1: MC_controller-rtl File: /home/patmos/t-crest/argo/src/ni/MC_controller.vhd Line: 72
    Info (12023): Found entity 1: MC_controller File: /home/patmos/t-crest/argo/src/ni/MC_controller.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/ni/network_interface.vhd
    Info (12022): Found design unit 1: network_interface-struct File: /home/patmos/t-crest/argo/src/ni/network_interface.vhd Line: 68
    Info (12023): Found entity 1: network_interface File: /home/patmos/t-crest/argo/src/ni/network_interface.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd
    Info (12022): Found design unit 1: Xbar-structure File: /home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd Line: 58
    Info (12023): Found entity 1: Xbar File: /home/patmos/t-crest/argo/src/routers/synchronous/xbar.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd
    Info (12022): Found design unit 1: HPU-struct File: /home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd Line: 55
    Info (12023): Found entity 1: HPU File: /home/patmos/t-crest/argo/src/routers/synchronous/hpu.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/routers/synchronous/router.vhd
    Info (12022): Found design unit 1: router-struct File: /home/patmos/t-crest/argo/src/routers/synchronous/router.vhd Line: 58
    Info (12023): Found entity 1: router File: /home/patmos/t-crest/argo/src/routers/synchronous/router.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd
    Info (12022): Found design unit 1: noc_node-struct File: /home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd Line: 91
    Info (12023): Found entity 1: noc_node File: /home/patmos/t-crest/argo/src/noc/synchronous/noc_node.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd
    Info (12022): Found design unit 1: noc_node_wrapper-struct File: /home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd Line: 105
    Info (12023): Found entity 1: noc_node_wrapper File: /home/patmos/t-crest/patmos/hardware/vhdl/argo/noc_node_wrapper.vhd Line: 47
Info (12021): Found 1 design units, including 0 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/comppack.vhd
    Info (12022): Found design unit 1: comppack File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/comppack.vhd Line: 42
Info (12021): Found 2 design units, including 0 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd
    Info (12022): Found design unit 1: fpupack File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd Line: 39
    Info (12022): Found design unit 2: fpupack-body File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpupack.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd
    Info (12022): Found design unit 1: fpu_add-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd Line: 59
    Info (12023): Found entity 1: fpu_add File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_add.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd
    Info (12022): Found design unit 1: fpu_sub-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd Line: 62
    Info (12023): Found entity 1: fpu_sub File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_sub.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd
    Info (12022): Found design unit 1: fpu_div-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd Line: 56
    Info (12023): Found entity 1: fpu_div File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_div.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd
    Info (12022): Found design unit 1: fpu_mul-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd Line: 59
    Info (12023): Found entity 1: fpu_mul File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_mul.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd
    Info (12022): Found design unit 1: fpu_round-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd Line: 57
    Info (12023): Found entity 1: fpu_round File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_round.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd
    Info (12022): Found design unit 1: fpu_exceptions-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd Line: 58
    Info (12023): Found entity 1: fpu_exceptions File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_exceptions.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd
    Info (12022): Found design unit 1: fpu_double-rtl File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd Line: 72
    Info (12023): Found entity 1: fpu_double File: /home/patmos/t-crest/patmos/hardware/vhdl/fpu_double/fpu_double.vhd Line: 44
Info (12127): Elaborating entity "patmos_top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl Line: 79
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd Line: 125
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd Line: 125
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /home/patmos/t-crest/patmos/hardware/vhdl/altera/cyc2_pll.vhd Line: 125
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "6250"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "3125"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "8"
    Info (12134): Parameter "clk3_phase_shift" = "9375"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Patmos" for hierarchy "Patmos:comp" File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl Line: 118
Info (12128): Elaborating entity "PatmosCore" for hierarchy "Patmos:comp|PatmosCore:cores_0" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16867
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(14009): object "enableReg" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14009
Info (12128): Elaborating entity "MCache" for hierarchy "Patmos:comp|PatmosCore:cores_0|MCache:icache" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14034
Info (12128): Elaborating entity "MCacheCtrl" for hierarchy "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1131
Info (12128): Elaborating entity "MCacheReplFifo" for hierarchy "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1164
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(699): object "callRetBaseNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 699
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(700): object "selSpmNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 700
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(701): object "selCacheNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 701
Info (12128): Elaborating entity "MCacheMem" for hierarchy "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 1175
Info (12128): Elaborating entity "MemBlock" for hierarchy "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 999
Info (12128): Elaborating entity "Fetch" for hierarchy "Patmos:comp|PatmosCore:cores_0|Fetch:fetch" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14061
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(2420): object "selSpmNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2420
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(2421): object "selCacheNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2421
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(2422): object "relBaseNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2422
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(2423): object "relocNext" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2423
Info (12128): Elaborating entity "MemBlock_2" for hierarchy "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 2431
Info (12128): Elaborating entity "Decode" for hierarchy "Patmos:comp|PatmosCore:cores_0|Decode:decode" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14147
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Patmos:comp|PatmosCore:cores_0|Decode:decode|RegisterFile:rf" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3277
Info (12128): Elaborating entity "Execute" for hierarchy "Patmos:comp|PatmosCore:cores_0|Execute:execute" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14263
Info (12128): Elaborating entity "Memory" for hierarchy "Patmos:comp|PatmosCore:cores_0|Memory:memory" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14332
Info (12128): Elaborating entity "WriteBack" for hierarchy "Patmos:comp|PatmosCore:cores_0|WriteBack:writeback" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14352
Info (12128): Elaborating entity "Exceptions" for hierarchy "Patmos:comp|PatmosCore:cores_0|Exceptions:exc" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14383
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(5516): object "_T_2" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 5516
Info (12128): Elaborating entity "DataCache" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14412
Info (12128): Elaborating entity "DirectMappedCache" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13277
Info (12128): Elaborating entity "MemBlock_4" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 8234
Info (12128): Elaborating entity "MemBlock_5" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 8242
Info (12128): Elaborating entity "StackCache" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13303
Info (12128): Elaborating entity "MemBlock_9" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 12586
Info (12128): Elaborating entity "NullCache" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|NullCache:bp" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13316
Info (12128): Elaborating entity "OcpBurstBus" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|OcpBurstBus:burstReadBus1" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13336
Info (12128): Elaborating entity "WriteNoBuffer" for hierarchy "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 13383
Info (12128): Elaborating entity "NoMemoryManagement" for hierarchy "Patmos:comp|PatmosCore:cores_0|NoMemoryManagement:mmu" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 14448
Info (12128): Elaborating entity "HardlockOCPWrapper" for hierarchy "Patmos:comp|HardlockOCPWrapper:HardlockOCPWrapper" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16873
Info (12128): Elaborating entity "UartCmp" for hierarchy "Patmos:comp|UartCmp:UartCmp" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16884
Info (12128): Elaborating entity "Uart" for hierarchy "Patmos:comp|UartCmp:UartCmp|Uart:uart" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15315
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(15033): object "uartOcpEmu_Cmd" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15033
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(15034): object "uartOcpEmu_Addr" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15034
Warning (10036): Verilog HDL or VHDL warning at Patmos.v(15035): object "uartOcpEmu_Data" assigned a value but never read File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15035
Info (12128): Elaborating entity "QueueCompatibility" for hierarchy "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 15045
Info (12128): Elaborating entity "CpuInfo" for hierarchy "Patmos:comp|CpuInfo:CpuInfo" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16891
Info (12128): Elaborating entity "Leds" for hierarchy "Patmos:comp|Leds:Leds" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16900
Info (12128): Elaborating entity "Keys" for hierarchy "Patmos:comp|Keys:Keys" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16912
Info (12128): Elaborating entity "Timer" for hierarchy "Patmos:comp|Timer:Timer" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16923
Info (12128): Elaborating entity "Deadline" for hierarchy "Patmos:comp|Deadline:Deadline" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16931
Info (12128): Elaborating entity "Spm" for hierarchy "Patmos:comp|Spm:Spm" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16940
Info (12128): Elaborating entity "SRamCtrl" for hierarchy "Patmos:comp|SRamCtrl:ramCtrl" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 16959
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 21 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vec_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|Spm:Spm|MemBlock_9:MemBlock|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|vecDup_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 30
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 30
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Patmos:comp|PatmosCore:cores_0|Execute:execute|Mult0" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3808
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Patmos:comp|PatmosCore:cores_0|Execute:execute|Mult1" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3810
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Patmos:comp|PatmosCore:cores_0|Execute:execute|Mult3" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3815
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Patmos:comp|PatmosCore:cores_0|Execute:execute|Mult2" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3813
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6gc1.tdf
    Info (12023): Found entity 1: altsyncram_6gc1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_6gc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf
    Info (12023): Found entity 1: altsyncram_oic1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_oic1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_adc1.tdf
    Info (12023): Found entity 1: altsyncram_adc1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_adc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf
    Info (12023): Found entity 1: altsyncram_mcc1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_mcc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd41.tdf
    Info (12023): Found entity 1: altsyncram_rd41 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_rd41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf
    Info (12023): Found entity 1: altsyncram_u9c1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_u9c1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "30"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "30"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_icc1.tdf
    Info (12023): Found entity 1: altsyncram_icc1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_icc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7gc1.tdf
    Info (12023): Found entity 1: altsyncram_7gc1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_7gc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf
    Info (12023): Found entity 1: altsyncram_ilc1 File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/altsyncram_ilc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3808
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult0" with the following parameter: File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3808
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/mult_7dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3810
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult1" with the following parameter: File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3810
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/patmos/t-crest/patmos/hardware/quartus/altde2-115/db/mult_86t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3" File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3815
Info (12133): Instantiated megafunction "Patmos:comp|PatmosCore:cores_0|Execute:execute|lpm_mult:Mult3" with the following parameter: File: /home/patmos/t-crest/patmos/hardware/build/Patmos.v Line: 3815
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oSRAM_CE_N" is stuck at GND File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de2-115.vhdl Line: 26
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'patmos.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {pll:pll_inst|altpll:altpll_component|_clk0} {pll_inst|altpll_component|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   12.500 pll:pll_inst|altpll:altpll_component|_clk0
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 745 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:10
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 19285 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 18897 logic cells
    Info (21064): Implemented 322 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1235 megabytes
    Info: Processing ended: Thu Jan 28 18:13:26 2021
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:01:38


