{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 13:06:50 2014 " "Info: Processing started: Tue May 20 13:06:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3C580 -c L3C580 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L3C580 -c L3C580" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L3C580.v(48) " "Warning (10268): Verilog HDL information at L3C580.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L3C580.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L3C580.v" { { "Info" "ISGN_ENTITY_NAME" "1 L3C580 " "Info: Found entity 1: L3C580" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3C580 " "Info: Elaborating entity \"L3C580\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "L3C580.v(206) " "Warning (10762): Verilog HDL Case Statement warning at L3C580.v(206): can't check case statement for completeness because the case expression has too many possible states" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 206 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(410) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(410): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(423) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(423): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 L3C580.v(433) " "Warning (10230): Verilog HDL assignment warning at L3C580.v(433): truncated value with size 32 to match size of target (4)" {  } { { "L3C580.v" "" { Text "C:/altera/90sp2/quartus/Lab3/L3C580.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
