
*** Running vivado
    with args -log testbench.vds -m64 -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7k70tfbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in 21 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 262.477 ; gain = 91.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/testbench.v:25]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/Clock.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/Clock.v:29]
INFO: [Synth 8-256] done synthesizing module 'Clock' (1#1) [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'ClkMemory' [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/ClkMemory.v:25]
INFO: [Synth 8-256] done synthesizing module 'ClkMemory' (2#1) [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/ClkMemory.v:25]
INFO: [Synth 8-256] done synthesizing module 'testbench' (3#1) [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/testbench.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 298.781 ; gain = 127.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 298.781 ; gain = 127.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/constrs_1/new/Clock.xdc]
Finished Parsing XDC File [C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/constrs_1/new/Clock.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 575.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testbench 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[31] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[30] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[29] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[28] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[27] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[26] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[25] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[24] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[23] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[22] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[21] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[20] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[19] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[18] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[17] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[16] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[15] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[14] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[13] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[12] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[11] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[10] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[9] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[8] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[7] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[6] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[5] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[4] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[3] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[2] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[1] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/num_reg[0] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][31] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][30] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][29] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][28] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][27] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][26] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][25] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][24] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][23] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][22] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][21] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][20] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][19] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][18] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][17] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][16] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][15] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][14] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][13] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][12] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][11] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][10] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][9] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][8] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][7] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][6] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][5] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][4] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][3] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][2] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][1] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[0][0] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][31] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][30] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][29] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][28] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][27] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][26] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][25] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][24] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][23] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][22] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][21] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][20] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][19] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][18] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][17] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][16] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][15] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][14] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][13] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][12] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][11] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][10] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][9] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][8] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][7] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][6] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][5] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][4] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][3] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][2] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][1] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[1][0] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[2][31] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[2][30] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[2][29] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\mem/memory_reg[2][28] ) is unused and will be removed from module testbench.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 575.813 ; gain = 404.375

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 575.813 ; gain = 404.375

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 704 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 575.813 ; gain = 111.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 575.813 ; gain = 404.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 575.813 ; gain = 388.652
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 575.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 20:58:40 2017...
