$date
	Sun Nov 22 18:34:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Up_Down_tb $end
$scope module motor $end
$var wire 1 ! CP $end
$var wire 1 " M $end
$var wire 1 # nCR $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 3 ' current_state [2:0] $end
$var reg 3 ( next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
x%
x$
1#
0"
0!
$end
#5
b1 (
0$
0%
0&
b0 '
0#
#10
1#
#20
b101 (
1&
b1 '
1!
#40
0!
#60
b100 (
1$
b101 '
1!
#80
0!
#100
b110 (
0&
b100 '
1!
#120
0!
#140
b10 (
1%
b110 '
1!
#160
0!
#180
b11 (
0$
b10 '
1!
#200
0!
#220
b1 (
1&
b11 '
1!
#240
0!
#260
b101 (
0%
b1 '
1!
#280
0!
#300
b100 (
1$
b101 '
1!
#310
b1 (
1"
#320
0!
#340
b11 (
0$
b1 '
1!
#360
0!
#380
b10 (
1%
b11 '
1!
#400
0!
#420
b110 (
0&
b10 '
1!
#440
0!
#460
b100 (
1$
b110 '
1!
#480
0!
#500
b101 (
0%
b100 '
1!
#520
0!
#540
b1 (
1&
b101 '
1!
#560
0!
#580
b11 (
0$
b1 '
1!
#600
0!
#610
