Analysis & Synthesis report for senior_project_fpga
Tue Jan 08 19:18:38 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: cdda_clk:sonic_d_hedgehog|altpll:altpll_component
 11. Parameter Settings for User Entity Instance: cd_bclk:sonic_b_hedgehog|altpll:altpll_component
 12. Parameter Settings for User Entity Instance: cd_lrclk:sonic_e_hedgehog|altpll:altpll_component
 13. altpll Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "cd_lrclk:sonic_e_hedgehog"
 15. Port Connectivity Checks: "cd_bclk:sonic_b_hedgehog"
 16. Port Connectivity Checks: "cdda_clk:sonic_d_hedgehog"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 08 19:18:38 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; senior_project_fpga                         ;
; Top-level Entity Name              ; senior_project_fpga                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE22F17C6        ;                     ;
; Top-level entity name                                                      ; senior_project_fpga ; senior_project_fpga ;
; Family name                                                                ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; OpenCore Plus hardware evaluation                                          ; Enable              ; Enable              ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; senior_project_fpga.v            ; yes             ; User Verilog HDL File        ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v ;         ;
; cdda_clk.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v            ;         ;
; cd_bclk.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v             ;         ;
; cd_lrclk.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; e:/altera/quartus/quartus/libraries/megafunctions/aglobal161.inc                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/altera/quartus/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; db/cdda_clk_altpll.v             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v  ;         ;
; db/cd_bclk_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v   ;         ;
; db/cd_lrclk_altpll.v             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
;                                             ;                   ;
; Total combinational functions               ; 0                 ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 0                 ;
;     -- 3 input functions                    ; 0                 ;
;     -- <=2 input functions                  ; 0                 ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 0                 ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 0                 ;
;     -- Dedicated logic registers            ; 0                 ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 154               ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; DRAM_DQ[0]~output ;
; Maximum fan-out                             ; 1                 ;
; Total fan-out                               ; 252               ;
; Average fan-out                             ; 0.62              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------+---------------------+--------------+
; |senior_project_fpga       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 154  ; 0            ; |senior_project_fpga ; senior_project_fpga ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |senior_project_fpga|cd_bclk:sonic_b_hedgehog  ; cd_bclk.v       ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |senior_project_fpga|cdda_clk:sonic_d_hedgehog ; cdda_clk.v      ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |senior_project_fpga|cd_lrclk:sonic_e_hedgehog ; cd_lrclk.v      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdda_clk:sonic_d_hedgehog|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------------------+
; Parameter Name                ; Value                      ; Type                              ;
+-------------------------------+----------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                           ;
; PLL_TYPE                      ; AUTO                       ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=cdda_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                           ;
; LOCK_HIGH                     ; 1                          ; Untyped                           ;
; LOCK_LOW                      ; 1                          ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                           ;
; SKIP_VCO                      ; OFF                        ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                           ;
; BANDWIDTH                     ; 0                          ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                           ;
; DOWN_SPREAD                   ; 0                          ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 10584                      ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 15625                      ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                           ;
; DPA_DIVIDER                   ; 0                          ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; VCO_MIN                       ; 0                          ; Untyped                           ;
; VCO_MAX                       ; 0                          ; Untyped                           ;
; VCO_CENTER                    ; 0                          ; Untyped                           ;
; PFD_MIN                       ; 0                          ; Untyped                           ;
; PFD_MAX                       ; 0                          ; Untyped                           ;
; M_INITIAL                     ; 0                          ; Untyped                           ;
; M                             ; 0                          ; Untyped                           ;
; N                             ; 1                          ; Untyped                           ;
; M2                            ; 1                          ; Untyped                           ;
; N2                            ; 1                          ; Untyped                           ;
; SS                            ; 1                          ; Untyped                           ;
; C0_HIGH                       ; 0                          ; Untyped                           ;
; C1_HIGH                       ; 0                          ; Untyped                           ;
; C2_HIGH                       ; 0                          ; Untyped                           ;
; C3_HIGH                       ; 0                          ; Untyped                           ;
; C4_HIGH                       ; 0                          ; Untyped                           ;
; C5_HIGH                       ; 0                          ; Untyped                           ;
; C6_HIGH                       ; 0                          ; Untyped                           ;
; C7_HIGH                       ; 0                          ; Untyped                           ;
; C8_HIGH                       ; 0                          ; Untyped                           ;
; C9_HIGH                       ; 0                          ; Untyped                           ;
; C0_LOW                        ; 0                          ; Untyped                           ;
; C1_LOW                        ; 0                          ; Untyped                           ;
; C2_LOW                        ; 0                          ; Untyped                           ;
; C3_LOW                        ; 0                          ; Untyped                           ;
; C4_LOW                        ; 0                          ; Untyped                           ;
; C5_LOW                        ; 0                          ; Untyped                           ;
; C6_LOW                        ; 0                          ; Untyped                           ;
; C7_LOW                        ; 0                          ; Untyped                           ;
; C8_LOW                        ; 0                          ; Untyped                           ;
; C9_LOW                        ; 0                          ; Untyped                           ;
; C0_INITIAL                    ; 0                          ; Untyped                           ;
; C1_INITIAL                    ; 0                          ; Untyped                           ;
; C2_INITIAL                    ; 0                          ; Untyped                           ;
; C3_INITIAL                    ; 0                          ; Untyped                           ;
; C4_INITIAL                    ; 0                          ; Untyped                           ;
; C5_INITIAL                    ; 0                          ; Untyped                           ;
; C6_INITIAL                    ; 0                          ; Untyped                           ;
; C7_INITIAL                    ; 0                          ; Untyped                           ;
; C8_INITIAL                    ; 0                          ; Untyped                           ;
; C9_INITIAL                    ; 0                          ; Untyped                           ;
; C0_MODE                       ; BYPASS                     ; Untyped                           ;
; C1_MODE                       ; BYPASS                     ; Untyped                           ;
; C2_MODE                       ; BYPASS                     ; Untyped                           ;
; C3_MODE                       ; BYPASS                     ; Untyped                           ;
; C4_MODE                       ; BYPASS                     ; Untyped                           ;
; C5_MODE                       ; BYPASS                     ; Untyped                           ;
; C6_MODE                       ; BYPASS                     ; Untyped                           ;
; C7_MODE                       ; BYPASS                     ; Untyped                           ;
; C8_MODE                       ; BYPASS                     ; Untyped                           ;
; C9_MODE                       ; BYPASS                     ; Untyped                           ;
; C0_PH                         ; 0                          ; Untyped                           ;
; C1_PH                         ; 0                          ; Untyped                           ;
; C2_PH                         ; 0                          ; Untyped                           ;
; C3_PH                         ; 0                          ; Untyped                           ;
; C4_PH                         ; 0                          ; Untyped                           ;
; C5_PH                         ; 0                          ; Untyped                           ;
; C6_PH                         ; 0                          ; Untyped                           ;
; C7_PH                         ; 0                          ; Untyped                           ;
; C8_PH                         ; 0                          ; Untyped                           ;
; C9_PH                         ; 0                          ; Untyped                           ;
; L0_HIGH                       ; 1                          ; Untyped                           ;
; L1_HIGH                       ; 1                          ; Untyped                           ;
; G0_HIGH                       ; 1                          ; Untyped                           ;
; G1_HIGH                       ; 1                          ; Untyped                           ;
; G2_HIGH                       ; 1                          ; Untyped                           ;
; G3_HIGH                       ; 1                          ; Untyped                           ;
; E0_HIGH                       ; 1                          ; Untyped                           ;
; E1_HIGH                       ; 1                          ; Untyped                           ;
; E2_HIGH                       ; 1                          ; Untyped                           ;
; E3_HIGH                       ; 1                          ; Untyped                           ;
; L0_LOW                        ; 1                          ; Untyped                           ;
; L1_LOW                        ; 1                          ; Untyped                           ;
; G0_LOW                        ; 1                          ; Untyped                           ;
; G1_LOW                        ; 1                          ; Untyped                           ;
; G2_LOW                        ; 1                          ; Untyped                           ;
; G3_LOW                        ; 1                          ; Untyped                           ;
; E0_LOW                        ; 1                          ; Untyped                           ;
; E1_LOW                        ; 1                          ; Untyped                           ;
; E2_LOW                        ; 1                          ; Untyped                           ;
; E3_LOW                        ; 1                          ; Untyped                           ;
; L0_INITIAL                    ; 1                          ; Untyped                           ;
; L1_INITIAL                    ; 1                          ; Untyped                           ;
; G0_INITIAL                    ; 1                          ; Untyped                           ;
; G1_INITIAL                    ; 1                          ; Untyped                           ;
; G2_INITIAL                    ; 1                          ; Untyped                           ;
; G3_INITIAL                    ; 1                          ; Untyped                           ;
; E0_INITIAL                    ; 1                          ; Untyped                           ;
; E1_INITIAL                    ; 1                          ; Untyped                           ;
; E2_INITIAL                    ; 1                          ; Untyped                           ;
; E3_INITIAL                    ; 1                          ; Untyped                           ;
; L0_MODE                       ; BYPASS                     ; Untyped                           ;
; L1_MODE                       ; BYPASS                     ; Untyped                           ;
; G0_MODE                       ; BYPASS                     ; Untyped                           ;
; G1_MODE                       ; BYPASS                     ; Untyped                           ;
; G2_MODE                       ; BYPASS                     ; Untyped                           ;
; G3_MODE                       ; BYPASS                     ; Untyped                           ;
; E0_MODE                       ; BYPASS                     ; Untyped                           ;
; E1_MODE                       ; BYPASS                     ; Untyped                           ;
; E2_MODE                       ; BYPASS                     ; Untyped                           ;
; E3_MODE                       ; BYPASS                     ; Untyped                           ;
; L0_PH                         ; 0                          ; Untyped                           ;
; L1_PH                         ; 0                          ; Untyped                           ;
; G0_PH                         ; 0                          ; Untyped                           ;
; G1_PH                         ; 0                          ; Untyped                           ;
; G2_PH                         ; 0                          ; Untyped                           ;
; G3_PH                         ; 0                          ; Untyped                           ;
; E0_PH                         ; 0                          ; Untyped                           ;
; E1_PH                         ; 0                          ; Untyped                           ;
; E2_PH                         ; 0                          ; Untyped                           ;
; E3_PH                         ; 0                          ; Untyped                           ;
; M_PH                          ; 0                          ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; CLK0_COUNTER                  ; G0                         ; Untyped                           ;
; CLK1_COUNTER                  ; G0                         ; Untyped                           ;
; CLK2_COUNTER                  ; G0                         ; Untyped                           ;
; CLK3_COUNTER                  ; G0                         ; Untyped                           ;
; CLK4_COUNTER                  ; G0                         ; Untyped                           ;
; CLK5_COUNTER                  ; G0                         ; Untyped                           ;
; CLK6_COUNTER                  ; E0                         ; Untyped                           ;
; CLK7_COUNTER                  ; E1                         ; Untyped                           ;
; CLK8_COUNTER                  ; E2                         ; Untyped                           ;
; CLK9_COUNTER                  ; E3                         ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; M_TIME_DELAY                  ; 0                          ; Untyped                           ;
; N_TIME_DELAY                  ; 0                          ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                           ;
; VCO_POST_SCALE                ; 0                          ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                           ;
; CBXI_PARAMETER                ; cdda_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                    ;
+-------------------------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cd_bclk:sonic_b_hedgehog|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=cd_bclk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 141                       ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 5000                      ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; cd_bclk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cd_lrclk:sonic_e_hedgehog|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------------------+
; Parameter Name                ; Value                      ; Type                              ;
+-------------------------------+----------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                           ;
; PLL_TYPE                      ; AUTO                       ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=cd_lrclk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                           ;
; LOCK_HIGH                     ; 1                          ; Untyped                           ;
; LOCK_LOW                      ; 1                          ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                           ;
; SKIP_VCO                      ; OFF                        ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                           ;
; BANDWIDTH                     ; 0                          ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                           ;
; DOWN_SPREAD                   ; 0                          ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 441                        ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 500000                     ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                           ;
; DPA_DIVIDER                   ; 0                          ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; VCO_MIN                       ; 0                          ; Untyped                           ;
; VCO_MAX                       ; 0                          ; Untyped                           ;
; VCO_CENTER                    ; 0                          ; Untyped                           ;
; PFD_MIN                       ; 0                          ; Untyped                           ;
; PFD_MAX                       ; 0                          ; Untyped                           ;
; M_INITIAL                     ; 0                          ; Untyped                           ;
; M                             ; 0                          ; Untyped                           ;
; N                             ; 1                          ; Untyped                           ;
; M2                            ; 1                          ; Untyped                           ;
; N2                            ; 1                          ; Untyped                           ;
; SS                            ; 1                          ; Untyped                           ;
; C0_HIGH                       ; 0                          ; Untyped                           ;
; C1_HIGH                       ; 0                          ; Untyped                           ;
; C2_HIGH                       ; 0                          ; Untyped                           ;
; C3_HIGH                       ; 0                          ; Untyped                           ;
; C4_HIGH                       ; 0                          ; Untyped                           ;
; C5_HIGH                       ; 0                          ; Untyped                           ;
; C6_HIGH                       ; 0                          ; Untyped                           ;
; C7_HIGH                       ; 0                          ; Untyped                           ;
; C8_HIGH                       ; 0                          ; Untyped                           ;
; C9_HIGH                       ; 0                          ; Untyped                           ;
; C0_LOW                        ; 0                          ; Untyped                           ;
; C1_LOW                        ; 0                          ; Untyped                           ;
; C2_LOW                        ; 0                          ; Untyped                           ;
; C3_LOW                        ; 0                          ; Untyped                           ;
; C4_LOW                        ; 0                          ; Untyped                           ;
; C5_LOW                        ; 0                          ; Untyped                           ;
; C6_LOW                        ; 0                          ; Untyped                           ;
; C7_LOW                        ; 0                          ; Untyped                           ;
; C8_LOW                        ; 0                          ; Untyped                           ;
; C9_LOW                        ; 0                          ; Untyped                           ;
; C0_INITIAL                    ; 0                          ; Untyped                           ;
; C1_INITIAL                    ; 0                          ; Untyped                           ;
; C2_INITIAL                    ; 0                          ; Untyped                           ;
; C3_INITIAL                    ; 0                          ; Untyped                           ;
; C4_INITIAL                    ; 0                          ; Untyped                           ;
; C5_INITIAL                    ; 0                          ; Untyped                           ;
; C6_INITIAL                    ; 0                          ; Untyped                           ;
; C7_INITIAL                    ; 0                          ; Untyped                           ;
; C8_INITIAL                    ; 0                          ; Untyped                           ;
; C9_INITIAL                    ; 0                          ; Untyped                           ;
; C0_MODE                       ; BYPASS                     ; Untyped                           ;
; C1_MODE                       ; BYPASS                     ; Untyped                           ;
; C2_MODE                       ; BYPASS                     ; Untyped                           ;
; C3_MODE                       ; BYPASS                     ; Untyped                           ;
; C4_MODE                       ; BYPASS                     ; Untyped                           ;
; C5_MODE                       ; BYPASS                     ; Untyped                           ;
; C6_MODE                       ; BYPASS                     ; Untyped                           ;
; C7_MODE                       ; BYPASS                     ; Untyped                           ;
; C8_MODE                       ; BYPASS                     ; Untyped                           ;
; C9_MODE                       ; BYPASS                     ; Untyped                           ;
; C0_PH                         ; 0                          ; Untyped                           ;
; C1_PH                         ; 0                          ; Untyped                           ;
; C2_PH                         ; 0                          ; Untyped                           ;
; C3_PH                         ; 0                          ; Untyped                           ;
; C4_PH                         ; 0                          ; Untyped                           ;
; C5_PH                         ; 0                          ; Untyped                           ;
; C6_PH                         ; 0                          ; Untyped                           ;
; C7_PH                         ; 0                          ; Untyped                           ;
; C8_PH                         ; 0                          ; Untyped                           ;
; C9_PH                         ; 0                          ; Untyped                           ;
; L0_HIGH                       ; 1                          ; Untyped                           ;
; L1_HIGH                       ; 1                          ; Untyped                           ;
; G0_HIGH                       ; 1                          ; Untyped                           ;
; G1_HIGH                       ; 1                          ; Untyped                           ;
; G2_HIGH                       ; 1                          ; Untyped                           ;
; G3_HIGH                       ; 1                          ; Untyped                           ;
; E0_HIGH                       ; 1                          ; Untyped                           ;
; E1_HIGH                       ; 1                          ; Untyped                           ;
; E2_HIGH                       ; 1                          ; Untyped                           ;
; E3_HIGH                       ; 1                          ; Untyped                           ;
; L0_LOW                        ; 1                          ; Untyped                           ;
; L1_LOW                        ; 1                          ; Untyped                           ;
; G0_LOW                        ; 1                          ; Untyped                           ;
; G1_LOW                        ; 1                          ; Untyped                           ;
; G2_LOW                        ; 1                          ; Untyped                           ;
; G3_LOW                        ; 1                          ; Untyped                           ;
; E0_LOW                        ; 1                          ; Untyped                           ;
; E1_LOW                        ; 1                          ; Untyped                           ;
; E2_LOW                        ; 1                          ; Untyped                           ;
; E3_LOW                        ; 1                          ; Untyped                           ;
; L0_INITIAL                    ; 1                          ; Untyped                           ;
; L1_INITIAL                    ; 1                          ; Untyped                           ;
; G0_INITIAL                    ; 1                          ; Untyped                           ;
; G1_INITIAL                    ; 1                          ; Untyped                           ;
; G2_INITIAL                    ; 1                          ; Untyped                           ;
; G3_INITIAL                    ; 1                          ; Untyped                           ;
; E0_INITIAL                    ; 1                          ; Untyped                           ;
; E1_INITIAL                    ; 1                          ; Untyped                           ;
; E2_INITIAL                    ; 1                          ; Untyped                           ;
; E3_INITIAL                    ; 1                          ; Untyped                           ;
; L0_MODE                       ; BYPASS                     ; Untyped                           ;
; L1_MODE                       ; BYPASS                     ; Untyped                           ;
; G0_MODE                       ; BYPASS                     ; Untyped                           ;
; G1_MODE                       ; BYPASS                     ; Untyped                           ;
; G2_MODE                       ; BYPASS                     ; Untyped                           ;
; G3_MODE                       ; BYPASS                     ; Untyped                           ;
; E0_MODE                       ; BYPASS                     ; Untyped                           ;
; E1_MODE                       ; BYPASS                     ; Untyped                           ;
; E2_MODE                       ; BYPASS                     ; Untyped                           ;
; E3_MODE                       ; BYPASS                     ; Untyped                           ;
; L0_PH                         ; 0                          ; Untyped                           ;
; L1_PH                         ; 0                          ; Untyped                           ;
; G0_PH                         ; 0                          ; Untyped                           ;
; G1_PH                         ; 0                          ; Untyped                           ;
; G2_PH                         ; 0                          ; Untyped                           ;
; G3_PH                         ; 0                          ; Untyped                           ;
; E0_PH                         ; 0                          ; Untyped                           ;
; E1_PH                         ; 0                          ; Untyped                           ;
; E2_PH                         ; 0                          ; Untyped                           ;
; E3_PH                         ; 0                          ; Untyped                           ;
; M_PH                          ; 0                          ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; CLK0_COUNTER                  ; G0                         ; Untyped                           ;
; CLK1_COUNTER                  ; G0                         ; Untyped                           ;
; CLK2_COUNTER                  ; G0                         ; Untyped                           ;
; CLK3_COUNTER                  ; G0                         ; Untyped                           ;
; CLK4_COUNTER                  ; G0                         ; Untyped                           ;
; CLK5_COUNTER                  ; G0                         ; Untyped                           ;
; CLK6_COUNTER                  ; E0                         ; Untyped                           ;
; CLK7_COUNTER                  ; E1                         ; Untyped                           ;
; CLK8_COUNTER                  ; E2                         ; Untyped                           ;
; CLK9_COUNTER                  ; E3                         ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; M_TIME_DELAY                  ; 0                          ; Untyped                           ;
; N_TIME_DELAY                  ; 0                          ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                           ;
; VCO_POST_SCALE                ; 0                          ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                           ;
; CBXI_PARAMETER                ; cd_lrclk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                    ;
+-------------------------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 3                                                 ;
; Entity Instance               ; cdda_clk:sonic_d_hedgehog|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
; Entity Instance               ; cd_bclk:sonic_b_hedgehog|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
; Entity Instance               ; cd_lrclk:sonic_e_hedgehog|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cd_lrclk:sonic_e_hedgehog"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cd_bclk:sonic_b_hedgehog"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdda_clk:sonic_d_hedgehog"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Jan 08 19:18:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off senior_project_fpga -c senior_project_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file senior_project_fpga.v
    Info (12023): Found entity 1: senior_project_fpga File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ide_processor.sv
    Info (12023): Found entity 1: ide_processor File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cdda_clk.v
    Info (12023): Found entity 1: cdda_clk File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cd_bclk.v
    Info (12023): Found entity 1: cd_bclk File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cd_lrclk.v
    Info (12023): Found entity 1: cd_lrclk File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v Line: 40
Info (12127): Elaborating entity "senior_project_fpga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(130): object "reset" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(131): object "D" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(132): object "DMARQ" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(133): object "CD_EMPH" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(134): object "RD" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(135): object "DMACK" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(136): object "DA" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(137): object "CS" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(139): object "CD_SD" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(140): object "DOOR_OPEN" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(141): object "WR" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(142): object "IORDY" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at senior_project_fpga.v(143): object "INTRQ" assigned a value but never read File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 143
Warning (10034): Output port "LED" at senior_project_fpga.v(75) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
Warning (10034): Output port "DRAM_ADDR" at senior_project_fpga.v(84) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
Warning (10034): Output port "DRAM_BA" at senior_project_fpga.v(85) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 85
Warning (10034): Output port "DRAM_DQM" at senior_project_fpga.v(91) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 91
Warning (10034): Output port "DRAM_CAS_N" at senior_project_fpga.v(86) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 86
Warning (10034): Output port "DRAM_CKE" at senior_project_fpga.v(87) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 87
Warning (10034): Output port "DRAM_CLK" at senior_project_fpga.v(88) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 88
Warning (10034): Output port "DRAM_CS_N" at senior_project_fpga.v(89) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 89
Warning (10034): Output port "DRAM_RAS_N" at senior_project_fpga.v(92) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 92
Warning (10034): Output port "DRAM_WE_N" at senior_project_fpga.v(93) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 93
Warning (10034): Output port "EPCS_ASDO" at senior_project_fpga.v(96) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 96
Warning (10034): Output port "EPCS_DCLK" at senior_project_fpga.v(98) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 98
Warning (10034): Output port "EPCS_NCSO" at senior_project_fpga.v(99) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 99
Warning (10034): Output port "G_SENSOR_CS_N" at senior_project_fpga.v(102) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 102
Warning (10034): Output port "I2C_SCLK" at senior_project_fpga.v(104) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 104
Warning (10034): Output port "ADC_CS_N" at senior_project_fpga.v(108) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 108
Warning (10034): Output port "ADC_SADDR" at senior_project_fpga.v(109) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 109
Warning (10034): Output port "ADC_SCLK" at senior_project_fpga.v(110) has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 110
Info (12128): Elaborating entity "cdda_clk" for hierarchy "cdda_clk:sonic_d_hedgehog" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 201
Info (12128): Elaborating entity "altpll" for hierarchy "cdda_clk:sonic_d_hedgehog|altpll:altpll_component" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v Line: 91
Info (12130): Elaborated megafunction instantiation "cdda_clk:sonic_d_hedgehog|altpll:altpll_component" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v Line: 91
Info (12133): Instantiated megafunction "cdda_clk:sonic_d_hedgehog|altpll:altpll_component" with the following parameter: File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10584"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cdda_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cdda_clk_altpll.v
    Info (12023): Found entity 1: cdda_clk_altpll File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v Line: 30
Info (12128): Elaborating entity "cdda_clk_altpll" for hierarchy "cdda_clk:sonic_d_hedgehog|altpll:altpll_component|cdda_clk_altpll:auto_generated" File: e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cd_bclk" for hierarchy "cd_bclk:sonic_b_hedgehog" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 202
Info (12128): Elaborating entity "altpll" for hierarchy "cd_bclk:sonic_b_hedgehog|altpll:altpll_component" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v Line: 91
Info (12130): Elaborated megafunction instantiation "cd_bclk:sonic_b_hedgehog|altpll:altpll_component" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v Line: 91
Info (12133): Instantiated megafunction "cd_bclk:sonic_b_hedgehog|altpll:altpll_component" with the following parameter: File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "141"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cd_bclk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cd_bclk_altpll.v
    Info (12023): Found entity 1: cd_bclk_altpll File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v Line: 30
Info (12128): Elaborating entity "cd_bclk_altpll" for hierarchy "cd_bclk:sonic_b_hedgehog|altpll:altpll_component|cd_bclk_altpll:auto_generated" File: e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cd_lrclk" for hierarchy "cd_lrclk:sonic_e_hedgehog" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 203
Info (12128): Elaborating entity "altpll" for hierarchy "cd_lrclk:sonic_e_hedgehog|altpll:altpll_component" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v Line: 91
Info (12130): Elaborated megafunction instantiation "cd_lrclk:sonic_e_hedgehog|altpll:altpll_component" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v Line: 91
Info (12133): Instantiated megafunction "cd_lrclk:sonic_e_hedgehog|altpll:altpll_component" with the following parameter: File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "500000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "441"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cd_lrclk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cd_lrclk_altpll.v
    Info (12023): Found entity 1: cd_lrclk_altpll File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v Line: 30
Info (12128): Elaborating entity "cd_lrclk_altpll" for hierarchy "cd_lrclk:sonic_e_hedgehog|altpll:altpll_component|cd_lrclk_altpll:auto_generated" File: e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "cd_lrclk:sonic_e_hedgehog|altpll:altpll_component|cd_lrclk_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v Line: 78
        Warning (14320): Synthesized away node "cd_bclk:sonic_b_hedgehog|altpll:altpll_component|cd_bclk_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v Line: 78
        Warning (14320): Synthesized away node "cdda_clk:sonic_d_hedgehog|altpll:altpll_component|cdda_clk_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v Line: 78
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 90
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 105
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 114
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 118
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 75
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 84
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 85
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 85
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 86
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 87
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 88
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 89
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 91
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 91
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 92
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 93
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 96
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 98
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 99
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 102
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 104
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 108
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 109
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 110
Info (144001): Generated suppressed messages file C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 72
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 78
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 78
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 81
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 81
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 81
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 81
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 97
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 103
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 111
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 115
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 115
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 115
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 119
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 119
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 123
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v Line: 123
Info (21057): Implemented 154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 98 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Tue Jan 08 19:18:38 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.map.smsg.


