[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846711 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846711 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846711 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11737393 heartbeat IPC: 1.125 cumulative IPC: 1.125 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 19022258 heartbeat IPC: 1.373 cumulative IPC: 1.236 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 27332072 heartbeat IPC: 1.203 cumulative IPC: 1.225 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 32238949 cumulative IPC: 1.241 (Simulation time: 00 hr 03 min 22 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 32238949 cumulative IPC: 1.241 (Simulation time: 00 hr 03 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.241 instructions: 40000000 cycles: 32238949
CPU 0 Branch Prediction Accuracy: 94.85% MPKI: 11.63 Average ROB Occupancy at Mispredict: 41.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.752
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197832 HIT:     194223 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197832 HIT:     194223 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568274 HIT:     460370 MISS:     107904 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430583 HIT:     343345 MISS:      87238 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35283 HIT:      21681 MISS:      13602 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95330 HIT:      95091 MISS:        239 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        253 MISS:       6825 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3220577 HIT:    2953473 MISS:     267104 MSHR_MERGE:      67395
cpu0->cpu0_L1I LOAD         ACCESS:    3220577 HIT:    2953473 MISS:     267104 MSHR_MERGE:      67395
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.659 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13354087 HIT:   12935383 MISS:     418704 MSHR_MERGE:     145465
cpu0->cpu0_L1D LOAD         ACCESS:    7459333 HIT:    7163455 MISS:     295878 MSHR_MERGE:      65002
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887015 HIT:    5771279 MISS:     115736 MSHR_MERGE:      80451
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        649 MISS:       7090 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2848161 HIT:    2804385 MISS:      43776 MSHR_MERGE:      27898
cpu0->cpu0_ITLB LOAD         ACCESS:    2848161 HIT:    2804385 MISS:      43776 MSHR_MERGE:      27898
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.788 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12637885 HIT:   12397940 MISS:     239945 MSHR_MERGE:      57991
cpu0->cpu0_DTLB LOAD         ACCESS:   12637885 HIT:   12397940 MISS:     239945 MSHR_MERGE:      57991
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.21 cycles
cpu0->LLC TOTAL        ACCESS:     136230 HIT:     125604 MISS:      10626 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87238 HIT:      81733 MISS:       5505 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13602 HIT:      10268 MISS:       3334 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28565 HIT:      28550 MISS:         15 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6825 HIT:       5053 MISS:       1772 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        688
  ROW_BUFFER_MISS:       9923
  AVG DBUS CONGESTED CYCLE: 15.82
Channel 0 WQ ROW_BUFFER_HIT:        221
  ROW_BUFFER_MISS:       1199
  FULL:          0
Channel 0 REFRESHES ISSUED:       2686
