Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/test_procesador2_isim_beh.exe -prj /home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/test_procesador2_beh.prj work.test_procesador2 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/UC.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/Suma.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/SEV.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/RF.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/nPc.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/Multiplexor.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/IM.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/Alu.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/procesador2.vhd" into library work
Parsing VHDL file "/home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/test_procesador2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98264 KB
Fuse CPU Usage: 1170 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity Suma [suma_default]
Compiling architecture behavioral of entity nPc [npc_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavioral of entity Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity SEV [sev_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity procesador2 [procesador2_default]
Compiling architecture behavior of entity test_procesador2
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable /home/gallego/Escritorio/ArquitecturaDeComputadores-master/Procesador2/test_procesador2_isim_beh.exe
Fuse Memory Usage: 676452 KB
Fuse CPU Usage: 1340 ms
GCC CPU Usage: 730 ms
