;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB -30, @-2
	CMP @-537, 0
	CMP @-537, 0
	CMP @-537, 0
	CMP 200, 0
	ADD 110, 100
	SUB -207, <-120
	ADD 110, 100
	JMP -7, @-20
	MOV -7, <-20
	JMZ -7, @-20
	JMZ -7, @-20
	SPL <10
	JMP <100
	MOV 7, <20
	JMN 12, #201
	SUB @27, 6
	SUB -207, <-120
	SUB 0, 0
	SPL <127, 106
	SPL <127, 106
	SPL <127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB #10, 0
	SUB @-127, 100
	JMP <100
	JMP <100
	MOV 7, <20
	JMN 12, #201
	MOV 7, <20
	SLT @-131, 9
	SLT @-131, 9
	SUB @27, 6
	MOV -7, <-30
	MOV 7, <20
	ADD 110, 100
	JMP 72, 200
	SUB -30, @-2
	SUB @27, 6
	JMP 72, 200
	JMP 72, 200
	CMP -207, <-120
	MOV -1, <-26
	DJN -1, @-20
	DJN -1, @-20
	SUB -30, @-2
