#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 30 20:15:17 2022
# Process ID: 24548
# Current directory: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19824 H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.xpr
# Log file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.xpruupdate_compile_order -fileset sources_1launch_runs impl_1 -to_step write_bitstream -jobs 4
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
validate_bd_design -force
generate_target all [get_files  H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
catch { config_ip_cache -export [get_ips -all ZYNQ_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_myip_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_util_vector_logic_0_0] }
export_ip_user_files -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
reset_run ZYNQ_system_ila_0_0_synth_1
reset_run ZYNQ_processing_system7_0_0_synth_1
reset_run ZYNQ_rst_ps7_0_50M_0_synth_1
reset_run ZYNQ_axi_smc_0_synth_1
reset_run ZYNQ_myip_0_0_synth_1
reset_run ZYNQ_util_vector_logic_0_0_synth_1
launch_runs -jobs 4 {ZYNQ_system_ila_0_0_synth_1 ZYNQ_processing_system7_0_0_synth_1 ZYNQ_rst_ps7_0_50M_0_synth_1 ZYNQ_axi_smc_0_synth_1 ZYNQ_myip_0_0_synth_1 ZYNQ_util_vector_logic_0_0_synth_1}
export_simulation -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -directory H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/sim_scripts -ip_user_files_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files -ipstatic_source_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/modelsim} {questa=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/questa} {riviera=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/riviera} {activehdl=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -top
add_files -norecurse H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
