<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/riscv.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">riscv.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file for RISC-V implementations.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file for RISC-V implementations. </p>
<dl class="section copyright"><dt>Copyright</dt><dd>(C) 2016-2017, Gavin J Stark. All rights reserved.</dd>
<dd>
Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>. Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </dd></dl>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structt__riscv__mem__access__req"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a></td></tr>
<tr class="separator:structt__riscv__mem__access__req"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__mem__access__resp"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a></td></tr>
<tr class="separator:structt__riscv__mem__access__resp"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__irqs"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a></td></tr>
<tr class="separator:structt__riscv__irqs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__fetch__req"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a></td></tr>
<tr class="separator:structt__riscv__fetch__req"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__fetch__resp"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a></td></tr>
<tr class="separator:structt__riscv__fetch__resp"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__config"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a></td></tr>
<tr class="separator:structt__riscv__config"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__debug__mst"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a></td></tr>
<tr class="separator:structt__riscv__debug__mst"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__debug__tgt"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a></td></tr>
<tr class="separator:structt__riscv__debug__tgt"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__pipeline__debug__control"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a></td></tr>
<tr class="separator:structt__riscv__pipeline__debug__control"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structt__riscv__pipeline__debug__response"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a></td></tr>
<tr class="separator:structt__riscv__pipeline__debug__response"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a4a3672c17779a47f3ca095d7d9bd7cc6"><td class="memItemLeft" align="right" valign="top">typedef bit[32]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></td></tr>
<tr class="separator:a4a3672c17779a47f3ca095d7d9bd7cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f0bda15202d5478d1f6b5a97304342"><td class="memItemLeft" align="right" valign="top">typedef bit[2]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">t_riscv_fetch_tag</a></td></tr>
<tr class="separator:a00f0bda15202d5478d1f6b5a97304342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaec5a84a6645fb8cc62113e5add6db4"><td class="memItemLeft" align="right" valign="top">typedef bit&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">t_riscv_debug_resp</a></td></tr>
<tr class="separator:aeaec5a84a6645fb8cc62113e5add6db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a6c639d48cab6d0b2013514b0cd965b64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a> { <br />
&#160;&#160;<a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64ac28410d2bdd9d6503e87215cef73dcc0">rv_mode_user</a> = 3b000, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64aba432def96f2b6d7e503589203c061aa">rv_mode_supervisor</a> = 3b001, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64a8e833c5051dfaff53a6b4ddb6e9c5d80">rv_mode_machine</a> = 3b011, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64af1f92f9c14c0f9da7644fe960424ed5b">rv_mode_debug</a> = 3b111
<br />
 }</td></tr>
<tr class="separator:a6c639d48cab6d0b2013514b0cd965b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86748713aa2d8db2e003211545bb4ef9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">t_riscv_debug_op</a> { <br />
&#160;&#160;<a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9afe24422a6a6a8c36c2367df35022babe">rv_debug_set_requests</a>, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9ad83f2bcd3b3bd0d21bee17090ed486f6">rv_debug_read</a>, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a1408354b006f07ef03cda729b6e8ea65">rv_debug_write</a>, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9aea44e304b0ed3a176b53d56053b47a7e">rv_debug_acknowledge</a>, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a855e9fe5723c16bb620440eb1184b864">rv_debug_execute</a>, 
<br />
&#160;&#160;<a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9af65c4a729d50d244d455297dcf9c2400">rv_debug_execute_progbuf</a>
<br />
 }</td></tr>
<tr class="separator:a86748713aa2d8db2e003211545bb4ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a721326289d030665d1abb4e96f188831"><td class="memItemLeft" align="right" valign="top">constant integer&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#a721326289d030665d1abb4e96f188831">RISCV_DATA_ADDR_WIDTH</a> = 14</td></tr>
<tr class="separator:a721326289d030665d1abb4e96f188831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d31f049365e58a6716de7ef8aab5499"><td class="memItemLeft" align="right" valign="top">constant integer&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv_8h.html#a6d31f049365e58a6716de7ef8aab5499">RISCV_INSTR_ADDR_WIDTH</a> = 14</td></tr>
<tr class="separator:a6d31f049365e58a6716de7ef8aab5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structt__riscv__mem__access__req" id="structt__riscv__mem__access__req"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_mem_access_req</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a300b9618ff9578a24e6922bb3b5001f7"></a>bit[32]</td>
<td class="fieldname">
address</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a279bd463b349e840555364807a8016d0"></a>bit[4]</td>
<td class="fieldname">
byte_enable</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad25af8809df820c12a2e6335a1b58374"></a>bit</td>
<td class="fieldname">
read_enable</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af7108faa85c799d8b339f8c2f99ddede"></a>bit[32]</td>
<td class="fieldname">
write_data</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aadab594d8f68250681731aa3fdb62a6a"></a>bit</td>
<td class="fieldname">
write_enable</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__mem__access__resp" id="structt__riscv__mem__access__resp"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_mem_access_resp</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abdf5fcf89ac2b0071eee85942d4ed7a9"></a>bit[32]</td>
<td class="fieldname">
read_data</td>
<td class="fielddoc">
<p>Data returned from reading the requested address </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae309c35b18dcaf5e4b550551b87b05e8"></a>bit</td>
<td class="fieldname">
wait</td>
<td class="fielddoc">
<p>Valid in the same cycle as read_data </p>
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__irqs" id="structt__riscv__irqs"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_irqs</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d237cee305900581ff5dd369c3fd506"></a>bit</td>
<td class="fieldname">
meip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a78a272564590f68c237624f53db43c95"></a>bit</td>
<td class="fieldname">
msip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4dfa6d88954a890a793870e7413723d4"></a>bit</td>
<td class="fieldname">
mtip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7f55be63087f309af34242c3c733903"></a>bit</td>
<td class="fieldname">
nmi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a95ff2441563ff84313e428b64cd5d049"></a>bit</td>
<td class="fieldname">
seip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab10cbbdc971d9dfb5454b7f9a8b2b80a"></a>bit[64]</td>
<td class="fieldname">
time</td>
<td class="fielddoc">
<p>Global time concept; may be tied low if user time CSR is not required </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af7670fce2e8f4f79609b4b37f3026b63"></a>bit</td>
<td class="fieldname">
ueip</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__fetch__req" id="structt__riscv__fetch__req"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_fetch_req</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29a3a523a298d103e682ccc80993396d"></a>bit[32]</td>
<td class="fieldname">
address</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd3a05ced483d40047a0695abdf29833"></a>bit</td>
<td class="fieldname">
flush</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6464dc262f8a58fe4f07dbfc3e6ce162"></a><a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a></td>
<td class="fieldname">
mode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a35d3f61f55df21919c8979147cbeebdd"></a>bit</td>
<td class="fieldname">
sequential</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac84907c28e280610a542608d2ec0c13d"></a>bit</td>
<td class="fieldname">
valid</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__fetch__resp" id="structt__riscv__fetch__resp"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_fetch_resp</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86604f3b5194dd7afad3cdab8a34ccff"></a>bit[32]</td>
<td class="fieldname">
data</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad11eeca1f6a8e9f8e8cb5aff590861be"></a>bit</td>
<td class="fieldname">
debug</td>
<td class="fielddoc">
<p>Needs to permit register read/write encoding, break after execution, break before execution, execution mode, breakpoint-in-hardware-not-software; force-debug-subroutine-trap-before-execution </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa46ae292b7960003a0f7c5040f85e55b"></a>bit</td>
<td class="fieldname">
error</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae0864c77ca8ec5bb3f0bfb00c51fb523"></a><a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a></td>
<td class="fieldname">
mode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa94995fc576a074604821daeb858e216"></a><a class="el" href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">t_riscv_fetch_tag</a></td>
<td class="fieldname">
tag</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a04231d91fa1b7d520fa40fa0dd76ad49"></a>bit</td>
<td class="fieldname">
valid</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__config" id="structt__riscv__config"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_config</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2f2f3f510894993fd03b4d28262a46ba"></a>bit</td>
<td class="fieldname">
coproc_disable</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b3a6c92aa612f6d1592d8789d876dfa"></a>bit</td>
<td class="fieldname">
e32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7c34afa746b7b00b90ff326a629ede1e"></a>bit</td>
<td class="fieldname">
i32c</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8700bdab587f60ee2c9321b4457122b1"></a>bit</td>
<td class="fieldname">
i32m</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86b41830d29ebf157315b279cf69966a"></a>bit</td>
<td class="fieldname">
i32m_fuse</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7c75e24a2e1c4fa14075f1a4d347164d"></a>bit</td>
<td class="fieldname">
unaligned_mem</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__debug__mst" id="structt__riscv__debug__mst"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_debug_mst</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa8bc20beadbb26dbe9ad0d24b7e4bf9d"></a>bit[16]</td>
<td class="fieldname">
arg</td>
<td class="fielddoc">
<p>Argument for debug op </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afc642077a3bf61c3b2dfd50c11513b4f"></a><a class="el" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></td>
<td class="fieldname">
data</td>
<td class="fielddoc">
<p>Data for writing or instruction execution </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa4621ecb3ed3ae6a8971ec0565fa27de"></a>bit[6]</td>
<td class="fieldname">
mask</td>
<td class="fielddoc">
<p>PDM attention mask (mask &amp;&amp; id)==(mask&amp;&amp;select) -&gt; drive attention on next cycle </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae44ee1b75719c9de46c4b1c8ca9f7e43"></a><a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">t_riscv_debug_op</a></td>
<td class="fieldname">
op</td>
<td class="fielddoc">
<p>Operation for selected PDM to perform </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ada13c49aa470cefee3b50d9a5708c4bf"></a>bit[6]</td>
<td class="fieldname">
select</td>
<td class="fielddoc">
<p>PDM to select </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac3b7028917bb4ee997db281ab02e2220"></a>bit</td>
<td class="fieldname">
valid</td>
<td class="fielddoc">
<p>Asserted if op is valid; has no effect on mask and attention </p>
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__debug__tgt" id="structt__riscv__debug__tgt"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_debug_tgt</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a4f4c6549c337741d9c09797421beee"></a>bit</td>
<td class="fieldname">
attention</td>
<td class="fielddoc">
<p>Asserted by a PDM if it has unacknowledged halt, breakpoint hit, resumption </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c945657ac3161e54b31359583983c6b"></a><a class="el" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></td>
<td class="fieldname">
data</td>
<td class="fielddoc">
<p>Data from a completed transaction; 0 otherwise </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2cc7abef8a0ab7555a562eb3e591322"></a>bit</td>
<td class="fieldname">
halted</td>
<td class="fielddoc">
<p>Asserted by a PDM if it is selected and halted since last ack; 0 otherwise </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b1f7b5f4c428b7d3459f3fa031c64ea"></a>bit</td>
<td class="fieldname">
hit_breakpoint</td>
<td class="fielddoc">
<p>Asserted by a PDM if it is selected and has hit breakpoint since lask ack; 0 otherwise </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afda046a5fcd6f7686352219111b34ba9"></a>bit</td>
<td class="fieldname">
op_was_none</td>
<td class="fielddoc">
<p>Asserted if the response is not valid </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2f6b791c1f20e91516c1ccff9e7243cc"></a><a class="el" href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">t_riscv_debug_resp</a></td>
<td class="fieldname">
resp</td>
<td class="fielddoc">
<p>Response from a requested op - only one op should be requested for each response </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a080309c5d8cec2dd72ef00e9e5011db5"></a>bit</td>
<td class="fieldname">
resumed</td>
<td class="fielddoc">
<p>Asserted by a PDM if it is selected and has resumed since last ack; 0 otherwise </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a70815b3ec5ec157108f12d17310a4540"></a>bit[6]</td>
<td class="fieldname">
selected</td>
<td class="fielddoc">
<p>Number of the PDM driving, or 0 if not driving the bus </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f348cb02b733e18298be677c0d710dd"></a>bit</td>
<td class="fieldname">
valid</td>
<td class="fielddoc">
<p>Asserted by a PDM if driving the bus </p>
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__pipeline__debug__control" id="structt__riscv__pipeline__debug__control"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_pipeline_debug_control</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac800615fc940f302b0c1ffa2c305209c"></a><a class="el" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></td>
<td class="fieldname">
data</td>
<td class="fielddoc">
<p>Data from a completed transaction; 0 otherwise </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab12099c4f337a4801ee8d915b3adf61b"></a>bit</td>
<td class="fieldname">
fetch_dret</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3be209691a96a567786828ce92b0ee91"></a>bit</td>
<td class="fieldname">
halt_request</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7aca1ea475765a7da2f7ac8ea13b166d"></a>bit</td>
<td class="fieldname">
kill_fetch</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad0f4248bacc40b3013b482c721b50c4a"></a>bit</td>
<td class="fieldname">
valid</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structt__riscv__pipeline__debug__response" id="structt__riscv__pipeline__debug__response"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct t_riscv_pipeline_debug_response</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a400bcf64ef8fa6dd25107f39fcdbc252"></a>bit</td>
<td class="fieldname">
exec_dret</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa98512b63732ef2b8abff2f9a9990d3d"></a>bit</td>
<td class="fieldname">
exec_halting</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a581ee7c9a6eb64003be8b156535c5185"></a>bit</td>
<td class="fieldname">
exec_valid</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="aeaec5a84a6645fb8cc62113e5add6db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef bit <a class="el" href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">t_riscv_debug_resp</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a00f0bda15202d5478d1f6b5a97304342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef bit [2] <a class="el" href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">t_riscv_fetch_tag</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a3672c17779a47f3ca095d7d9bd7cc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef bit [32] <a class="el" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">t_riscv_debug_op</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9afe24422a6a6a8c36c2367df35022babe"></a>rv_debug_set_requests&#160;</td><td class="fielddoc">
<p>Set request bits for halt, resume, step (args[0..2]) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9ad83f2bcd3b3bd0d21bee17090ed486f6"></a>rv_debug_read&#160;</td><td class="fielddoc">
<p>Request read of a GPR/CSR </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9a1408354b006f07ef03cda729b6e8ea65"></a>rv_debug_write&#160;</td><td class="fielddoc">
<p>Request write of a GPR/CSR </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9aea44e304b0ed3a176b53d56053b47a7e"></a>rv_debug_acknowledge&#160;</td><td class="fielddoc">
<p>Acknowledge halt, breakpoint hit, status; removes attention signal </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9a855e9fe5723c16bb620440eb1184b864"></a>rv_debug_execute&#160;</td><td class="fielddoc">
<p>Execute instruction provided resumption of execution at dpc and in mode dcsr.prv </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a86748713aa2d8db2e003211545bb4ef9af65c4a729d50d244d455297dcf9c2400"></a>rv_debug_execute_progbuf&#160;</td><td class="fielddoc">
<p>Execute instruction at 'progbuf' address X (if it is a jump and link it will return) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="a6c639d48cab6d0b2013514b0cd965b64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a6c639d48cab6d0b2013514b0cd965b64ac28410d2bdd9d6503e87215cef73dcc0"></a>rv_mode_user&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a6c639d48cab6d0b2013514b0cd965b64aba432def96f2b6d7e503589203c061aa"></a>rv_mode_supervisor&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a6c639d48cab6d0b2013514b0cd965b64a8e833c5051dfaff53a6b4ddb6e9c5d80"></a>rv_mode_machine&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a6c639d48cab6d0b2013514b0cd965b64af1f92f9c14c0f9da7644fe960424ed5b"></a>rv_mode_debug&#160;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a721326289d030665d1abb4e96f188831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constant integer RISCV_DATA_ADDR_WIDTH = 14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d31f049365e58a6716de7ef8aab5499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constant integer RISCV_INSTR_ADDR_WIDTH = 14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
