Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 0ACFE87040
	for <lists+linux-kernel@lfdr.de>; Fri,  9 Aug 2019 05:46:11 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2405051AbfHIDqJ (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Thu, 8 Aug 2019 23:46:09 -0400
Received: from mail-pl1-f194.google.com ([209.85.214.194]:34385 "EHLO
        mail-pl1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1733140AbfHIDqJ (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Aug 2019 23:46:09 -0400
Received: by mail-pl1-f194.google.com with SMTP id i2so44437662plt.1
        for <linux-kernel@vger.kernel.org>; Thu, 08 Aug 2019 20:46:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=kernel-dk.20150623.gappssmtp.com; s=20150623;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=sBIKQXIXKWp+Zjgwd6msZBJ52uKa+ld5yJbKwfV5h4I=;
        b=bjQlBWigP4K5lgayTQypHC706lxWKPtL8vHp1fqDYj27SubbZwEyl9D6hvI0i1H2mq
         XaJuEnV8HtiNlcyfCnZ1FPewHmIYgI3UtuZfaPuJ09mHBEv0wua479K+ztrjOdq/RQ9U
         ZaaQTb36DLXYNUTQlG58+zQY+BGrjS6zhZYK2vw1Gv6b94dqJ76lCxZKydhmHRZB55B7
         O4FaysqKf/E1HNKLGnc1xVCl42uis5Z906TLxVkADY+7Fi3s86dUdh1MurqVQlqNaKJr
         Qk13c/A2Y/PoWY4YOKFUhksIq1ELFt99LdjL80pp27/377B65hDM/y5csAFwRPFIvO8W
         a4mg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:subject:to:cc:references:from:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding;
        bh=sBIKQXIXKWp+Zjgwd6msZBJ52uKa+ld5yJbKwfV5h4I=;
        b=g1WJVHTDj2iPGKCYVkWdU5gvrEmJTGd8ppD31SfS6olRVqbAVZOirk69w/um43ptzA
         h/dP72m26yYCJg/hKwd1f9e0rGES5GKdmL1UfBwHA4W1vGJJY1QyjqQef/CgttRgrRcL
         YxKZyTvIcAgv39TM6KQWakRrCWkpX8xBVRp2l7/382o0aH23DfQMP3C7+bCosekiBhoO
         S/64uuvnqdJvOIVXATl/2wFbTm9w8d1lYUMko76mxhuj5BLYfwCAzrpDUHGMGzT3Ko+g
         9vxpYFQqDc35NTqbEfKmvxQvhm6BH476eKTK5GacZDjPAHCNGqZlE+Lg5vs9S0E9UNbG
         TBTw==
X-Gm-Message-State: APjAAAULP6tRFiiiWafBhUl4ofsYBh6JownS/Imnwq+YQoddx5nBkC04
        SP71ivAqeO+zTS99z4iM04V5WX7yRUnPuw==
X-Google-Smtp-Source: APXvYqxI+RKnidAtOJ/bKsv4NjNBqz4XEdw3DDJ1+yV3o43pfqKZAroBH9TjPA1VNSG0ZFVBmqv84w==
X-Received: by 2002:a17:902:567:: with SMTP id 94mr7654280plf.228.1565322368499;
        Thu, 08 Aug 2019 20:46:08 -0700 (PDT)
Received: from ?IPv6:2605:e000:100e:83a1:3965:6e7a:8c2:c21b? ([2605:e000:100e:83a1:3965:6e7a:8c2:c21b])
        by smtp.gmail.com with ESMTPSA id s66sm101040116pfs.8.2019.08.08.20.46.06
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Thu, 08 Aug 2019 20:46:07 -0700 (PDT)
Subject: Re: [PATCH] ata: ahci: Lookup PCS register offset based on PCI device
 ID
To:     Stephen Douthit <stephend@silicom-usa.com>
Cc:     "linux-ide@vger.kernel.org" <linux-ide@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
References: <20190808202415.25166-1-stephend@silicom-usa.com>
From:   Jens Axboe <axboe@kernel.dk>
Message-ID: <20be9bbb-5f09-c048-d98d-7398657c0c8f@kernel.dk>
Date:   Thu, 8 Aug 2019 20:46:05 -0700
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.8.0
MIME-Version: 1.0
In-Reply-To: <20190808202415.25166-1-stephend@silicom-usa.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 8/8/19 1:24 PM, Stephen Douthit wrote:
> Intel moved the PCS register from 0x92 to 0x94 on Denverton for some
> reason, so now we get to check the device ID before poking it on reset.
> 
> Signed-off-by: Stephen Douthit <stephend@silicom-usa.com>
> ---
>   drivers/ata/ahci.c | 42 +++++++++++++++++++++++++++++++++++++++---
>   1 file changed, 39 insertions(+), 3 deletions(-)
> 
> diff --git a/drivers/ata/ahci.c b/drivers/ata/ahci.c
> index f7652baa6337..7090c7754fc2 100644
> --- a/drivers/ata/ahci.c
> +++ b/drivers/ata/ahci.c
> @@ -623,6 +623,41 @@ static void ahci_pci_save_initial_config(struct pci_dev *pdev,
>   	ahci_save_initial_config(&pdev->dev, hpriv);
>   }
>   
> +/*
> + * Intel moved the PCS register on the Denverton AHCI controller, see which
> + * offset this controller is using
> + */
> +static int ahci_pcs_offset(struct ata_host *host)
> +{
> +	struct pci_dev *pdev = to_pci_dev(host->dev);
> +
> +	switch (pdev->device) {
> +	case 0x19b0:
> +	case 0x19b1:
> +	case 0x19b2:
> +	case 0x19b3:
> +	case 0x19b4:
> +	case 0x19b5:
> +	case 0x19b6:
> +	case 0x19b7:
> +	case 0x19bE:
> +	case 0x19bF:
> +	case 0x19c0:
> +	case 0x19c1:
> +	case 0x19c2:
> +	case 0x19c3:
> +	case 0x19c4:
> +	case 0x19c5:
> +	case 0x19c6:
> +	case 0x19c7:
> +	case 0x19cE:
> +	case 0x19cF:

Any particular reason why you made some of hex alphas upper case?

-- 
Jens Axboe

