/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  reg [4:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [29:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  reg [4:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_75z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_0z | celloutsig_1_2z[2]);
  assign celloutsig_0_77z = ~((celloutsig_0_5z[2] | celloutsig_0_48z) & celloutsig_0_38z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z[3] | celloutsig_1_6z[6]) & celloutsig_1_1z[4]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_4z[10]) & in_data[178]);
  assign celloutsig_1_15z = ~((celloutsig_1_8z | celloutsig_1_5z) & celloutsig_1_9z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_6z) & celloutsig_0_2z);
  assign celloutsig_0_33z = celloutsig_0_31z[8:2] + celloutsig_0_16z[6:0];
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_0z } + { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  reg [25:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 26'h0000000;
    else _11_ <= { celloutsig_0_31z[8:2], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_20z };
  assign { _01_[25:16], _00_, _01_[14:0] } = _11_;
  reg [5:0] _12_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 6'h00;
    else _12_ <= { celloutsig_0_75z[3:1], celloutsig_0_5z };
  assign out_data[5:0] = _12_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_1_6z[7], celloutsig_1_2z };
  assign celloutsig_0_44z = in_data[56:53] & in_data[10:7];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } & { in_data[79], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z } & in_data[52:45];
  assign celloutsig_1_4z = { in_data[119:117], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, in_data[168:157] };
  assign celloutsig_0_30z = { celloutsig_0_23z[28:27], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_28z } / { 1'h1, in_data[42:39] };
  assign celloutsig_0_31z = celloutsig_0_17z[10:2] / { 1'h1, celloutsig_0_8z[6:0], celloutsig_0_20z };
  assign celloutsig_0_4z = in_data[23:8] >= { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_3z[5:0], celloutsig_1_12z } >= celloutsig_1_4z[12:6];
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_5z } >= { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_48z = ! celloutsig_0_19z[6:4];
  assign celloutsig_1_5z = ! { celloutsig_1_1z[2:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = ! { in_data[173:169], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_1z = ! { in_data[88:84], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = ! { celloutsig_0_0z[1:0], celloutsig_0_20z };
  assign celloutsig_0_35z = { celloutsig_0_15z[5:2], celloutsig_0_29z } < in_data[27:20];
  assign celloutsig_0_36z = { celloutsig_0_16z[11:5], celloutsig_0_14z, celloutsig_0_0z } < { celloutsig_0_23z[11:1], celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_16z[11:1], celloutsig_0_21z } < { celloutsig_0_14z, celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_14z = { celloutsig_0_5z[2:1], celloutsig_0_11z } < { celloutsig_0_5z[2:1], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_8z[1:0], celloutsig_0_0z } < { celloutsig_0_22z[3:1], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_3z = { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[48:42] };
  assign celloutsig_1_2z = celloutsig_1_1z[4:1] % { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z } % { 1'h1, in_data[32:22], celloutsig_0_13z };
  assign celloutsig_0_22z = { in_data[87:86], celloutsig_0_20z, celloutsig_0_21z } % { 1'h1, celloutsig_0_19z[7:5] };
  assign celloutsig_0_27z = { celloutsig_0_17z[11], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_19z } % { 1'h1, in_data[49:45], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_41z = { celloutsig_0_30z[3:0], celloutsig_0_21z } * { _01_[10:7], celloutsig_0_20z };
  assign celloutsig_0_75z = celloutsig_0_66z[9:6] * { celloutsig_0_53z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_3z } * { celloutsig_0_15z[7:1], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_7z = { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_2z } !== { celloutsig_0_5z[0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_10z = { in_data[51:47], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z } !== { in_data[62:51], celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z[7], celloutsig_0_3z[5:0], celloutsig_0_7z } !== { celloutsig_0_3z[6:4], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z } !== { in_data[66:47], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_0z[3:1] !== celloutsig_0_3z[6:4];
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z } !== { celloutsig_0_27z[7:1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[52:49] << in_data[10:7];
  assign celloutsig_1_3z = in_data[102:96] << { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[111:97] << { celloutsig_1_2z[3], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_9z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z } << { celloutsig_0_3z[6:0], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[186:182], celloutsig_1_0z } - in_data[162:157];
  assign celloutsig_1_16z = { celloutsig_1_6z[6:3], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_14z } - { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_29z = { celloutsig_0_3z[4:2], celloutsig_0_14z } - { celloutsig_0_5z[1:0], celloutsig_0_10z, celloutsig_0_25z };
  assign celloutsig_0_66z = { celloutsig_0_33z[5:1], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_41z } ^ celloutsig_0_23z[20:5];
  assign celloutsig_1_7z = { celloutsig_1_3z[0], celloutsig_1_2z } ^ celloutsig_1_1z[4:0];
  assign celloutsig_0_9z = celloutsig_0_0z[3:1] ^ celloutsig_0_3z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_16z[18:17], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_17z } ^ { in_data[153:151], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_13z, _02_ };
  assign celloutsig_0_23z = { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z } ^ { celloutsig_0_17z[10:4], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_53z = ~((celloutsig_0_9z[0] & celloutsig_0_6z) | celloutsig_0_44z[0]);
  assign celloutsig_1_0z = ~((in_data[190] & in_data[150]) | in_data[164]);
  assign celloutsig_1_17z = ~((celloutsig_1_4z[5] & celloutsig_1_10z) | celloutsig_1_8z);
  assign celloutsig_0_2z = ~((in_data[44] & celloutsig_0_1z) | in_data[71]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_26z = 5'h00;
    else if (!clkin_data[128]) celloutsig_0_26z = in_data[95:91];
  assign celloutsig_0_6z = ~((celloutsig_0_2z & in_data[19]) | (celloutsig_0_4z & celloutsig_0_5z[2]));
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_4z[11]) | (celloutsig_1_3z[4] & celloutsig_1_7z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_16z[19] & celloutsig_1_14z) | (celloutsig_1_14z & celloutsig_1_3z[0]));
  assign _01_[15] = _00_;
  assign { out_data[138:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z };
endmodule
