##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for clockBuzzer
		4.3::Critical Path Report for uart2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. uart2_IntClock:R)
		5.2::Critical Path Report for (uart2_IntClock:R vs. uart2_IntClock:R)
		5.3::Critical Path Report for (clockBuzzer:R vs. clockBuzzer:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: CyECO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFCLK            | Frequency: 49.69 MHz  | Target: 48.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO              | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK            | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1          | N/A                   | Target: 48.00 MHz  | 
Clock: CySYSCLK           | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO              | N/A                   | Target: 0.03 MHz   | 
Clock: Timer_CLK          | N/A                   | Target: 16.00 MHz  | 
Clock: Timer_CLK(FFB)     | N/A                   | Target: 16.00 MHz  | 
Clock: UART_SCBCLK        | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)   | N/A                   | Target: 1.37 MHz   | 
Clock: adc_intClock       | N/A                   | Target: 6.00 MHz   | 
Clock: adc_intClock(FFB)  | N/A                   | Target: 6.00 MHz   | 
Clock: clockBuzzer        | Frequency: 55.66 MHz  | Target: 0.02 MHz   | 
Clock: uart2_IntClock     | Frequency: 45.95 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK         uart2_IntClock  20833.3          708         N/A              N/A         N/A              N/A         N/A              N/A         
clockBuzzer     clockBuzzer     4e+007           39982033    N/A              N/A         N/A              N/A         N/A              N/A         
uart2_IntClock  uart2_IntClock  1.08333e+006     1061572     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Tx_1(0)_PAD    28413         uart2_IntClock:R  
buzzer(0)_PAD  22194         clockBuzzer:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 49.69 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14916
-------------------------------------   ----- 
End-of-path arrival time (ps)           14916
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell8         4047   4047    708  RISE       1
\uart2:BUART:rx_postpoll\/main_1         macrocell7      5231   9278    708  RISE       1
\uart2:BUART:rx_postpoll\/q              macrocell7      3350  12628    708  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2288  14916    708  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for clockBuzzer
*****************************************
Clock: clockBuzzer
Frequency: 55.66 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 39982033p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  39982033  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2597   6447  39982033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for uart2_IntClock
********************************************
Clock: uart2_IntClock
Frequency: 45.95 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q                      macrocell18     1250   1250  1061572  RISE       1
\uart2:BUART:counter_load_not\/main_3           macrocell3      3388   4638  1061572  RISE       1
\uart2:BUART:counter_load_not\/q                macrocell3      3350   7988  1061572  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2252  10241  1061572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. uart2_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14916
-------------------------------------   ----- 
End-of-path arrival time (ps)           14916
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell8         4047   4047    708  RISE       1
\uart2:BUART:rx_postpoll\/main_1         macrocell7      5231   9278    708  RISE       1
\uart2:BUART:rx_postpoll\/q              macrocell7      3350  12628    708  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2288  14916    708  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1


5.2::Critical Path Report for (uart2_IntClock:R vs. uart2_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q                      macrocell18     1250   1250  1061572  RISE       1
\uart2:BUART:counter_load_not\/main_3           macrocell3      3388   4638  1061572  RISE       1
\uart2:BUART:counter_load_not\/q                macrocell3      3350   7988  1061572  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2252  10241  1061572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1


5.3::Critical Path Report for (clockBuzzer:R vs. clockBuzzer:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 39982033p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  39982033  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2597   6447  39982033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14916
-------------------------------------   ----- 
End-of-path arrival time (ps)           14916
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell8         4047   4047    708  RISE       1
\uart2:BUART:rx_postpoll\/main_1         macrocell7      5231   9278    708  RISE       1
\uart2:BUART:rx_postpoll\/q              macrocell7      3350  12628    708  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2288  14916    708  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:pollcount_0\/main_2
Capture Clock  : \uart2:BUART:pollcount_0\/clock_0
Path slack     : 6984p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell8       4047   4047    708  RISE       1
\uart2:BUART:pollcount_0\/main_2  macrocell28   6292  10339   6984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:rx_state_2\/main_8
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 6992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell8       4047   4047    708  RISE       1
\uart2:BUART:rx_state_2\/main_8  macrocell24   6285  10332   6992  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:rx_state_0\/main_9
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 8033p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell8       4047   4047    708  RISE       1
\uart2:BUART:rx_state_0\/main_9  macrocell21   5244   9291   8033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:rx_status_3\/main_6
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 8033p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell8       4047   4047    708  RISE       1
\uart2:BUART:rx_status_3\/main_6  macrocell29   5244   9291   8033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:rx_last\/main_0
Capture Clock  : \uart2:BUART:rx_last\/clock_0
Path slack     : 8033p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell8       4047   4047    708  RISE       1
\uart2:BUART:rx_last\/main_0  macrocell30   5244   9291   8033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_last\/clock_0                             macrocell30                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart2:BUART:pollcount_1\/main_3
Capture Clock  : \uart2:BUART:pollcount_1\/clock_0
Path slack     : 8046p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#52 vs. uart2_IntClock:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9278
-------------------------------------   ---- 
End-of-path arrival time (ps)           9278
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell8       4047   4047    708  RISE       1
\uart2:BUART:pollcount_1\/main_3  macrocell27   5231   9278   8046  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q                      macrocell18     1250   1250  1061572  RISE       1
\uart2:BUART:counter_load_not\/main_3           macrocell3      3388   4638  1061572  RISE       1
\uart2:BUART:counter_load_not\/q                macrocell3      3350   7988  1061572  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2252  10241  1061572  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart2:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart2:BUART:sRX:RxSts\/clock
Path slack     : 1066340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15424
-------------------------------------   ----- 
End-of-path arrival time (ps)           15424
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1066340  RISE       1
\uart2:BUART:rx_status_4\/main_1                 macrocell8      2292   7572  1066340  RISE       1
\uart2:BUART:rx_status_4\/q                      macrocell8      3350  10922  1066340  RISE       1
\uart2:BUART:sRX:RxSts\/status_4                 statusicell3    4502  15424  1066340  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxSts\/clock                             statusicell3               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart2:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart2:BUART:sTX:TxSts\/clock
Path slack     : 1066639p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15124
-------------------------------------   ----- 
End-of-path arrival time (ps)           15124
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066639  RISE       1
\uart2:BUART:tx_status_0\/main_3                 macrocell4      4231   9511  1066639  RISE       1
\uart2:BUART:tx_status_0\/q                      macrocell4      3350  12861  1066639  RISE       1
\uart2:BUART:sTX:TxSts\/status_0                 statusicell2    2263  15124  1066639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068139p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -4220
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q            macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_counter_load\/main_1  macrocell6    3508   4758  1068139  RISE       1
\uart2:BUART:rx_counter_load\/q       macrocell6    3350   8108  1068139  RISE       1
\uart2:BUART:sRX:RxBitCounter\/load   count7cell    2867  10975  1068139  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart2:BUART:txn\/main_3
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1070303p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1070303  RISE       1
\uart2:BUART:txn\/main_3                macrocell15     2240   9520  1070303  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart2:BUART:tx_state_0\/main_3
Capture Clock  : \uart2:BUART:tx_state_0\/clock_0
Path slack     : 1070312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066639  RISE       1
\uart2:BUART:tx_state_0\/main_3                  macrocell17     4231   9511  1070312  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071675p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q         macrocell20     1250   1250  1069407  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4108   5358  1071675  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_0\/q
Path End       : \uart2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072626p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_0\/q                macrocell17     1250   1250  1061805  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3167   4417  1072626  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_1\/q
Path End       : \uart2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_1\/q                macrocell16     1250   1250  1061823  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3132   4382  1072661  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072765p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1061912  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   3279   4279  1072765  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:TxShifter:u0\/clock                      datapathcell2              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072852p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q                macrocell21     1250   1250  1068139  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   2931   4181  1072852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_bitclk_enable\/q
Path End       : \uart2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073193p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:rx_bitclk_enable\/q          macrocell25     1250   1250  1073193  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2591   3841  1073193  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_0\/q
Path End       : \uart2:BUART:rx_state_0\/main_10
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1073799p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_0\/q       macrocell28   1250   1250  1067021  RISE       1
\uart2:BUART:rx_state_0\/main_10  macrocell21   4775   6025  1073799  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_0\/q
Path End       : \uart2:BUART:rx_status_3\/main_7
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1073799p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_0\/q       macrocell28   1250   1250  1067021  RISE       1
\uart2:BUART:rx_status_3\/main_7  macrocell29   4775   6025  1073799  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:rx_state_0\/main_0
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1073903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1069407  RISE       1
\uart2:BUART:rx_state_0\/main_0    macrocell21   4670   5920  1073903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1069407  RISE       1
\uart2:BUART:rx_load_fifo\/main_0  macrocell22   4670   5920  1073903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:rx_status_3\/main_0
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1073903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1069407  RISE       1
\uart2:BUART:rx_status_3\/main_0   macrocell29   4670   5920  1073903  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:txn\/main_4
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1074259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q  macrocell18   1250   1250  1061572  RISE       1
\uart2:BUART:txn\/main_4    macrocell15   4314   5564  1074259  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:tx_state_1\/main_3
Capture Clock  : \uart2:BUART:tx_state_1\/clock_0
Path slack     : 1074259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q       macrocell18   1250   1250  1061572  RISE       1
\uart2:BUART:tx_state_1\/main_3  macrocell16   4314   5564  1074259  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart2:BUART:pollcount_0\/main_1
Capture Clock  : \uart2:BUART:pollcount_0\/clock_0
Path slack     : 1074314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074314  RISE       1
\uart2:BUART:pollcount_0\/main_1        macrocell28   3399   5509  1074314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart2:BUART:rx_state_3\/main_5
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074339  RISE       1
\uart2:BUART:rx_state_3\/main_5         macrocell23   3374   5484  1074339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart2:BUART:rx_state_2\/main_5
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074339  RISE       1
\uart2:BUART:rx_state_2\/main_5         macrocell24   3374   5484  1074339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart2:BUART:rx_state_3\/main_6
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1074341p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074341  RISE       1
\uart2:BUART:rx_state_3\/main_6         macrocell23   3372   5482  1074341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart2:BUART:rx_state_2\/main_6
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1074341p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074341  RISE       1
\uart2:BUART:rx_state_2\/main_6         macrocell24   3372   5482  1074341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_0\/q
Path End       : \uart2:BUART:pollcount_1\/main_4
Capture Clock  : \uart2:BUART:pollcount_1\/clock_0
Path slack     : 1074360p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_0\/q       macrocell28   1250   1250  1067021  RISE       1
\uart2:BUART:pollcount_1\/main_4  macrocell27   4214   5464  1074360  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart2:BUART:pollcount_0\/main_0
Capture Clock  : \uart2:BUART:pollcount_0\/clock_0
Path slack     : 1074498p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074498  RISE       1
\uart2:BUART:pollcount_0\/main_0        macrocell28   3215   5325  1074498  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart2:BUART:rx_state_3\/main_7
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074502  RISE       1
\uart2:BUART:rx_state_3\/main_7         macrocell23   3211   5321  1074502  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart2:BUART:rx_state_2\/main_7
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074502  RISE       1
\uart2:BUART:rx_state_2\/main_7         macrocell24   3211   5321  1074502  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:tx_state_0\/main_4
Capture Clock  : \uart2:BUART:tx_state_0\/clock_0
Path slack     : 1074783p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q       macrocell18   1250   1250  1061572  RISE       1
\uart2:BUART:tx_state_0\/main_4  macrocell17   3790   5040  1074783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:tx_bitclk\/main_3
Capture Clock  : \uart2:BUART:tx_bitclk\/clock_0
Path slack     : 1074783p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q      macrocell18   1250   1250  1061572  RISE       1
\uart2:BUART:tx_bitclk\/main_3  macrocell19   3790   5040  1074783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074314  RISE       1
\uart2:BUART:rx_bitclk_enable\/main_1   macrocell25   2648   4758  1075065  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart2:BUART:pollcount_1\/main_1
Capture Clock  : \uart2:BUART:pollcount_1\/clock_0
Path slack     : 1075065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074314  RISE       1
\uart2:BUART:pollcount_1\/main_1        macrocell27   2648   4758  1075065  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:rx_state_3\/main_1
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q       macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_state_3\/main_1  macrocell23   3508   4758  1075066  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:rx_state_2\/main_1
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q       macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_state_2\/main_1  macrocell24   3508   4758  1075066  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q               macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_state_stop1_reg\/main_1  macrocell26   3508   4758  1075066  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_stop1_reg\/clock_0                  macrocell26                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart2:BUART:rx_state_0\/main_6
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074341  RISE       1
\uart2:BUART:rx_state_0\/main_6         macrocell21   2638   4748  1075075  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart2:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074341  RISE       1
\uart2:BUART:rx_load_fifo\/main_6       macrocell22   2638   4748  1075075  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart2:BUART:rx_state_0\/main_5
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074339  RISE       1
\uart2:BUART:rx_state_0\/main_5         macrocell21   2635   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart2:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074339  RISE       1
\uart2:BUART:rx_load_fifo\/main_5       macrocell22   2635   4745  1075078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_bitclk_enable\/q
Path End       : \uart2:BUART:rx_state_3\/main_2
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1075108p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1073193  RISE       1
\uart2:BUART:rx_state_3\/main_2   macrocell23   3465   4715  1075108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_bitclk_enable\/q
Path End       : \uart2:BUART:rx_state_2\/main_2
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1075108p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1073193  RISE       1
\uart2:BUART:rx_state_2\/main_2   macrocell24   3465   4715  1075108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_2\/q
Path End       : \uart2:BUART:tx_state_2\/main_3
Capture Clock  : \uart2:BUART:tx_state_2\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_2\/q       macrocell18   1250   1250  1061572  RISE       1
\uart2:BUART:tx_state_2\/main_3  macrocell18   3388   4638  1075185  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_2\/q
Path End       : \uart2:BUART:rx_state_0\/main_4
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_2\/q       macrocell24   1250   1250  1069130  RISE       1
\uart2:BUART:rx_state_0\/main_4  macrocell21   3292   4542  1075282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_2\/q
Path End       : \uart2:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_2\/q         macrocell24   1250   1250  1069130  RISE       1
\uart2:BUART:rx_load_fifo\/main_4  macrocell22   3292   4542  1075282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_2\/q
Path End       : \uart2:BUART:rx_status_3\/main_4
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1075282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_2\/q        macrocell24   1250   1250  1069130  RISE       1
\uart2:BUART:rx_status_3\/main_4  macrocell29   3292   4542  1075282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_3\/q
Path End       : \uart2:BUART:rx_state_0\/main_3
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075303p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_3\/q       macrocell23   1250   1250  1069118  RISE       1
\uart2:BUART:rx_state_0\/main_3  macrocell21   3270   4520  1075303  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_3\/q
Path End       : \uart2:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075303p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_3\/q         macrocell23   1250   1250  1069118  RISE       1
\uart2:BUART:rx_load_fifo\/main_3  macrocell22   3270   4520  1075303  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_3\/q
Path End       : \uart2:BUART:rx_status_3\/main_3
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1075303p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_3\/q        macrocell23   1250   1250  1069118  RISE       1
\uart2:BUART:rx_status_3\/main_3  macrocell29   3270   4520  1075303  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart2:BUART:rx_state_0\/main_7
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074502  RISE       1
\uart2:BUART:rx_state_0\/main_7         macrocell21   2330   4440  1075384  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart2:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074502  RISE       1
\uart2:BUART:rx_load_fifo\/main_7       macrocell22   2330   4440  1075384  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074498  RISE       1
\uart2:BUART:rx_bitclk_enable\/main_0   macrocell25   2321   4431  1075392  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart2:BUART:pollcount_1\/main_0
Capture Clock  : \uart2:BUART:pollcount_1\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074498  RISE       1
\uart2:BUART:pollcount_1\/main_0        macrocell27   2321   4431  1075392  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075408  RISE       1
\uart2:BUART:rx_bitclk_enable\/main_2   macrocell25   2305   4415  1075408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_0\/q
Path End       : \uart2:BUART:tx_state_0\/main_1
Capture Clock  : \uart2:BUART:tx_state_0\/clock_0
Path slack     : 1075412p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_0\/q       macrocell17   1250   1250  1061805  RISE       1
\uart2:BUART:tx_state_0\/main_1  macrocell17   3162   4412  1075412  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_0\/q
Path End       : \uart2:BUART:tx_bitclk\/main_1
Capture Clock  : \uart2:BUART:tx_bitclk\/clock_0
Path slack     : 1075412p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_0\/q      macrocell17   1250   1250  1061805  RISE       1
\uart2:BUART:tx_bitclk\/main_1  macrocell19   3162   4412  1075412  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_0\/q
Path End       : \uart2:BUART:txn\/main_2
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1075414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_0\/q  macrocell17   1250   1250  1061805  RISE       1
\uart2:BUART:txn\/main_2    macrocell15   3160   4410  1075414  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_0\/q
Path End       : \uart2:BUART:tx_state_1\/main_1
Capture Clock  : \uart2:BUART:tx_state_1\/clock_0
Path slack     : 1075414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_0\/q       macrocell17   1250   1250  1061805  RISE       1
\uart2:BUART:tx_state_1\/main_1  macrocell16   3160   4410  1075414  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_0\/q
Path End       : \uart2:BUART:tx_state_2\/main_1
Capture Clock  : \uart2:BUART:tx_state_2\/clock_0
Path slack     : 1075417p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_0\/q       macrocell17   1250   1250  1061805  RISE       1
\uart2:BUART:tx_state_2\/main_1  macrocell18   3156   4406  1075417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_1\/q
Path End       : \uart2:BUART:tx_state_0\/main_0
Capture Clock  : \uart2:BUART:tx_state_0\/clock_0
Path slack     : 1075432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_1\/q       macrocell16   1250   1250  1061823  RISE       1
\uart2:BUART:tx_state_0\/main_0  macrocell17   3141   4391  1075432  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_1\/q
Path End       : \uart2:BUART:tx_bitclk\/main_0
Capture Clock  : \uart2:BUART:tx_bitclk\/clock_0
Path slack     : 1075432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_1\/q      macrocell16   1250   1250  1061823  RISE       1
\uart2:BUART:tx_bitclk\/main_0  macrocell19   3141   4391  1075432  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_1\/q
Path End       : \uart2:BUART:tx_state_2\/main_0
Capture Clock  : \uart2:BUART:tx_state_2\/clock_0
Path slack     : 1075435p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_1\/q       macrocell16   1250   1250  1061823  RISE       1
\uart2:BUART:tx_state_2\/main_0  macrocell18   3138   4388  1075435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_1\/q
Path End       : \uart2:BUART:txn\/main_1
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_1\/q  macrocell16   1250   1250  1061823  RISE       1
\uart2:BUART:txn\/main_1    macrocell15   3123   4373  1075450  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_state_1\/q
Path End       : \uart2:BUART:tx_state_1\/main_0
Capture Clock  : \uart2:BUART:tx_state_1\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_state_1\/q       macrocell16   1250   1250  1061823  RISE       1
\uart2:BUART:tx_state_1\/main_0  macrocell16   3123   4373  1075450  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart2:BUART:tx_state_2\/main_2
Capture Clock  : \uart2:BUART:tx_state_2\/clock_0
Path slack     : 1075525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4299
-------------------------------------   ---- 
End-of-path arrival time (ps)           4299
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1061912  RISE       1
\uart2:BUART:tx_state_2\/main_2               macrocell18     3299   4299  1075525  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart2:BUART:tx_state_0\/main_2
Capture Clock  : \uart2:BUART:tx_state_0\/clock_0
Path slack     : 1075531p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1061912  RISE       1
\uart2:BUART:tx_state_0\/main_2               macrocell17     3292   4292  1075531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart2:BUART:tx_bitclk\/main_2
Capture Clock  : \uart2:BUART:tx_bitclk\/clock_0
Path slack     : 1075531p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1061912  RISE       1
\uart2:BUART:tx_bitclk\/main_2                macrocell19     3292   4292  1075531  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_bitclk\/q
Path End       : \uart2:BUART:txn\/main_6
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1075562p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_bitclk\/q  macrocell19   1250   1250  1075562  RISE       1
\uart2:BUART:txn\/main_6   macrocell15   3012   4262  1075562  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_bitclk\/q
Path End       : \uart2:BUART:tx_state_1\/main_5
Capture Clock  : \uart2:BUART:tx_state_1\/clock_0
Path slack     : 1075562p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_bitclk\/q        macrocell19   1250   1250  1075562  RISE       1
\uart2:BUART:tx_state_1\/main_5  macrocell16   3012   4262  1075562  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_bitclk\/q
Path End       : \uart2:BUART:tx_state_2\/main_5
Capture Clock  : \uart2:BUART:tx_state_2\/clock_0
Path slack     : 1075566p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_bitclk\/q        macrocell19   1250   1250  1075562  RISE       1
\uart2:BUART:tx_state_2\/main_5  macrocell18   3007   4257  1075566  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:rx_state_0\/main_1
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075653p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q       macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_state_0\/main_1  macrocell21   2921   4171  1075653  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075653p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q         macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_load_fifo\/main_1  macrocell22   2921   4171  1075653  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_0\/q
Path End       : \uart2:BUART:rx_status_3\/main_1
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1075653p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_0\/q        macrocell21   1250   1250  1068139  RISE       1
\uart2:BUART:rx_status_3\/main_1  macrocell29   2921   4171  1075653  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_last\/q
Path End       : \uart2:BUART:rx_state_2\/main_9
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_last\/clock_0                             macrocell30                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_last\/q          macrocell30   1250   1250  1075685  RISE       1
\uart2:BUART:rx_state_2\/main_9  macrocell24   2888   4138  1075685  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_bitclk\/q
Path End       : \uart2:BUART:tx_state_0\/main_5
Capture Clock  : \uart2:BUART:tx_state_0\/clock_0
Path slack     : 1075724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_bitclk\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_bitclk\/q        macrocell19   1250   1250  1075562  RISE       1
\uart2:BUART:tx_state_0\/main_5  macrocell17   2849   4099  1075724  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_0\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart2:BUART:tx_state_1\/main_2
Capture Clock  : \uart2:BUART:tx_state_1\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1061912  RISE       1
\uart2:BUART:tx_state_1\/main_2               macrocell16     3034   4034  1075789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_bitclk_enable\/q
Path End       : \uart2:BUART:rx_state_0\/main_2
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1073193  RISE       1
\uart2:BUART:rx_state_0\/main_2   macrocell21   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_bitclk_enable\/q
Path End       : \uart2:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_bitclk_enable\/q   macrocell25   1250   1250  1073193  RISE       1
\uart2:BUART:rx_load_fifo\/main_2  macrocell22   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_bitclk_enable\/q
Path End       : \uart2:BUART:rx_status_3\/main_2
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_bitclk_enable\/clock_0                    macrocell25                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1073193  RISE       1
\uart2:BUART:rx_status_3\/main_2  macrocell29   2586   3836  1075988  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_1\/q
Path End       : \uart2:BUART:rx_state_0\/main_8
Capture Clock  : \uart2:BUART:rx_state_0\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_1\/q      macrocell27   1250   1250  1068654  RISE       1
\uart2:BUART:rx_state_0\/main_8  macrocell21   2584   3834  1075989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_0\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_1\/q
Path End       : \uart2:BUART:rx_status_3\/main_5
Capture Clock  : \uart2:BUART:rx_status_3\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_1\/q       macrocell27   1250   1250  1068654  RISE       1
\uart2:BUART:rx_status_3\/main_5  macrocell29   2584   3834  1075989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_1\/q
Path End       : \uart2:BUART:pollcount_1\/main_2
Capture Clock  : \uart2:BUART:pollcount_1\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_1\/q       macrocell27   1250   1250  1068654  RISE       1
\uart2:BUART:pollcount_1\/main_2  macrocell27   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_1\/clock_0                         macrocell27                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:pollcount_0\/q
Path End       : \uart2:BUART:pollcount_0\/main_3
Capture Clock  : \uart2:BUART:pollcount_0\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:pollcount_0\/q       macrocell28   1250   1250  1067021  RISE       1
\uart2:BUART:pollcount_0\/main_3  macrocell28   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:pollcount_0\/clock_0                         macrocell28                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_3\/q
Path End       : \uart2:BUART:rx_state_3\/main_3
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_3\/q       macrocell23   1250   1250  1069118  RISE       1
\uart2:BUART:rx_state_3\/main_3  macrocell23   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_3\/q
Path End       : \uart2:BUART:rx_state_2\/main_3
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_3\/q       macrocell23   1250   1250  1069118  RISE       1
\uart2:BUART:rx_state_2\/main_3  macrocell24   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_3\/q
Path End       : \uart2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_3\/q               macrocell23   1250   1250  1069118  RISE       1
\uart2:BUART:rx_state_stop1_reg\/main_2  macrocell26   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_stop1_reg\/clock_0                  macrocell26                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:txn\/q
Path End       : \uart2:BUART:txn\/main_0
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:txn\/q       macrocell15   1250   1250  1076048  RISE       1
\uart2:BUART:txn\/main_0  macrocell15   2525   3775  1076048  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_2\/q
Path End       : \uart2:BUART:rx_state_3\/main_4
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1076056p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_2\/q       macrocell24   1250   1250  1069130  RISE       1
\uart2:BUART:rx_state_3\/main_4  macrocell23   2517   3767  1076056  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_2\/q
Path End       : \uart2:BUART:rx_state_2\/main_4
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1076056p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_2\/q       macrocell24   1250   1250  1069130  RISE       1
\uart2:BUART:rx_state_2\/main_4  macrocell24   2517   3767  1076056  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_state_2\/q
Path End       : \uart2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076056p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:rx_state_2\/q               macrocell24   1250   1250  1069130  RISE       1
\uart2:BUART:rx_state_stop1_reg\/main_3  macrocell26   2517   3767  1076056  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_stop1_reg\/clock_0                  macrocell26                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart2:BUART:txn\/main_5
Capture Clock  : \uart2:BUART:txn\/clock_0
Path slack     : 1076110p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3   1000   1000  1076110  RISE       1
\uart2:BUART:txn\/main_5                      macrocell15     2714   3714  1076110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:txn\/clock_0                                 macrocell15                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart2:BUART:tx_state_1\/main_4
Capture Clock  : \uart2:BUART:tx_state_1\/clock_0
Path slack     : 1076110p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3   1000   1000  1076110  RISE       1
\uart2:BUART:tx_state_1\/main_4               macrocell16     2714   3714  1076110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_1\/clock_0                          macrocell16                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart2:BUART:tx_state_2\/main_4
Capture Clock  : \uart2:BUART:tx_state_2\/clock_0
Path slack     : 1076126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3697
-------------------------------------   ---- 
End-of-path arrival time (ps)           3697
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3   1000   1000  1076110  RISE       1
\uart2:BUART:tx_state_2\/main_4               macrocell18     2697   3697  1076126  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:rx_state_3\/main_0
Capture Clock  : \uart2:BUART:rx_state_3\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1069407  RISE       1
\uart2:BUART:rx_state_3\/main_0    macrocell23   2240   3490  1076334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:rx_state_2\/main_0
Capture Clock  : \uart2:BUART:rx_state_2\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1069407  RISE       1
\uart2:BUART:rx_state_2\/main_0    macrocell24   2240   3490  1076334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_2\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:tx_ctrl_mark_last\/q
Path End       : \uart2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\uart2:BUART:tx_ctrl_mark_last\/q        macrocell20   1250   1250  1069407  RISE       1
\uart2:BUART:rx_state_stop1_reg\/main_0  macrocell26   2240   3490  1076334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_state_stop1_reg\/clock_0                  macrocell26                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_load_fifo\/q
Path End       : \uart2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077348p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -1930
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_load_fifo\/clock_0                        macrocell22                0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\uart2:BUART:rx_load_fifo\/q            macrocell22     1250   1250  1069879  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2805   4055  1077348  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxShifter:u0\/clock                      datapathcell4              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart2:BUART:rx_status_3\/q
Path End       : \uart2:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart2:BUART:sRX:RxSts\/clock
Path slack     : 1077647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (uart2_IntClock:R#1 vs. uart2_IntClock:R#2)   1083333
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:rx_status_3\/clock_0                         macrocell29                0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\uart2:BUART:rx_status_3\/q       macrocell29    1250   1250  1077647  RISE       1
\uart2:BUART:sRX:RxSts\/status_3  statusicell3   2866   4116  1077647  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\uart2:BUART:sRX:RxSts\/clock                             statusicell3               0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 39982033p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  39982033  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2597   6447  39982033  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmBuzzer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmBuzzer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39983069p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -1570
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15361
-------------------------------------   ----- 
End-of-path arrival time (ps)           15361
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   3850   3850  39982033  RISE       1
\pwmBuzzer:PWMUDB:status_2\/main_1          macrocell1      2600   6450  39983069  RISE       1
\pwmBuzzer:PWMUDB:status_2\/q               macrocell1      3350   9800  39983069  RISE       1
\pwmBuzzer:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5561  15361  39983069  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:genblk8:stsreg\/clock                   statusicell1               0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:runmode_enable\/q
Path End       : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 39984116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:runmode_enable\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  39984116  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3114   4364  39984116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmBuzzer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmBuzzer:PWMUDB:prevCompare1\/clock_0
Path slack     : 39988508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  39988508  RISE       1
\pwmBuzzer:PWMUDB:prevCompare1\/main_0    macrocell12     2302   7982  39988508  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:prevCompare1\/clock_0                   macrocell12                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmBuzzer:PWMUDB:status_0\/main_1
Capture Clock  : \pwmBuzzer:PWMUDB:status_0\/clock_0
Path slack     : 39988508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  39988508  RISE       1
\pwmBuzzer:PWMUDB:status_0\/main_1        macrocell13     2302   7982  39988508  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:status_0\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_156/main_1
Capture Clock  : Net_156/clock_0
Path slack     : 39988508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1              0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  39988508  RISE       1
Net_156/main_1                            macrocell14     2302   7982  39988508  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_156/clock_0                                           macrocell14                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmBuzzer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmBuzzer:PWMUDB:runmode_enable\/clock_0
Path slack     : 39991596p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1               0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  39991596  RISE       1
\pwmBuzzer:PWMUDB:runmode_enable\/main_0      macrocell10    2314   4894  39991596  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:runmode_enable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 39992139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:runmode_enable\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  39984116  RISE       1
Net_156/main_0                       macrocell14   3101   4351  39992139  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_156/clock_0                                           macrocell14                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:prevCompare1\/q
Path End       : \pwmBuzzer:PWMUDB:status_0\/main_0
Capture Clock  : \pwmBuzzer:PWMUDB:status_0\/clock_0
Path slack     : 39992944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:prevCompare1\/clock_0                   macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:prevCompare1\/q   macrocell12   1250   1250  39992944  RISE       1
\pwmBuzzer:PWMUDB:status_0\/main_0  macrocell13   2296   3546  39992944  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:status_0\/clock_0                       macrocell13                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmBuzzer:PWMUDB:status_0\/q
Path End       : \pwmBuzzer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmBuzzer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39994866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clockBuzzer:R#1 vs. clockBuzzer:R#2)   40000000
- Setup time                                              -1570
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:status_0\/clock_0                       macrocell13                0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\pwmBuzzer:PWMUDB:status_0\/q               macrocell13    1250   1250  39994866  RISE       1
\pwmBuzzer:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  39994866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\pwmBuzzer:PWMUDB:genblk8:stsreg\/clock                   statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

