<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_ram_counter.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_ram_counter.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_ram_counter.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ram_counter.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_ram_counter</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/ram_counter</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_ram_counter <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        rst                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        ram_we                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        ram_re                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        pd_en                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        corr_en                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="31">   31   </a>        pd_init                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="32">   32   </a>        );
</span><span><a class="LN" id="33">   33   </a><span class="KW">END</span> ZynqBF_2t_ip_src_ram_counter;
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_ram_counter <span class="KW">IS</span>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Delay3_reg                       : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> Delay2_reg                       : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : std_logic;
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : std_logic;
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> HDL_Counter_count_step           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">SIGNAL</span> ram_counter                      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : std_logic;
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">SIGNAL</span> pd_init_count                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : std_logic;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="58" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   58   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="59" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   59   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="60" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   60   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="61" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   61   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="62" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   62   </a>        Delay4_out1 &lt;= '0';
</span><span><a class="LN" id="63" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   63   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   64   </a>        Delay4_out1 &lt;= rst;
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   65   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   66   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3147')" name="code2model">   67   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   70   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   71   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   72   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   73   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   74   </a>        Delay3_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   75   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   76   </a>        Delay3_reg(0) &lt;= pd_en;
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   77   </a>        Delay3_reg(1 <span class="KW">TO</span> 3) &lt;= Delay3_reg(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   78   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="79" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   79   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="80" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   80   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3152')" name="code2model">   82   </a>  Delay3_out1 &lt;= Delay3_reg(3);
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   84   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   85   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   86   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   87   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   88   </a>        Delay2_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   89   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   90   </a>        Delay2_reg(0) &lt;= ram_re;
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   91   </a>        Delay2_reg(1 <span class="KW">TO</span> 3) &lt;= Delay2_reg(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   92   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   93   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   94   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3149')" name="code2model">   96   </a>  Delay2_out1 &lt;= Delay2_reg(3);
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3153')" name="code2model">   98   </a>  Logical_Operator1_out1 &lt;= Delay3_out1 <span class="KW">AND</span> Delay2_out1;
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  100   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  101   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  102   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  103   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  104   </a>        Delay5_out1 &lt;= '0';
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  105   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  106   </a>        Delay5_out1 &lt;= Logical_Operator1_out1;
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  107   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="108" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  108   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3154')" name="code2model">  109   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  112   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  113   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  114   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  115   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  116   </a>        Delay1_out1 &lt;= '0';
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  117   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  118   </a>        Delay1_out1 &lt;= ram_we;
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  119   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  120   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3148')" name="code2model">  121   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3150')" name="code2model">  124   </a>  Logical_Operator_out1 &lt;= Delay5_out1 <span class="KW">XOR</span> Delay1_out1;
</span><span><a class="LN" id="125">  125   </a>
</span><span><a class="LN" id="126">  126   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  129   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  130   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  131   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  132   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  133   </a>        ram_counter &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  134   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  135   </a>        <span class="KW">IF</span> Delay4_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  136   </a>          ram_counter &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  137   </a>        <span class="KW">ELSIF</span> Logical_Operator_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  138   </a>          ram_counter &lt;= ram_counter + HDL_Counter_count_step;
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  139   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  140   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  141   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  142   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="143">  143   </a>
</span><span><a class="LN" id="144">  144   </a>
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  145   </a>  HDL_Counter_count_step &lt;= to_unsigned(16#0001#, 16) <span class="KW">WHEN</span> Delay1_out1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3140')" name="code2model">  146   </a>      to_unsigned(16#FFFF#, 16);
</span><span><a class="LN" id="147">  147   </a>
</span><span><a class="LN" id="148">  148   </a>
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3141')" name="code2model">  149   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> ram_counter &gt; to_unsigned(16#0000#, 16) <span class="KW">ELSE</span>
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3141')" name="code2model">  150   </a>      '0';
</span><span><a class="LN" id="151">  151   </a>
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  152   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  153   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  154   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  155   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="156" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  156   </a>        Delay6_out1 &lt;= '0';
</span><span><a class="LN" id="157" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  157   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="158" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  158   </a>        Delay6_out1 &lt;= Compare_To_Constant_out1;
</span><span><a class="LN" id="159" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  159   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="160" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  160   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3155')" name="code2model">  161   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163">  163   </a>
</span><span><a class="LN" id="164">  164   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="CT">--  count to value  = 1</span>
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  168   </a>  HDL_Counter1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="169" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  169   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="170" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  170   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="171" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  171   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="172" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  172   </a>        pd_init_count &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="173" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  173   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="174" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  174   </a>        <span class="KW">IF</span> Delay4_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="175" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  175   </a>          pd_init_count &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="176" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  176   </a>        <span class="KW">ELSIF</span> Logical_Operator2_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="177" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  177   </a>          <span class="KW">IF</span> pd_init_count &gt;= to_unsigned(16#01#, 8) <span class="KW">THEN</span>
</span><span><a class="LN" id="178" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  178   </a>            pd_init_count &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="179" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  179   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="180" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  180   </a>            pd_init_count &lt;= pd_init_count + to_unsigned(16#01#, 8);
</span><span><a class="LN" id="181" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  181   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="182" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  182   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="183" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  183   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  184   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3240')" name="code2model">  185   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter1_process;
</span><span><a class="LN" id="186">  186   </a>
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3241')" name="code2model">  189   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> pd_init_count = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3241')" name="code2model">  190   </a>      '0';
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3243')" name="code2model">  192   </a>  Logical_Operator2_out1 &lt;= Delay1_out1 <span class="KW">AND</span> Compare_To_Constant1_out1;
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  194   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="195" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  195   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  196   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  197   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="198" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  198   </a>        Delay7_out1 &lt;= '0';
</span><span><a class="LN" id="199" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  199   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  200   </a>        Delay7_out1 &lt;= Logical_Operator2_out1;
</span><span><a class="LN" id="201" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  201   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="202" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  202   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="203" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3245')" name="code2model">  203   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" id="204">  204   </a>
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  corr_en &lt;= Delay6_out1;
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>  pd_init &lt;= Delay7_out1;
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212">  212   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
