

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 28 10:17:16 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1891
LUT:           5368
FF:            7469
DSP:             19
BRAM:             0
SRL:            156
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.716
Timing met
