#########################################################################################
##  Project    : Collect of various scripts for working with EDA-tools (ASIC/FPGA/etc) ##
##  Designer   : Dmitry Murzinov (kakstattakim@gmail.com)                              ##
##  Link       : https://github.com/iDoka/eda-scripts                                  ##
##  Description: .gitignore                                                            ##
##  Usage      : just rename or add contain to .gitignore                              ##
##  License    : MIT                                                                   ##
#########################################################################################

## log files
*.log
*.rpt

## bitstream
*.bit

## netlist
*.edf
*.edif
*.vn

## SDF
*.sdf

###### for Xilinx Vivado|ISE
.Xil/
.hbs/
.cache/
xsim.dir/

worklib.tb.wdb
fsm_encoding.os
tab_*/
webtalk.jou
webtalk.log
webtalk_*.jou
webtalk_*.log
vivado.jou
vivado.log
vivado_pid*.str
hs_err_pid*
xelab.*
xsim.*
xvlog.*
*.cache
*.sim
*.runs
*.hw
*.backup.*
*.debug

unisims

# MIG generated files
art_ip/ddr3l/ddr3l.dcp
art_ip/ddr3l/ddr3l/example_design/*
art_ip/ddr3l/ddr3l/user_design/constraints/ddr3l.xdc
art_ip/ddr3l/ddr3l/user_design/constraints/ddr3l_ooc.xdc
art_ip/ddr3l/ddr3l/user_design/rtl/clocking
art_ip/ddr3l/ddr3l/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v
art_ip/ddr3l/ddr3l/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v
art_ip/ddr3l/ddr3l/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v
art_ip/ddr3l/ddr3l/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_arb_select.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_bank_common.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_bank_state.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_col_mach.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_mc.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_rank_common.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v
art_ip/ddr3l/ddr3l/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v
art_ip/ddr3l/ddr3l/user_design/rtl/ddr3l.v
art_ip/ddr3l/ddr3l/user_design/rtl/ddr3l_mig.v
art_ip/ddr3l/ddr3l/user_design/rtl/ecc
art_ip/ddr3l/ddr3l/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v
art_ip/ddr3l/ddr3l/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v
art_ip/ddr3l/ddr3l/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v
art_ip/ddr3l/ddr3l/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v
art_ip/ddr3l/ddr3l/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v
art_ip/ddr3l/ddr3l/user_design/rtl/ip_top
art_ip/ddr3l/ddr3l/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v
art_ip/ddr3l/ddr3l/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v
art_ip/ddr3l/ddr3l/user_design/rtl/phy/mig_7series_v4_2_poc_top.v
art_ip/ddr3l/ddr3l/user_design/rtl/ui
art_ip/ddr3l/ddr3l/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v
art_ip/ddr3l/ddr3l/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v
art_ip/ddr3l/ddr3l/user_design/rtl/ui/mig_7series_v4_2_ui_top.v
art_ip/ddr3l/ddr3l/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v
art_ip/ddr3l/ddr3l_sim_netlist.v
art_ip/ddr3l/ddr3l_sim_netlist.vhdl
art_ip/ddr3l/ddr3l_stub.v
art_ip/ddr3l/ddr3l_stub.vhdl
art/art.ip_user_files/ip/ddr3l/ddr3l_stub.v
art/art.ip_user_files/ip/ddr3l/ddr3l_stub.vhdl
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/compile.do
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/ddr3l.udo
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/simulate.do
art/art.ip_user_files/sim_scripts/ddr3l/activehdl/wave.do
art/art.ip_user_files/sim_scripts/ddr3l/ies/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/ies/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/ies/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/ies/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/ies/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/ies/run.f
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/compile.do
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/ddr3l.udo
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/simulate.do
art/art.ip_user_files/sim_scripts/ddr3l/modelsim/wave.do
art/art.ip_user_files/sim_scripts/ddr3l/questa/compile.do
art/art.ip_user_files/sim_scripts/ddr3l/questa/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/questa/ddr3l.udo
art/art.ip_user_files/sim_scripts/ddr3l/questa/elaborate.do
art/art.ip_user_files/sim_scripts/ddr3l/questa/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/questa/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/questa/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/questa/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/questa/simulate.do
art/art.ip_user_files/sim_scripts/ddr3l/questa/wave.do
art/art.ip_user_files/sim_scripts/ddr3l/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/riviera/compile.do
art/art.ip_user_files/sim_scripts/ddr3l/riviera/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/riviera/ddr3l.udo
art/art.ip_user_files/sim_scripts/ddr3l/riviera/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/riviera/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/riviera/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/riviera/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/riviera/simulate.do
art/art.ip_user_files/sim_scripts/ddr3l/riviera/wave.do
art/art.ip_user_files/sim_scripts/ddr3l/vcs/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/vcs/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/vcs/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/vcs/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/vcs/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/vcs/simulate.do
art/art.ip_user_files/sim_scripts/ddr3l/xcelium/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/xcelium/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/xcelium/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/xcelium/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/xcelium/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/xcelium/run.f
art/art.ip_user_files/sim_scripts/ddr3l/xsim/cmd.tcl
art/art.ip_user_files/sim_scripts/ddr3l/xsim/ddr3l.sh
art/art.ip_user_files/sim_scripts/ddr3l/xsim/elab.opt
art/art.ip_user_files/sim_scripts/ddr3l/xsim/file_info.txt
art/art.ip_user_files/sim_scripts/ddr3l/xsim/glbl.v
art/art.ip_user_files/sim_scripts/ddr3l/xsim/mig_a.prj
art/art.ip_user_files/sim_scripts/ddr3l/xsim/README.txt
art/art.ip_user_files/sim_scripts/ddr3l/xsim/vlog.prj
art/art.ip_user_files/sim_scripts/ddr3l/xsim/xsim.ini

# Clocking wizard generated files
art_ip/clk_wiz_0/clk_wiz_0.dcp
art_ip/clk_wiz_0/clk_wiz_0.v
art_ip/clk_wiz_0/clk_wiz_0.xdc
art_ip/clk_wiz_0/clk_wiz_0_board.xdc
art_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v
art_ip/clk_wiz_0/clk_wiz_0_late.xdc
art_ip/clk_wiz_0/clk_wiz_0_ooc.xdc
art_ip/clk_wiz_0/clk_wiz_0_sim_netlist.v
art_ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl
art_ip/clk_wiz_0/clk_wiz_0_stub.v
art_ip/clk_wiz_0/clk_wiz_0_stub.vhdl
art_ip/clk_wiz_0/mmcm_pll_drp_func_7s_mmcm.vh
art_ip/clk_wiz_0/mmcm_pll_drp_func_7s_pll.vh
art_ip/clk_wiz_0/mmcm_pll_drp_func_us_mmcm.vh
art_ip/clk_wiz_0/mmcm_pll_drp_func_us_pll.vh
art_ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_mmcm.vh
art_ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_pll.vh
art/art.ip_user_files/ipstatic/mmcm_pll_drp_func_7s_mmcm.vh
art/art.ip_user_files/ipstatic/mmcm_pll_drp_func_7s_pll.vh
art/art.ip_user_files/ipstatic/mmcm_pll_drp_func_us_mmcm.vh
art/art.ip_user_files/ipstatic/mmcm_pll_drp_func_us_pll.vh
art/art.ip_user_files/ipstatic/mmcm_pll_drp_func_us_plus_mmcm.vh
art/art.ip_user_files/ipstatic/mmcm_pll_drp_func_us_plus_pll.vh

# ILA generated files
art_ip/ila_0/hdl
art_ip/ila_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
art_ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
art_ip/ila_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
art_ip/ila_0/hdl/ila_v6_2_syn_rfs.v
art_ip/ila_0/hdl/ltlib_v1_0_vl_rfs.v
art_ip/ila_0/hdl/verilog
art_ip/ila_0/hdl/verilog/ila_v6_2_10_ila_in.vh
art_ip/ila_0/hdl/verilog/ila_v6_2_10_ila_lib_fn.vh
art_ip/ila_0/hdl/verilog/ila_v6_2_10_ila_lparam.vh
art_ip/ila_0/hdl/verilog/ila_v6_2_10_ila_param.vh
art_ip/ila_0/hdl/verilog/ila_v6_2_10_ila_ver.vh
art_ip/ila_0/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
art_ip/ila_0/hdl/verilog/ltlib_v1_0_0_ver.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_i2x.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_icn.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_map.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_in.vh
art_ip/ila_0/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
art_ip/ila_0/hdl/verilog/xsdbs_v1_0_2_i2x.vh
art_ip/ila_0/hdl/verilog/xsdbs_v1_0_2_in.vh
art_ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v
art_ip/ila_0/hdl/xsdbs_v1_0_vl_rfs.v
art_ip/ila_0/ila_0.dcp
art_ip/ila_0/ila_0_ooc.xdc
art_ip/ila_0/ila_0_sim_netlist.v
art_ip/ila_0/ila_0_sim_netlist.vhdl
art_ip/ila_0/ila_0_stub.v
art_ip/ila_0/ila_0_stub.vhdl
art_ip/ila_0/ila_v6_2
art_ip/ila_0/ila_v6_2/constraints
art_ip/ila_0/ila_v6_2/constraints/ila.xdc
art_ip/ila_0/ila_v6_2/constraints/ila_impl.xdc
art_ip/ila_0/synth
art_ip/ila_0/synth/ila_0.v

# MIG example project
ddr3l_ex/

# Python script generated files
*.bin
