000101_00101_00000_11000000  //0  LDI  A11->reg[5]
000101_00110_00000_10000000 //1  LDI   A12->reg[6]
000101_00111_00000_11111111 //2  LDI   A21->reg[7]
000101_01000_00000_10000000 //3  LDI   A22->reg[8]
000101_01001_00000_00010100 //4  LDI   B1   ->reg[9]
000101_01010_00000_11111110 //5  LDI   B2   ->reg[10]

000110_01100_00000_00000010 //6  LW sw8->reg[12]
001010_01100_01011_00000110 //7  BNE 
000110_01100_00000_00000010 //8  LW sw8->reg[12]
001000_01100_01011_00001000 //9  BEQ 
000110_00001_00000_00000001 //10  LW sw0..7 x1->reg[1]

000110_01100_00000_00000010 //11  LW sw8->reg[12]
001010_01100_01011_00001011 //12  BNE 
000110_01100_00000_00000010 //13  LW sw8->reg[12]
001000_01100_01011_00001101 //14  BEQ 
000110_00010_00000_00000001 //15  LW sw0..7 y1->reg[2]

000110_01100_00000_00000010 //16  LW sw8->reg[12]
001010_01100_01011_00010000 //17  BNE 

000011_00101_00101_00000001 //18 MUL  reg[5]*reg[1]->reg[5]       A11*x1
000011_00110_00110_00000010 //19 MUL  reg[6]*reg[2]->reg[6]       A12*y1
000001_00101_00101_00000110 //20 ADD  reg[5]+reg[6]->reg[5]       A11*x1+ A12*y1
000001_00101_00101_00001001 //21 ADD  reg[5]+reg[9]->reg[5]       A11*x1+ A12*y1+B1

000011_00111_00111_00000001 //22 MUL  reg[7]*reg[1]->reg[7]       A21*x1
000011_01000_01000_00000010 //23 MUL  reg[8]*reg[2]->reg[8]       A22*y1
000001_00111_00111_00001000 //24 ADD  reg[7]+reg[8]->reg[7]       A21*x1+ A22*y1
000001_00111_00111_00001010 //25 ADD  reg[7]+reg[10]->reg[7]       A21*x1+ A22*y1+B1

001011_00011_00101_00000000 //26 MOV reg[5]->reg[3]
000110_01100_00000_00000010 //27  LW sw8->reg[12]
001000_01100_01011_00011011 //28  BEQ 

001011_00011_00111_00000000 //29 MOV reg[7]->reg[3]

LDI    000101
LW    000110
BNE  001010
BEQ  001000
MUL 000011
ADD 000001
MOV 001011