*$
*TPS65311-Q1
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS65311-Q1
* Date: 18NOV2016
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.s003
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSCA6B-OCTOBER 2013-REVISED APRIL 2014
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following feature have been modeled
*      a. The PMU has switching characteristics modeled
*	   b. Overcurrent protection
*      c. Fast and Slow start
*	   d. The BUCK1 model works fine in DCR current sensing method.
*          
* 2. Temperature effects and VREG have not been modeled. 
* 3. Thermal shutdown characteristics of the part have not been modelled
****************************************************************************
.SUBCKT TPS65311-Q1_BOOST_TRANS COMP5 ENC PGND5 PH5 VBOOST VREG VSENSE5 
+PARAMS: FastStart=1 SS=0
Rdummy1  VREG 0 1G
Rdummy2  VREG 0 1G
G_ABMII6         0 N16927895 VALUE { IF(V(ENC) >0.5,
+  (1n*0.8/(2.7m-2.2m*FastStart)),-1)    }
X_U59         N16927653 ILIM_OUT N16928208 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U63         0 N16927895 d_d_boost 
V_V44         N16928027 0 0.5
E_u40_ABM1         N16928183 0 VALUE { IF( V(ENC) > 0.5, V(u40_N16719814),0)   
+  }
V_u40_V2         u40_N16719814 0  
+ PULSE 0 1 0.3m 407n 1n 1n 409n
G_ABM2I13         0 N16927701 VALUE { LIMIT((V(N16927655) -
+  V(COMP5))*0.33m,1m,-1m)     }
E_ABM25         VREF 0 VALUE { IF(({SS}>0.5 |
+  V(N16927895)>0.8),0.8,LIMIT(V(N16927895),0,0.8))    }
R_R56         CMP_OUT N16927653  50 TC=0,0 
V_V45         N16927655 0 1.2
E_ABM26         N16927657 0 VALUE { LIMIT((V(0)-V(N16927701))*3,900m,0)    }
C_C35         0 N16927895  1n  TC=0,0 
X_U64         N16928208 ENC N16927798 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S15    N16927831 N16927726 PH5 N16927726 TOPLEVEL_S15 
C_C36         0 N16927653  1n  TC=0,0 
G_ABM2I15         0 COMP5 VALUE { LIMIT((V(VREF) - V(VSENSE5))*400u, 1m,-1m)   
+   }
X_H7    N16927726 PGND5 N16927754 0 TOPLEVEL_H7 
V_V46         N169279980 0 1
X_U60         N16927895 N169279980 d_d_boost 
V_V47         N16928303 0 2.2
R_R53         N16927754 ISENSE  1 TC=0,0 
X_U61         N16928027 COMP5 d_d_boost 
R_R58         0 COMP5  10Meg TC=0,0 
X_U62         COMP5 N16928303 d_d_boost 
C_C33         0 ISENSE  10p  TC=0,0 
X_u41_U3         ISENSE u41_N16776417 u41_N16776467 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_u41_C5         0 u41_N16804895  1n  TC=0,0 
X_u41_U27         u41_N16804899 u41_N16804895 u41_N16805561 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_u41_V3         u41_N16776417 0 1
X_u41_U29         u41_N16792200 u41_PULSE_RESET ILIM_OUT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u41_U58         u41_N16804899 u41_N16804906 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u41_S1    u41_N16820375 0 u41_N16801527 0 Current_under_overvoltage_u41_S1 
X_u41_U84         u41_N16847690 u41_N16800743 one_shot PARAMS:  T=200  
X_u41_U66         u41_ILIM u41_CLK N16776517 u41_N16833717 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_u41_R11         u41_N16804906 u41_N16804895  100 TC=0,0 
C_u41_C8         0 u41_N16801527  1n  TC=0,0 
X_u41_U78         0 u41_N16801527 d_d_boost 
C_u41_C2         0 u41_N16776597  1n  TC=0,0 
R_u41_R8         u41_N16833717 u41_N16776597  1 TC=0,0 
X_u41_U5         u41_N16801527 u41_N16801648 u41_N16804899 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u41_U73         u41_N16776597 u41_N16795569 u41_N16792200 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_u41_R12         u41_N16776467 u41_ILIM  10 TC=0,0 
X_u41_U25         u41_CLK u41_ILIM u41_N16847690 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_u41_C6         0 u41_ILIM  1n  TC=0,0 
X_u41_U75         u41_S u41_N16805561 u41_PULSE_RESET u41_N16806157
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_u41_C11         0 u41_N16820015  1n  TC=0,0 
R_u41_R16         u41_N16848164 u41_N16820015  200 TC=0,0 
G_u41_G1         u41_N16801648 u41_N16801527 u41_N16800743 0 0.005
X_u41_U68         u41_N16776467 u41_ILIM d_d_boost 
V_u41_V5         u41_N16795569 0 1
V_u41_V7         u41_N16814890 u41_N16801648 1
X_u41_U77         u41_N16807012 u41_N16806157 d_d_boost 
X_u41_U83         CMP_OUT u41_CLK one_shot PARAMS:  T=50  
X_u41_U80         u41_CLK u41_N16820015 u41_N16820375 N16822598
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u41_U79         u41_N16801527 u41_N16814890 d_d_boost 
X_u41_U87         u41_N16847690 u41_N16847688 one_shot PARAMS:  T=60  
C_u41_C9         0 u41_N16807012  1u  TC=0,0 
X_u41_U86         u41_N16848164 u41_N16820015 d_d_boost 
V_u41_V6         u41_N16801648 0 4.5
R_u41_R14         u41_N16806157 u41_N16807012  5.772 TC=0,0 
X_u41_U28         u41_N16807012 u41_CLK u41_S AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u41_U76         u41_N16804906 u41_N16804895 d_d_boost 
X_u41_U85         u41_CLK u41_N16847688 N16860459 u41_N16848164
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
L_L6         N16928064 0  15.13m  
R_R54         N16927798 N16927831  1 TC=0,0 
X_U42         N16927657 N16928183 CMP_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_C34         0 N16927831  10p  TC=0,0 
R_R55         N16927701 N16928064  1k TC=0,0 
.ENDS  TPS65311-Q1_BOOST_TRANS
*$
.SUBCKT TPS65311-Q1_BUCK1_TRANS BOOT1 COMP1 EN GL GND GU PGND1 PH1 S1 s2 VINPROT VSENSE1  PARAMS: FASTART=0 Softstart=0
X_U2_U135         SYSCLK U2_N16670435 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
C_U2_C79         U2_RAMP GND  4.146p  
X_U2_D11         U2_RAMP U2_N16670537 d_d1_buck1  
I_U2_I1         GND N16787837 DC 1Adc  
C_U2_C80         U2_N16670577 GND  4.146p  
X_U2_S26    U2_N16670843 GND U2_RAMP GND System_clock_gen_U2_S26 
G_U2_ABMII1         U2_N16670537 U2_RAMP VALUE {
+  2*4.146p*(75.8893G/V(N16787837))**0.968    }
G_U2_ABMII2         U2_N16670537 U2_N16670577 VALUE {
+  2*4.146p*(75.8893G/V(N16787837))**0.968    }
V_U2_V46         U2_N16670439 GND 2
X_U2_D12         U2_N16670577 U2_N16670537 d_d1_buck1  
X_U2_U131         U2_RAMP U2_N16670439 SYSCLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_ABM4         ISLOPE 0 VALUE { 5.7*(V(U2_N16670577)/2)**2 -
+  0.09*V(U2_N16670577)/2 - 0.02    }
X_U2_U1         SDWN U2_N16679144 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S27    U2_N16670623 GND U2_N16670577 GND System_clock_gen_U2_S27 
X_U2_U134         U2_N16670435 U2_N16670435 U2_N16670843 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U136         U2_N16679144 SYSCLK U2_N16670623 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U2_V45         U2_N16670537 GND 5
V_U1_V5         U1_N7408245 GND 0.65
G_U1_ABM2I3         GND COMP1 VALUE { ((V(VREF_GM) - V(U1_N7408147))*900u)    }
R_U1_R4         GND COMP1  11.11Meg  
X_U1_D10         COMP1 U1_N16763957 d_d_buck1  
V_U1_V7         U1_N7408147 VSENSE1 0
V_U1_V6         U1_N16763957 GND 1.5
X_U1_D9         U1_N7408245 COMP1 d_d_buck1  
X_U7_S3    HDRV PGND1 BOOT1 GU DRIVER_U7_S3 
X_U7_S4    HDRV PGND1 GU PH1 DRIVER_U7_S4 
X_U7_D16         GU BOOT1 d_d1_buck1  
X_U7_D17         PH1 GU d_d1_buck1  
R_R19         GND N16787837  97k TC=0,0 
X_D15         VREG BOOT1 d_d1_buck1  
V_U4_V6         U4_N16775261 GND 1
E_U4_E1         U4_ISENSE GND S1 S2 1
X_U4_U619         SYSCLK U4_SYSCLK_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V5         U4_N00620 GND 1
X_U4_U616         U4_SYSCLK_N U4_SYSCLK_N U4_N16775277 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM155         U4_ISLOPEM 0 VALUE { V(VINPROT)*V(ISLOPE)/1k    }
V_U4_V7         U4_N16775429 GND -37.5m
X_U4_U603         PWM_CLK U4_NU SYSCLK U4_N00620 U4_N00530 U4_N00620
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U602         U4_ISENSE U4_N16775429 U4_N16775315 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U604         U4_NU1 N16924837 GND U4_N16775261 U4_N16775277 U4_N16775315
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U601         U4_ICTRL U4_ISENSE U4_N00530 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U4_ABM8         U4_ICTRL 0 VALUE {
+  max((123.33*(V(COMP1))-116.16)/1k,0)-V(U4_ISLOPEM)    }
X_U8_S3    LDRV PGND1 VREG GL DRIVER_U8_S3 
X_U8_S4    LDRV PGND1 GL PGND1 DRIVER_U8_S4 
X_U8_D16         GL VREG d_d1_buck1  
X_U8_D17         PGND1 GL d_d1_buck1  
C_U3_C15         GND U3_N16640415  100n  
C_U3_C8         GND SS_TR  0.1p  
X_U3_U1         SDWN U3_N16640329 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM178         U3_N16639829 0 VALUE { IF(V(SS_TR) < 0.8, V(SS_TR),0.8)   
+  }
G_U3_ABMII1         U3_N16640385 SS_TR VALUE { {IF(V(SDWN) >
+  0.5,(40p+(FASTART*120p)),0)}    }
R_U3_R15         U3_N16640329 U3_N16640415  1  
X_U3_D62         SS_TR U3_N16640385 d_d1_buck1  
V_U3_V72         U3_N16639845 GND -0.1mVdc
X_U3_D63         GND SS_TR d_d1_buck1  
R_U3_R14         U3_N16639829 VREF_GM  1  
V_U3_V70         U3_N16640385 GND 1.7
C_U3_C14         GND VREF_GM  1n  
X_U3_S68    U3_N16640415 GND SS_TR U3_N16639845 SOFTSTART_U3_S68 
X_U5_U616         U5_PWM_FINAL SDWN U5_N16767590 HDRV AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U824         U5_N16548971 U5_INDELAYED1 PWM_CLK U5_N16772032 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U610         U5_PWM_FINAL U5_N16767580 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C172         GND U5_INDELAYED1  10p  
X_U5_U822         PWM_CLK U5_N16549605 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U5_U609         U5_N16767610 U5_N16767564 LDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U5         U5_N16803247 U5_N16787077 U5_N16774937 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U826         U5_N16772032 U5_MAX_ONTIME U5_PWM_FINAL AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U828         SYSCLK U5_N16774937 U5_MAX_ONTIME U5_NU2 SRLATCHSHP_BASIC_GEN_buck1
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U5_R273         U5_N16803247 U5_MAX_ONTIME  292.831k  
R_U5_R272         U5_N16548971 U5_INDELAYED1  15k  
C_U5_C173         GND U5_N16803247  10p  
V_U5_V1         U5_N16787077 GND 0.5
R_U5_R274         U5_N16803854 U5_N16803247  1  
X_U5_U611         U5_PWM_FINAL U5_N16767590 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=25n
X_U5_D10         U5_N16803854 U5_MAX_ONTIME d_d_buck1  
X_U5_U823         U5_N16549605 PWM_CLK U5_N16548971 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U612         U5_N16767564 U5_N16767610 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=25n
X_U5_D9         U5_N16548971 U5_INDELAYED1 d_d_buck1  
X_U5_U615         U5_N16767580 SDWN N16924837 U5_N16767564 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_V2         VREG GND 5.8
V_U6_V67         U6_N16636881 GND 0.04
R_U6_R1         U6_N16636913 SDWN  1  
C_U6_C1         GND SDWN  1n  
V_U6_V66         U6_N16636907 GND 0.5
X_U6_U828         U6_N16636907 EN U6_N16636881 U6_N16636919 COMPHYS_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U619         U6_N16636919 U6_N16636913 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.IC         V(SYSCLK )=0
.IC         V(SS_TR )={Softstart*0.8}
.ENDS TPS65311-Q1_BUCK1_TRANS
*$
.SUBCKT TPS65311-Q1_BUCK2_TRANS BOOT2 COMP2 ENABLE PGND2 PH2 VREG VSENSE2 VSUP2
+  PARAMS: FAST_START=1 SS_IC=0
X_S1    HDRV PH2 N669316 PH2 TPS65311-Q1_BUCK2_TRANS_S1 
R_u8_R14         u8_N16781236 u8_N16781239  11.544 TC=0,0 
C_u8_C5         0 u8_N16781223  1n  TC=0,0 
X_u8_U76         u8_N16781228 u8_N16781223 d_d_buck2 
X_u8_U78         0 u8_N16781217 d_d_buck2 
R_u8_R16         u8_N16786122 u8_N16781257  721.5 TC=0,0 
X_u8_U3         I_HMOS u8_N16781174 u8_N16781177 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_u8_U73         u8_N16781183 u8_N16781203 u8_N16781202 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_u8_C2         0 u8_N16781183  1n  TC=0,0 
X_u8_U68         u8_N16781177 u8_ILIM d_d_buck2 
X_u8_U82         u8_CLK u8_N16785433 N16786116 u8_N16786122
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_u8_R12         u8_N16781177 u8_ILIM  10 TC=0,0 
C_u8_C8         0 u8_N16781217  1n  TC=0,0 
X_u8_U77         u8_N16781239 u8_N16781236 d_d_buck2 
X_u8_U75         u8_S u8_N16781234 u8_PULSE_RESET u8_N16781236
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u8_U79         u8_N16781217 u8_N16781252 d_d_buck2 
C_u8_C9         0 u8_N16781239  1u  TC=0,0 
C_u8_C11         0 u8_N16781257  1n  TC=0,0 
X_u8_S1    u8_N16781258 0 u8_N16781217 0 Current_under_overvoltage_u8_S1 
V_u8_V6         u8_N16781218 0 4.5
X_u8_U58         u8_N16781225 u8_N16781228 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u8_U8         HDRL_BEF_AND u8_N16805830 one_shot PARAMS:  T=50  
R_u8_R11         u8_N16781228 u8_N16781223  100 TC=0,0 
X_u8_U80         u8_CLK u8_N16781257 u8_N16781258 N16781264
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u8_U81         u8_N16786122 u8_N16781257 d_d_buck2
G_u8_G1         u8_N16781218 u8_N16781217 u8_N16795131 0 0.005
X_u8_U7         HDRL_BEF_AND u8_CLK one_shot PARAMS:  T=50  
X_u8_U29         u8_N16781202 u8_PULSE_RESET ILIM_OUT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_u8_C6         0 u8_ILIM  1n  TC=0,0 
X_u8_U25         u8_N16805830 u8_ILIM u8_N16785433 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_u8_V5         u8_N16781203 0 1
V_u8_V3         u8_N16781174 0 2.9
X_u8_U6         u8_N16785433 u8_N16795131 one_shot PARAMS:  T=200  
V_u8_V7         u8_N16781252 u8_N16781218 1
X_u8_U5         u8_N16781217 u8_N16781218 u8_N16781225 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_u8_U83         u8_CLK u8_ILIM u8_N16808345 N16781180 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u8_U27         u8_N16781225 u8_N16781223 u8_N16781234 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_u8_R8         u8_N16808345 u8_N16781183  1 TC=0,0 
X_u8_U28         u8_N16781239 u8_CLK u8_S AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_H1    VSUP2 N669316 N16819957 0 TPS65311-Q1_BUCK2_TRANS_H1 
E_E2         VREG_INT 0 VREG 0 1
R_R2         0 PH_AVG  10k TC=0,0 
X_U99         VREG BOOT2 d_d1_buck2
R_U4_R6         U4_N16817498 0  166.67  
X_U4_S1    N16850681 0 U4_N16777472 U4_N16793173 Loop_Implementation_U4_S1 
L_U4_L2         N16890431 U4_N16817498  1.47m  
V_U4_V8         U4_COMP1 U4_N16777472 1.2
V_U4_V6         U4_N16777588 0 6
C_U4_C1         0 U4_N16793173  1n  TC=0,0 
X_U4_D10         U4_N16777472 U4_N16777588 d_d_buck2 
X_U4_D9         U4_N16777613 U4_N16777472 d_d_buck2 
V_U4_V5         U4_N16777613 0 0.0
X_U4_S2    N16850485 0 U4_N16777472 U4_N16793173 Loop_Implementation_U4_S2 
G_U4_ABM2I3         0 U4_N16777472 VALUE { ((V(VREF_GM) - V(VSENSE2))*500u)   
+  }
G_U4_G1         0 N16890431 U4_N16779245 U4_COMP1 1m
R_U4_R4         0 U4_N16777472  2Meg  
V_U4_V7         U4_N16779245 0 1.2
C_U4_C3         0 U4_N16777472  47p  TC=0,0 
X_U4_S3    N16850292 0 U4_N16777472 U4_N16793173 Loop_Implementation_U4_S3 
X_S2    LDRV N669330 PH2 N669330 TPS65311-Q1_BUCK2_TRANS_S2 
X_U2_D14         PGND2 LDRV d_d1_buck2 
X_U2_S2    LDRL PGND2 LDRV PGND2 Driver_U2_S2 
X_U2_D13         LDRV VREG d_d1_buck2 
X_U2_S1    LDRL PGND2 VREG LDRV Driver_U2_S1 
X_U102         EN_INT N16798564 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM1         EN_INT 0 VALUE { if(V(ENABLE)>0.5, 1, 0)    }
X_U105         HDRL_BEF_AND ILIM_OUT EN_INT HDRL AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_D13         PH2 N669316 d_d1_buck2 
E_E1         RAMP 0 N16908280 0 1
R_R4         I_LMOS N16823599  1 TC=0,0 
C_C4         0 I_LMOS  1n  
C_C3         0 I_HMOS  1n  
R_U6_R15         U6_N16640329 U6_N16640415  1  
X_U6_U1         N16798564 U6_N16640183 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U6_ABMII1         U6_N16640385 SS_TR VALUE { {IF(V(U6_N16640235) >
+  0.5,(40u+(FAST_START*60u)),0)}    }
E_U6_ABM178         U6_N16639829 0 VALUE { IF(V(SS_TR) < 0.8, V(SS_TR),0.8)   
+  }
X_U6_D62         SS_TR U6_N16640385 d_d1_buck2 
C_U6_C15         0 U6_N16640415  100n  
R_U6_R14         U6_N16639829 VREF_GM  1  
C_U6_C14         0 VREF_GM  1n  
X_U6_D63         0 SS_TR d_d1_buck2 
X_U6_U827         U6_N16640183 U6_N16640183 U6_N16640235 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V72         U6_N16639845 0 0Vdc
V_U6_V70         U6_N16640385 0 1.7
X_U6_S68    U6_N16640415 0 SS_TR U6_N16639845 SOFTSTART_U6_S68 
X_U6_U825         N16798564 N16798564 N16798564 U6_N16640329 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C8         0 SS_TR  0.1u  
C_C1         0 PH_AVG  1n  TC=0,0 
R_R1         PH_AVG PH2  50k TC=0,0 
X_U104         LDRL_BEF_AND ILIM_OUT_LOW EN_INT LDRL AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C174         0 U7_N16801263  1n  
X_U7_U610         U7_N16767772 U7_N16767580 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U615         U7_N16767580 U7_N16767580 U7_N16767580 U7_N16802942
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U609         U7_N16802944 U7_N16802948 LDRL_BEF_AND AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R272         U7_N16548971 U7_INDELAYED1  79.365k  
V_U7_V3         U7_N16788621 0 1
X_U7_U828         SYSCLK U7_N16774937 U7_MAX_ONTIME U7_NU2 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V2         U7_N16786042 0 1
X_U7_U5         U7_N16785115 U7_N16787077 U7_N16774937 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_D10         U7_N16788190 U7_MAX_ONTIME d_d_buck2 
V_U7_V1         U7_N16787077 0 0.5
X_U7_U824         U7_N16548971 U7_INDELAYED1 PWM U7_N16772032 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C173         0 U7_N16785115  10p  
C_U7_C172         0 U7_INDELAYED1  1p  
X_U7_U826         U7_N16772032 U7_N16786042 PWM_FINAL AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U608         U7_N16801263 U7_N16767674 HDRL_BEF_AND AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U823         U7_N16549605 PWM U7_N16548971 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U827         PWM_FINAL U7_N16788621 U7_N16767772 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C175         0 U7_N16802948  1n  
R_U7_R274         U7_N16788190 U7_N16785115  1  
X_U7_U611         U7_N16801260 U7_N16767674 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U830         U7_N16802942 U7_N16802995 one_shot PARAMS:  T=20  
X_U7_U829         U7_N16767772 U7_N16801260 one_shot PARAMS:  T=20  
R_U7_R276         U7_N16802942 U7_N16802948  1  
X_U7_D9         U7_N16548971 U7_INDELAYED1 d_d_buck2 
R_U7_R275         U7_N16767772 U7_N16801263  1  
X_U7_U612         U7_N16802995 U7_N16802944 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U822         PWM U7_N16549605 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
R_U7_R273         U7_N16785115 U7_MAX_ONTIME  146.95k  
R_R3         I_HMOS N16819957  1 TC=0,0 
X_H2    PGND2 N669330 N16823599 0 TPS65311-Q1_BUCK2_TRANS_H2 
X_U1_D14         PH2 HDRV d_d1_buck2 
X_U1_S2    HDRL PGND2 HDRV PH2 Driver_U1_S2 
X_U1_D13         HDRV BOOT2 d_d1_buck2 
X_U1_S1    HDRL PGND2 BOOT2 HDRV Driver_U1_S1 
E_U11_ABM2         N16850485 0 VALUE { if(V(COMP2) >0.1*V(VREG_INT) & V(COMP2)
+  <0.9*V(VREG_INT) ,1,0)     }
E_U11_ABM3         N16850681 0 VALUE { if(V(COMP2) <0.1*V(VREG_INT),1,0)     }
R_U11_R5         COMP2 VREG_INT  10Meg TC=0,0 
R_U11_R6         0 COMP2  10Meg TC=0,0 
E_U11_ABM1         N16850292 0 VALUE { if(V(COMP2) >0.9*V(VREG_INT),1,0)     }
V_U3_V45         U3_N16670545 0 5
X_U3_D11         N16908280 U3_N16670545 d_d1_buck2 
X_U3_S26    U3_N16670843 0 N16908280 0 System_clock_gen_U3_S26 
C_U3_C79         N16908280 0  1.615p  
X_U3_U135         SYSCLK U3_N16670435 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1n
X_U3_U134         U3_N16670435 U3_N16670435 U3_N16670843 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_D12         0 N16908280 d_d1_buck2 
X_U3_U132         N16908280 U3_N16742481 SYSCLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
G_U3_ABMII1         U3_N16670545 N16908280 VALUE {
+  if(V(EN_INT)<0.5,-1m,8.12616u)    }
V_U3_V47         U3_N16742481 0 1.99724
X_D14         N669330 PH2 d_d1_buck2 
E_U5_ABM1         U5_N16770096 0 VALUE { ( V(N16890431)-V(0) )*-2    }
X_U5_U1         U5_N16769280 U5_N16769303 PWM COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U5_ABM2         U5_N16769303 0 VALUE { ( V(RAMP)-V(0) )    }
E_U5_ABM3         U5_N16769280 0 VALUE { limit(V(U5_N16770096),0.098,1.96)    }
X_U10_U29         U10_N16781202 U10_PULSE_RESET ILIM_OUT_LOW AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U78         0 U10_N16781217 d_d_buck2
V_U10_V7         U10_N16781252 U10_N16781218 1
X_U10_U3         I_LMOS U10_N16781174 U10_N16781177 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U10_R14         U10_N16781236 U10_N16781239  12.265k TC=0,0 
X_U10_U80         U10_CLK U10_N15601 U10_N16781258 N16781264
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U68         U10_N16781177 U10_ILIM d_d_buck2
X_U10_U7         LDRL_BEF_AND U10_CLK one_shot PARAMS:  T=50  
V_U10_V3         U10_N16781174 0 2.5
C_U10_C6         0 U10_ILIM  1n  TC=0,0 
X_U10_U27         U10_N16781225 U10_N16781223 U10_N16781234 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U75         U10_S U10_N16781234 U10_PULSE_RESET U10_N16781236
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R12         U10_N16781177 U10_ILIM  10 TC=0,0 
X_U10_U76         U10_N16781228 U10_N16781223 d_d_buck2
X_U10_U77         U10_N16781239 U10_N16781236 d_d_buck2
V_U10_V6         U10_N16781218 0 0.6
X_U10_U6         U10_N13439 U10_N16795131 one_shot PARAMS:  T=200  
C_U10_C5         0 U10_N16781223  1n  TC=0,0 
C_U10_C8         0 U10_N16781217  1n  TC=0,0 
X_U10_U5         U10_N16781217 U10_N16781218 U10_N16781225 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U10_V5         U10_N16781203 0 1
X_U10_U82         U10_CLK U10_N13439 N16786116 U10_N15593 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_S1    U10_N16781258 0 U10_N16781217 0 current_limit_low_side_U10_S1 
C_U10_C9         0 U10_N16781239  1n  TC=0,0 
X_U10_U73         U10_N16781183 U10_N16781203 U10_N16781202 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U8         LDRL_BEF_AND U10_N12227 one_shot PARAMS:  T=50  
X_U10_U79         U10_N16781217 U10_N16781252 d_d_buck2
R_U10_R11         U10_N16781228 U10_N16781223  100 TC=0,0 
X_U10_U25         U10_N12227 U10_ILIM U10_N13439 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U28         U10_N16781239 U10_CLK U10_S AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U10_C2         0 U10_N16781183  1n  TC=0,0 
X_U10_U81         U10_N15593 U10_N15601 d_d_buck2
X_U10_U83         U10_CLK U10_ILIM U10_N07381 N16781180 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R8         U10_N07381 U10_N16781183  1 TC=0,0 
R_U10_R16         U10_N15593 U10_N15601  721.5 TC=0,0 
X_U10_U58         U10_N16781225 U10_N16781228 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U10_G1         U10_N16781218 U10_N16781217 U10_N16795131 0 0.005
C_U10_C11         0 U10_N15601  1n  TC=0,0 
.IC         V(SS_TR )={{SS_IC}*0.8}
.IC         V(SYSCLK )=0
.ENDS TPS65311-Q1_BUCK2_TRANS
*$
.SUBCKT TPS65311-Q1_BUCK3_TRANS BOOT2 COMP2 ENABLE PGND2 PH2 VREG VSENSE2 VSUP2
+  PARAMS: FAST_START=1 SS_IC=0
X_S1    HDRV PH2 N669316 PH2 TPS65311-Q1_BUCK3_TRANS_S1 
R_u8_R14         u8_N16781236 u8_N16781239  11.544 TC=0,0 
C_u8_C5         0 u8_N16781223  1n  TC=0,0 
X_u8_U76         u8_N16781228 u8_N16781223 d_d_buck3
X_u8_U78         0 u8_N16781217 d_d_buck3
R_u8_R16         u8_N16786122 u8_N16781257  721.5 TC=0,0 
X_u8_U3         I_HMOS u8_N16781174 u8_N16781177 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_u8_U73         u8_N16781183 u8_N16781203 u8_N16781202 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_u8_C2         0 u8_N16781183  1n  TC=0,0 
X_u8_U68         u8_N16781177 u8_ILIM d_d_buck3
X_u8_U82         u8_CLK u8_N16785433 N16786116 u8_N16786122
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_u8_R12         u8_N16781177 u8_ILIM  10 TC=0,0 
C_u8_C8         0 u8_N16781217  1n  TC=0,0 
X_u8_U77         u8_N16781239 u8_N16781236 d_d_buck3
X_u8_U75         u8_S u8_N16781234 u8_PULSE_RESET u8_N16781236
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u8_U79         u8_N16781217 u8_N16781252 d_d_buck3
C_u8_C9         0 u8_N16781239  1u  TC=0,0 
C_u8_C11         0 u8_N16781257  1n  TC=0,0 
X_u8_S1    u8_N16781258 0 u8_N16781217 0 Current_under_overvoltage_u8_S1 
V_u8_V6         u8_N16781218 0 4.5
X_u8_U58         u8_N16781225 u8_N16781228 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u8_U8         HDRL_BEF_AND u8_N16805830 one_shot PARAMS:  T=50  
R_u8_R11         u8_N16781228 u8_N16781223  100 TC=0,0 
X_u8_U80         u8_CLK u8_N16781257 u8_N16781258 N16781264
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u8_U81         u8_N16786122 u8_N16781257 d_d_buck3
G_u8_G1         u8_N16781218 u8_N16781217 u8_N16795131 0 0.005
X_u8_U7         HDRL_BEF_AND u8_CLK one_shot PARAMS:  T=50  
X_u8_U29         u8_N16781202 u8_PULSE_RESET ILIM_OUT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_u8_C6         0 u8_ILIM  1n  TC=0,0 
X_u8_U25         u8_N16805830 u8_ILIM u8_N16785433 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_u8_V5         u8_N16781203 0 1
V_u8_V3         u8_N16781174 0 2.9
X_u8_U6         u8_N16785433 u8_N16795131 one_shot PARAMS:  T=200  
V_u8_V7         u8_N16781252 u8_N16781218 1
X_u8_U5         u8_N16781217 u8_N16781218 u8_N16781225 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_u8_U83         u8_CLK u8_ILIM u8_N16808345 N16781180 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u8_U27         u8_N16781225 u8_N16781223 u8_N16781234 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_u8_R8         u8_N16808345 u8_N16781183  1 TC=0,0 
X_u8_U28         u8_N16781239 u8_CLK u8_S AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_H1    VSUP2 N669316 N16819957 0 TPS65311-Q1_BUCK3_TRANS_H1 
E_E2         VREG_INT 0 VREG 0 1
R_R2         0 PH_AVG  10k TC=0,0 
X_U99         VREG BOOT2 d_d1_buck3
R_U4_R6         U4_N16817498 0  166.67  
X_U4_S1    N16850681 0 U4_N16777472 U4_N16793173 Loop_Implementation_U4_S1 
L_U4_L2         N16890431 U4_N16817498  1.47m  
V_U4_V8         U4_COMP1 U4_N16777472 1.2
V_U4_V6         U4_N16777588 0 6
C_U4_C1         0 U4_N16793173  1n  TC=0,0 
X_U4_D10         U4_N16777472 U4_N16777588 d_d_buck3 
X_U4_D9         U4_N16777613 U4_N16777472 d_d_buck3 
V_U4_V5         U4_N16777613 0 0.0
X_U4_S2    N16850485 0 U4_N16777472 U4_N16793173 Loop_Implementation_U4_S2 
G_U4_ABM2I3         0 U4_N16777472 VALUE { ((V(VREF_GM) - V(VSENSE2))*500u)   
+  }
G_U4_G1         0 N16890431 U4_N16779245 U4_COMP1 1m
R_U4_R4         0 U4_N16777472  2Meg  
V_U4_V7         U4_N16779245 0 1.2
C_U4_C3         0 U4_N16777472  47p  TC=0,0 
X_U4_S3    N16850292 0 U4_N16777472 U4_N16793173 Loop_Implementation_U4_S3 
X_S2    LDRV N669330 PH2 N669330 TPS65311-Q1_BUCK3_TRANS_S2 
X_U2_D14         PGND2 LDRV d_d1_buck3 
X_U2_S2    LDRL PGND2 LDRV PGND2 Driver_U2_S2 
X_U2_D13         LDRV VREG d_d1_buck3 
X_U2_S1    LDRL PGND2 VREG LDRV Driver_U2_S1 
X_U102         EN_INT N16798564 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM1         EN_INT 0 VALUE { if(V(ENABLE)>0.5, 1, 0)    }
X_U105         HDRL_BEF_AND ILIM_OUT EN_INT HDRL AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_D13         PH2 N669316 d_d1_buck3 
E_E1         RAMP 0 N16908280 0 1
R_R4         I_LMOS N16823599  1 TC=0,0 
C_C4         0 I_LMOS  1n  
C_C3         0 I_HMOS  1n  
R_U6_R15         U6_N16640329 U6_N16640415  1  
X_U6_U1         N16798564 U6_N16640183 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U6_ABMII1         U6_N16640385 SS_TR VALUE { {IF(V(U6_N16640235) >
+  0.5,(40u+(FAST_START*60u)),0)}    }
E_U6_ABM178         U6_N16639829 0 VALUE { IF(V(SS_TR) < 0.8, V(SS_TR),0.8)   
+  }
X_U6_D62         SS_TR U6_N16640385 d_d1_buck3 
C_U6_C15         0 U6_N16640415  100n  
R_U6_R14         U6_N16639829 VREF_GM  1  
C_U6_C14         0 VREF_GM  1n  
X_U6_D63         0 SS_TR d_d1_buck3 
X_U6_U827         U6_N16640183 U6_N16640183 U6_N16640235 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V72         U6_N16639845 0 0Vdc
V_U6_V70         U6_N16640385 0 1.7
X_U6_S68    U6_N16640415 0 SS_TR U6_N16639845 SOFTSTART_U6_S68 
X_U6_U825         N16798564 N16798564 N16798564 U6_N16640329 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C8         0 SS_TR  0.1u  
C_C1         0 PH_AVG  1n  TC=0,0 
R_R1         PH_AVG PH2  50k TC=0,0 
X_U104         LDRL_BEF_AND ILIM_OUT_LOW EN_INT LDRL AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C174         0 U7_N16801263  1n  
X_U7_U610         U7_N16767772 U7_N16767580 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U615         U7_N16767580 U7_N16767580 U7_N16767580 U7_N16802942
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U609         U7_N16802944 U7_N16802948 LDRL_BEF_AND AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R272         U7_N16548971 U7_INDELAYED1  79.365k  
V_U7_V3         U7_N16788621 0 1
X_U7_U828         SYSCLK U7_N16774937 U7_MAX_ONTIME U7_NU2 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V2         U7_N16786042 0 1
X_U7_U5         U7_N16785115 U7_N16787077 U7_N16774937 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_D10         U7_N16788190 U7_MAX_ONTIME d_d_buck3 
V_U7_V1         U7_N16787077 0 0.5
X_U7_U824         U7_N16548971 U7_INDELAYED1 PWM U7_N16772032 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C173         0 U7_N16785115  10p  
C_U7_C172         0 U7_INDELAYED1  1p  
X_U7_U826         U7_N16772032 U7_N16786042 PWM_FINAL AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U608         U7_N16801263 U7_N16767674 HDRL_BEF_AND AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U823         U7_N16549605 PWM U7_N16548971 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U827         PWM_FINAL U7_N16788621 U7_N16767772 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C175         0 U7_N16802948  1n  
R_U7_R274         U7_N16788190 U7_N16785115  1  
X_U7_U611         U7_N16801260 U7_N16767674 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U830         U7_N16802942 U7_N16802995 one_shot PARAMS:  T=20  
X_U7_U829         U7_N16767772 U7_N16801260 one_shot PARAMS:  T=20  
R_U7_R276         U7_N16802942 U7_N16802948  1  
X_U7_D9         U7_N16548971 U7_INDELAYED1 d_d_buck3 
R_U7_R275         U7_N16767772 U7_N16801263  1  
X_U7_U612         U7_N16802995 U7_N16802944 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U822         PWM U7_N16549605 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
R_U7_R273         U7_N16785115 U7_MAX_ONTIME  146.95k  
R_R3         I_HMOS N16819957  1 TC=0,0 
X_H2    PGND2 N669330 N16823599 0 TPS65311-Q1_BUCK3_TRANS_H2 
X_U1_D14         PH2 HDRV d_d1_buck3 
X_U1_S2    HDRL PGND2 HDRV PH2 Driver_U1_S2 
X_U1_D13         HDRV BOOT2 d_d1_buck3 
X_U1_S1    HDRL PGND2 BOOT2 HDRV Driver_U1_S1 
E_U11_ABM2         N16850485 0 VALUE { if(V(COMP2) >0.1*V(VREG_INT) & V(COMP2)
+  <0.9*V(VREG_INT) ,1,0)     }
E_U11_ABM3         N16850681 0 VALUE { if(V(COMP2) <0.1*V(VREG_INT),1,0)     }
R_U11_R5         COMP2 VREG_INT  10Meg TC=0,0 
R_U11_R6         0 COMP2  10Meg TC=0,0 
E_U11_ABM1         N16850292 0 VALUE { if(V(COMP2) >0.9*V(VREG_INT),1,0)     }
V_U3_V45         U3_N16670545 0 5
X_U3_D11         N16908280 U3_N16670545 d_d1_buck3 
X_U3_S26    U3_N16670843 0 N16908280 0 System_clock_gen_U3_S26 
C_U3_C79         N16908280 0  1.615p  
X_U3_U135         SYSCLK U3_N16670435 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1n
X_U3_U134         U3_N16670435 U3_N16670435 U3_N16670843 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_D12         0 N16908280 d_d1_buck3 
X_U3_U132         N16908280 U3_N16742481 SYSCLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
G_U3_ABMII1         U3_N16670545 N16908280 VALUE {
+  if(V(EN_INT)<0.5,-1m,8.12616u)    }
V_U3_V47         U3_N16742481 0 1.99724
X_D14         N669330 PH2 d_d1_buck3 
E_U5_ABM1         U5_N16770096 0 VALUE { ( V(N16890431)-V(0) )*-2    }
X_U5_U1         U5_N16769280 U5_N16769303 PWM COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U5_ABM2         U5_N16769303 0 VALUE { ( V(RAMP)-V(0) )    }
E_U5_ABM3         U5_N16769280 0 VALUE { limit(V(U5_N16770096),0.098,1.96)    }
X_U10_U29         U10_N16781202 U10_PULSE_RESET ILIM_OUT_LOW AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U78         0 U10_N16781217 d_d_buck3
V_U10_V7         U10_N16781252 U10_N16781218 1
X_U10_U3         I_LMOS U10_N16781174 U10_N16781177 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U10_R14         U10_N16781236 U10_N16781239  12.265k TC=0,0 
X_U10_U80         U10_CLK U10_N15601 U10_N16781258 N16781264
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U68         U10_N16781177 U10_ILIM d_d_buck3
X_U10_U7         LDRL_BEF_AND U10_CLK one_shot PARAMS:  T=50  
V_U10_V3         U10_N16781174 0 2.5
C_U10_C6         0 U10_ILIM  1n  TC=0,0 
X_U10_U27         U10_N16781225 U10_N16781223 U10_N16781234 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U75         U10_S U10_N16781234 U10_PULSE_RESET U10_N16781236
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R12         U10_N16781177 U10_ILIM  10 TC=0,0 
X_U10_U76         U10_N16781228 U10_N16781223 d_d_buck3
X_U10_U77         U10_N16781239 U10_N16781236 d_d_buck3
V_U10_V6         U10_N16781218 0 0.6
X_U10_U6         U10_N13439 U10_N16795131 one_shot PARAMS:  T=200  
C_U10_C5         0 U10_N16781223  1n  TC=0,0 
C_U10_C8         0 U10_N16781217  1n  TC=0,0 
X_U10_U5         U10_N16781217 U10_N16781218 U10_N16781225 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U10_V5         U10_N16781203 0 1
X_U10_U82         U10_CLK U10_N13439 N16786116 U10_N15593 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_S1    U10_N16781258 0 U10_N16781217 0 current_limit_low_side_U10_S1 
C_U10_C9         0 U10_N16781239  1n  TC=0,0 
X_U10_U73         U10_N16781183 U10_N16781203 U10_N16781202 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U8         LDRL_BEF_AND U10_N12227 one_shot PARAMS:  T=50  
X_U10_U79         U10_N16781217 U10_N16781252 d_d_buck3
R_U10_R11         U10_N16781228 U10_N16781223  100 TC=0,0 
X_U10_U25         U10_N12227 U10_ILIM U10_N13439 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U28         U10_N16781239 U10_CLK U10_S AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U10_C2         0 U10_N16781183  1n  TC=0,0 
X_U10_U81         U10_N15593 U10_N15601 d_d_buck3
X_U10_U83         U10_CLK U10_ILIM U10_N07381 N16781180 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R8         U10_N07381 U10_N16781183  1 TC=0,0 
R_U10_R16         U10_N15593 U10_N15601  721.5 TC=0,0 
X_U10_U58         U10_N16781225 U10_N16781228 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U10_G1         U10_N16781218 U10_N16781217 U10_N16795131 0 0.005
C_U10_C11         0 U10_N15601  1n  TC=0,0 
.IC         V(SS_TR )={{SS_IC}*0.8}
.IC         V(SYSCLK )=0
.ENDS TPS65311-Q1_BUCK3_TRANS
*$
.subckt TOPLEVEL_S15 1 2 3 4  
S_S15         3 4 1 2 _S15
RS_S15         1 2 1G
.MODEL         _S15 VSWITCH Roff=1e6 Ron=300m Voff=0.2V Von=0.8V
.ends TOPLEVEL_S15
*$
.subckt TOPLEVEL_H7 1 2 3 4  
H_H7         3 4 VH_H7 1
VH_H7         1 2 0V
.ends TOPLEVEL_H7
*$
.subckt Current_under_overvoltage_u41_S1 1 2 3 4  
S_u41_S1         3 4 1 2 _u41_S1
RS_u41_S1         1 2 1G
.MODEL         _u41_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2V Von=0.8V
.ends Current_under_overvoltage_u41_S1
*$
.subckt d_d_boost 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d_boost
*$
.subckt System_clock_gen_U2_S26 1 2 3 4  
S_U2_S26         3 4 1 2 _U2_S26
RS_U2_S26         1 2 1G
.MODEL         _U2_S26 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends System_clock_gen_U2_S26
*$
.subckt System_clock_gen_U2_S27 1 2 3 4  
S_U2_S27         3 4 1 2 _U2_S27
RS_U2_S27         1 2 1G
.MODEL         _U2_S27 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends System_clock_gen_U2_S27
*$
.subckt DRIVER_U7_S3 1 2 3 4  
S_U7_S3         3 4 1 2 _U7_S3
RS_U7_S3         1 2 1G
.MODEL         _U7_S3 VSWITCH Roff=100e6 Ron=1.2m Voff=0.1V Von=0.9V
.ends DRIVER_U7_S3
*$
.subckt DRIVER_U7_S4 1 2 3 4  
S_U7_S4         3 4 1 2 _U7_S4
RS_U7_S4         1 2 1G
.MODEL         _U7_S4 VSWITCH Roff=1.2m Ron=100e6 Voff=0.1V Von=0.9V
.ends DRIVER_U7_S4
*$
.subckt DRIVER_U8_S3 1 2 3 4  
S_U8_S3         3 4 1 2 _U8_S3
RS_U8_S3         1 2 1G
.MODEL         _U8_S3 VSWITCH Roff=100e6 Ron=1.2m Voff=0.1V Von=0.9V
.ends DRIVER_U8_S3
*$
.subckt DRIVER_U8_S4 1 2 3 4  
S_U8_S4         3 4 1 2 _U8_S4
RS_U8_S4         1 2 1G
.MODEL         _U8_S4 VSWITCH Roff=1.2m Ron=100e6 Voff=0.1V Von=0.9V
.ends DRIVER_U8_S4
*$
.subckt SOFTSTART_U3_S68 1 2 3 4  
S_U3_S68         3 4 1 2 _U3_S68
RS_U3_S68         1 2 1G
.MODEL         _U3_S68 VSWITCH Roff=1000e9 Ron=1 Voff=0.2 Von=0.8
.ends SOFTSTART_U3_S68
*$
.subckt d_d1_buck1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends d_d1_buck1
*$
.subckt d_d_buck1 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d_buck1
*$
.subckt TPS65311-Q1_BUCK2_TRANS_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1e6 Ron=0.2 Voff=0.2V Von=0.8V
.ends TPS65311-Q1_BUCK2_TRANS_S1
*$
.subckt Current_under_overvoltage_u8_S1 1 2 3 4  
S_u8_S1         3 4 1 2 _u8_S1
RS_u8_S1         1 2 1G
.MODEL         _u8_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.0V Von=1.0V
.ends Current_under_overvoltage_u8_S1
*$
.subckt TPS65311-Q1_BUCK2_TRANS_H1 1 2 3 4  
H_H1         3 4 VH_H1 1
VH_H1         1 2 0V
.ends TPS65311-Q1_BUCK2_TRANS_H1
*$
.subckt Loop_Implementation_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=10e9 Ron=6.36k Voff=0.0V Von=1.0V
.ends Loop_Implementation_U4_S1
*$
.subckt Loop_Implementation_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=10e9 Ron=9.36k Voff=0.0V Von=1.0V
.ends Loop_Implementation_U4_S2
*$
.subckt Loop_Implementation_U4_S3 1 2 3 4  
S_U4_S3         3 4 1 2 _U4_S3
RS_U4_S3         1 2 1G
.MODEL         _U4_S3 VSWITCH Roff=10e9 Ron=17.68k Voff=0.0V Von=1.0V
.ends Loop_Implementation_U4_S3
*$
.subckt TPS65311-Q1_BUCK2_TRANS_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=1e6 Ron=0.2 Voff=0.2V Von=0.8V
.ends TPS65311-Q1_BUCK2_TRANS_S2
*$
.subckt Driver_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1e6 Ron=1u Voff=0.8V Von=0.2V
.ends Driver_U2_S2
*$
.subckt Driver_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e6 Ron=1u Voff=0.2V Von=0.8V
.ends Driver_U2_S1
*$
.subckt SOFTSTART_U6_S68 1 2 3 4  
S_U6_S68         3 4 1 2 _U6_S68
RS_U6_S68         1 2 1G
.MODEL         _U6_S68 VSWITCH Roff=1000e9 Ron=1 Voff=0.2 Von=0.8
.ends SOFTSTART_U6_S68
*$
.subckt TPS65311-Q1_BUCK2_TRANS_H2 1 2 3 4  
H_H2         3 4 VH_H2 -1
VH_H2         1 2 0V
.ends TPS65311-Q1_BUCK2_TRANS_H2
*$
.subckt Driver_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=1e6 Ron=1u Voff=0.8V Von=0.2V
.ends Driver_U1_S2
*$
.subckt Driver_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1e6 Ron=1u Voff=0.2V Von=0.8V
.ends Driver_U1_S1
*$
.subckt System_clock_gen_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends System_clock_gen_U3_S26
*$
.subckt current_limit_low_side_U10_S1 1 2 3 4  
S_U10_S1         3 4 1 2 _U10_S1
RS_U10_S1         1 2 1G
.MODEL         _U10_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.0V Von=1.0V
.ends current_limit_low_side_U10_S1
*$
.subckt d_d_buck2 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.0001
+ rs=0.0001
+ tt=1e-011
.ends d_d_buck2
*$
.SUBCKT d_d1_buck2 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS d_d1_buck2
*$
.subckt TPS65311-Q1_BUCK3_TRANS_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1e6 Ron=0.2 Voff=0.2V Von=0.8V
.ends TPS65311-Q1_BUCK3_TRANS_S1
*$
.subckt TPS65311-Q1_BUCK3_TRANS_H1 1 2 3 4  
H_H1         3 4 VH_H1 1
VH_H1         1 2 0V
.ends TPS65311-Q1_BUCK3_TRANS_H1
*$
.subckt TPS65311-Q1_BUCK3_TRANS_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=1e6 Ron=0.2 Voff=0.2V Von=0.8V
.ends TPS65311-Q1_BUCK3_TRANS_S2
*$
.subckt TPS65311-Q1_BUCK3_TRANS_H2 1 2 3 4  
H_H2         3 4 VH_H2 -1
VH_H2         1 2 0V
.ends TPS65311-Q1_BUCK3_TRANS_H2
*$
.subckt d_d_buck3 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.0001
+ rs=0.0001
+ tt=1e-011
.ends d_d_buck3
*$
.SUBCKT d_d1_buck3 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS d_d1_buck3
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p N=.01 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_NOR1 R1 QB Q NOR2_BASIC_GEN2 PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
X_NOR2 S Q QB NOR2_BASIC_GEN1 PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
E_RHP R1 0 VALUE = {IF((V(S)>{VTHRESH} & V(R)>{VTHRESH}),{VSS},V(R))}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN2 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 5
CINT Y 0 1n IC=0
.ENDS NOR2_BASIC_GEN2
*$
.SUBCKT NOR2_BASIC_GEN1 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 5
CINT Y 0 1n IC=1
.ENDS NOR2_BASIC_GEN1
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.01 )
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN_buck1 S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.01 )
.ENDS SRLATCHSHP_BASIC_GEN_buck1
*$