|SCPU
RegDst <= mainCtl:inst7.RegDst
CLK => freq:inst11.CLK
PC[0] <= imm_PC:inst6.PC[0]
PC[1] <= imm_PC:inst6.PC[1]
PC[2] <= imm_PC:inst6.PC[2]
PC[3] <= imm_PC:inst6.PC[3]
PC[4] <= imm_PC:inst6.PC[4]
PC[5] <= imm_PC:inst6.PC[5]
PC[6] <= imm_PC:inst6.PC[6]
PC[7] <= imm_PC:inst6.PC[7]
PC[8] <= imm_PC:inst6.PC[8]
PC[9] <= imm_PC:inst6.PC[9]
PC[10] <= imm_PC:inst6.PC[10]
PC[11] <= imm_PC:inst6.PC[11]
PC[12] <= imm_PC:inst6.PC[12]
PC[13] <= imm_PC:inst6.PC[13]
PC[14] <= imm_PC:inst6.PC[14]
PC[15] <= imm_PC:inst6.PC[15]
PC[16] <= imm_PC:inst6.PC[16]
PC[17] <= imm_PC:inst6.PC[17]
PC[18] <= imm_PC:inst6.PC[18]
PC[19] <= imm_PC:inst6.PC[19]
PC[20] <= imm_PC:inst6.PC[20]
PC[21] <= imm_PC:inst6.PC[21]
PC[22] <= imm_PC:inst6.PC[22]
PC[23] <= imm_PC:inst6.PC[23]
PC[24] <= imm_PC:inst6.PC[24]
PC[25] <= imm_PC:inst6.PC[25]
PC[26] <= imm_PC:inst6.PC[26]
PC[27] <= imm_PC:inst6.PC[27]
PC[28] <= imm_PC:inst6.PC[28]
PC[29] <= imm_PC:inst6.PC[29]
PC[30] <= imm_PC:inst6.PC[30]
PC[31] <= imm_PC:inst6.PC[31]
reset => imm_PC:inst6.reset
reset => regFile:inst18.reset
jump <= mainCtl:inst7.jump
Bzero <= inst14.DB_MAX_OUTPUT_PORT_TYPE
regWr <= mainCtl:inst7.RegWrite
WriteData[0] <= Mux_M2R:inst8.result[0]
WriteData[1] <= Mux_M2R:inst8.result[1]
WriteData[2] <= Mux_M2R:inst8.result[2]
WriteData[3] <= Mux_M2R:inst8.result[3]
WriteData[4] <= Mux_M2R:inst8.result[4]
WriteData[5] <= Mux_M2R:inst8.result[5]
WriteData[6] <= Mux_M2R:inst8.result[6]
WriteData[7] <= Mux_M2R:inst8.result[7]
WriteData[8] <= Mux_M2R:inst8.result[8]
WriteData[9] <= Mux_M2R:inst8.result[9]
WriteData[10] <= Mux_M2R:inst8.result[10]
WriteData[11] <= Mux_M2R:inst8.result[11]
WriteData[12] <= Mux_M2R:inst8.result[12]
WriteData[13] <= Mux_M2R:inst8.result[13]
WriteData[14] <= Mux_M2R:inst8.result[14]
WriteData[15] <= Mux_M2R:inst8.result[15]
WriteData[16] <= Mux_M2R:inst8.result[16]
WriteData[17] <= Mux_M2R:inst8.result[17]
WriteData[18] <= Mux_M2R:inst8.result[18]
WriteData[19] <= Mux_M2R:inst8.result[19]
WriteData[20] <= Mux_M2R:inst8.result[20]
WriteData[21] <= Mux_M2R:inst8.result[21]
WriteData[22] <= Mux_M2R:inst8.result[22]
WriteData[23] <= Mux_M2R:inst8.result[23]
WriteData[24] <= Mux_M2R:inst8.result[24]
WriteData[25] <= Mux_M2R:inst8.result[25]
WriteData[26] <= Mux_M2R:inst8.result[26]
WriteData[27] <= Mux_M2R:inst8.result[27]
WriteData[28] <= Mux_M2R:inst8.result[28]
WriteData[29] <= Mux_M2R:inst8.result[29]
WriteData[30] <= Mux_M2R:inst8.result[30]
WriteData[31] <= Mux_M2R:inst8.result[31]
M2R <= mainCtl:inst7.M2R
MemWr <= mainCtl:inst7.MemWrite
MemRead <= mainCtl:inst7.MemRead
ALUOut[0] <= ALU:inst12.ALUOut[0]
ALUOut[1] <= ALU:inst12.ALUOut[1]
ALUOut[2] <= ALU:inst12.ALUOut[2]
ALUOut[3] <= ALU:inst12.ALUOut[3]
ALUOut[4] <= ALU:inst12.ALUOut[4]
ALUOut[5] <= ALU:inst12.ALUOut[5]
ALUOut[6] <= ALU:inst12.ALUOut[6]
ALUOut[7] <= ALU:inst12.ALUOut[7]
ALUOut[8] <= ALU:inst12.ALUOut[8]
ALUOut[9] <= ALU:inst12.ALUOut[9]
ALUOut[10] <= ALU:inst12.ALUOut[10]
ALUOut[11] <= ALU:inst12.ALUOut[11]
ALUOut[12] <= ALU:inst12.ALUOut[12]
ALUOut[13] <= ALU:inst12.ALUOut[13]
ALUOut[14] <= ALU:inst12.ALUOut[14]
ALUOut[15] <= ALU:inst12.ALUOut[15]
ALUOut[16] <= ALU:inst12.ALUOut[16]
ALUOut[17] <= ALU:inst12.ALUOut[17]
ALUOut[18] <= ALU:inst12.ALUOut[18]
ALUOut[19] <= ALU:inst12.ALUOut[19]
ALUOut[20] <= ALU:inst12.ALUOut[20]
ALUOut[21] <= ALU:inst12.ALUOut[21]
ALUOut[22] <= ALU:inst12.ALUOut[22]
ALUOut[23] <= ALU:inst12.ALUOut[23]
ALUOut[24] <= ALU:inst12.ALUOut[24]
ALUOut[25] <= ALU:inst12.ALUOut[25]
ALUOut[26] <= ALU:inst12.ALUOut[26]
ALUOut[27] <= ALU:inst12.ALUOut[27]
ALUOut[28] <= ALU:inst12.ALUOut[28]
ALUOut[29] <= ALU:inst12.ALUOut[29]
ALUOut[30] <= ALU:inst12.ALUOut[30]
ALUOut[31] <= ALU:inst12.ALUOut[31]
ALUop[0] <= mainCtl:inst7.ALUop[0]
ALUop[1] <= mainCtl:inst7.ALUop[1]


|SCPU|mainCtl:inst7
opcode[0] => Equal0.IN31
opcode[0] => Equal1.IN31
opcode[0] => Equal2.IN31
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN2
opcode[0] => Equal5.IN31
opcode[0] => Equal6.IN31
opcode[0] => Equal7.IN3
opcode[1] => Equal0.IN30
opcode[1] => Equal1.IN30
opcode[1] => Equal2.IN0
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN30
opcode[1] => Equal6.IN30
opcode[1] => Equal7.IN2
opcode[2] => Equal0.IN29
opcode[2] => Equal1.IN0
opcode[2] => Equal2.IN30
opcode[2] => Equal3.IN31
opcode[2] => Equal4.IN31
opcode[2] => Equal5.IN29
opcode[2] => Equal6.IN0
opcode[2] => Equal7.IN31
opcode[3] => Equal0.IN28
opcode[3] => Equal1.IN29
opcode[3] => Equal2.IN29
opcode[3] => Equal3.IN30
opcode[3] => Equal4.IN30
opcode[3] => Equal5.IN28
opcode[3] => Equal6.IN29
opcode[3] => Equal7.IN1
opcode[4] => Equal0.IN27
opcode[4] => Equal1.IN28
opcode[4] => Equal2.IN28
opcode[4] => Equal3.IN29
opcode[4] => Equal4.IN29
opcode[4] => Equal5.IN27
opcode[4] => Equal6.IN28
opcode[4] => Equal7.IN30
opcode[5] => Equal0.IN26
opcode[5] => Equal1.IN27
opcode[5] => Equal2.IN27
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN0
opcode[5] => Equal5.IN26
opcode[5] => Equal6.IN27
opcode[5] => Equal7.IN0
RegDst <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
jump <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
M2R <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE


|SCPU|InstrROM:inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|SCPU|InstrROM:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_is91:auto_generated.address_a[0]
address_a[1] => altsyncram_is91:auto_generated.address_a[1]
address_a[2] => altsyncram_is91:auto_generated.address_a[2]
address_a[3] => altsyncram_is91:auto_generated.address_a[3]
address_a[4] => altsyncram_is91:auto_generated.address_a[4]
address_a[5] => altsyncram_is91:auto_generated.address_a[5]
address_a[6] => altsyncram_is91:auto_generated.address_a[6]
address_a[7] => altsyncram_is91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_is91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_is91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_is91:auto_generated.q_a[0]
q_a[1] <= altsyncram_is91:auto_generated.q_a[1]
q_a[2] <= altsyncram_is91:auto_generated.q_a[2]
q_a[3] <= altsyncram_is91:auto_generated.q_a[3]
q_a[4] <= altsyncram_is91:auto_generated.q_a[4]
q_a[5] <= altsyncram_is91:auto_generated.q_a[5]
q_a[6] <= altsyncram_is91:auto_generated.q_a[6]
q_a[7] <= altsyncram_is91:auto_generated.q_a[7]
q_a[8] <= altsyncram_is91:auto_generated.q_a[8]
q_a[9] <= altsyncram_is91:auto_generated.q_a[9]
q_a[10] <= altsyncram_is91:auto_generated.q_a[10]
q_a[11] <= altsyncram_is91:auto_generated.q_a[11]
q_a[12] <= altsyncram_is91:auto_generated.q_a[12]
q_a[13] <= altsyncram_is91:auto_generated.q_a[13]
q_a[14] <= altsyncram_is91:auto_generated.q_a[14]
q_a[15] <= altsyncram_is91:auto_generated.q_a[15]
q_a[16] <= altsyncram_is91:auto_generated.q_a[16]
q_a[17] <= altsyncram_is91:auto_generated.q_a[17]
q_a[18] <= altsyncram_is91:auto_generated.q_a[18]
q_a[19] <= altsyncram_is91:auto_generated.q_a[19]
q_a[20] <= altsyncram_is91:auto_generated.q_a[20]
q_a[21] <= altsyncram_is91:auto_generated.q_a[21]
q_a[22] <= altsyncram_is91:auto_generated.q_a[22]
q_a[23] <= altsyncram_is91:auto_generated.q_a[23]
q_a[24] <= altsyncram_is91:auto_generated.q_a[24]
q_a[25] <= altsyncram_is91:auto_generated.q_a[25]
q_a[26] <= altsyncram_is91:auto_generated.q_a[26]
q_a[27] <= altsyncram_is91:auto_generated.q_a[27]
q_a[28] <= altsyncram_is91:auto_generated.q_a[28]
q_a[29] <= altsyncram_is91:auto_generated.q_a[29]
q_a[30] <= altsyncram_is91:auto_generated.q_a[30]
q_a[31] <= altsyncram_is91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SCPU|InstrROM:inst1|altsyncram:altsyncram_component|altsyncram_is91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|SCPU|freq:inst11
CLK => OCLK~reg0.CLK
CLK => cnt[0].CLK
CLK => cnt[1].CLK
CLK => cnt[2].CLK
CLK => cnt[3].CLK
CLK => cnt[4].CLK
CLK => cnt[5].CLK
CLK => cnt[6].CLK
CLK => cnt[7].CLK
CLK => cnt[8].CLK
CLK => cnt[9].CLK
CLK => cnt[10].CLK
CLK => cnt[11].CLK
CLK => cnt[12].CLK
CLK => cnt[13].CLK
CLK => cnt[14].CLK
CLK => cnt[15].CLK
CLK => cnt[16].CLK
CLK => cnt[17].CLK
CLK => cnt[18].CLK
OCLK <= OCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCPU|imm_PC:inst6
CLK => imm[0]~reg0.CLK
CLK => imm[1]~reg0.CLK
CLK => imm[2]~reg0.CLK
CLK => imm[3]~reg0.CLK
CLK => imm[4]~reg0.CLK
CLK => imm[5]~reg0.CLK
CLK => imm[6]~reg0.CLK
CLK => imm[7]~reg0.CLK
CLK => imm[8]~reg0.CLK
CLK => imm[9]~reg0.CLK
CLK => imm[10]~reg0.CLK
CLK => imm[11]~reg0.CLK
CLK => imm[12]~reg0.CLK
CLK => imm[13]~reg0.CLK
CLK => imm[14]~reg0.CLK
CLK => imm[15]~reg0.CLK
CLK => imm[16]~reg0.CLK
CLK => imm[17]~reg0.CLK
CLK => imm[18]~reg0.CLK
CLK => imm[19]~reg0.CLK
CLK => imm[20]~reg0.CLK
CLK => imm[21]~reg0.CLK
CLK => imm[22]~reg0.CLK
CLK => imm[23]~reg0.CLK
CLK => imm[24]~reg0.CLK
CLK => imm[25]~reg0.CLK
CLK => imm[26]~reg0.CLK
CLK => imm[27]~reg0.CLK
CLK => imm[28]~reg0.CLK
CLK => imm[29]~reg0.CLK
CLK => imm[30]~reg0.CLK
CLK => imm[31]~reg0.CLK
CLK => PC[0]~reg0.CLK
CLK => PC[1]~reg0.CLK
CLK => PC[2]~reg0.CLK
CLK => PC[3]~reg0.CLK
CLK => PC[4]~reg0.CLK
CLK => PC[5]~reg0.CLK
CLK => PC[6]~reg0.CLK
CLK => PC[7]~reg0.CLK
CLK => PC[8]~reg0.CLK
CLK => PC[9]~reg0.CLK
CLK => PC[10]~reg0.CLK
CLK => PC[11]~reg0.CLK
CLK => PC[12]~reg0.CLK
CLK => PC[13]~reg0.CLK
CLK => PC[14]~reg0.CLK
CLK => PC[15]~reg0.CLK
CLK => PC[16]~reg0.CLK
CLK => PC[17]~reg0.CLK
CLK => PC[18]~reg0.CLK
CLK => PC[19]~reg0.CLK
CLK => PC[20]~reg0.CLK
CLK => PC[21]~reg0.CLK
CLK => PC[22]~reg0.CLK
CLK => PC[23]~reg0.CLK
CLK => PC[24]~reg0.CLK
CLK => PC[25]~reg0.CLK
CLK => PC[26]~reg0.CLK
CLK => PC[27]~reg0.CLK
CLK => PC[28]~reg0.CLK
CLK => PC[29]~reg0.CLK
CLK => PC[30]~reg0.CLK
CLK => PC[31]~reg0.CLK
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
Instr[0] => Add0.IN60
Instr[0] => PC.DATAB
Instr[0] => imm[0]~reg0.DATAIN
Instr[1] => Add0.IN59
Instr[1] => PC.DATAB
Instr[1] => imm[1]~reg0.DATAIN
Instr[2] => Add0.IN58
Instr[2] => PC.DATAB
Instr[2] => imm[2]~reg0.DATAIN
Instr[3] => Add0.IN57
Instr[3] => PC.DATAB
Instr[3] => imm[3]~reg0.DATAIN
Instr[4] => Add0.IN56
Instr[4] => PC.DATAB
Instr[4] => imm[4]~reg0.DATAIN
Instr[5] => Add0.IN55
Instr[5] => PC.DATAB
Instr[5] => imm[5]~reg0.DATAIN
Instr[6] => Add0.IN54
Instr[6] => PC.DATAB
Instr[6] => imm[6]~reg0.DATAIN
Instr[7] => Add0.IN53
Instr[7] => PC.DATAB
Instr[7] => imm[7]~reg0.DATAIN
Instr[8] => Add0.IN52
Instr[8] => PC.DATAB
Instr[8] => imm[8]~reg0.DATAIN
Instr[9] => Add0.IN51
Instr[9] => PC.DATAB
Instr[9] => imm[9]~reg0.DATAIN
Instr[10] => Add0.IN50
Instr[10] => PC.DATAB
Instr[10] => imm[10]~reg0.DATAIN
Instr[11] => Add0.IN49
Instr[11] => PC.DATAB
Instr[11] => imm[11]~reg0.DATAIN
Instr[12] => Add0.IN48
Instr[12] => PC.DATAB
Instr[12] => imm[12]~reg0.DATAIN
Instr[13] => Add0.IN47
Instr[13] => PC.DATAB
Instr[13] => imm[13]~reg0.DATAIN
Instr[14] => Add0.IN46
Instr[14] => PC.DATAB
Instr[14] => imm[14]~reg0.DATAIN
Instr[15] => Add0.IN31
Instr[15] => PC.DATAB
Instr[15] => imm[15]~reg0.DATAIN
Instr[15] => imm[31]~reg0.DATAIN
Instr[15] => imm[30]~reg0.DATAIN
Instr[15] => Add0.IN32
Instr[15] => imm[29]~reg0.DATAIN
Instr[15] => Add0.IN33
Instr[15] => imm[28]~reg0.DATAIN
Instr[15] => Add0.IN34
Instr[15] => imm[27]~reg0.DATAIN
Instr[15] => Add0.IN35
Instr[15] => imm[26]~reg0.DATAIN
Instr[15] => Add0.IN36
Instr[15] => imm[25]~reg0.DATAIN
Instr[15] => Add0.IN37
Instr[15] => imm[24]~reg0.DATAIN
Instr[15] => Add0.IN38
Instr[15] => imm[23]~reg0.DATAIN
Instr[15] => Add0.IN39
Instr[15] => imm[22]~reg0.DATAIN
Instr[15] => Add0.IN40
Instr[15] => imm[21]~reg0.DATAIN
Instr[15] => Add0.IN41
Instr[15] => imm[20]~reg0.DATAIN
Instr[15] => Add0.IN42
Instr[15] => imm[19]~reg0.DATAIN
Instr[15] => Add0.IN43
Instr[15] => imm[18]~reg0.DATAIN
Instr[15] => Add0.IN44
Instr[15] => imm[17]~reg0.DATAIN
Instr[15] => Add0.IN45
Instr[15] => imm[16]~reg0.DATAIN
Instr[16] => PC.DATAB
Instr[17] => PC.DATAB
Instr[18] => PC.DATAB
Instr[19] => PC.DATAB
Instr[20] => PC.DATAB
Instr[21] => PC.DATAB
Instr[22] => PC.DATAB
Instr[23] => PC.DATAB
Instr[24] => PC.DATAB
Instr[25] => PC.DATAB
Instr[26] => ~NO_FANOUT~
Instr[27] => ~NO_FANOUT~
Instr[28] => ~NO_FANOUT~
Instr[29] => ~NO_FANOUT~
Instr[30] => ~NO_FANOUT~
Instr[31] => ~NO_FANOUT~
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Jump => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
Bzero => PC.OUTPUTSELECT
imm[0] <= imm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= imm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= imm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= imm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= imm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= imm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCPU|ALU:inst12
ALUctl[0] => Mux0.IN19
ALUctl[0] => Mux1.IN19
ALUctl[0] => Mux2.IN19
ALUctl[0] => Mux3.IN19
ALUctl[0] => Mux4.IN19
ALUctl[0] => Mux5.IN19
ALUctl[0] => Mux6.IN19
ALUctl[0] => Mux7.IN19
ALUctl[0] => Mux8.IN19
ALUctl[0] => Mux9.IN19
ALUctl[0] => Mux10.IN19
ALUctl[0] => Mux11.IN19
ALUctl[0] => Mux12.IN19
ALUctl[0] => Mux13.IN19
ALUctl[0] => Mux14.IN19
ALUctl[0] => Mux15.IN19
ALUctl[0] => Mux16.IN19
ALUctl[0] => Mux17.IN19
ALUctl[0] => Mux18.IN19
ALUctl[0] => Mux19.IN19
ALUctl[0] => Mux20.IN19
ALUctl[0] => Mux21.IN19
ALUctl[0] => Mux22.IN19
ALUctl[0] => Mux23.IN19
ALUctl[0] => Mux24.IN19
ALUctl[0] => Mux25.IN19
ALUctl[0] => Mux26.IN19
ALUctl[0] => Mux27.IN19
ALUctl[0] => Mux28.IN19
ALUctl[0] => Mux29.IN19
ALUctl[0] => Mux30.IN19
ALUctl[0] => Mux31.IN19
ALUctl[1] => Mux0.IN18
ALUctl[1] => Mux1.IN18
ALUctl[1] => Mux2.IN18
ALUctl[1] => Mux3.IN18
ALUctl[1] => Mux4.IN18
ALUctl[1] => Mux5.IN18
ALUctl[1] => Mux6.IN18
ALUctl[1] => Mux7.IN18
ALUctl[1] => Mux8.IN18
ALUctl[1] => Mux9.IN18
ALUctl[1] => Mux10.IN18
ALUctl[1] => Mux11.IN18
ALUctl[1] => Mux12.IN18
ALUctl[1] => Mux13.IN18
ALUctl[1] => Mux14.IN18
ALUctl[1] => Mux15.IN18
ALUctl[1] => Mux16.IN18
ALUctl[1] => Mux17.IN18
ALUctl[1] => Mux18.IN18
ALUctl[1] => Mux19.IN18
ALUctl[1] => Mux20.IN18
ALUctl[1] => Mux21.IN18
ALUctl[1] => Mux22.IN18
ALUctl[1] => Mux23.IN18
ALUctl[1] => Mux24.IN18
ALUctl[1] => Mux25.IN18
ALUctl[1] => Mux26.IN18
ALUctl[1] => Mux27.IN18
ALUctl[1] => Mux28.IN18
ALUctl[1] => Mux29.IN18
ALUctl[1] => Mux30.IN18
ALUctl[1] => Mux31.IN18
ALUctl[2] => Mux0.IN17
ALUctl[2] => Mux1.IN17
ALUctl[2] => Mux2.IN17
ALUctl[2] => Mux3.IN17
ALUctl[2] => Mux4.IN17
ALUctl[2] => Mux5.IN17
ALUctl[2] => Mux6.IN17
ALUctl[2] => Mux7.IN17
ALUctl[2] => Mux8.IN17
ALUctl[2] => Mux9.IN17
ALUctl[2] => Mux10.IN17
ALUctl[2] => Mux11.IN17
ALUctl[2] => Mux12.IN17
ALUctl[2] => Mux13.IN17
ALUctl[2] => Mux14.IN17
ALUctl[2] => Mux15.IN17
ALUctl[2] => Mux16.IN17
ALUctl[2] => Mux17.IN17
ALUctl[2] => Mux18.IN17
ALUctl[2] => Mux19.IN17
ALUctl[2] => Mux20.IN17
ALUctl[2] => Mux21.IN17
ALUctl[2] => Mux22.IN17
ALUctl[2] => Mux23.IN17
ALUctl[2] => Mux24.IN17
ALUctl[2] => Mux25.IN17
ALUctl[2] => Mux26.IN17
ALUctl[2] => Mux27.IN17
ALUctl[2] => Mux28.IN17
ALUctl[2] => Mux29.IN17
ALUctl[2] => Mux30.IN17
ALUctl[2] => Mux31.IN17
ALUctl[3] => Mux0.IN16
ALUctl[3] => Mux1.IN16
ALUctl[3] => Mux2.IN16
ALUctl[3] => Mux3.IN16
ALUctl[3] => Mux4.IN16
ALUctl[3] => Mux5.IN16
ALUctl[3] => Mux6.IN16
ALUctl[3] => Mux7.IN16
ALUctl[3] => Mux8.IN16
ALUctl[3] => Mux9.IN16
ALUctl[3] => Mux10.IN16
ALUctl[3] => Mux11.IN16
ALUctl[3] => Mux12.IN16
ALUctl[3] => Mux13.IN16
ALUctl[3] => Mux14.IN16
ALUctl[3] => Mux15.IN16
ALUctl[3] => Mux16.IN16
ALUctl[3] => Mux17.IN16
ALUctl[3] => Mux18.IN16
ALUctl[3] => Mux19.IN16
ALUctl[3] => Mux20.IN16
ALUctl[3] => Mux21.IN16
ALUctl[3] => Mux22.IN16
ALUctl[3] => Mux23.IN16
ALUctl[3] => Mux24.IN16
ALUctl[3] => Mux25.IN16
ALUctl[3] => Mux26.IN16
ALUctl[3] => Mux27.IN16
ALUctl[3] => Mux28.IN16
ALUctl[3] => Mux29.IN16
ALUctl[3] => Mux30.IN16
ALUctl[3] => Mux31.IN16
A[0] => ALUOut.IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => LessThan0.IN32
A[0] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => LessThan0.IN31
A[1] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => LessThan0.IN30
A[2] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => LessThan0.IN29
A[3] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => LessThan0.IN28
A[4] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => LessThan0.IN27
A[5] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => LessThan0.IN26
A[6] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => LessThan0.IN25
A[7] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => LessThan0.IN24
A[8] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => LessThan0.IN23
A[9] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => LessThan0.IN22
A[10] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => LessThan0.IN21
A[11] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => LessThan0.IN20
A[12] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => LessThan0.IN19
A[13] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => LessThan0.IN18
A[14] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => LessThan0.IN17
A[15] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => LessThan0.IN16
A[16] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => LessThan0.IN15
A[17] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => LessThan0.IN14
A[18] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => LessThan0.IN13
A[19] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => LessThan0.IN12
A[20] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => LessThan0.IN11
A[21] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => LessThan0.IN10
A[22] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => LessThan0.IN9
A[23] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => LessThan0.IN8
A[24] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => LessThan0.IN7
A[25] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => LessThan0.IN6
A[26] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => LessThan0.IN5
A[27] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => LessThan0.IN4
A[28] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => LessThan0.IN3
A[29] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => LessThan0.IN2
A[30] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => LessThan0.IN1
A[31] => ALUOut.IN0
B[0] => ALUOut.IN1
B[0] => Add0.IN64
B[0] => LessThan0.IN64
B[0] => ALUOut.IN1
B[0] => Add1.IN32
B[1] => ALUOut.IN1
B[1] => Add0.IN63
B[1] => LessThan0.IN63
B[1] => ALUOut.IN1
B[1] => Add1.IN31
B[2] => ALUOut.IN1
B[2] => Add0.IN62
B[2] => LessThan0.IN62
B[2] => ALUOut.IN1
B[2] => Add1.IN30
B[3] => ALUOut.IN1
B[3] => Add0.IN61
B[3] => LessThan0.IN61
B[3] => ALUOut.IN1
B[3] => Add1.IN29
B[4] => ALUOut.IN1
B[4] => Add0.IN60
B[4] => LessThan0.IN60
B[4] => ALUOut.IN1
B[4] => Add1.IN28
B[5] => ALUOut.IN1
B[5] => Add0.IN59
B[5] => LessThan0.IN59
B[5] => ALUOut.IN1
B[5] => Add1.IN27
B[6] => ALUOut.IN1
B[6] => Add0.IN58
B[6] => LessThan0.IN58
B[6] => ALUOut.IN1
B[6] => Add1.IN26
B[7] => ALUOut.IN1
B[7] => Add0.IN57
B[7] => LessThan0.IN57
B[7] => ALUOut.IN1
B[7] => Add1.IN25
B[8] => ALUOut.IN1
B[8] => Add0.IN56
B[8] => LessThan0.IN56
B[8] => ALUOut.IN1
B[8] => Add1.IN24
B[9] => ALUOut.IN1
B[9] => Add0.IN55
B[9] => LessThan0.IN55
B[9] => ALUOut.IN1
B[9] => Add1.IN23
B[10] => ALUOut.IN1
B[10] => Add0.IN54
B[10] => LessThan0.IN54
B[10] => ALUOut.IN1
B[10] => Add1.IN22
B[11] => ALUOut.IN1
B[11] => Add0.IN53
B[11] => LessThan0.IN53
B[11] => ALUOut.IN1
B[11] => Add1.IN21
B[12] => ALUOut.IN1
B[12] => Add0.IN52
B[12] => LessThan0.IN52
B[12] => ALUOut.IN1
B[12] => Add1.IN20
B[13] => ALUOut.IN1
B[13] => Add0.IN51
B[13] => LessThan0.IN51
B[13] => ALUOut.IN1
B[13] => Add1.IN19
B[14] => ALUOut.IN1
B[14] => Add0.IN50
B[14] => LessThan0.IN50
B[14] => ALUOut.IN1
B[14] => Add1.IN18
B[15] => ALUOut.IN1
B[15] => Add0.IN49
B[15] => LessThan0.IN49
B[15] => ALUOut.IN1
B[15] => Add1.IN17
B[16] => ALUOut.IN1
B[16] => Add0.IN48
B[16] => LessThan0.IN48
B[16] => ALUOut.IN1
B[16] => Add1.IN16
B[17] => ALUOut.IN1
B[17] => Add0.IN47
B[17] => LessThan0.IN47
B[17] => ALUOut.IN1
B[17] => Add1.IN15
B[18] => ALUOut.IN1
B[18] => Add0.IN46
B[18] => LessThan0.IN46
B[18] => ALUOut.IN1
B[18] => Add1.IN14
B[19] => ALUOut.IN1
B[19] => Add0.IN45
B[19] => LessThan0.IN45
B[19] => ALUOut.IN1
B[19] => Add1.IN13
B[20] => ALUOut.IN1
B[20] => Add0.IN44
B[20] => LessThan0.IN44
B[20] => ALUOut.IN1
B[20] => Add1.IN12
B[21] => ALUOut.IN1
B[21] => Add0.IN43
B[21] => LessThan0.IN43
B[21] => ALUOut.IN1
B[21] => Add1.IN11
B[22] => ALUOut.IN1
B[22] => Add0.IN42
B[22] => LessThan0.IN42
B[22] => ALUOut.IN1
B[22] => Add1.IN10
B[23] => ALUOut.IN1
B[23] => Add0.IN41
B[23] => LessThan0.IN41
B[23] => ALUOut.IN1
B[23] => Add1.IN9
B[24] => ALUOut.IN1
B[24] => Add0.IN40
B[24] => LessThan0.IN40
B[24] => ALUOut.IN1
B[24] => Add1.IN8
B[25] => ALUOut.IN1
B[25] => Add0.IN39
B[25] => LessThan0.IN39
B[25] => ALUOut.IN1
B[25] => Add1.IN7
B[26] => ALUOut.IN1
B[26] => Add0.IN38
B[26] => LessThan0.IN38
B[26] => ALUOut.IN1
B[26] => Add1.IN6
B[27] => ALUOut.IN1
B[27] => Add0.IN37
B[27] => LessThan0.IN37
B[27] => ALUOut.IN1
B[27] => Add1.IN5
B[28] => ALUOut.IN1
B[28] => Add0.IN36
B[28] => LessThan0.IN36
B[28] => ALUOut.IN1
B[28] => Add1.IN4
B[29] => ALUOut.IN1
B[29] => Add0.IN35
B[29] => LessThan0.IN35
B[29] => ALUOut.IN1
B[29] => Add1.IN3
B[30] => ALUOut.IN1
B[30] => Add0.IN34
B[30] => LessThan0.IN34
B[30] => ALUOut.IN1
B[30] => Add1.IN2
B[31] => ALUOut.IN1
B[31] => Add0.IN33
B[31] => LessThan0.IN33
B[31] => ALUOut.IN1
B[31] => Add1.IN1
ALUOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|SCPU|regFile:inst18
CLK => RF[0][0].CLK
CLK => RF[0][1].CLK
CLK => RF[0][2].CLK
CLK => RF[0][3].CLK
CLK => RF[0][4].CLK
CLK => RF[0][5].CLK
CLK => RF[0][6].CLK
CLK => RF[0][7].CLK
CLK => RF[0][8].CLK
CLK => RF[0][9].CLK
CLK => RF[0][10].CLK
CLK => RF[0][11].CLK
CLK => RF[0][12].CLK
CLK => RF[0][13].CLK
CLK => RF[0][14].CLK
CLK => RF[0][15].CLK
CLK => RF[0][16].CLK
CLK => RF[0][17].CLK
CLK => RF[0][18].CLK
CLK => RF[0][19].CLK
CLK => RF[0][20].CLK
CLK => RF[0][21].CLK
CLK => RF[0][22].CLK
CLK => RF[0][23].CLK
CLK => RF[0][24].CLK
CLK => RF[0][25].CLK
CLK => RF[0][26].CLK
CLK => RF[0][27].CLK
CLK => RF[0][28].CLK
CLK => RF[0][29].CLK
CLK => RF[0][30].CLK
CLK => RF[0][31].CLK
CLK => RF[1][0].CLK
CLK => RF[1][1].CLK
CLK => RF[1][2].CLK
CLK => RF[1][3].CLK
CLK => RF[1][4].CLK
CLK => RF[1][5].CLK
CLK => RF[1][6].CLK
CLK => RF[1][7].CLK
CLK => RF[1][8].CLK
CLK => RF[1][9].CLK
CLK => RF[1][10].CLK
CLK => RF[1][11].CLK
CLK => RF[1][12].CLK
CLK => RF[1][13].CLK
CLK => RF[1][14].CLK
CLK => RF[1][15].CLK
CLK => RF[1][16].CLK
CLK => RF[1][17].CLK
CLK => RF[1][18].CLK
CLK => RF[1][19].CLK
CLK => RF[1][20].CLK
CLK => RF[1][21].CLK
CLK => RF[1][22].CLK
CLK => RF[1][23].CLK
CLK => RF[1][24].CLK
CLK => RF[1][25].CLK
CLK => RF[1][26].CLK
CLK => RF[1][27].CLK
CLK => RF[1][28].CLK
CLK => RF[1][29].CLK
CLK => RF[1][30].CLK
CLK => RF[1][31].CLK
CLK => RF[2][0].CLK
CLK => RF[2][1].CLK
CLK => RF[2][2].CLK
CLK => RF[2][3].CLK
CLK => RF[2][4].CLK
CLK => RF[2][5].CLK
CLK => RF[2][6].CLK
CLK => RF[2][7].CLK
CLK => RF[2][8].CLK
CLK => RF[2][9].CLK
CLK => RF[2][10].CLK
CLK => RF[2][11].CLK
CLK => RF[2][12].CLK
CLK => RF[2][13].CLK
CLK => RF[2][14].CLK
CLK => RF[2][15].CLK
CLK => RF[2][16].CLK
CLK => RF[2][17].CLK
CLK => RF[2][18].CLK
CLK => RF[2][19].CLK
CLK => RF[2][20].CLK
CLK => RF[2][21].CLK
CLK => RF[2][22].CLK
CLK => RF[2][23].CLK
CLK => RF[2][24].CLK
CLK => RF[2][25].CLK
CLK => RF[2][26].CLK
CLK => RF[2][27].CLK
CLK => RF[2][28].CLK
CLK => RF[2][29].CLK
CLK => RF[2][30].CLK
CLK => RF[2][31].CLK
CLK => RF[3][0].CLK
CLK => RF[3][1].CLK
CLK => RF[3][2].CLK
CLK => RF[3][3].CLK
CLK => RF[3][4].CLK
CLK => RF[3][5].CLK
CLK => RF[3][6].CLK
CLK => RF[3][7].CLK
CLK => RF[3][8].CLK
CLK => RF[3][9].CLK
CLK => RF[3][10].CLK
CLK => RF[3][11].CLK
CLK => RF[3][12].CLK
CLK => RF[3][13].CLK
CLK => RF[3][14].CLK
CLK => RF[3][15].CLK
CLK => RF[3][16].CLK
CLK => RF[3][17].CLK
CLK => RF[3][18].CLK
CLK => RF[3][19].CLK
CLK => RF[3][20].CLK
CLK => RF[3][21].CLK
CLK => RF[3][22].CLK
CLK => RF[3][23].CLK
CLK => RF[3][24].CLK
CLK => RF[3][25].CLK
CLK => RF[3][26].CLK
CLK => RF[3][27].CLK
CLK => RF[3][28].CLK
CLK => RF[3][29].CLK
CLK => RF[3][30].CLK
CLK => RF[3][31].CLK
CLK => RF[4][0].CLK
CLK => RF[4][1].CLK
CLK => RF[4][2].CLK
CLK => RF[4][3].CLK
CLK => RF[4][4].CLK
CLK => RF[4][5].CLK
CLK => RF[4][6].CLK
CLK => RF[4][7].CLK
CLK => RF[4][8].CLK
CLK => RF[4][9].CLK
CLK => RF[4][10].CLK
CLK => RF[4][11].CLK
CLK => RF[4][12].CLK
CLK => RF[4][13].CLK
CLK => RF[4][14].CLK
CLK => RF[4][15].CLK
CLK => RF[4][16].CLK
CLK => RF[4][17].CLK
CLK => RF[4][18].CLK
CLK => RF[4][19].CLK
CLK => RF[4][20].CLK
CLK => RF[4][21].CLK
CLK => RF[4][22].CLK
CLK => RF[4][23].CLK
CLK => RF[4][24].CLK
CLK => RF[4][25].CLK
CLK => RF[4][26].CLK
CLK => RF[4][27].CLK
CLK => RF[4][28].CLK
CLK => RF[4][29].CLK
CLK => RF[4][30].CLK
CLK => RF[4][31].CLK
CLK => RF[5][0].CLK
CLK => RF[5][1].CLK
CLK => RF[5][2].CLK
CLK => RF[5][3].CLK
CLK => RF[5][4].CLK
CLK => RF[5][5].CLK
CLK => RF[5][6].CLK
CLK => RF[5][7].CLK
CLK => RF[5][8].CLK
CLK => RF[5][9].CLK
CLK => RF[5][10].CLK
CLK => RF[5][11].CLK
CLK => RF[5][12].CLK
CLK => RF[5][13].CLK
CLK => RF[5][14].CLK
CLK => RF[5][15].CLK
CLK => RF[5][16].CLK
CLK => RF[5][17].CLK
CLK => RF[5][18].CLK
CLK => RF[5][19].CLK
CLK => RF[5][20].CLK
CLK => RF[5][21].CLK
CLK => RF[5][22].CLK
CLK => RF[5][23].CLK
CLK => RF[5][24].CLK
CLK => RF[5][25].CLK
CLK => RF[5][26].CLK
CLK => RF[5][27].CLK
CLK => RF[5][28].CLK
CLK => RF[5][29].CLK
CLK => RF[5][30].CLK
CLK => RF[5][31].CLK
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
reset => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF.OUTPUTSELECT
regWr => RF[5][0].ENA
regWr => RF[5][1].ENA
regWr => RF[5][2].ENA
regWr => RF[5][3].ENA
regWr => RF[5][4].ENA
regWr => RF[5][5].ENA
regWr => RF[5][6].ENA
regWr => RF[5][7].ENA
regWr => RF[5][8].ENA
regWr => RF[5][9].ENA
regWr => RF[5][10].ENA
regWr => RF[5][11].ENA
regWr => RF[5][12].ENA
regWr => RF[5][13].ENA
regWr => RF[5][14].ENA
regWr => RF[5][15].ENA
regWr => RF[5][16].ENA
regWr => RF[5][17].ENA
regWr => RF[5][18].ENA
regWr => RF[5][19].ENA
regWr => RF[5][20].ENA
regWr => RF[5][21].ENA
regWr => RF[5][22].ENA
regWr => RF[5][23].ENA
regWr => RF[5][24].ENA
regWr => RF[5][25].ENA
regWr => RF[5][26].ENA
regWr => RF[5][27].ENA
regWr => RF[5][28].ENA
regWr => RF[5][29].ENA
regWr => RF[5][30].ENA
regWr => RF[5][31].ENA
RsAddr[0] => Mux0.IN4
RsAddr[0] => Mux1.IN4
RsAddr[0] => Mux2.IN4
RsAddr[0] => Mux3.IN4
RsAddr[0] => Mux4.IN4
RsAddr[0] => Mux5.IN4
RsAddr[0] => Mux6.IN4
RsAddr[0] => Mux7.IN4
RsAddr[0] => Mux8.IN4
RsAddr[0] => Mux9.IN4
RsAddr[0] => Mux10.IN4
RsAddr[0] => Mux11.IN4
RsAddr[0] => Mux12.IN4
RsAddr[0] => Mux13.IN4
RsAddr[0] => Mux14.IN4
RsAddr[0] => Mux15.IN4
RsAddr[0] => Mux16.IN4
RsAddr[0] => Mux17.IN4
RsAddr[0] => Mux18.IN4
RsAddr[0] => Mux19.IN4
RsAddr[0] => Mux20.IN4
RsAddr[0] => Mux21.IN4
RsAddr[0] => Mux22.IN4
RsAddr[0] => Mux23.IN4
RsAddr[0] => Mux24.IN4
RsAddr[0] => Mux25.IN4
RsAddr[0] => Mux26.IN4
RsAddr[0] => Mux27.IN4
RsAddr[0] => Mux28.IN4
RsAddr[0] => Mux29.IN4
RsAddr[0] => Mux30.IN4
RsAddr[0] => Mux31.IN4
RsAddr[1] => Mux0.IN3
RsAddr[1] => Mux1.IN3
RsAddr[1] => Mux2.IN3
RsAddr[1] => Mux3.IN3
RsAddr[1] => Mux4.IN3
RsAddr[1] => Mux5.IN3
RsAddr[1] => Mux6.IN3
RsAddr[1] => Mux7.IN3
RsAddr[1] => Mux8.IN3
RsAddr[1] => Mux9.IN3
RsAddr[1] => Mux10.IN3
RsAddr[1] => Mux11.IN3
RsAddr[1] => Mux12.IN3
RsAddr[1] => Mux13.IN3
RsAddr[1] => Mux14.IN3
RsAddr[1] => Mux15.IN3
RsAddr[1] => Mux16.IN3
RsAddr[1] => Mux17.IN3
RsAddr[1] => Mux18.IN3
RsAddr[1] => Mux19.IN3
RsAddr[1] => Mux20.IN3
RsAddr[1] => Mux21.IN3
RsAddr[1] => Mux22.IN3
RsAddr[1] => Mux23.IN3
RsAddr[1] => Mux24.IN3
RsAddr[1] => Mux25.IN3
RsAddr[1] => Mux26.IN3
RsAddr[1] => Mux27.IN3
RsAddr[1] => Mux28.IN3
RsAddr[1] => Mux29.IN3
RsAddr[1] => Mux30.IN3
RsAddr[1] => Mux31.IN3
RsAddr[2] => Mux0.IN2
RsAddr[2] => Mux1.IN2
RsAddr[2] => Mux2.IN2
RsAddr[2] => Mux3.IN2
RsAddr[2] => Mux4.IN2
RsAddr[2] => Mux5.IN2
RsAddr[2] => Mux6.IN2
RsAddr[2] => Mux7.IN2
RsAddr[2] => Mux8.IN2
RsAddr[2] => Mux9.IN2
RsAddr[2] => Mux10.IN2
RsAddr[2] => Mux11.IN2
RsAddr[2] => Mux12.IN2
RsAddr[2] => Mux13.IN2
RsAddr[2] => Mux14.IN2
RsAddr[2] => Mux15.IN2
RsAddr[2] => Mux16.IN2
RsAddr[2] => Mux17.IN2
RsAddr[2] => Mux18.IN2
RsAddr[2] => Mux19.IN2
RsAddr[2] => Mux20.IN2
RsAddr[2] => Mux21.IN2
RsAddr[2] => Mux22.IN2
RsAddr[2] => Mux23.IN2
RsAddr[2] => Mux24.IN2
RsAddr[2] => Mux25.IN2
RsAddr[2] => Mux26.IN2
RsAddr[2] => Mux27.IN2
RsAddr[2] => Mux28.IN2
RsAddr[2] => Mux29.IN2
RsAddr[2] => Mux30.IN2
RsAddr[2] => Mux31.IN2
RsAddr[3] => ~NO_FANOUT~
RsAddr[4] => ~NO_FANOUT~
RtAddr[0] => Mux32.IN4
RtAddr[0] => Mux33.IN4
RtAddr[0] => Mux34.IN4
RtAddr[0] => Mux35.IN4
RtAddr[0] => Mux36.IN4
RtAddr[0] => Mux37.IN4
RtAddr[0] => Mux38.IN4
RtAddr[0] => Mux39.IN4
RtAddr[0] => Mux40.IN4
RtAddr[0] => Mux41.IN4
RtAddr[0] => Mux42.IN4
RtAddr[0] => Mux43.IN4
RtAddr[0] => Mux44.IN4
RtAddr[0] => Mux45.IN4
RtAddr[0] => Mux46.IN4
RtAddr[0] => Mux47.IN4
RtAddr[0] => Mux48.IN4
RtAddr[0] => Mux49.IN4
RtAddr[0] => Mux50.IN4
RtAddr[0] => Mux51.IN4
RtAddr[0] => Mux52.IN4
RtAddr[0] => Mux53.IN4
RtAddr[0] => Mux54.IN4
RtAddr[0] => Mux55.IN4
RtAddr[0] => Mux56.IN4
RtAddr[0] => Mux57.IN4
RtAddr[0] => Mux58.IN4
RtAddr[0] => Mux59.IN4
RtAddr[0] => Mux60.IN4
RtAddr[0] => Mux61.IN4
RtAddr[0] => Mux62.IN4
RtAddr[0] => Mux63.IN4
RtAddr[1] => Mux32.IN3
RtAddr[1] => Mux33.IN3
RtAddr[1] => Mux34.IN3
RtAddr[1] => Mux35.IN3
RtAddr[1] => Mux36.IN3
RtAddr[1] => Mux37.IN3
RtAddr[1] => Mux38.IN3
RtAddr[1] => Mux39.IN3
RtAddr[1] => Mux40.IN3
RtAddr[1] => Mux41.IN3
RtAddr[1] => Mux42.IN3
RtAddr[1] => Mux43.IN3
RtAddr[1] => Mux44.IN3
RtAddr[1] => Mux45.IN3
RtAddr[1] => Mux46.IN3
RtAddr[1] => Mux47.IN3
RtAddr[1] => Mux48.IN3
RtAddr[1] => Mux49.IN3
RtAddr[1] => Mux50.IN3
RtAddr[1] => Mux51.IN3
RtAddr[1] => Mux52.IN3
RtAddr[1] => Mux53.IN3
RtAddr[1] => Mux54.IN3
RtAddr[1] => Mux55.IN3
RtAddr[1] => Mux56.IN3
RtAddr[1] => Mux57.IN3
RtAddr[1] => Mux58.IN3
RtAddr[1] => Mux59.IN3
RtAddr[1] => Mux60.IN3
RtAddr[1] => Mux61.IN3
RtAddr[1] => Mux62.IN3
RtAddr[1] => Mux63.IN3
RtAddr[2] => Mux32.IN2
RtAddr[2] => Mux33.IN2
RtAddr[2] => Mux34.IN2
RtAddr[2] => Mux35.IN2
RtAddr[2] => Mux36.IN2
RtAddr[2] => Mux37.IN2
RtAddr[2] => Mux38.IN2
RtAddr[2] => Mux39.IN2
RtAddr[2] => Mux40.IN2
RtAddr[2] => Mux41.IN2
RtAddr[2] => Mux42.IN2
RtAddr[2] => Mux43.IN2
RtAddr[2] => Mux44.IN2
RtAddr[2] => Mux45.IN2
RtAddr[2] => Mux46.IN2
RtAddr[2] => Mux47.IN2
RtAddr[2] => Mux48.IN2
RtAddr[2] => Mux49.IN2
RtAddr[2] => Mux50.IN2
RtAddr[2] => Mux51.IN2
RtAddr[2] => Mux52.IN2
RtAddr[2] => Mux53.IN2
RtAddr[2] => Mux54.IN2
RtAddr[2] => Mux55.IN2
RtAddr[2] => Mux56.IN2
RtAddr[2] => Mux57.IN2
RtAddr[2] => Mux58.IN2
RtAddr[2] => Mux59.IN2
RtAddr[2] => Mux60.IN2
RtAddr[2] => Mux61.IN2
RtAddr[2] => Mux62.IN2
RtAddr[2] => Mux63.IN2
RtAddr[3] => ~NO_FANOUT~
RtAddr[4] => ~NO_FANOUT~
WriteAddr[0] => Decoder0.IN2
WriteAddr[1] => Decoder0.IN1
WriteAddr[2] => Decoder0.IN0
WriteAddr[3] => LessThan0.IN4
WriteAddr[4] => LessThan0.IN3
WriteData[0] => RF.DATAB
WriteData[0] => RF.DATAB
WriteData[0] => RF.DATAB
WriteData[0] => RF.DATAB
WriteData[0] => RF.DATAB
WriteData[0] => RF.DATAB
WriteData[1] => RF.DATAB
WriteData[1] => RF.DATAB
WriteData[1] => RF.DATAB
WriteData[1] => RF.DATAB
WriteData[1] => RF.DATAB
WriteData[1] => RF.DATAB
WriteData[2] => RF.DATAB
WriteData[2] => RF.DATAB
WriteData[2] => RF.DATAB
WriteData[2] => RF.DATAB
WriteData[2] => RF.DATAB
WriteData[2] => RF.DATAB
WriteData[3] => RF.DATAB
WriteData[3] => RF.DATAB
WriteData[3] => RF.DATAB
WriteData[3] => RF.DATAB
WriteData[3] => RF.DATAB
WriteData[3] => RF.DATAB
WriteData[4] => RF.DATAB
WriteData[4] => RF.DATAB
WriteData[4] => RF.DATAB
WriteData[4] => RF.DATAB
WriteData[4] => RF.DATAB
WriteData[4] => RF.DATAB
WriteData[5] => RF.DATAB
WriteData[5] => RF.DATAB
WriteData[5] => RF.DATAB
WriteData[5] => RF.DATAB
WriteData[5] => RF.DATAB
WriteData[5] => RF.DATAB
WriteData[6] => RF.DATAB
WriteData[6] => RF.DATAB
WriteData[6] => RF.DATAB
WriteData[6] => RF.DATAB
WriteData[6] => RF.DATAB
WriteData[6] => RF.DATAB
WriteData[7] => RF.DATAB
WriteData[7] => RF.DATAB
WriteData[7] => RF.DATAB
WriteData[7] => RF.DATAB
WriteData[7] => RF.DATAB
WriteData[7] => RF.DATAB
WriteData[8] => RF.DATAB
WriteData[8] => RF.DATAB
WriteData[8] => RF.DATAB
WriteData[8] => RF.DATAB
WriteData[8] => RF.DATAB
WriteData[8] => RF.DATAB
WriteData[9] => RF.DATAB
WriteData[9] => RF.DATAB
WriteData[9] => RF.DATAB
WriteData[9] => RF.DATAB
WriteData[9] => RF.DATAB
WriteData[9] => RF.DATAB
WriteData[10] => RF.DATAB
WriteData[10] => RF.DATAB
WriteData[10] => RF.DATAB
WriteData[10] => RF.DATAB
WriteData[10] => RF.DATAB
WriteData[10] => RF.DATAB
WriteData[11] => RF.DATAB
WriteData[11] => RF.DATAB
WriteData[11] => RF.DATAB
WriteData[11] => RF.DATAB
WriteData[11] => RF.DATAB
WriteData[11] => RF.DATAB
WriteData[12] => RF.DATAB
WriteData[12] => RF.DATAB
WriteData[12] => RF.DATAB
WriteData[12] => RF.DATAB
WriteData[12] => RF.DATAB
WriteData[12] => RF.DATAB
WriteData[13] => RF.DATAB
WriteData[13] => RF.DATAB
WriteData[13] => RF.DATAB
WriteData[13] => RF.DATAB
WriteData[13] => RF.DATAB
WriteData[13] => RF.DATAB
WriteData[14] => RF.DATAB
WriteData[14] => RF.DATAB
WriteData[14] => RF.DATAB
WriteData[14] => RF.DATAB
WriteData[14] => RF.DATAB
WriteData[14] => RF.DATAB
WriteData[15] => RF.DATAB
WriteData[15] => RF.DATAB
WriteData[15] => RF.DATAB
WriteData[15] => RF.DATAB
WriteData[15] => RF.DATAB
WriteData[15] => RF.DATAB
WriteData[16] => RF.DATAB
WriteData[16] => RF.DATAB
WriteData[16] => RF.DATAB
WriteData[16] => RF.DATAB
WriteData[16] => RF.DATAB
WriteData[16] => RF.DATAB
WriteData[17] => RF.DATAB
WriteData[17] => RF.DATAB
WriteData[17] => RF.DATAB
WriteData[17] => RF.DATAB
WriteData[17] => RF.DATAB
WriteData[17] => RF.DATAB
WriteData[18] => RF.DATAB
WriteData[18] => RF.DATAB
WriteData[18] => RF.DATAB
WriteData[18] => RF.DATAB
WriteData[18] => RF.DATAB
WriteData[18] => RF.DATAB
WriteData[19] => RF.DATAB
WriteData[19] => RF.DATAB
WriteData[19] => RF.DATAB
WriteData[19] => RF.DATAB
WriteData[19] => RF.DATAB
WriteData[19] => RF.DATAB
WriteData[20] => RF.DATAB
WriteData[20] => RF.DATAB
WriteData[20] => RF.DATAB
WriteData[20] => RF.DATAB
WriteData[20] => RF.DATAB
WriteData[20] => RF.DATAB
WriteData[21] => RF.DATAB
WriteData[21] => RF.DATAB
WriteData[21] => RF.DATAB
WriteData[21] => RF.DATAB
WriteData[21] => RF.DATAB
WriteData[21] => RF.DATAB
WriteData[22] => RF.DATAB
WriteData[22] => RF.DATAB
WriteData[22] => RF.DATAB
WriteData[22] => RF.DATAB
WriteData[22] => RF.DATAB
WriteData[22] => RF.DATAB
WriteData[23] => RF.DATAB
WriteData[23] => RF.DATAB
WriteData[23] => RF.DATAB
WriteData[23] => RF.DATAB
WriteData[23] => RF.DATAB
WriteData[23] => RF.DATAB
WriteData[24] => RF.DATAB
WriteData[24] => RF.DATAB
WriteData[24] => RF.DATAB
WriteData[24] => RF.DATAB
WriteData[24] => RF.DATAB
WriteData[24] => RF.DATAB
WriteData[25] => RF.DATAB
WriteData[25] => RF.DATAB
WriteData[25] => RF.DATAB
WriteData[25] => RF.DATAB
WriteData[25] => RF.DATAB
WriteData[25] => RF.DATAB
WriteData[26] => RF.DATAB
WriteData[26] => RF.DATAB
WriteData[26] => RF.DATAB
WriteData[26] => RF.DATAB
WriteData[26] => RF.DATAB
WriteData[26] => RF.DATAB
WriteData[27] => RF.DATAB
WriteData[27] => RF.DATAB
WriteData[27] => RF.DATAB
WriteData[27] => RF.DATAB
WriteData[27] => RF.DATAB
WriteData[27] => RF.DATAB
WriteData[28] => RF.DATAB
WriteData[28] => RF.DATAB
WriteData[28] => RF.DATAB
WriteData[28] => RF.DATAB
WriteData[28] => RF.DATAB
WriteData[28] => RF.DATAB
WriteData[29] => RF.DATAB
WriteData[29] => RF.DATAB
WriteData[29] => RF.DATAB
WriteData[29] => RF.DATAB
WriteData[29] => RF.DATAB
WriteData[29] => RF.DATAB
WriteData[30] => RF.DATAB
WriteData[30] => RF.DATAB
WriteData[30] => RF.DATAB
WriteData[30] => RF.DATAB
WriteData[30] => RF.DATAB
WriteData[30] => RF.DATAB
WriteData[31] => RF.DATAB
WriteData[31] => RF.DATAB
WriteData[31] => RF.DATAB
WriteData[31] => RF.DATAB
WriteData[31] => RF.DATAB
WriteData[31] => RF.DATAB
RsData[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
RsData[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
RsData[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
RsData[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
RsData[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
RsData[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
RsData[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
RsData[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
RsData[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
RsData[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
RsData[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
RsData[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
RsData[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
RsData[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
RsData[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
RsData[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
RsData[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
RsData[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
RsData[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
RsData[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
RsData[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RsData[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RsData[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
RsData[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RsData[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RsData[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RsData[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RsData[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RsData[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RsData[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RsData[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RsData[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RtData[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
RtData[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
RtData[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
RtData[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
RtData[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
RtData[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
RtData[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
RtData[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
RtData[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
RtData[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
RtData[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
RtData[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
RtData[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
RtData[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
RtData[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
RtData[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
RtData[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
RtData[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
RtData[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
RtData[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
RtData[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
RtData[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
RtData[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
RtData[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
RtData[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
RtData[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
RtData[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
RtData[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
RtData[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
RtData[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
RtData[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
RtData[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|SCPU|Mux_writeaddr:inst9
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data1x[0] => sub_wire2[5].IN1
data1x[1] => sub_wire2[6].IN1
data1x[2] => sub_wire2[7].IN1
data1x[3] => sub_wire2[8].IN1
data1x[4] => sub_wire2[9].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result


|SCPU|Mux_writeaddr:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_pmc:auto_generated.data[0]
data[0][1] => mux_pmc:auto_generated.data[1]
data[0][2] => mux_pmc:auto_generated.data[2]
data[0][3] => mux_pmc:auto_generated.data[3]
data[0][4] => mux_pmc:auto_generated.data[4]
data[1][0] => mux_pmc:auto_generated.data[5]
data[1][1] => mux_pmc:auto_generated.data[6]
data[1][2] => mux_pmc:auto_generated.data[7]
data[1][3] => mux_pmc:auto_generated.data[8]
data[1][4] => mux_pmc:auto_generated.data[9]
sel[0] => mux_pmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pmc:auto_generated.result[0]
result[1] <= mux_pmc:auto_generated.result[1]
result[2] <= mux_pmc:auto_generated.result[2]
result[3] <= mux_pmc:auto_generated.result[3]
result[4] <= mux_pmc:auto_generated.result[4]


|SCPU|Mux_writeaddr:inst9|lpm_mux:LPM_MUX_component|mux_pmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[0].IN1
data[6] => result_node[1].IN1
data[7] => result_node[2].IN1
data[8] => result_node[3].IN1
data[9] => result_node[4].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SCPU|Mux_M2R:inst8
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|SCPU|Mux_M2R:inst8|lpm_mux:LPM_MUX_component
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|SCPU|Mux_M2R:inst8|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SCPU|DataRAM:inst4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|SCPU|DataRAM:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_h0e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h0e1:auto_generated.data_a[0]
data_a[1] => altsyncram_h0e1:auto_generated.data_a[1]
data_a[2] => altsyncram_h0e1:auto_generated.data_a[2]
data_a[3] => altsyncram_h0e1:auto_generated.data_a[3]
data_a[4] => altsyncram_h0e1:auto_generated.data_a[4]
data_a[5] => altsyncram_h0e1:auto_generated.data_a[5]
data_a[6] => altsyncram_h0e1:auto_generated.data_a[6]
data_a[7] => altsyncram_h0e1:auto_generated.data_a[7]
data_a[8] => altsyncram_h0e1:auto_generated.data_a[8]
data_a[9] => altsyncram_h0e1:auto_generated.data_a[9]
data_a[10] => altsyncram_h0e1:auto_generated.data_a[10]
data_a[11] => altsyncram_h0e1:auto_generated.data_a[11]
data_a[12] => altsyncram_h0e1:auto_generated.data_a[12]
data_a[13] => altsyncram_h0e1:auto_generated.data_a[13]
data_a[14] => altsyncram_h0e1:auto_generated.data_a[14]
data_a[15] => altsyncram_h0e1:auto_generated.data_a[15]
data_a[16] => altsyncram_h0e1:auto_generated.data_a[16]
data_a[17] => altsyncram_h0e1:auto_generated.data_a[17]
data_a[18] => altsyncram_h0e1:auto_generated.data_a[18]
data_a[19] => altsyncram_h0e1:auto_generated.data_a[19]
data_a[20] => altsyncram_h0e1:auto_generated.data_a[20]
data_a[21] => altsyncram_h0e1:auto_generated.data_a[21]
data_a[22] => altsyncram_h0e1:auto_generated.data_a[22]
data_a[23] => altsyncram_h0e1:auto_generated.data_a[23]
data_a[24] => altsyncram_h0e1:auto_generated.data_a[24]
data_a[25] => altsyncram_h0e1:auto_generated.data_a[25]
data_a[26] => altsyncram_h0e1:auto_generated.data_a[26]
data_a[27] => altsyncram_h0e1:auto_generated.data_a[27]
data_a[28] => altsyncram_h0e1:auto_generated.data_a[28]
data_a[29] => altsyncram_h0e1:auto_generated.data_a[29]
data_a[30] => altsyncram_h0e1:auto_generated.data_a[30]
data_a[31] => altsyncram_h0e1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h0e1:auto_generated.address_a[0]
address_a[1] => altsyncram_h0e1:auto_generated.address_a[1]
address_a[2] => altsyncram_h0e1:auto_generated.address_a[2]
address_a[3] => altsyncram_h0e1:auto_generated.address_a[3]
address_a[4] => altsyncram_h0e1:auto_generated.address_a[4]
address_a[5] => altsyncram_h0e1:auto_generated.address_a[5]
address_a[6] => altsyncram_h0e1:auto_generated.address_a[6]
address_a[7] => altsyncram_h0e1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h0e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_h0e1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h0e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h0e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h0e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h0e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h0e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h0e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h0e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h0e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_h0e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_h0e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_h0e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_h0e1:auto_generated.q_a[11]
q_a[12] <= altsyncram_h0e1:auto_generated.q_a[12]
q_a[13] <= altsyncram_h0e1:auto_generated.q_a[13]
q_a[14] <= altsyncram_h0e1:auto_generated.q_a[14]
q_a[15] <= altsyncram_h0e1:auto_generated.q_a[15]
q_a[16] <= altsyncram_h0e1:auto_generated.q_a[16]
q_a[17] <= altsyncram_h0e1:auto_generated.q_a[17]
q_a[18] <= altsyncram_h0e1:auto_generated.q_a[18]
q_a[19] <= altsyncram_h0e1:auto_generated.q_a[19]
q_a[20] <= altsyncram_h0e1:auto_generated.q_a[20]
q_a[21] <= altsyncram_h0e1:auto_generated.q_a[21]
q_a[22] <= altsyncram_h0e1:auto_generated.q_a[22]
q_a[23] <= altsyncram_h0e1:auto_generated.q_a[23]
q_a[24] <= altsyncram_h0e1:auto_generated.q_a[24]
q_a[25] <= altsyncram_h0e1:auto_generated.q_a[25]
q_a[26] <= altsyncram_h0e1:auto_generated.q_a[26]
q_a[27] <= altsyncram_h0e1:auto_generated.q_a[27]
q_a[28] <= altsyncram_h0e1:auto_generated.q_a[28]
q_a[29] <= altsyncram_h0e1:auto_generated.q_a[29]
q_a[30] <= altsyncram_h0e1:auto_generated.q_a[30]
q_a[31] <= altsyncram_h0e1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SCPU|DataRAM:inst4|altsyncram:altsyncram_component|altsyncram_h0e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|SCPU|aluCtl:inst
ALUop[0] => Mux0.IN5
ALUop[0] => Mux1.IN5
ALUop[0] => Decoder1.IN1
ALUop[0] => Mux2.IN5
ALUop[1] => Mux0.IN4
ALUop[1] => Mux1.IN4
ALUop[1] => Decoder1.IN0
ALUop[1] => Mux2.IN4
func[0] => Decoder0.IN5
func[1] => Decoder0.IN4
func[2] => Decoder0.IN3
func[3] => Decoder0.IN2
func[4] => Decoder0.IN1
func[5] => Decoder0.IN0
ALUCtl[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUCtl[1] <= ALUCtl.DB_MAX_OUTPUT_PORT_TYPE
ALUCtl[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUCtl[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCPU|Mux_data:inst5
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|SCPU|Mux_data:inst5|lpm_mux:LPM_MUX_component
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|SCPU|Mux_data:inst5|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


