2023,J. Parallel Distrib. Comput.,"On the impact of mode transition on phased transactional memory performance.",Catalina Munoz Morales; Bruno C. Honorio; Joao P. L. de Carvalho; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1016/j.jpdc.2022.11.009,null,J,no_arxiv,0
2023,J. Parallel Distrib. Comput.,"Tensor slicing and optimization for multicore NPUs.",Rafael C. F. Sousa; Marcio Pereira; Yongin Kwon; Taeho Kim; Namsoon Jung; Chang Soo Kim; Michael Frank 0008; Guido Araujo,https://doi.org/10.1016/j.jpdc.2022.12.008,null,J,http://arxiv.org/abs/2304.03013v1,0
2021,ACM TACO,"KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls.",João P. L. de Carvalho; Braedy Kuzma; Ivan Korostelev; José Nelson Amaral; Christopher Barton; José E. Moreira; Guido Araujo,https://doi.org/10.1145/3459010,top,J,no_arxiv,0
2021,Euro-Par,"Accelerating Graph Applications Using Phased Transactional Memory.",Catalina Munoz Morales; Rafael Murari; Joao P. L. de Carvalho; Bruno Chinelato Honorio; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1007/978-3-030-85665-6_26,null,C,no_arxiv,0
2020,Euro-Par,"NV-PhTM: An Efficient Phase-Based Transactional System for Non-volatile Memory.",Alexandro Baldassin; Rafael Murari; João P. L. de Carvalho; Guido Araujo; Daniel Castro 0004; João Barreto 0001; Paolo Romano 0002,https://doi.org/10.1007/978-3-030-57675-2_30,null,C,no_arxiv,0
2020,IPDPS,"Improving Transactional Code Generation via Variable Annotation and Barrier Elision.",João P. L. de Carvalho; Bruno C. Honorio; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1109/IPDPS47924.2020.00107,null,C,no_arxiv,0
2019,J. Parallel Distrib. Comput.,"Data-flow analysis and optimization for data coherence in heterogeneous architectures.",Rafael C. F. Sousa; Márcio Machado Pereira; Fernando Magno Quintão Pereira; Guido Araujo,https://doi.org/10.1016/j.jpdc.2019.04.004,null,J,no_arxiv,0
2019,IEEE TPDS,"The Case for Phase-Based Transactional Memory.",Joao P. L. de Carvalho; Guido Araujo; Alexandro Baldassin,https://doi.org/10.1109/TPDS.2018.2861712,top,J,no_arxiv,0
2019,MICRO,"Adding Tightly-Integrated Task Scheduling Acceleration to a RISC-V Multi-core Processor.",Lucas Morais; Vitor Silva; Alfredo Goldman; Carlos Álvarez 0001; Jaume Bosch; Michael Frank 0008; Guido Araujo,https://doi.org/10.1145/3352460.3358271,top,C,no_arxiv,0
2023,SPE,"Fast matrix multiplication via compiler-only layered data reorganization and intrinsic lowering.",Braedy Kuzma; Ivan Korostelev; João P. L. de Carvalho; José E. Moreira; Christopher Barton; Guido Araujo; José Nelson Amaral,https://doi.org/10.1002/spe.3214,null,J,no_arxiv,0
2023,TACO,"Source Matching and Rewriting for MLIR Using String-Based Automata.",Vinicius Espindola; Luciano G. Zago; Hervé Yviquel; Guido Araujo,https://doi.org/10.1145/3571283,top,J,no_arxiv,0
2022,TACO,"Using Barrier Elision to Improve Transactional Code Generation.",Bruno Chinelato Honorio; João P. L. de Carvalho; Catalina Munoz Morales; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1145/3533318,top,J,no_arxiv,0
