// Seed: 2035890208
module module_0 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    output wor id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7
);
  wire  id_9;
  wire  id_10;
  logic id_11;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2
    , id_11,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9
);
  logic id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_5,
      id_1,
      id_7,
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
  parameter id_13 = 1;
  wire id_14;
  assign id_9 = id_4;
  wire id_15 = 1;
endmodule
