block/RCC:
  description: Reset and clock control
  items:
  - name: CR
    description: RCC clock control register
    byte_offset: 0
    fieldset: CR
  - name: ICSCR3
    description: RCC internal clock sources calibration register 3
    byte_offset: 16
    fieldset: ICSCR3
  - name: CFGR1
    description: RCC clock configuration register 1
    byte_offset: 28
    fieldset: CFGR1
  - name: CFGR2
    description: RCC clock configuration register 2
    byte_offset: 32
    fieldset: CFGR2
  - name: CFGR3
    description: RCC clock configuration register 3
    byte_offset: 36
    fieldset: CFGR3
  - name: PLL1CFGR
    description: RCC PLL1 configuration register
    byte_offset: 40
    fieldset: PLL1CFGR
  - name: PLL1DIVR
    description: RCC PLL1 dividers register
    byte_offset: 52
    fieldset: PLL1DIVR
  - name: PLL1FRACR
    description: RCC PLL1 fractional divider register
    byte_offset: 56
    fieldset: PLL1FRACR
  - name: CIER
    description: RCC clock interrupt enable register
    byte_offset: 80
    fieldset: CIER
  - name: CIFR
    description: RCC clock interrupt flag register
    byte_offset: 84
    fieldset: CIFR
  - name: CICR
    description: RCC clock interrupt clear register
    byte_offset: 88
    fieldset: CICR
  - name: AHB1RSTR
    description: RCC AHB1 peripheral reset register
    byte_offset: 96
    fieldset: AHB1RSTR
  - name: AHB2RSTR
    description: RCC AHB2 peripheral reset register
    byte_offset: 100
    fieldset: AHB2RSTR
  - name: AHB4RSTR
    description: RCC AHB4 peripheral reset register
    byte_offset: 108
    fieldset: AHB4RSTR
  - name: AHB5RSTR
    description: RCC AHB5 peripheral reset register
    byte_offset: 112
    fieldset: AHB5RSTR
  - name: APB1RSTR1
    description: RCC APB1 peripheral reset register 1
    byte_offset: 116
    fieldset: APB1RSTR1
  - name: APB1RSTR2
    description: RCC APB1 peripheral reset register 2
    byte_offset: 120
    fieldset: APB1RSTR2
  - name: APB2RSTR
    description: RCC APB2 peripheral reset register
    byte_offset: 124
    fieldset: APB2RSTR
  - name: APB7RSTR
    description: RCC APB7 peripheral reset register
    byte_offset: 128
    fieldset: APB7RSTR
  - name: AHB1ENR
    description: RCC AHB1 peripheral clock enable register
    byte_offset: 136
    fieldset: AHB1ENR
  - name: AHB2ENR
    description: RCC AHB2 peripheral clock enable register
    byte_offset: 140
    fieldset: AHB2ENR
  - name: AHB4ENR
    description: RCC AHB4 peripheral clock enable register
    byte_offset: 148
    fieldset: AHB4ENR
  - name: AHB5ENR
    description: RCC AHB5 peripheral clock enable register
    byte_offset: 152
    fieldset: AHB5ENR
  - name: APB1ENR1
    description: RCC APB1 peripheral clock enable register 1
    byte_offset: 156
    fieldset: APB1ENR1
  - name: APB1ENR2
    description: RCC APB1 peripheral clock enable register 2
    byte_offset: 160
    fieldset: APB1ENR2
  - name: APB2ENR
    description: RCC APB2 peripheral clock enable register
    byte_offset: 164
    fieldset: APB2ENR
  - name: APB7ENR
    description: RCC APB7 peripheral clock enable register
    byte_offset: 168
    fieldset: APB7ENR
  - name: AHB1SMENR
    description: RCC AHB1 peripheral clocks enable in Sleep and Stop modes register
    byte_offset: 176
    fieldset: AHB1SMENR
  - name: AHB2SMENR
    description: RCC AHB2 peripheral clocks enable in Sleep and Stop modes register
    byte_offset: 180
    fieldset: AHB2SMENR
  - name: AHB4SMENR
    description: RCC AHB4 peripheral clocks enable in Sleep and Stop modes register
    byte_offset: 188
    fieldset: AHB4SMENR
  - name: AHB5SMENR
    description: RCC AHB5 peripheral clocks enable in Sleep and Stop modes register
    byte_offset: 192
    fieldset: AHB5SMENR
  - name: APB1SMENR1
    description: "RCC APB1 peripheral clocks enable in Sleep and Stop modes\tregister 1"
    byte_offset: 196
    fieldset: APB1SMENR1
  - name: APB1SMENR2
    description: "RCC APB1 peripheral clocks enable in Sleep and Stop modes \tregister 2"
    byte_offset: 200
    fieldset: APB1SMENR2
  - name: APB2SMENR
    description: RCC APB2 peripheral clocks enable in Sleep and Stop modes register
    byte_offset: 204
    fieldset: APB2SMENR
  - name: APB7SMENR
    description: RCC APB7 peripheral clock enable in Sleep and Stop modes register
    byte_offset: 208
    fieldset: APB7SMENR
  - name: CCIPR1
    description: RCC peripherals independent clock configuration register 1
    byte_offset: 224
    fieldset: CCIPR1
  - name: CCIPR2
    description: RCC peripherals independent clock configuration register 2
    byte_offset: 228
    fieldset: CCIPR2
  - name: CCIPR3
    description: RCC peripherals independent clock configuration register 3
    byte_offset: 232
    fieldset: CCIPR3
  - name: BDCR
    description: RCC backup domain control register
    byte_offset: 240
    fieldset: BDCR
  - name: CSR
    description: RCC control/status register
    byte_offset: 244
    fieldset: CSR
  - name: BDCR2
    description: RCC Backup domain control register
    byte_offset: 248
    fieldset: BDCR2
  - name: SECCFGR
    description: RCC secure configuration register
    byte_offset: 272
    fieldset: SECCFGR
  - name: PRIVCFGR
    description: RCC privilege configuration register
    byte_offset: 276
    fieldset: PRIVCFGR
  - name: ASCR
    description: RCC audio synchronization control register
    byte_offset: 448
    fieldset: ASCR
  - name: ASIER
    description: RCC audio synchronization interrupt enable register
    byte_offset: 452
    fieldset: ASIER
  - name: ASSR
    description: RCC audio synchronization status register
    byte_offset: 456
    fieldset: ASSR
  - name: ASCNTR
    description: RCC audio synchronization counter register
    byte_offset: 460
    access: Read
    fieldset: ASCNTR
  - name: ASARR
    description: RCC audio synchronization auto-reload register
    byte_offset: 464
    fieldset: ASARR
  - name: ASCAR
    description: RCC audio synchronization capture register
    byte_offset: 468
    access: Read
    fieldset: ASCAR
  - name: ASCOR
    description: RCC audio synchronization compare register
    byte_offset: 472
    fieldset: ASCOR
  - name: CFGR4
    description: RCC clock configuration register 2
    byte_offset: 512
    fieldset: CFGR4
  - name: RADIOENR
    description: RCC RADIO peripheral clock enable register
    byte_offset: 520
    fieldset: RADIOENR
  - name: ECSCR1
    description: RCC external clock sources calibration register 1
    byte_offset: 528
    fieldset: ECSCR1
fieldset/AHB1ENR:
  description: RCC AHB1 peripheral clock enable register
  fields:
  - name: GPDMA1EN
    description: "GPDMA1 bus clock enable\r Set and cleared by software.\r Access can be secured by GPDMA1 SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: FLASHEN
    description: "FLASH bus clock enable\r Set and cleared by software. This bit can be disabled only when the Flash memory is in power down mode.\r Can only be accessed secured when the Flash security state is secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 8
    bit_size: 1
  - name: CRCEN
    description: "CRC bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC CRCSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 1
  - name: TSCEN
    description: "Touch sensing controller bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TSCSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
  - name: RAMCFGEN
    description: "RAMCFG bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RAMCFGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: GTZC1EN
    description: "GTZC1 bus clock enable \r Set and reset by software.\r Can only be accessed secure when device is secure (TZEN = 1). When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 24
    bit_size: 1
  - name: SRAM1EN
    description: "SRAM1 bus clock enable \r Set and reset by software.\r Access can be secured by GTZC_MPCBB1 SECx, INVSECSTATE. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 31
    bit_size: 1
fieldset/AHB1RSTR:
  description: RCC AHB1 peripheral reset register
  fields:
  - name: GPDMA1RST
    description: "GPDMA1 reset\r Set and cleared by software.\r Access can be secured by GPDMA1 SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: CRCRST
    description: "CRC reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC CRCSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 1
  - name: TSCRST
    description: "TSC reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TSCSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
fieldset/AHB1SMENR:
  description: RCC AHB1 peripheral clocks enable in Sleep and Stop modes register
  fields:
  - name: GPDMA1SMEN
    description: "GPDMA1 bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPDMA1 SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 0
    bit_size: 1
  - name: FLASHSMEN
    description: "FLASH bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Can only be accessed secured when the Flash security state is secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 8
    bit_size: 1
  - name: CRCSMEN
    description: "CRC bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC CRCSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 1
  - name: TSCSMEN
    description: "TSC bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TSCSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.."
    bit_offset: 16
    bit_size: 1
  - name: RAMCFGSMEN
    description: "RAMCFG bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RAMCFGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: GTZC1SMEN
    description: "GTZC1 bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Can only be accessed secure when one device is secure (TZEN = 1). When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 24
    bit_size: 1
  - name: ICACHESMEN
    description: "ICACHE bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC ICACHE_REGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.."
    bit_offset: 29
    bit_size: 1
  - name: SRAM1SMEN
    description: "SRAM1 bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_MPCBB1 SECx, INVSECSTATE. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 31
    bit_size: 1
fieldset/AHB2ENR:
  description: RCC AHB2 peripheral clock enable register
  fields:
  - name: GPIOAEN
    description: "IO port A bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOA SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: GPIOBEN
    description: "IO port B bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOB SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: GPIOCEN
    description: "IO port C bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOC SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: GPIODEN
    description: "IO port D bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOD SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 3
    bit_size: 1
  - name: GPIOEEN
    description: "IO port E bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOE SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 4
    bit_size: 1
  - name: GPIOGEN
    description: "IO port G bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOG SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: GPIOHEN
    description: "IO port H bus clock enable\r Set and cleared by software.\r Access can be secured by GPIOH SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 7
    bit_size: 1
  - name: USB_OTG_HSEN
    description: "USB OTG_HS bus and kernel clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC OTGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: USB_OTG_HS_PHYEN
    description: "USB OTG_HS PHY kernel clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC OTGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 15
    bit_size: 1
  - name: AESEN
    description: "AES bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC AESSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
  - name: HASHEN
    description: "HASH bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC HASHSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: RNGEN
    description: "RNG bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RNGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: SAESEN
    description: "SAES bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SAESSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 19
    bit_size: 1
  - name: HSEMEN
    description: "HSEM bus clock enable\r Set and cleared by software.\r Can only be accessed secure when one or more features in the HSEM is secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 20
    bit_size: 1
  - name: PKAEN
    description: "PKA bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC PKASEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 21
    bit_size: 1
  - name: SRAM2EN
    description: "SRAM2 bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_MPCBB2 SECx, INVSECSTATE. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 30
    bit_size: 1
fieldset/AHB2RSTR:
  description: RCC AHB2 peripheral reset register
  fields:
  - name: GPIOARST
    description: "IO port A reset\r Set and cleared by software.\r Access can be secured by GPIOA SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: GPIOBRST
    description: "IO port B reset\r Set and cleared by software.\r Access can be secured by GPIOB SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: GPIOCRST
    description: "IO port C reset\r Set and cleared by software.\r Access can be secured by GPIOC SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: GPIODRST
    description: "IO port D reset\r Set and cleared by software.\r Access can be secured by GPIOD SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 3
    bit_size: 1
  - name: GPIOERST
    description: "IO port E reset\r Set and cleared by software.\r Access can be secured by GPIOE SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 4
    bit_size: 1
  - name: GPIOGRST
    description: "IO port G reset\r Set and cleared by software.\r Access can be secured by GPIOG SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: GPIOHRST
    description: "IO port H reset\r Set and cleared by software.\r Access can be secured by GPIOH SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 7
    bit_size: 1
  - name: USB_OTG_HSRST
    description: "USB OTG_HS reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC OTGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: AESRST
    description: "AES hardware accelerator reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC AESSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
  - name: HASHRST
    description: "Hash reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC HASHSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: RNGRST
    description: "Random number generator reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RNGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: SAESRST
    description: "SAES hardware accelerator reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SAESSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 19
    bit_size: 1
  - name: HSEMRST
    description: "HSEM hardware accelerator reset\r Set and cleared by software.\r Can only be accessed secure when one or more features in the HSEM is secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 20
    bit_size: 1
  - name: PKARST
    description: "PKA reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC PKASEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 21
    bit_size: 1
fieldset/AHB2SMENR:
  description: RCC AHB2 peripheral clocks enable in Sleep and Stop modes register
  fields:
  - name: GPIOASMEN
    description: "IO port A bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOA SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: GPIOBSMEN
    description: "IO port B bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOB SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: GPIOCSMEN
    description: "IO port C bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOC SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: GPIODSMEN
    description: "IO port D bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOD SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 3
    bit_size: 1
  - name: GPIOESMEN
    description: "IO port E bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOE SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 4
    bit_size: 1
  - name: GPIOGSMEN
    description: "IO port G bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOG SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: GPIOHSMEN
    description: "IO port H bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GPIOH SECx. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 7
    bit_size: 1
  - name: USB_OTG_HSSMEN
    description: "USB OTG_HS bus and kernel clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC OTGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: USB_OTG_HS_PHYSMEN
    description: "USB OTG_HS PHY kernel clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC OTGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 15
    bit_size: 1
  - name: AESSMEN
    description: "AES bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC AESSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
  - name: HASHSMEN
    description: "HASH bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC HASHSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: RNGSMEN
    description: "Random number generator (RNG) bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RNGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: SAESSMEN
    description: "SAES accelerator bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SAESSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 19
    bit_size: 1
  - name: PKASMEN
    description: "PKA bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC PKASEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 21
    bit_size: 1
  - name: SRAM2SMEN
    description: "SRAM2 bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_MPCBB2 SECx, INVSECSTATE. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 30
    bit_size: 1
fieldset/AHB4ENR:
  description: RCC AHB4 peripheral clock enable register
  fields:
  - name: PWREN
    description: "PWR bus clock enable\r Set and cleared by software.\r Can only be accessed secure when one or more features in the PWR is/are secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: ADC4EN
    description: "ADC4 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC ADC4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
fieldset/AHB4RSTR:
  description: RCC AHB4 peripheral reset register
  fields:
  - name: ADC4RST
    description: "ADC4 reset\r Set and cleared by software.\r Access can be secred by GTZC_TZSC ADC4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
fieldset/AHB4SMENR:
  description: RCC AHB4 peripheral clocks enable in Sleep and Stop modes register
  fields:
  - name: PWRSMEN
    description: "PWR bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Can only be accessed secure when one or more features in the PWR is/are secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: ADC4SMEN
    description: "ADC4 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC ADC4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 5
    bit_size: 1
fieldset/AHB5ENR:
  description: RCC AHB5 peripheral clock enable register
  fields:
  - name: RADIOEN
    description: "2.4 GHz RADIO bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RADIOSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Before accessing the 2.4 GHz RADIO sleep timers registers the RADIOCLKRDY bit must be checked.\r Note: When RADIOSMEN and STRADIOCLKON are both cleared, RADIOCLKRDY bit must be re-checked when exiting low-power modes (Sleep and Stop)."
    bit_offset: 0
    bit_size: 1
  - name: PTACONVEN
    description: PTACONV bus clock enable
    bit_offset: 1
    bit_size: 1
fieldset/AHB5RSTR:
  description: RCC AHB5 peripheral reset register
  fields:
  - name: RADIORST
    description: "2.4 GHz RADIO reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RADIOSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: PTACONVRST
    description: PTACONV reset.
    bit_offset: 1
    bit_size: 1
fieldset/AHB5SMENR:
  description: RCC AHB5 peripheral clocks enable in Sleep and Stop modes register
  fields:
  - name: RADIOSMEN
    description: "2.4 GHz RADIO bus clock enable during Sleep and Stop modes when the 2.4 GHz RADIO is active.\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RADIOSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: PTACONVSMEN
    description: PTACONV bus clock enable during Sleep and Stop modes.
    bit_offset: 1
    bit_size: 1
fieldset/APB1ENR1:
  description: RCC APB1 peripheral clock enable register 1
  fields:
  - name: TIM2EN
    description: "TIM2 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: TIM3EN
    description: "TIM3 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: TIM4EN
    description: "TIM4 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: WWDGEN
    description: "WWDG bus clock enable\r Set by software to enable the window watchdog bus clock. Reset by hardware system reset.\r This bit can also be set by hardware if the WWDG_SW option bit is reset.\r Access can be secured by GTZC_TZSC WWDGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: SPI2EN
    description: "SPI2 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: USART2EN
    description: "USART2 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART2SEC When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.."
    bit_offset: 17
    bit_size: 1
  - name: USART3EN
    description: "USART3 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART3SEC When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.."
    bit_offset: 18
    bit_size: 1
  - name: I2C1EN
    description: "I2C1 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 21
    bit_size: 1
  - name: I2C2EN
    description: "I2C2 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 22
    bit_size: 1
fieldset/APB1ENR2:
  description: RCC APB1 peripheral clock enable register 2
  fields:
  - name: I2C4EN
    description: "I2C4 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: LPTIM2EN
    description: "LPTIM2 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPTIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
fieldset/APB1RSTR1:
  description: RCC APB1 peripheral reset register 1
  fields:
  - name: TIM2RST
    description: "TIM2 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: TIM3RST
    description: "TIM3 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: TIM4RST
    description: "TIM4 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: SPI2RST
    description: "SPI2 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: USART2RST
    description: "USART2 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC UART2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: USART3RST
    description: "USART3 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC UART3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: I2C1RST
    description: "I2C1 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 21
    bit_size: 1
  - name: I2C2RST
    description: "I2C2 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 22
    bit_size: 1
fieldset/APB1RSTR2:
  description: RCC APB1 peripheral reset register 2
  fields:
  - name: I2C4RST
    description: I2C4 reset.
    bit_offset: 1
    bit_size: 1
  - name: LPTIM2RST
    description: "LPTIM2 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPTIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
fieldset/APB1SMENR1:
  description: "RCC APB1 peripheral clocks enable in Sleep and Stop modes\tregister 1"
  fields:
  - name: TIM2SMEN
    description: "TIM2 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: TIM3SMEN
    description: "TIM3 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: TIM4SMEN
    description: "TIM4 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: WWDGSMEN
    description: "Window watchdog bus clock enable during Sleep and Stop modes\r Set and cleared by software. This bit is forced to 1 by hardware when the hardware WWDG option is activated.\r Access can be secured by GTZC_TZSC WWDGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: SPI2SMEN
    description: "SPI2 bus and kernel clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: USART2SMEN
    description: "USART2 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 17
    bit_size: 1
  - name: USART3SMEN
    description: "USART3 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 18
    bit_size: 1
  - name: I2C1SMEN
    description: "I2C1 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 21
    bit_size: 1
  - name: I2C2SMEN
    description: "I2C2 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 22
    bit_size: 1
fieldset/APB1SMENR2:
  description: "RCC APB1 peripheral clocks enable in Sleep and Stop modes \tregister 2"
  fields:
  - name: I2C4SMEN
    description: "I2C4 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 1
    bit_size: 1
  - name: LPTIM2SMEN
    description: "LPTIM2 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPTIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 5
    bit_size: 1
fieldset/APB2ENR:
  description: RCC APB2 peripheral clock enable register
  fields:
  - name: TIM1EN
    description: "TIM1 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: SPI1EN
    description: "SPI1 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 1
  - name: USART1EN
    description: "USART1bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: TIM16EN
    description: "TIM16 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM16SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: TIM17EN
    description: "TIM17 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM17SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: SAI1EN
    description: SAI1 bus and kernel clocks enable
    bit_offset: 21
    bit_size: 1
fieldset/APB2RSTR:
  description: RCC APB2 peripheral reset register
  fields:
  - name: TIM1RST
    description: "TIM1 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: SPI1RST
    description: "SPI1 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 1
  - name: USART1RST
    description: "USART1 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 14
    bit_size: 1
  - name: TIM16RST
    description: "TIM16 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM16SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: TIM17RST
    description: "TIM17 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM17SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: SAI1RST
    description: SAI1 reset.
    bit_offset: 21
    bit_size: 1
fieldset/APB2SMENR:
  description: RCC APB2 peripheral clocks enable in Sleep and Stop modes register
  fields:
  - name: TIM1SMEN
    description: "TIM1 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: SPI1SMEN
    description: "SPI1 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 12
    bit_size: 1
  - name: USART1SMEN
    description: "USART1 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC USART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 14
    bit_size: 1
  - name: TIM16SMEN
    description: "TIM16 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM16SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: TIM17SMEN
    description: "TIM17 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC TIM17SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 1
  - name: SAI1SMEN
    description: SAI1 bus and kernel clocks enable during Sleep and Stop modes.
    bit_offset: 21
    bit_size: 1
fieldset/APB7ENR:
  description: RCC APB7 peripheral clock enable register
  fields:
  - name: SYSCFGEN
    description: "SYSCFG bus clock enable\r Set and cleared by software.\r Access can be secured by SYSCFG SYSCFGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: SPI3EN
    description: "SPI3 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
  - name: LPUART1EN
    description: "LPUART1 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPUART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: I2C3EN
    description: "I2C3 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 7
    bit_size: 1
  - name: LPTIM1EN
    description: "LPTIM1 bus and kernel clocks enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPTIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: COMPEN
    description: COMP bus clock enable
    bit_offset: 15
    bit_size: 1
  - name: VREFEN
    description: "VREFBUF bus clock enable\r Set and cleared by software.\r Access can be secured by GTZC_TZSC VREFBUFSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 20
    bit_size: 1
  - name: RTCAPBEN
    description: "RTC and TAMP bus clock enable\r Set and cleared by software.\r Can only be accessed secure when one or more features in the RTC or TAMP is/are secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 21
    bit_size: 1
fieldset/APB7RSTR:
  description: RCC APB7 peripheral reset register
  fields:
  - name: SYSCFGRST
    description: "SYSCFG reset\r Set and cleared by software.\r Access can be secured by SYSCFG SYSCFGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: SPI3RST
    description: "SPI3 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
  - name: LPUART1RST
    description: "LPUART1 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPUART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: I2C3RST
    description: "I2C3 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 7
    bit_size: 1
  - name: LPTIM1RST
    description: "LPTIM1 reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPTIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: COMPRST
    description: "COMP reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC COMPSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 15
    bit_size: 1
  - name: VREFRST
    description: "VREF reset\r Set and cleared by software.\r Access can be secured by GTZC_TZSC VREFSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 20
    bit_size: 1
fieldset/APB7SMENR:
  description: RCC APB7 peripheral clock enable in Sleep and Stop modes register
  fields:
  - name: SYSCFGSMEN
    description: "SYSCFG bus clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by SYSCFG SYSCFGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: SPI3SMEN
    description: "SPI3 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC SPI3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 5
    bit_size: 1
  - name: LPUART1SMEN
    description: "LPUART1 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPUART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 6
    bit_size: 1
  - name: I2C3SMEN
    description: "I2C3 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC I2C3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 7
    bit_size: 1
  - name: LPTIM1SMEN
    description: "LPTIM1 bus and kernel clocks enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC LPTIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 11
    bit_size: 1
  - name: COMPSMEN
    description: COMP bus clock enable during Sleep and Stop modes.
    bit_offset: 15
    bit_size: 1
  - name: VREFSMEN
    description: "VREFBUF clock enable during Sleep and Stop modes\r Set and cleared by software.\r Access can be secured by GTZC_TZSC VREFBUFSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 20
    bit_size: 1
  - name: RTCAPBSMEN
    description: "RTC and TAMP APB clock enable during Sleep and Stop modes\r Set and cleared by software.\r Can only be accessed secure when one or more features in the RTC or TAMP is/are secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: This bit must be set to allow the peripheral to wake up from Stop modes."
    bit_offset: 21
    bit_size: 1
fieldset/ASARR:
  description: RCC audio synchronization auto-reload register
  fields:
  - name: AR
    description: "Auto-reload value\r This field is set by software.\r CA[19:0] is the counter auto-reload value at which to restart the audio synchronization counter from value 0. It defines the counter period."
    bit_offset: 0
    bit_size: 20
fieldset/ASCAR:
  description: RCC audio synchronization capture register
  fields:
  - name: CA
    description: "Capture value\r This field is set by hardware.\r CA[26:20] is the capture period counter value loaded on the trigger event. CA[19:0] is the audio synchronization counter value loaded on the trigger event."
    bit_offset: 0
    bit_size: 27
fieldset/ASCNTR:
  description: RCC audio synchronization counter register
  fields:
  - name: CNT
    description: "Counter value\r This field is set by hardware.\r CNT[19:0] is the counter value at the time this register is read."
    bit_offset: 0
    bit_size: 20
fieldset/ASCOR:
  description: RCC audio synchronization compare register
  fields:
  - name: CO
    description: "Compare value\r This field is set by software.\r CO[19:0] is the value to be compared to the audio synchronization counter to generate an compare interrupt event."
    bit_offset: 0
    bit_size: 20
fieldset/ASCR:
  description: RCC audio synchronization control register
  fields:
  - name: CEN
    description: "Counter enable\r This bit is set and cleared by software.\r Clearing this bit will reset the audio synchronization counter and capture prescaler and all associated registers ASCR, ASIER, ASSR, ASCNTR, ASARR, ASCAR, and ASCOR."
    bit_offset: 0
    bit_size: 1
  - name: PSC
    description: "Clock prescaler\r This field is set and cleared by software.\r Counter clock frequency = f_audiosync_ker_ck / (PSC + 1)"
    bit_offset: 8
    bit_size: 7
  - name: CPS
    description: "Capture prescaler\r This field is set and cleared by software.\r Capture period in number of counter periods. Capture period = counter period * (TPS + 1)"
    bit_offset: 16
    bit_size: 7
fieldset/ASIER:
  description: RCC audio synchronization interrupt enable register
  fields:
  - name: CAIE
    description: "Capture trigger interrupt enable\r This bit is set and cleared by software."
    bit_offset: 0
    bit_size: 1
  - name: COIE
    description: "Comparer interrupt enable\r This field is set and cleared by software."
    bit_offset: 1
    bit_size: 1
  - name: CAEIE
    description: "Capture error interrupt enable\r This field is set and cleared by software."
    bit_offset: 2
    bit_size: 1
fieldset/ASSR:
  description: RCC audio synchronization status register
  fields:
  - name: CAF
    description: "Capture trigger interrupt flag\r This field is set by hardware, only when CAIE is enabled. This bit is cleared by software by writing it to 0 or masked when CAIE is 0."
    bit_offset: 0
    bit_size: 1
  - name: COF
    description: "Comparer interrupt flag\r This field is set by hardware, only when COIE is enabled. This bit is cleared by software by writing it to 0 or masked when COIE is 0."
    bit_offset: 1
    bit_size: 1
  - name: CAEF
    description: "Capture error interrupt flag\r This field is set by hardware, only when CAEIE is enabled. This bit is cleared by software by writing it to 0 or masked when CAEIE is 0."
    bit_offset: 2
    bit_size: 1
fieldset/BDCR:
  description: RCC backup domain control register
  fields:
  - name: LSEON
    description: "LSE oscillator enable\r Set and cleared by software.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: LSERDY
    description: "LSE oscillator ready\r Set and cleared by hardware to indicate when the external 32�kHz oscillator is stable. After the LSEON bit is cleared, LSERDY goes low after six external low-speed oscillator clock cycles.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: LSEBYP
    description: "LSE oscillator bypass\r Set and cleared by software to bypass oscillator in debug mode. This bit can be written only when the external 32�kHz oscillator is disabled (LSEON = 0 and LSERDY = 0).\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 2
    bit_size: 1
  - name: LSEDRV
    description: "LSE oscillator drive capability\r Set by software to modulate the drive capability of the LSE oscillator. LSEDRV must be programmed to a different value than 0 before enabling the LSE oscillator in ‘Xtal’ mode.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The oscillator is in ‘Xtal mode’ when it is not in bypass mode."
    bit_offset: 3
    bit_size: 2
    enum: LSEDRV
  - name: LSECSSON
    description: "Low speed external clock security enable\r Set by software to enable the LSECSS. LSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware) and after the RTCSEL bit is selected.\r Once enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD�=�1). In that case, the software must disable the LSECSSON bit.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 1
  - name: LSECSSD
    description: "Low speed external clock security, LSE failure Detection\r Set by hardware to indicate when a failure is detected by the LSECCS on the external 32�kHz oscillator.\r Reset when LSCSSON bit is cleared.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: LSESYSEN
    description: "LSE system clock (LSESYS) enable\r Set by software to enable the LSE system clock generated by RCC. The lsesys clock is used for peripherals (USART, LPUART, LPTIM, RNG, 2.4 GHz RADIO) and functions (LSCO, MCO, TIM triggers, LPTIM trigger) excluding the RTC, TAMP and LSECSS.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 7
    bit_size: 1
  - name: RTCSEL
    description: "RTC and TAMP kernel clock source enable and selection\r Set by software to enable and select the clock source for the RTC.\r Can only be accessed secure when one or more features in the RTC or TAMP is/are secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 8
    bit_size: 2
    enum: RTCSEL
  - name: LSESYSRDY
    description: "LSE system clock (LSESYS) ready\r Set and cleared by hardware to indicate when the LSE system clock is stable.When the LSESYSEN bit is set, the LSESYSRDY flag is set after two LSE clock cycles.\r The LSE clock must be already enabled and stable (LSEON and LSERDY are set). \r When the LSEON bit is cleared, LSERDY goes low after six external low-speed oscillator clock cycles.\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 11
    bit_size: 1
  - name: LSEGFON
    description: "LSE clock glitch filter enable\r Set and cleared by hardware to enable the LSE glitch filter. This bit can be written only when the LSE is disabled (LSEON = 0 and LSERDY = 0).\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 1
  - name: LSETRIM
    description: "LSE trimming\r These bits are initialized at startup and after OBL_LAUNCH with SBF cleared with the factory-programmed LSE calibration value.\r Set and cleared by software. These bits must be modified only once after a BOR reset or an OBL_LAUNCH and before enabling LSE with LSEON (when both LSEON = 0 and LSERDY�= 0).\r Access can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: OBL_LAUNCH of this field occurs only when SBF is cleared and must then only be started by software when LSE oscillator is disabled, LSEON = 0 and LSERDY = 0."
    bit_offset: 13
    bit_size: 2
    enum: LSETRIM
  - name: BDRST
    description: "Backup domain software reset\r Set and cleared by software.\r Can only be accessed secure when one or more features in the RTC or TAMP is secure. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
  - name: RADIOSTSEL
    description: "2.4 GHz RADIO sleep timer kernel clock enable and selection\r Set and cleared by software.\r Access can be secured by GTZC_TZSC RADIOSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 18
    bit_size: 2
    enum: RADIOSTSEL
  - name: LSCOEN
    description: "Low-speed clock output (LSCO) enable\r Set and cleared by software.\r Access can be secured by RCC LSISEC and/or RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 24
    bit_size: 1
  - name: LSCOSEL
    description: "Low-speed clock output selection\r Set and cleared by software.\r Access can be secured by RCC LSISEC and/or RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 25
    bit_size: 1
    enum: LSCOSEL
  - name: LSI1ON
    description: "LSI1 oscillator enable\r Set and cleared by software.\r Access can be secured by RCC LSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 26
    bit_size: 1
  - name: LSI1RDY
    description: "LSI1 oscillator ready\r Set and cleared by hardware to indicate when the LSI1 oscillator is stable. After the LSI1ON bit is cleared, LSI1RDY goes low after three internal low-speed oscillator clock cycles. This bit is set when the LSI1 is used by IWDG or RTC, even if LSI1ON = 0.\r Access can be secured by RCC LSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 27
    bit_size: 1
  - name: LSI1PREDIV
    description: "LSI1 Low-speed clock divider configuration\r Set and cleared by software to enable the LSI1 division. This bit can be written only when the LSI1 is disabled (LSI1ON = 0 and LSI1RDY = 0). The LSI1PREDIV cannot be changed if the LSI1 is used by the IWDG or by the RTC.\r Access can be secured by RCC LSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 28
    bit_size: 1
    enum: LSIPREDIV
  - name: LSI2ON
    description: LSI2 oscillator enable
    bit_offset: 29
    bit_size: 1
  - name: LSI2RDY
    description: LSI2 oscillator ready.
    bit_offset: 30
    bit_size: 1
fieldset/BDCR2:
  description: RCC Backup domain control register
  fields:
  - name: LSI2MODE
    description: LSI2 oscillator operating mode configuration.
    bit_offset: 0
    bit_size: 3
    enum: LSI2MODE
  - name: LSI2CFG
    description: LSI2 oscillator configuration.
    bit_offset: 4
    bit_size: 4
    enum: LSI2CFG
fieldset/CCIPR1:
  description: RCC peripherals independent clock configuration register 1
  fields:
  - name: USART1SEL
    description: "USART1 kernel clock source selection\r This bits are used to select the USART1 kernel clock source.\r Access can be secured by GTZC_TZSC USART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The USART1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI or LSE."
    bit_offset: 0
    bit_size: 2
    enum: USART1SEL
  - name: USART2SEL
    description: "USART2 kernel clock source selection\r This bits are used to select the USART2 kernel clock source.\r Access can be secured by GTZC_TZSC USART2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The USART2 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI or LSE."
    bit_offset: 2
    bit_size: 2
    enum: USARTSEL
  - name: USART3SEL
    description: "USART3 kernel clock source selection\r This bits are used to select the USART3 kernel clock source.\r Access can be secured by GTZC_TZSC USART2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The USART3 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI or LSE."
    bit_offset: 4
    bit_size: 2
    enum: USARTSEL
  - name: I2C1SEL
    description: "I2C1 kernel clock source selection\r These bits are used to select the I2C1 kernel clock source.\r Access can be secured by GTZC_TZSC I2C1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The I2C1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI."
    bit_offset: 10
    bit_size: 2
    enum: I2C1SEL
  - name: I2C2SEL
    description: "I2C2 kernel clock source selection\r These bits are used to select the I2C2 kernel clock source.\r Access can be secured by GTZC_TZSC I2C2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The I2C2 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI."
    bit_offset: 12
    bit_size: 2
    enum: I2C1SEL
  - name: I2C4SEL
    description: "I2C4 kernel clock source selection\r These bits are used to select the I2C4 kernel clock source.\r Access can be secured by GTZC_TZSC I2C4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The I2C4 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI."
    bit_offset: 14
    bit_size: 2
    enum: I2C1SEL
  - name: SPI2SEL
    description: "SPI2 kernel clock source selection\r These bits are used to select the SPI2 kernel clock source.\r Access can be secured by GTZC_TZSC SPI2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The SPI2 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI."
    bit_offset: 16
    bit_size: 2
    enum: SPI2SEL
  - name: LPTIM2SEL
    description: "Low-power timer 2 kernel clock source selection\r These bits are used to select the LPTIM2 kernel clock source.\r Access can be secured by GTZC_TZSC LPTIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The LPTIM2 is functional in Stop 0 and Stop 1 mode only when the kernel clock is LSI, LSE or HSI if HSIKERON = 1."
    bit_offset: 18
    bit_size: 2
    enum: LPTIM2SEL
  - name: SPI1SEL
    description: "SPI1 kernel clock source selection\r These bits are used to select the SPI1 kernel clock source.\r Access can be secured by GTZC_TZSC SPI1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The SPI1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI."
    bit_offset: 20
    bit_size: 2
    enum: SPI1SEL
  - name: SYSTICKSEL
    description: "SysTick clock source selection\r These bits are used to select the SysTick clock source.\r Access can be secured by RCC SYSCLKSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: When LSE or LSI is selected, the AHB frequency must be at least four times higher than the LSI or LSE frequency. In addition, a jitter up to one hclk1 cycle is introduced, due to the LSE or LSI sampling with hclk1 in the SysTick circuitry."
    bit_offset: 22
    bit_size: 2
    enum: SYSTICKSEL
  - name: TIMICSEL
    description: "Clocks sources for TIM16,TIM17 and LPTIM2 internal input capture \r When the TIMICSEL bit is set, the TIM16, TIM17 and LPTIM2 internal input capture can be connected to HSI/256. \r When TIMICSEL is cleared, the HSI, clock sources cannot be selected as TIM16, TIM17 or LPTIM2 internal input capture.\r Access can be secured by GTZC_TZSC TIM16SEC, TIM17SEC, or LPTIM2SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The clock division must be disabled (TIMICSEL configured to 0) before selecting or changing a clock sources division."
    bit_offset: 31
    bit_size: 1
    enum: TIMICSEL
fieldset/CCIPR2:
  description: RCC peripherals independent clock configuration register 2
  fields:
  - name: SAI1SEL
    description: "SAI1 kernel clock source selection\r These bits allow to select the SAI1 kernel clock source.\r Access can be secured by GTZC_TZSC SAI1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 5
    bit_size: 3
    enum: SAI1SEL
  - name: RNGSEL
    description: "RNGSEL kernel clock source selection\r These bits allow to select the RNG kernel clock source.\r Access can be secured by GTZC_TZSC RNGSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 12
    bit_size: 2
    enum: RNGSEL
  - name: OTGHSSEL
    description: USB OTG_HS PHY kernel clock source selection.
    bit_offset: 28
    bit_size: 2
    enum: OTGHSSEL
  - name: ASSEL
    description: "RCC audio synchronization kernel clock source selection\r This bit allows to select the audio synchronization kernel clock source.\r Access can be secured by GTZC_TZSC SAI1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 30
    bit_size: 1
    enum: ASSEL
fieldset/CCIPR3:
  description: RCC peripherals independent clock configuration register 3
  fields:
  - name: LPUART1SEL
    description: "LPUART1 kernel clock source selection\r These bits are used to select the LPUART1 kernel clock source.\r Access can be secured by GTZC_TZSC LPUART1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The LPUART1 is functional in Stop modes only when the kernel clock is HSI or LSE."
    bit_offset: 0
    bit_size: 2
    enum: LPUARTSEL
  - name: SPI3SEL
    description: "SPI3 kernel clock source selection\r These bits are used to select the SPI3 kernel clock source.\r Access can be secured by GTZC_TZSC SPI3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The SPI3 is functional in Stop modes only when the kernel clock is HSI."
    bit_offset: 3
    bit_size: 2
    enum: SPI3SEL
  - name: I2C3SEL
    description: "I2C3 kernel clock source selection\r These bits are used to select the I2C3 kernel clock source.\r Access can be secured by GTZC_TZSC I2C3SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The I2C3 is functional in Stop modes only when the kernel clock is HSI"
    bit_offset: 6
    bit_size: 2
    enum: I2C3SEL
  - name: LPTIM1SEL
    description: "LPTIM1 kernel clock source selection\r These bits are used to select the LPTIM1 kernel clock source.\r Access can be secured by GTZC_TZSC LPTIM1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: The LPTIM1 is functional in Stop modes only when the kernel clock is LSI, LSE, HSI with HSIKERON = 1."
    bit_offset: 10
    bit_size: 2
    enum: LPTIM1SEL
  - name: ADCSEL
    description: "ADC4 kernel clock source selection\r These bits are used to select the ADC4 kernel clock source.\r Access can be secured by GTZC_TZSC ADC4SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r others: reserved\r Note: The ADC4 is functional in Stop modes only when the kernel clock is HSI."
    bit_offset: 12
    bit_size: 3
    enum: ADCSEL
fieldset/CFGR1:
  description: RCC clock configuration register 1
  fields:
  - name: SW
    description: "system clock switch\r Set and cleared by software to select system clock source (SYSCLK).\r Cleared by hardware when entering Stop and Standby modes\r When selecting HSE directly or indirectly as system clock and HSE oscillator clock security fails, cleared by hardware."
    bit_offset: 0
    bit_size: 2
    enum: SW
  - name: SWS
    description: "system clock switch status\r Set and cleared by hardware to indicate which clock source is used as system clock."
    bit_offset: 2
    bit_size: 2
    enum: SW
  - name: MCOSEL
    description: "microcontroller clock output\r Set and cleared by software.\r others: reserved\r Note: This clock output may have some truncated cycles at startup or during MCO clock source switching."
    bit_offset: 24
    bit_size: 4
    enum: MCOSEL
  - name: MCOPRE
    description: "microcontroller clock output prescaler\r Set and cleared by software.\r It is highly recommended to change this prescaler before MCO output is enabled.\r others: not allowed"
    bit_offset: 28
    bit_size: 3
    enum: MCOPRE
fieldset/CFGR2:
  description: RCC clock configuration register 2
  fields:
  - name: HPRE
    description: "AHB1, AHB2 and AHB4 prescaler\r Set and cleared by software to control the division factor of the AHB1, AHB2 and AHB4 clock (hclk1).\r The software must limit the incremental frequency step by setting these bits correctly to ensure that the hclk1 maximum incremental frequency step does not exceed the maximum allowed incremental frequency step (for more details, refer to Table�99: SYSCLK and bus maximum frequency). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value is taken into account.\r 0xx: hclk1 = SYSCLK not divided"
    bit_offset: 0
    bit_size: 3
    enum: HPRE
  - name: PPRE1
    description: "APB1 prescaler\r Set and cleared by software to control the division factor of the APB1 clock (pclk1).\r 0xx: pclk1 = hclk1 not divided"
    bit_offset: 4
    bit_size: 3
    enum: PPRE
  - name: PPRE2
    description: "APB2 prescaler\r Set and cleared by software to control the division factor of the APB2 clock (pclk2).\r 0xx: pclk2 = hclk1 not divided"
    bit_offset: 8
    bit_size: 3
    enum: PPRE
fieldset/CFGR3:
  description: RCC clock configuration register 3
  fields:
  - name: PPRE7
    description: "APB7 prescaler\r Set and cleared by software to control the division factor of the APB7 clock (pclk7).\r 0xx: hclk1 not divided"
    bit_offset: 4
    bit_size: 3
    enum: PPRE
fieldset/CFGR4:
  description: RCC clock configuration register 2
  fields:
  - name: HPRE5
    description: "AHB5 prescaler when SWS select PLL1\r Set and cleared by software to control the division factor of the AHB5 clock (hclk5).\r Must not be changed when SYSCLK source indicated by SWS is PLL1.\r When SYSCLK source indicated by SWS is not PLL1: HPRE5 is not taken into account.\r When SYSCLK source indicated by SWS is PLL1: HPRE5 is taken into account, from the moment the system clock switch occurs\r Depending on the device voltage range, the software must set these bits correctly to ensure that the AHB5 frequency does not exceed the maximum allowed frequency (for more details, refer to Table�99: SYSCLK and bus maximum frequency). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value is taken into account.\r 0xx: hclk5 = SYSCLK not divided"
    bit_offset: 0
    bit_size: 3
    enum: HPRE5
  - name: HDIV5
    description: "AHB5 divider when SWS select HSI or HSE\r Set and reset by software.\r Set to 1 by hardware when entering Stop 1 mode.\r When SYSCLK source indicated by SWS is HSI or HSE: HDIV5 is taken into account\r When SYSCLK source indicated by SWS is PLL1: HDIV5 is taken not taken into account\r Depending on the device voltage range, the software must set this bit correctly to ensure that the AHB5 frequency does not exceed the maximum allowed frequency (for more details, refer to Table�99). After a write operation to this bit and before decreasing the voltage range, this register must be read to be sure that the new value is taken into account."
    bit_offset: 4
    bit_size: 1
    enum: HDIV5
fieldset/CICR:
  description: RCC clock interrupt clear register
  fields:
  - name: LSI1RDYC
    description: "LSI1 ready interrupt clear\r Writing this bit to 1 clears the LSI1RDYF flag. Writing 0 has no effect.\r Access to the bit can be secured by RCC LSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: LSERDYC
    description: "LSE ready interrupt clear\r Writing this bit to 1 clears the LSERDYF flag. Writing 0 has no effect.\r Access to the bit can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: HSIRDYC
    description: "HSI ready interrupt clear\r Writing this bit to 1 clears the HSIRDYF flag. Writing 0 has no effect.\\\r Access to the bit can be secured by RCC HSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 3
    bit_size: 1
  - name: HSERDYC
    description: "HSE ready interrupt clear\r Writing this bit to 1 clears the HSERDYF flag. Writing 0 has no effect.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 4
    bit_size: 1
  - name: PLLRDYC
    description: "PLL1 ready interrupt clear\r Writing this bit to 1 clears the PLL1RDYF flag. Writing 0 has no effect.\r Access to the bit can be secured by RCC PLL1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: HSECSSC
    description: "High speed external clock security system interrupt clear\r Writing this bit to 1 clears the HSECSSF flag. Writing 0 has no effect.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 10
    bit_size: 1
  - name: LSI2RDYC
    description: LSI2 ready interrupt clear.
    bit_offset: 16
    bit_size: 1
fieldset/CIER:
  description: RCC clock interrupt enable register
  fields:
  - name: LSI1RDYIE
    description: "LSI1 ready interrupt enable\r Set and cleared by software to enable/disable interrupt caused by the LSI1 oscillator stabilization.\r Access to the bit can be secured by RCC LSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: LSERDYIE
    description: "LSE ready interrupt enable\r Set and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization.\r Access to the bit can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: HSIRDYIE
    description: "HSI ready interrupt enable\r Set and cleared by software to enable/disable interrupt caused by the HSI oscillator stabilization.\r Access to the bit can be secured by RCC HSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 3
    bit_size: 1
  - name: HSERDYIE
    description: "HSE ready interrupt enable\r Set and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 4
    bit_size: 1
  - name: PLLRDYIE
    description: "PLL1 ready interrupt enable\r Set and cleared by software to enable/disable interrupt caused by PLL1 lock.\r Access to the bit can be secured by RCC PLL1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: LSI2RDYIE
    description: LSI2 ready interrupt enable
    bit_offset: 16
    bit_size: 1
fieldset/CIFR:
  description: RCC clock interrupt flag register
  fields:
  - name: LSI1RDYF
    description: "LSI1 ready interrupt flag\r Set by hardware when the LSI1 clock becomes stable and LSI1RDYIE is set.\r Cleared by software setting the LSI1RDYC bit.\r Access to the bit can be secured by RCC LSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 0
    bit_size: 1
  - name: LSERDYF
    description: "LSE ready interrupt flag\r Set by hardware when the LSE clock becomes stable and LSERDYIE is set.\r Cleared by software setting the LSERDYC bit.\r Access to the bit can be secured by RCC LSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 1
    bit_size: 1
  - name: HSIRDYF
    description: "HSI ready interrupt flag\r Set by hardware when the HSI clock becomes stable and HSIRDYIE is set in a response to setting the HSION (see CR). When HSION is not set but the HSI oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.\r Access to the bit can be secured by RCC HSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Cleared by software setting the HSIRDYC bit."
    bit_offset: 3
    bit_size: 1
  - name: HSERDYF
    description: "HSE ready interrupt flag\r Set by hardware when the HSE clock becomes stable and HSERDYIE is set.\r Cleared by software setting the HSERDYC bit.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 4
    bit_size: 1
  - name: PLLRDYF
    description: "PLL1 ready interrupt flag\r Set by hardware when the PLL1 locks and PLL1RDYIE is set.\r Cleared by software setting the PLL1RDYC bit.\r Access to the bit can be secured by RCC PLL1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 6
    bit_size: 1
  - name: HSECSSF
    description: "HSE clock security system interrupt flag\r Set by hardware when a clock security failure is detected in the HSE oscillator.\r Cleared by software setting the HSECSSC bit.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 10
    bit_size: 1
  - name: LSI2RDYF
    description: LSI2 ready interrupt flag.
    bit_offset: 16
    bit_size: 1
fieldset/CR:
  description: RCC clock control register
  fields:
  - name: HSION
    description: "HSI clock enable\r Set and cleared by software.\r Cleared by hardware when entering Stop and Standby modes. \r Set by hardware to force the HSI oscillator on when exiting Stop and Standby modes.\r Set by hardware to force the HSI oscillator on in case of clock security failure of the HSE crystal oscillator.\r This bit is set by hardware if the HSI is used directly or indirectly as system clock.\r Access to the bit can be secured by RCC HSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 8
    bit_size: 1
  - name: HSIKERON
    description: "HSI enable for some peripheral kernels\r Set and cleared by software to force HSI oscillator on even in Stop modes. \r Keeping the HSI oscillator on in Stop modes allows the communication speed not to be reduced by the HSI oscillator startup time. This bit has no effect on register bit HSION value.\r Cleared by hardware when entering Standby modes. \r Refer to Peripherals clock gating and autonomous mode for more details.\r Access to the bit can be secured by RCC HSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 9
    bit_size: 1
  - name: HSIRDY
    description: "HSI clock ready flag\r Set by hardware to indicate that HSI oscillator is stable. This bit is set only when HSI is enabled by software by setting HSION.\r Access to the bit can be secured by RCC HSISEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV.\r Note: Once the HSION bit is cleared, HSIRDY goes low after six HSI clock cycles."
    bit_offset: 10
    bit_size: 1
  - name: HSEON
    description: "HSE clock enable\r Set and cleared by software.\r Cleared by hardware to stop the HSE clock for the CPU when entering Stop and Standby modes and on a HSECSS failure.\r When the HSE is used as 2.4 GHz RADIO kernel clock, enabled by RADIOEN and RADIOSMEN and the 2.4 GHz RADIO is active, HSEON is not be cleared when entering low power mode. In this case only Stop 0 mode is entered as low power mode.\r This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 16
    bit_size: 1
  - name: HSERDY
    description: "HSE clock ready flag\r Set by hardware to indicate that the HSE oscillator is stable. This bit is set both when HSE is enabled by software by setting HSEON and when requested as kernel clock by the 2.4 GHz RADIO.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 17
    bit_size: 1
  - name: HSECSSON
    description: "HSE clock security system enable\r Set by software to enable the HSE clock security system. When HSECSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready and disabled by hardware if a HSE clock failure is detected. This bit is set only and is cleared by reset.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 19
    bit_size: 1
  - name: HSEPRE
    description: "HSE clock for SYSCLK prescaler\r Set and cleared by software to control the division factor of the HSE clock for SYSCLK.\r Access to the bit can be secured by RCC HSESEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 20
    bit_size: 1
    enum: HSEPRE
  - name: PLLON
    description: "PLL1 enable\r Set and cleared by software to enable the main PLL.\r Cleared by hardware when entering Stop or Standby modes and when PLL1 on HSE is selected as sysclk, on a HSECSS failure.\r This bit cannot be reset if the PLL1 clock is used as the system clock.\r Access to the bit can be secured by RCC PLL1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 24
    bit_size: 1
  - name: PLLRDY
    description: "PLL1 clock ready flag\r Set by hardware to indicate that the PLL1 is locked.\r Access to the bit can be secured by RCC PLL1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 25
    bit_size: 1
fieldset/CSR:
  description: RCC control/status register
  fields:
  - name: RMVF
    description: "Remove reset flag\r Set by software to clear the reset flags.\r Access can be secured by RCC RMVFSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with RCC SPRIV or when non-secure with RCC NSPRIV."
    bit_offset: 23
    bit_size: 1
  - name: OBLRSTF
    description: "Option byte loader reset flag\r Set by hardware when a reset from the option byte loading occurs.\r Cleared by writing to the RMVF bit."
    bit_offset: 25
    bit_size: 1
  - name: PINRSTF
    description: "NRST pin reset flag\r Set by hardware when a reset from the NRST pin occurs.\r Cleared by writing to the RMVF bit."
    bit_offset: 26
    bit_size: 1
  - name: BORRSTF
    description: "BOR flag\r Set by hardware when a BOR occurs.\r Cleared by writing to the RMVF bit."
    bit_offset: 27
    bit_size: 1
  - name: SFTRSTF
    description: "Software reset flag\r Set by hardware when a software reset occurs.\r Cleared by writing to the RMVF bit."
    bit_offset: 28
    bit_size: 1
  - name: IWDGRSTF
    description: "Independent watchdog reset flag\r Set by hardware when an independent watchdog reset domain occurs.\r Cleared by writing to the RMVF bit."
    bit_offset: 29
    bit_size: 1
  - name: WWDGRSTF
    description: "Window watchdog reset flag\r Set by hardware when a window watchdog reset occurs.\r Cleared by writing to the RMVF bit."
    bit_offset: 30
    bit_size: 1
  - name: LPWRRSTF
    description: "Low-power reset flag\r Set by hardware when a reset occurs due to illegal Stop and Standby modes entry.\r Cleared by writing to the RMVF bit."
    bit_offset: 31
    bit_size: 1
fieldset/ECSCR1:
  description: RCC external clock sources calibration register 1
  fields:
  - name: HSETRIM
    description: "HSE clock trimming \r These bits provide user-programmable capacitor trimming value. It can be programmed to adjust the HSE oscillator frequency."
    bit_offset: 16
    bit_size: 6
fieldset/ICSCR3:
  description: RCC internal clock sources calibration register 3
  fields:
  - name: HSICAL
    description: "HSI clock calibration\r These bits are initialized at startup with the factory-programmed HSI calibration value. When HSITRIM[4:0] is written, HSICAL[11:0] is updated with the sum of HSITRIM[4:0] and the initial factory trim value."
    bit_offset: 0
    bit_size: 12
  - name: HSITRIM
    description: "HSI clock trimming \r These bits provide an additional user-programmable trimming value that is added to the HSICAL[11:0] bits. It can be programmed to adjust to voltage and temperature variations that influence the frequency of the HSI."
    bit_offset: 16
    bit_size: 5
fieldset/PLL1CFGR:
  description: RCC PLL1 configuration register
  fields:
  - name: PLLSRC
    description: "PLL1 entry clock source\r Set and cleared by software to select PLL1 clock source. These bits can be written only when the PLL1 is disabled.\r Cleared by hardware when entering Stop or Standby modes. \r Note: In order to save power, when no PLL1 clock is used, the value of PLL1SRC must be 0."
    bit_offset: 0
    bit_size: 2
    enum: PLLSRC
  - name: PLLRGE
    description: "PLL1 input frequency range\r Set and reset by software to select the proper reference frequency range used for PLL1.\r This bit must be written before enabling the PLL1.\r 00-01-10: PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz"
    bit_offset: 2
    bit_size: 2
    enum: PLLRGE
  - name: PLLFRACEN
    description: "PLL1 fractional latch enable\r Set and reset by software to latch the content of PLL1FRACN into the ΣΔ modulator.\r In order to latch the PLL1FRACN value into the ΣΔ modulator, PLL1FRACEN must be set to 0, then set to 1: the transition 0 to 1 transfers the content of PLL1FRACN into the modulator (see PLL1 initialization phase for details)."
    bit_offset: 4
    bit_size: 1
  - name: PLLM
    description: "Prescaler for PLL1\r Set and cleared by software to configure the prescaler of the PLL1. The VCO1 input frequency is PLL1 input clock frequency/PLL1M.\r This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). \r ..."
    bit_offset: 8
    bit_size: 3
    enum: PLLM
  - name: PLLPEN
    description: "PLL1 DIVP divider output enable\r Set and reset by software to enable the pll1pclk output of the PLL1.\r To save power, PLL1PEN and PLL1P bits must be set to 0 when the pll1pclk is not used. \r This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
    bit_offset: 16
    bit_size: 1
  - name: PLLQEN
    description: "PLL1 DIVQ divider output enable\r Set and reset by software to enable the pll1qclk output of the PLL1.\r To save power, PLL1QEN and PLL1Q bits must be set to 0 when the pll1qclk is not used. \r This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
    bit_offset: 17
    bit_size: 1
  - name: PLLREN
    description: "PLL1 DIVR divider output enable\r Set and cleared by software to enable the pll1rclk output of the PLL1.\r To save power, PLL1REN and PLL1R bits must be set to 0 when the pll1rclk is not used.\r This bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
    bit_offset: 18
    bit_size: 1
  - name: PLLRCLKPRE
    description: "pll1rclk clock for SYSCLK prescaler division enable\r Set and cleared by software to control the division of the pll1rclk clock for SYSCLK."
    bit_offset: 20
    bit_size: 1
    enum: PLLRCLKPRE
  - name: PLLRCLKPRESTEP
    description: "pll1rclk clock for SYSCLK prescaler division step selection\r Set and cleared by software to control the division step of the pll1rclk clock for SYSCLK."
    bit_offset: 21
    bit_size: 1
    enum: PLLRCLKPRESTEP
  - name: PLLRCLKPRERDY
    description: "pll1rclkpre not divided ready.\r Set by hardware after PLL1RCLKPRE has been set from divided to not divide, to indicate that the pll1rclk not divided is available on sysclkpre."
    bit_offset: 22
    bit_size: 1
fieldset/PLL1DIVR:
  description: RCC PLL1 dividers register
  fields:
  - name: PLLN
    description: "Multiplication factor for PLL1 VCO\r Set and reset by software to control the multiplication factor of the VCO.\r These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\r ...\r ...\r others: reserved\r VCO output frequency = F<sub>ref1_ck</sub> x multiplication factor for PLL1 VCO, when fractional value 0 has been loaded into PLL1FRACN, with: \r Multiplication factor for PLL1 VCO between 4 and 512\r input frequency F<sub>ref1_ck</sub> between 4 and 16�MHz"
    bit_offset: 0
    bit_size: 9
    enum: PLLN
  - name: PLLP
    description: "PLL1 DIVP division factor\r Set and reset by software to control the frequency of the pll1pclk clock.\r These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\r Note that odd division factors are not allowed.\r ..."
    bit_offset: 9
    bit_size: 7
    enum: PLLDIV
  - name: PLLQ
    description: "PLL1 DIVQ division factor\r Set and reset by software to control the frequency of the PLl1QCLK clock.\r These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\r ..."
    bit_offset: 16
    bit_size: 7
    enum: PLLDIV
  - name: PLLR
    description: "PLL1 DIVR division factor\r Set and reset by software to control the frequency of the pll1rclk clock.\r These bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\r ..."
    bit_offset: 24
    bit_size: 7
    enum: PLLDIV
fieldset/PLL1FRACR:
  description: RCC PLL1 fractional divider register
  fields:
  - name: PLLFRACN
    description: "Fractional part of the multiplication factor for PLL1 VCO\r Set and reset by software to control the fractional part of the multiplication factor of the VCO.\r These bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO.\r VCO output frequency = F<sub>ref1_ck</sub> x [multiplication factor for PLL1 VCO + (PLL1FRACN / 2<sup>13</sup>)], with: \r Multiplication factor for PLL1 VCO must be between 4 and 512.\r PLL1FRACN can be between 0 and 2<sup>13</sup>- 1.\r The input frequency F<sub>ref1_ck</sub> must be between 4 and 16 MHz. \r To change the used fractional value on-the-fly even if the PLL1 is enabled, the application must proceed as follows:\r Set the bit PLL1FRACEN to 0. \r Write the new fractional value into PLL1FRACN. \r Set the bit PLL1FRACEN to 1."
    bit_offset: 3
    bit_size: 13
fieldset/PRIVCFGR:
  description: RCC privilege configuration register
  fields:
  - name: SPRIV
    description: "RCC secure functions privilege configuration\r Set and reset by software.\r This bit can be written only by a secure privileged access."
    bit_offset: 0
    bit_size: 1
  - name: NSPRIV
    description: "RCC non-secure functions privilege configuration\r Set and reset by software.\r This bit can be written only by privileged access, secure or non-secure."
    bit_offset: 1
    bit_size: 1
fieldset/RADIOENR:
  description: RCC RADIO peripheral clock enable register
  fields:
  - name: BBCLKEN
    description: "2.4 GHz RADIO baseband kernel clock (aclk) enable\r Set and cleared by software.\r Note: The HSE oscillator needs to be enabled by either HSEON or STRADIOCLKON."
    bit_offset: 1
    bit_size: 1
  - name: STRADIOCLKON
    description: "2.4 GHz RADIO bus clock enable and HSE oscillator enable by 2.4 GHz RADIO sleep timer wakeup event\r Set by hardware on a 2.4 GHz RADIO sleep timer wakeup event.\r Cleared by software writing zero to this bit.\r Note: Before accessing the 2.4 GHz RADIO registers the RADIOCLKRDY bit must be checked."
    bit_offset: 16
    bit_size: 1
  - name: RADIOCLKRDY
    description: "2.4 GHz RADIO bus clock ready.\r Set and cleared by hardware to indicate that the 2.4 GHz RADIO bus clock is ready and the 2.4 GHz RADIO registers can be accessed.\r Note: Once both RADIOEN and STRADIOCLKON are cleared, RADIOCLKRDY goes low after three hclk5 clock cycles."
    bit_offset: 17
    bit_size: 1
fieldset/SECCFGR:
  description: RCC secure configuration register
  fields:
  - name: HSISEC
    description: "HSI clock configuration and status bits security\r Set and reset by software."
    bit_offset: 0
    bit_size: 1
  - name: HSESEC
    description: "HSE clock configuration bits, status bits and HSECSS security\r Set and reset by software."
    bit_offset: 1
    bit_size: 1
  - name: LSISEC
    description: "LSI clock configuration and status bits security\r Set and reset by software."
    bit_offset: 3
    bit_size: 1
  - name: LSESEC
    description: "LSE clock configuration and status bits security\r Set and reset by software."
    bit_offset: 4
    bit_size: 1
  - name: SYSCLKSEC
    description: "SYSCLK selection, clock output on MCO configuration security\r Set and reset by software."
    bit_offset: 5
    bit_size: 1
  - name: PRESCSEC
    description: "AHBx/APBx prescaler configuration bits security\r Set and reset by software."
    bit_offset: 6
    bit_size: 1
  - name: PLLSEC
    description: "PLL1 clock configuration and status bits security\r Set and reset by software."
    bit_offset: 7
    bit_size: 1
  - name: RMVFSEC
    description: "Remove reset flag security\r Set and reset by software."
    bit_offset: 12
    bit_size: 1
enum/ADCSEL:
  bit_size: 3
  variants:
  - name: HCLK4
    description: hclk4 clock selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: PLL1_P
    description: pll1pclk selected
    value: 2
  - name: HSE
    description: HSE clock selected
    value: 3
  - name: HSI
    description: HSI clock selected
    value: 4
enum/ASSEL:
  bit_size: 1
  variants:
  - name: PLL1_P
    description: pll1pclk selected.
    value: 0
  - name: PLL1_Q
    description: pll1qclk selected.
    value: 1
enum/HDIV5:
  bit_size: 1
  variants:
  - name: Div1
    description: hclk5 = SYSCLK not divided
    value: 0
  - name: Div2
    description: hclk5 = SYSCLK divided by 2
    value: 1
enum/HPRE:
  bit_size: 3
  variants:
  - name: Div1
    description: DCLK not divided
    value: 0
  - name: Div2
    description: hclk = SYSCLK divided by 2
    value: 4
  - name: Div4
    description: hclk = SYSCLK divided by 4
    value: 5
  - name: Div8
    description: hclk = SYSCLK divided by 8
    value: 6
  - name: Div16
    description: hclk = SYSCLK divided by 16
    value: 7
enum/HPRE5:
  bit_size: 3
  variants:
  - name: Div1
    description: DCLK not divided
    value: 0
  - name: Div2
    description: hclk5 = SYSCLK divided by 2
    value: 4
  - name: Div3
    description: hclk5 = SYSCLK divided by 3
    value: 5
  - name: Div4
    description: hclk5 = SYSCLK divided by 4
    value: 6
  - name: Div6
    description: hclk5 = SYSCLK divided by 6
    value: 7
enum/HSEPRE:
  bit_size: 1
  variants:
  - name: Div1
    description: HSE not divided, SYSCLK = HSE
    value: 0
  - name: Div2
    description: HSE divided, SYSCLK = HSE/2
    value: 1
enum/I2C1SEL:
  bit_size: 2
  variants:
  - name: PCLK1
    description: pclk1 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
enum/I2C3SEL:
  bit_size: 2
  variants:
  - name: PCLK7
    description: pclk7 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
enum/LPTIM1SEL:
  bit_size: 2
  variants:
  - name: PCLK7
    description: pclk7 selected.
    value: 0
  - name: LSI
    description: LSI selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
  - name: LSE
    description: LSE selected
    value: 3
enum/LPTIM2SEL:
  bit_size: 2
  variants:
  - name: PCLK1
    description: pclk7 selected.
    value: 0
  - name: LSI
    description: LSI selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
  - name: LSE
    description: LSE selected
    value: 3
enum/LPUARTSEL:
  bit_size: 2
  variants:
  - name: PCLK7
    description: pclk7 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
  - name: LSE
    description: LSE selected
    value: 3
enum/LSCOSEL:
  bit_size: 1
  variants:
  - name: LSI
    description: LSI clock selected
    value: 0
  - name: LSE
    description: LSE clock selected
    value: 1
enum/LSEDRV:
  bit_size: 2
  variants:
  - name: Low
    description: Low driving capability
    value: 0
  - name: MediumLow
    description: Medium low driving capability
    value: 1
  - name: MediumHigh
    description: Medium high driving capability
    value: 2
  - name: High
    description: High driving capability
    value: 3
enum/LSETRIM:
  bit_size: 2
  variants:
  - name: R5_4
    description: current source resistance 5/4 x R
    value: 0
  - name: R
    description: current source resistance R
    value: 1
  - name: R3_4
    description: current source resistance 3/4 x R
    value: 2
  - name: R2_3
    description: current source resistance 2/3 x R
    value: 3
enum/LSI2CFG:
  bit_size: 4
  variants:
  - name: Sensitivity0At80C
    description: LSI2 frequency temperature sensitivity is close to 0 at +80 less thansup oless than/sup C.
    value: 0
  - name: Sensitivity0At50C
    description: LSI2 frequency temperature sensitivity is close to 0 at +50 less thansup oless than/sup C.
    value: 1
  - name: Sensitivity0At20C
    description: LSI2 frequency temperature sensitivity is close to 0 at +20 less thansup oless than/sup C.
    value: 2
enum/LSI2MODE:
  bit_size: 3
  variants:
  - name: NominalPower
    description: nominal-power, high accuracy.
    value: 0
  - name: LowPower
    description: low-power, medium accuracy.
    value: 1
  - name: UltraLowPower
    description: ultra-low-power, low accuracy.
    value: 2
enum/LSIPREDIV:
  bit_size: 1
  variants:
  - name: Div1
    description: LSI not divided
    value: 0
  - name: Div128
    description: LSI divided by 128
    value: 1
enum/MCOPRE:
  bit_size: 3
  variants:
  - name: Div1
    description: MCO divided by 1
    value: 0
  - name: Div2
    description: MCO divided by 2
    value: 1
  - name: Div4
    description: MCO divided by 4
    value: 2
  - name: Div8
    description: MCO divided by 8
    value: 3
  - name: Div16
    description: MCO divided by 16
    value: 4
enum/MCOSEL:
  bit_size: 4
  variants:
  - name: DISABLED
    description: MCO output disabled, no clock on MCO
    value: 0
  - name: SYSCLKPRE
    description: sysclkpre system clock after PLL1RCLKPRE division selected
    value: 1
  - name: HSI
    description: HSI clock selected
    value: 3
  - name: HSE
    description: HSE clock selected
    value: 4
  - name: PLL1_R
    description: pll1rclk clock selected
    value: 5
  - name: LSI
    description: LSI clock selected
    value: 6
  - name: LSE
    description: LSE clock selected
    value: 7
  - name: PLL1_P
    description: pll1pclk clock selected
    value: 8
  - name: PLL1_Q
    description: pll1qclk clock selected
    value: 9
  - name: HCLK5
    description: hclk5 clock selected
    value: 10
enum/OTGHSSEL:
  bit_size: 2
  variants:
  - name: HSE
    description: HSE32 selected.
    value: 0
  - name: PLL1_P
    description: pll1pclk selected,.
    value: 1
  - name: HSE_DIV_2
    description: HSE32 divided by 2 selected.
    value: 2
  - name: PLL1_P_DIV_2
    description: pll1pclk divided by 2 selected.
    value: 3
enum/PLLDIV:
  bit_size: 7
  variants:
  - name: Div1
    value: 0
  - name: Div2
    value: 1
  - name: Div3
    value: 2
  - name: Div4
    value: 3
  - name: Div5
    value: 4
  - name: Div6
    value: 5
  - name: Div7
    value: 6
  - name: Div8
    value: 7
  - name: Div9
    value: 8
  - name: Div10
    value: 9
  - name: Div11
    value: 10
  - name: Div12
    value: 11
  - name: Div13
    value: 12
  - name: Div14
    value: 13
  - name: Div15
    value: 14
  - name: Div16
    value: 15
  - name: Div17
    value: 16
  - name: Div18
    value: 17
  - name: Div19
    value: 18
  - name: Div20
    value: 19
  - name: Div21
    value: 20
  - name: Div22
    value: 21
  - name: Div23
    value: 22
  - name: Div24
    value: 23
  - name: Div25
    value: 24
  - name: Div26
    value: 25
  - name: Div27
    value: 26
  - name: Div28
    value: 27
  - name: Div29
    value: 28
  - name: Div30
    value: 29
  - name: Div31
    value: 30
  - name: Div32
    value: 31
  - name: Div33
    value: 32
  - name: Div34
    value: 33
  - name: Div35
    value: 34
  - name: Div36
    value: 35
  - name: Div37
    value: 36
  - name: Div38
    value: 37
  - name: Div39
    value: 38
  - name: Div40
    value: 39
  - name: Div41
    value: 40
  - name: Div42
    value: 41
  - name: Div43
    value: 42
  - name: Div44
    value: 43
  - name: Div45
    value: 44
  - name: Div46
    value: 45
  - name: Div47
    value: 46
  - name: Div48
    value: 47
  - name: Div49
    value: 48
  - name: Div50
    value: 49
  - name: Div51
    value: 50
  - name: Div52
    value: 51
  - name: Div53
    value: 52
  - name: Div54
    value: 53
  - name: Div55
    value: 54
  - name: Div56
    value: 55
  - name: Div57
    value: 56
  - name: Div58
    value: 57
  - name: Div59
    value: 58
  - name: Div60
    value: 59
  - name: Div61
    value: 60
  - name: Div62
    value: 61
  - name: Div63
    value: 62
  - name: Div64
    value: 63
  - name: Div65
    value: 64
  - name: Div66
    value: 65
  - name: Div67
    value: 66
  - name: Div68
    value: 67
  - name: Div69
    value: 68
  - name: Div70
    value: 69
  - name: Div71
    value: 70
  - name: Div72
    value: 71
  - name: Div73
    value: 72
  - name: Div74
    value: 73
  - name: Div75
    value: 74
  - name: Div76
    value: 75
  - name: Div77
    value: 76
  - name: Div78
    value: 77
  - name: Div79
    value: 78
  - name: Div80
    value: 79
  - name: Div81
    value: 80
  - name: Div82
    value: 81
  - name: Div83
    value: 82
  - name: Div84
    value: 83
  - name: Div85
    value: 84
  - name: Div86
    value: 85
  - name: Div87
    value: 86
  - name: Div88
    value: 87
  - name: Div89
    value: 88
  - name: Div90
    value: 89
  - name: Div91
    value: 90
  - name: Div92
    value: 91
  - name: Div93
    value: 92
  - name: Div94
    value: 93
  - name: Div95
    value: 94
  - name: Div96
    value: 95
  - name: Div97
    value: 96
  - name: Div98
    value: 97
  - name: Div99
    value: 98
  - name: Div100
    value: 99
  - name: Div101
    value: 100
  - name: Div102
    value: 101
  - name: Div103
    value: 102
  - name: Div104
    value: 103
  - name: Div105
    value: 104
  - name: Div106
    value: 105
  - name: Div107
    value: 106
  - name: Div108
    value: 107
  - name: Div109
    value: 108
  - name: Div110
    value: 109
  - name: Div111
    value: 110
  - name: Div112
    value: 111
  - name: Div113
    value: 112
  - name: Div114
    value: 113
  - name: Div115
    value: 114
  - name: Div116
    value: 115
  - name: Div117
    value: 116
  - name: Div118
    value: 117
  - name: Div119
    value: 118
  - name: Div120
    value: 119
  - name: Div121
    value: 120
  - name: Div122
    value: 121
  - name: Div123
    value: 122
  - name: Div124
    value: 123
  - name: Div125
    value: 124
  - name: Div126
    value: 125
  - name: Div127
    value: 126
  - name: Div128
    value: 127
enum/PLLM:
  bit_size: 3
  variants:
  - name: Div1
    value: 0
  - name: Div2
    value: 1
  - name: Div3
    value: 2
  - name: Div4
    value: 3
  - name: Div5
    value: 4
  - name: Div6
    value: 5
  - name: Div7
    value: 6
  - name: Div8
    value: 7
enum/PLLN:
  bit_size: 9
  variants:
  - name: Mul4
    value: 3
  - name: Mul5
    value: 4
  - name: Mul6
    value: 5
  - name: Mul7
    value: 6
  - name: Mul8
    value: 7
  - name: Mul9
    value: 8
  - name: Mul10
    value: 9
  - name: Mul11
    value: 10
  - name: Mul12
    value: 11
  - name: Mul13
    value: 12
  - name: Mul14
    value: 13
  - name: Mul15
    value: 14
  - name: Mul16
    value: 15
  - name: Mul17
    value: 16
  - name: Mul18
    value: 17
  - name: Mul19
    value: 18
  - name: Mul20
    value: 19
  - name: Mul21
    value: 20
  - name: Mul22
    value: 21
  - name: Mul23
    value: 22
  - name: Mul24
    value: 23
  - name: Mul25
    value: 24
  - name: Mul26
    value: 25
  - name: Mul27
    value: 26
  - name: Mul28
    value: 27
  - name: Mul29
    value: 28
  - name: Mul30
    value: 29
  - name: Mul31
    value: 30
  - name: Mul32
    value: 31
  - name: Mul33
    value: 32
  - name: Mul34
    value: 33
  - name: Mul35
    value: 34
  - name: Mul36
    value: 35
  - name: Mul37
    value: 36
  - name: Mul38
    value: 37
  - name: Mul39
    value: 38
  - name: Mul40
    value: 39
  - name: Mul41
    value: 40
  - name: Mul42
    value: 41
  - name: Mul43
    value: 42
  - name: Mul44
    value: 43
  - name: Mul45
    value: 44
  - name: Mul46
    value: 45
  - name: Mul47
    value: 46
  - name: Mul48
    value: 47
  - name: Mul49
    value: 48
  - name: Mul50
    value: 49
  - name: Mul51
    value: 50
  - name: Mul52
    value: 51
  - name: Mul53
    value: 52
  - name: Mul54
    value: 53
  - name: Mul55
    value: 54
  - name: Mul56
    value: 55
  - name: Mul57
    value: 56
  - name: Mul58
    value: 57
  - name: Mul59
    value: 58
  - name: Mul60
    value: 59
  - name: Mul61
    value: 60
  - name: Mul62
    value: 61
  - name: Mul63
    value: 62
  - name: Mul64
    value: 63
  - name: Mul65
    value: 64
  - name: Mul66
    value: 65
  - name: Mul67
    value: 66
  - name: Mul68
    value: 67
  - name: Mul69
    value: 68
  - name: Mul70
    value: 69
  - name: Mul71
    value: 70
  - name: Mul72
    value: 71
  - name: Mul73
    value: 72
  - name: Mul74
    value: 73
  - name: Mul75
    value: 74
  - name: Mul76
    value: 75
  - name: Mul77
    value: 76
  - name: Mul78
    value: 77
  - name: Mul79
    value: 78
  - name: Mul80
    value: 79
  - name: Mul81
    value: 80
  - name: Mul82
    value: 81
  - name: Mul83
    value: 82
  - name: Mul84
    value: 83
  - name: Mul85
    value: 84
  - name: Mul86
    value: 85
  - name: Mul87
    value: 86
  - name: Mul88
    value: 87
  - name: Mul89
    value: 88
  - name: Mul90
    value: 89
  - name: Mul91
    value: 90
  - name: Mul92
    value: 91
  - name: Mul93
    value: 92
  - name: Mul94
    value: 93
  - name: Mul95
    value: 94
  - name: Mul96
    value: 95
  - name: Mul97
    value: 96
  - name: Mul98
    value: 97
  - name: Mul99
    value: 98
  - name: Mul100
    value: 99
  - name: Mul101
    value: 100
  - name: Mul102
    value: 101
  - name: Mul103
    value: 102
  - name: Mul104
    value: 103
  - name: Mul105
    value: 104
  - name: Mul106
    value: 105
  - name: Mul107
    value: 106
  - name: Mul108
    value: 107
  - name: Mul109
    value: 108
  - name: Mul110
    value: 109
  - name: Mul111
    value: 110
  - name: Mul112
    value: 111
  - name: Mul113
    value: 112
  - name: Mul114
    value: 113
  - name: Mul115
    value: 114
  - name: Mul116
    value: 115
  - name: Mul117
    value: 116
  - name: Mul118
    value: 117
  - name: Mul119
    value: 118
  - name: Mul120
    value: 119
  - name: Mul121
    value: 120
  - name: Mul122
    value: 121
  - name: Mul123
    value: 122
  - name: Mul124
    value: 123
  - name: Mul125
    value: 124
  - name: Mul126
    value: 125
  - name: Mul127
    value: 126
  - name: Mul128
    value: 127
  - name: Mul129
    value: 128
  - name: Mul130
    value: 129
  - name: Mul131
    value: 130
  - name: Mul132
    value: 131
  - name: Mul133
    value: 132
  - name: Mul134
    value: 133
  - name: Mul135
    value: 134
  - name: Mul136
    value: 135
  - name: Mul137
    value: 136
  - name: Mul138
    value: 137
  - name: Mul139
    value: 138
  - name: Mul140
    value: 139
  - name: Mul141
    value: 140
  - name: Mul142
    value: 141
  - name: Mul143
    value: 142
  - name: Mul144
    value: 143
  - name: Mul145
    value: 144
  - name: Mul146
    value: 145
  - name: Mul147
    value: 146
  - name: Mul148
    value: 147
  - name: Mul149
    value: 148
  - name: Mul150
    value: 149
  - name: Mul151
    value: 150
  - name: Mul152
    value: 151
  - name: Mul153
    value: 152
  - name: Mul154
    value: 153
  - name: Mul155
    value: 154
  - name: Mul156
    value: 155
  - name: Mul157
    value: 156
  - name: Mul158
    value: 157
  - name: Mul159
    value: 158
  - name: Mul160
    value: 159
  - name: Mul161
    value: 160
  - name: Mul162
    value: 161
  - name: Mul163
    value: 162
  - name: Mul164
    value: 163
  - name: Mul165
    value: 164
  - name: Mul166
    value: 165
  - name: Mul167
    value: 166
  - name: Mul168
    value: 167
  - name: Mul169
    value: 168
  - name: Mul170
    value: 169
  - name: Mul171
    value: 170
  - name: Mul172
    value: 171
  - name: Mul173
    value: 172
  - name: Mul174
    value: 173
  - name: Mul175
    value: 174
  - name: Mul176
    value: 175
  - name: Mul177
    value: 176
  - name: Mul178
    value: 177
  - name: Mul179
    value: 178
  - name: Mul180
    value: 179
  - name: Mul181
    value: 180
  - name: Mul182
    value: 181
  - name: Mul183
    value: 182
  - name: Mul184
    value: 183
  - name: Mul185
    value: 184
  - name: Mul186
    value: 185
  - name: Mul187
    value: 186
  - name: Mul188
    value: 187
  - name: Mul189
    value: 188
  - name: Mul190
    value: 189
  - name: Mul191
    value: 190
  - name: Mul192
    value: 191
  - name: Mul193
    value: 192
  - name: Mul194
    value: 193
  - name: Mul195
    value: 194
  - name: Mul196
    value: 195
  - name: Mul197
    value: 196
  - name: Mul198
    value: 197
  - name: Mul199
    value: 198
  - name: Mul200
    value: 199
  - name: Mul201
    value: 200
  - name: Mul202
    value: 201
  - name: Mul203
    value: 202
  - name: Mul204
    value: 203
  - name: Mul205
    value: 204
  - name: Mul206
    value: 205
  - name: Mul207
    value: 206
  - name: Mul208
    value: 207
  - name: Mul209
    value: 208
  - name: Mul210
    value: 209
  - name: Mul211
    value: 210
  - name: Mul212
    value: 211
  - name: Mul213
    value: 212
  - name: Mul214
    value: 213
  - name: Mul215
    value: 214
  - name: Mul216
    value: 215
  - name: Mul217
    value: 216
  - name: Mul218
    value: 217
  - name: Mul219
    value: 218
  - name: Mul220
    value: 219
  - name: Mul221
    value: 220
  - name: Mul222
    value: 221
  - name: Mul223
    value: 222
  - name: Mul224
    value: 223
  - name: Mul225
    value: 224
  - name: Mul226
    value: 225
  - name: Mul227
    value: 226
  - name: Mul228
    value: 227
  - name: Mul229
    value: 228
  - name: Mul230
    value: 229
  - name: Mul231
    value: 230
  - name: Mul232
    value: 231
  - name: Mul233
    value: 232
  - name: Mul234
    value: 233
  - name: Mul235
    value: 234
  - name: Mul236
    value: 235
  - name: Mul237
    value: 236
  - name: Mul238
    value: 237
  - name: Mul239
    value: 238
  - name: Mul240
    value: 239
  - name: Mul241
    value: 240
  - name: Mul242
    value: 241
  - name: Mul243
    value: 242
  - name: Mul244
    value: 243
  - name: Mul245
    value: 244
  - name: Mul246
    value: 245
  - name: Mul247
    value: 246
  - name: Mul248
    value: 247
  - name: Mul249
    value: 248
  - name: Mul250
    value: 249
  - name: Mul251
    value: 250
  - name: Mul252
    value: 251
  - name: Mul253
    value: 252
  - name: Mul254
    value: 253
  - name: Mul255
    value: 254
  - name: Mul256
    value: 255
  - name: Mul257
    value: 256
  - name: Mul258
    value: 257
  - name: Mul259
    value: 258
  - name: Mul260
    value: 259
  - name: Mul261
    value: 260
  - name: Mul262
    value: 261
  - name: Mul263
    value: 262
  - name: Mul264
    value: 263
  - name: Mul265
    value: 264
  - name: Mul266
    value: 265
  - name: Mul267
    value: 266
  - name: Mul268
    value: 267
  - name: Mul269
    value: 268
  - name: Mul270
    value: 269
  - name: Mul271
    value: 270
  - name: Mul272
    value: 271
  - name: Mul273
    value: 272
  - name: Mul274
    value: 273
  - name: Mul275
    value: 274
  - name: Mul276
    value: 275
  - name: Mul277
    value: 276
  - name: Mul278
    value: 277
  - name: Mul279
    value: 278
  - name: Mul280
    value: 279
  - name: Mul281
    value: 280
  - name: Mul282
    value: 281
  - name: Mul283
    value: 282
  - name: Mul284
    value: 283
  - name: Mul285
    value: 284
  - name: Mul286
    value: 285
  - name: Mul287
    value: 286
  - name: Mul288
    value: 287
  - name: Mul289
    value: 288
  - name: Mul290
    value: 289
  - name: Mul291
    value: 290
  - name: Mul292
    value: 291
  - name: Mul293
    value: 292
  - name: Mul294
    value: 293
  - name: Mul295
    value: 294
  - name: Mul296
    value: 295
  - name: Mul297
    value: 296
  - name: Mul298
    value: 297
  - name: Mul299
    value: 298
  - name: Mul300
    value: 299
  - name: Mul301
    value: 300
  - name: Mul302
    value: 301
  - name: Mul303
    value: 302
  - name: Mul304
    value: 303
  - name: Mul305
    value: 304
  - name: Mul306
    value: 305
  - name: Mul307
    value: 306
  - name: Mul308
    value: 307
  - name: Mul309
    value: 308
  - name: Mul310
    value: 309
  - name: Mul311
    value: 310
  - name: Mul312
    value: 311
  - name: Mul313
    value: 312
  - name: Mul314
    value: 313
  - name: Mul315
    value: 314
  - name: Mul316
    value: 315
  - name: Mul317
    value: 316
  - name: Mul318
    value: 317
  - name: Mul319
    value: 318
  - name: Mul320
    value: 319
  - name: Mul321
    value: 320
  - name: Mul322
    value: 321
  - name: Mul323
    value: 322
  - name: Mul324
    value: 323
  - name: Mul325
    value: 324
  - name: Mul326
    value: 325
  - name: Mul327
    value: 326
  - name: Mul328
    value: 327
  - name: Mul329
    value: 328
  - name: Mul330
    value: 329
  - name: Mul331
    value: 330
  - name: Mul332
    value: 331
  - name: Mul333
    value: 332
  - name: Mul334
    value: 333
  - name: Mul335
    value: 334
  - name: Mul336
    value: 335
  - name: Mul337
    value: 336
  - name: Mul338
    value: 337
  - name: Mul339
    value: 338
  - name: Mul340
    value: 339
  - name: Mul341
    value: 340
  - name: Mul342
    value: 341
  - name: Mul343
    value: 342
  - name: Mul344
    value: 343
  - name: Mul345
    value: 344
  - name: Mul346
    value: 345
  - name: Mul347
    value: 346
  - name: Mul348
    value: 347
  - name: Mul349
    value: 348
  - name: Mul350
    value: 349
  - name: Mul351
    value: 350
  - name: Mul352
    value: 351
  - name: Mul353
    value: 352
  - name: Mul354
    value: 353
  - name: Mul355
    value: 354
  - name: Mul356
    value: 355
  - name: Mul357
    value: 356
  - name: Mul358
    value: 357
  - name: Mul359
    value: 358
  - name: Mul360
    value: 359
  - name: Mul361
    value: 360
  - name: Mul362
    value: 361
  - name: Mul363
    value: 362
  - name: Mul364
    value: 363
  - name: Mul365
    value: 364
  - name: Mul366
    value: 365
  - name: Mul367
    value: 366
  - name: Mul368
    value: 367
  - name: Mul369
    value: 368
  - name: Mul370
    value: 369
  - name: Mul371
    value: 370
  - name: Mul372
    value: 371
  - name: Mul373
    value: 372
  - name: Mul374
    value: 373
  - name: Mul375
    value: 374
  - name: Mul376
    value: 375
  - name: Mul377
    value: 376
  - name: Mul378
    value: 377
  - name: Mul379
    value: 378
  - name: Mul380
    value: 379
  - name: Mul381
    value: 380
  - name: Mul382
    value: 381
  - name: Mul383
    value: 382
  - name: Mul384
    value: 383
  - name: Mul385
    value: 384
  - name: Mul386
    value: 385
  - name: Mul387
    value: 386
  - name: Mul388
    value: 387
  - name: Mul389
    value: 388
  - name: Mul390
    value: 389
  - name: Mul391
    value: 390
  - name: Mul392
    value: 391
  - name: Mul393
    value: 392
  - name: Mul394
    value: 393
  - name: Mul395
    value: 394
  - name: Mul396
    value: 395
  - name: Mul397
    value: 396
  - name: Mul398
    value: 397
  - name: Mul399
    value: 398
  - name: Mul400
    value: 399
  - name: Mul401
    value: 400
  - name: Mul402
    value: 401
  - name: Mul403
    value: 402
  - name: Mul404
    value: 403
  - name: Mul405
    value: 404
  - name: Mul406
    value: 405
  - name: Mul407
    value: 406
  - name: Mul408
    value: 407
  - name: Mul409
    value: 408
  - name: Mul410
    value: 409
  - name: Mul411
    value: 410
  - name: Mul412
    value: 411
  - name: Mul413
    value: 412
  - name: Mul414
    value: 413
  - name: Mul415
    value: 414
  - name: Mul416
    value: 415
  - name: Mul417
    value: 416
  - name: Mul418
    value: 417
  - name: Mul419
    value: 418
  - name: Mul420
    value: 419
  - name: Mul421
    value: 420
  - name: Mul422
    value: 421
  - name: Mul423
    value: 422
  - name: Mul424
    value: 423
  - name: Mul425
    value: 424
  - name: Mul426
    value: 425
  - name: Mul427
    value: 426
  - name: Mul428
    value: 427
  - name: Mul429
    value: 428
  - name: Mul430
    value: 429
  - name: Mul431
    value: 430
  - name: Mul432
    value: 431
  - name: Mul433
    value: 432
  - name: Mul434
    value: 433
  - name: Mul435
    value: 434
  - name: Mul436
    value: 435
  - name: Mul437
    value: 436
  - name: Mul438
    value: 437
  - name: Mul439
    value: 438
  - name: Mul440
    value: 439
  - name: Mul441
    value: 440
  - name: Mul442
    value: 441
  - name: Mul443
    value: 442
  - name: Mul444
    value: 443
  - name: Mul445
    value: 444
  - name: Mul446
    value: 445
  - name: Mul447
    value: 446
  - name: Mul448
    value: 447
  - name: Mul449
    value: 448
  - name: Mul450
    value: 449
  - name: Mul451
    value: 450
  - name: Mul452
    value: 451
  - name: Mul453
    value: 452
  - name: Mul454
    value: 453
  - name: Mul455
    value: 454
  - name: Mul456
    value: 455
  - name: Mul457
    value: 456
  - name: Mul458
    value: 457
  - name: Mul459
    value: 458
  - name: Mul460
    value: 459
  - name: Mul461
    value: 460
  - name: Mul462
    value: 461
  - name: Mul463
    value: 462
  - name: Mul464
    value: 463
  - name: Mul465
    value: 464
  - name: Mul466
    value: 465
  - name: Mul467
    value: 466
  - name: Mul468
    value: 467
  - name: Mul469
    value: 468
  - name: Mul470
    value: 469
  - name: Mul471
    value: 470
  - name: Mul472
    value: 471
  - name: Mul473
    value: 472
  - name: Mul474
    value: 473
  - name: Mul475
    value: 474
  - name: Mul476
    value: 475
  - name: Mul477
    value: 476
  - name: Mul478
    value: 477
  - name: Mul479
    value: 478
  - name: Mul480
    value: 479
  - name: Mul481
    value: 480
  - name: Mul482
    value: 481
  - name: Mul483
    value: 482
  - name: Mul484
    value: 483
  - name: Mul485
    value: 484
  - name: Mul486
    value: 485
  - name: Mul487
    value: 486
  - name: Mul488
    value: 487
  - name: Mul489
    value: 488
  - name: Mul490
    value: 489
  - name: Mul491
    value: 490
  - name: Mul492
    value: 491
  - name: Mul493
    value: 492
  - name: Mul494
    value: 493
  - name: Mul495
    value: 494
  - name: Mul496
    value: 495
  - name: Mul497
    value: 496
  - name: Mul498
    value: 497
  - name: Mul499
    value: 498
  - name: Mul500
    value: 499
  - name: Mul501
    value: 500
  - name: Mul502
    value: 501
  - name: Mul503
    value: 502
  - name: Mul504
    value: 503
  - name: Mul505
    value: 504
  - name: Mul506
    value: 505
  - name: Mul507
    value: 506
  - name: Mul508
    value: 507
  - name: Mul509
    value: 508
  - name: Mul510
    value: 509
  - name: Mul511
    value: 510
  - name: Mul512
    value: 511
enum/PLLRCLKPRE:
  bit_size: 1
  variants:
  - name: Div1
    description: pll1rclk not divided, sysclkpre = pll1rclk
    value: 0
  - name: Divided
    description: pll1rclk divided, sysclkpre = pll1rclk divided
    value: 1
enum/PLLRCLKPRESTEP:
  bit_size: 1
  variants:
  - name: STEP2
    description: pll1rclk 2-step division
    value: 0
  - name: STEP3
    description: pll1rclk 3-step division
    value: 1
enum/PLLRGE:
  bit_size: 2
  variants:
  - name: FREQ_4TO8MHZ
    description: PLL2 input (ref2_ck) clock range frequency between 4 and 8 MHz
    value: 0
  - name: FREQ_8TO16MHZ
    description: PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz
    value: 3
enum/PLLSRC:
  bit_size: 2
  variants:
  - name: DISABLE
    description: no clock sent to PLL1
    value: 0
  - name: HSI
    description: HSI clock selected as PLL1 clock entry
    value: 2
  - name: HSE
    description: HSE clock after HSEPRE divider selected as PLL1 clock entry
    value: 3
enum/PPRE:
  bit_size: 3
  variants:
  - name: Div1
    description: HCLK not divided
    value: 0
  - name: Div2
    description: HCLK divided by 2
    value: 4
  - name: Div4
    description: HCLK divided by 4
    value: 5
  - name: Div8
    description: HCLK divided by 8
    value: 6
  - name: Div16
    description: HCLK divided by 16
    value: 7
enum/RADIOSTSEL:
  bit_size: 2
  variants:
  - name: DISABLE
    description: no clock selected, 2.4 GHz RADIO sleep timer kernel clock disabled
    value: 0
  - name: LSE
    description: LSE oscillator clock selected
    value: 1
  - name: HSE
    description: HSE oscillator clock divided by 1000 selected
    value: 3
enum/RNGSEL:
  bit_size: 2
  variants:
  - name: LSE
    description: LSE selected
    value: 0
  - name: LSI
    description: LSI selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
  - name: PLL1_Q
    description: pll1qclk divide by 2 selected
    value: 3
enum/RTCSEL:
  bit_size: 2
  variants:
  - name: DISABLE
    description: no clock selected, RTC and TAMP kernel clock disabled
    value: 0
  - name: LSE
    description: LSE oscillator clock selected, and enabled
    value: 1
  - name: LSI
    description: LSI oscillator clock selected, and enabled
    value: 2
  - name: HSE
    description: HSE oscillator clock divided by 32 selected, and enabled
    value: 3
enum/SAI1SEL:
  bit_size: 3
  variants:
  - name: PLL1_P
    description: pll1pclk selected.
    value: 0
  - name: PLL1_Q
    description: pll1qclk selected.
    value: 1
  - name: SYS
    description: SYSCLK selected.
    value: 2
  - name: AUDIOCLK
    description: input pin AUDIOCLK selected.
    value: 3
  - name: HSI
    description: HSI16 clock selected.
    value: 4
enum/SPI1SEL:
  bit_size: 2
  variants:
  - name: PCLK2
    description: pclk2 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
enum/SPI2SEL:
  bit_size: 2
  variants:
  - name: PCLK1
    description: pclk1 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
enum/SPI3SEL:
  bit_size: 2
  variants:
  - name: PCLK7
    description: pclk7 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
enum/SW:
  bit_size: 2
  variants:
  - name: HSI
    description: HSI selected as system clock
    value: 0
  - name: HSE
    description: HSE or HSE/2, as defined by HSEPRE, selected as system clock
    value: 2
  - name: PLL1_R
    description: pll1rclk selected as system clock
    value: 3
enum/SYSTICKSEL:
  bit_size: 2
  variants:
  - name: HCLK1_DIV_8
    description: hclk1 divided by 8 selected
    value: 0
  - name: LSI
    description: LSI selected
    value: 1
  - name: LSE
    description: LSE selected
    value: 2
enum/TIMICSEL:
  bit_size: 1
  variants:
  - name: HSI
    description: HSI divider disabled
    value: 0
  - name: HSI_DIV_256
    description: HSI/256 generated and can be selected by TIM16, TIM17 and LPTIM2 as internal input capture
    value: 1
enum/USART1SEL:
  bit_size: 2
  variants:
  - name: PCLK2
    description: pclk2 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
  - name: LSE
    description: LSE selected
    value: 3
enum/USARTSEL:
  bit_size: 2
  variants:
  - name: PCLK1
    description: pclk1 selected
    value: 0
  - name: SYS
    description: SYSCLK selected
    value: 1
  - name: HSI
    description: HSI selected
    value: 2
  - name: LSE
    description: LSE selected
    value: 3
