
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,code,12}                            Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={0,code,12}                                    IMem-Read(S8,S6,S2)
	S10= IMem.Out=>IR.In                                        Premise(F5)
	S11= IR.In={0,code,12}                                      Path(S9,S10)
	S12= CtrlPC=0                                               Premise(F6)
	S13= CtrlPCInc=1                                            Premise(F7)
	S14= PC[Out]=addr+4                                         PC-Inc(S1,S12,S13)
	S15= PC[CIA]=addr                                           PC-Inc(S1,S12,S13)
	S16= CtrlIMem=0                                             Premise(F8)
	S17= IMem[{pid,addr}]={0,code,12}                           IMem-Hold(S2,S16)
	S18= CtrlASIDIn=0                                           Premise(F9)
	S19= CtrlCP0=0                                              Premise(F10)
	S20= CP0[ASID]=pid                                          CP0-Hold(S0,S19)
	S21= CtrlEPCIn=0                                            Premise(F11)
	S22= CtrlExCodeIn=0                                         Premise(F12)
	S23= CtrlIR=1                                               Premise(F13)
	S24= [IR]={0,code,12}                                       IR-Write(S11,S23)
	S25= CtrlPIDReg=0                                           Premise(F14)

ID	S26= PC.Out=addr+4                                          PC-Out(S14)
	S27= PC.CIA=addr                                            PC-Out(S15)
	S28= PC.CIA31_28=addr[31:28]                                PC-Out(S15)
	S29= CP0.ASID=pid                                           CP0-Read-ASID(S20)
	S30= IR.Out={0,code,12}                                     IR-Out(S24)
	S31= IR.Out31_26=0                                          IR-Out(S24)
	S32= IR.Out25_6=code                                        IR-Out(S24)
	S33= IR.Out5_0=12                                           IR-Out(S24)
	S34= IR.Out31_26=>CU.Op                                     Premise(F15)
	S35= CU.Op=0                                                Path(S31,S34)
	S36= IR.Out5_0=>CU.IRFunc                                   Premise(F16)
	S37= CU.IRFunc=12                                           Path(S33,S36)
	S38= PC.Out=>CP0.EPCIn                                      Premise(F17)
	S39= CP0.EPCIn=addr+4                                       Path(S26,S38)
	S40= CP0.ExCodeIn=5'h08                                     Premise(F18)
	S41= CU.TrapAddr=>PC.In                                     Premise(F19)
	S42= CP0.ASID=>PIDReg.In                                    Premise(F20)
	S43= PIDReg.In=pid                                          Path(S29,S42)
	S44= CtrlPC=1                                               Premise(F21)
	S45= CtrlPCInc=0                                            Premise(F22)
	S46= PC[CIA]=addr                                           PC-Hold(S15,S45)
	S47= CtrlIMem=0                                             Premise(F23)
	S48= IMem[{pid,addr}]={0,code,12}                           IMem-Hold(S17,S47)
	S49= CtrlASIDIn=0                                           Premise(F24)
	S50= CtrlCP0=0                                              Premise(F25)
	S51= CP0[ASID]=pid                                          CP0-Hold(S20,S50)
	S52= CtrlEPCIn=1                                            Premise(F26)
	S53= CP0[EPC]=addr+4                                        CP0-Write-EPC(S39,S52)
	S54= CtrlExCodeIn=1                                         Premise(F27)
	S55= CP0[ExCode]=5'h08                                      CP0-Write-ExCode(S40,S54)
	S56= CtrlIR=0                                               Premise(F28)
	S57= [IR]={0,code,12}                                       IR-Hold(S24,S56)
	S58= CtrlPIDReg=1                                           Premise(F29)
	S59= [PIDReg]=pid                                           PIDReg-Write(S43,S58)

EX	S60= PC.CIA=addr                                            PC-Out(S46)
	S61= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S62= CP0.ASID=pid                                           CP0-Read-ASID(S51)
	S63= CP0.EPC=addr+4                                         CP0-Read-EPC(S53)
	S64= IR.Out={0,code,12}                                     IR-Out(S57)
	S65= IR.Out31_26=0                                          IR-Out(S57)
	S66= IR.Out25_6=code                                        IR-Out(S57)
	S67= IR.Out5_0=12                                           IR-Out(S57)
	S68= PIDReg.Out=pid                                         PIDReg-Out(S59)
	S69= PIDReg.Out1_0={pid}[1:0]                               PIDReg-Out(S59)
	S70= PIDReg.Out4_0={pid}[4:0]                               PIDReg-Out(S59)
	S71= CtrlPC=0                                               Premise(F30)
	S72= CtrlPCInc=0                                            Premise(F31)
	S73= PC[CIA]=addr                                           PC-Hold(S46,S72)
	S74= CtrlIMem=0                                             Premise(F32)
	S75= IMem[{pid,addr}]={0,code,12}                           IMem-Hold(S48,S74)
	S76= CtrlASIDIn=0                                           Premise(F33)
	S77= CtrlCP0=0                                              Premise(F34)
	S78= CP0[ASID]=pid                                          CP0-Hold(S51,S77)
	S79= CP0[EPC]=addr+4                                        CP0-Hold(S53,S77)
	S80= CP0[ExCode]=5'h08                                      CP0-Hold(S55,S77)
	S81= CtrlEPCIn=0                                            Premise(F35)
	S82= CtrlExCodeIn=0                                         Premise(F36)
	S83= CtrlIR=0                                               Premise(F37)
	S84= [IR]={0,code,12}                                       IR-Hold(S57,S83)
	S85= CtrlPIDReg=0                                           Premise(F38)
	S86= [PIDReg]=pid                                           PIDReg-Hold(S59,S85)

MEM	S87= PC.CIA=addr                                            PC-Out(S73)
	S88= PC.CIA31_28=addr[31:28]                                PC-Out(S73)
	S89= CP0.ASID=pid                                           CP0-Read-ASID(S78)
	S90= CP0.EPC=addr+4                                         CP0-Read-EPC(S79)
	S91= IR.Out={0,code,12}                                     IR-Out(S84)
	S92= IR.Out31_26=0                                          IR-Out(S84)
	S93= IR.Out25_6=code                                        IR-Out(S84)
	S94= IR.Out5_0=12                                           IR-Out(S84)
	S95= PIDReg.Out=pid                                         PIDReg-Out(S86)
	S96= PIDReg.Out1_0={pid}[1:0]                               PIDReg-Out(S86)
	S97= PIDReg.Out4_0={pid}[4:0]                               PIDReg-Out(S86)
	S98= CtrlPC=0                                               Premise(F39)
	S99= CtrlPCInc=0                                            Premise(F40)
	S100= PC[CIA]=addr                                          PC-Hold(S73,S99)
	S101= CtrlIMem=0                                            Premise(F41)
	S102= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S75,S101)
	S103= CtrlASIDIn=0                                          Premise(F42)
	S104= CtrlCP0=0                                             Premise(F43)
	S105= CP0[ASID]=pid                                         CP0-Hold(S78,S104)
	S106= CP0[EPC]=addr+4                                       CP0-Hold(S79,S104)
	S107= CP0[ExCode]=5'h08                                     CP0-Hold(S80,S104)
	S108= CtrlEPCIn=0                                           Premise(F44)
	S109= CtrlExCodeIn=0                                        Premise(F45)
	S110= CtrlIR=0                                              Premise(F46)
	S111= [IR]={0,code,12}                                      IR-Hold(S84,S110)
	S112= CtrlPIDReg=0                                          Premise(F47)
	S113= [PIDReg]=pid                                          PIDReg-Hold(S86,S112)

WB	S114= PC.CIA=addr                                           PC-Out(S100)
	S115= PC.CIA31_28=addr[31:28]                               PC-Out(S100)
	S116= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S117= CP0.EPC=addr+4                                        CP0-Read-EPC(S106)
	S118= IR.Out={0,code,12}                                    IR-Out(S111)
	S119= IR.Out31_26=0                                         IR-Out(S111)
	S120= IR.Out25_6=code                                       IR-Out(S111)
	S121= IR.Out5_0=12                                          IR-Out(S111)
	S122= PIDReg.Out=pid                                        PIDReg-Out(S113)
	S123= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S113)
	S124= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S113)
	S125= CtrlPC=0                                              Premise(F48)
	S126= CtrlPCInc=0                                           Premise(F49)
	S127= PC[CIA]=addr                                          PC-Hold(S100,S126)
	S128= CtrlIMem=0                                            Premise(F50)
	S129= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S102,S128)
	S130= CtrlASIDIn=0                                          Premise(F51)
	S131= CtrlCP0=0                                             Premise(F52)
	S132= CP0[ASID]=pid                                         CP0-Hold(S105,S131)
	S133= CP0[EPC]=addr+4                                       CP0-Hold(S106,S131)
	S134= CP0[ExCode]=5'h08                                     CP0-Hold(S107,S131)
	S135= CtrlEPCIn=0                                           Premise(F53)
	S136= CtrlExCodeIn=0                                        Premise(F54)
	S137= CtrlIR=0                                              Premise(F55)
	S138= [IR]={0,code,12}                                      IR-Hold(S111,S137)
	S139= CtrlPIDReg=0                                          Premise(F56)
	S140= [PIDReg]=pid                                          PIDReg-Hold(S113,S139)

POST	S127= PC[CIA]=addr                                          PC-Hold(S100,S126)
	S129= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S102,S128)
	S132= CP0[ASID]=pid                                         CP0-Hold(S105,S131)
	S133= CP0[EPC]=addr+4                                       CP0-Hold(S106,S131)
	S134= CP0[ExCode]=5'h08                                     CP0-Hold(S107,S131)
	S138= [IR]={0,code,12}                                      IR-Hold(S111,S137)
	S140= [PIDReg]=pid                                          PIDReg-Hold(S113,S139)

