

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_193_15'
================================================================
* Date:           Wed May 15 15:49:47 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      519|      519|  5.190 us|  5.190 us|  519|  519|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_15  |      517|      517|        10|          4|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     107|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|      83|     140|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                          Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Weight_lc_0_U  |infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +---------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                          |        1|  0|   0|    0|   128|   32|     1|         4096|
    +---------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_106_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln193_fu_100_p2  |      icmp|   0|  0|  16|           8|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          17|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add21239_fu_36                    |   9|          2|   32|         64|
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add21239_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_c_1              |   9|          2|    8|         16|
    |c_fu_40                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         23|   86|        175|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add21239_fu_36                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_40                           |   8|   0|    8|          0|
    |icmp_ln193_reg_151                |   1|   0|    1|          0|
    |icmp_ln193_reg_151_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_reg_175                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  83|   0|   83|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_298_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_298_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_298_p_opcode  |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_298_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_298_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_371_p_din0    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_371_p_din1    |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_371_p_dout0   |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|grp_fu_371_p_ce      |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_193_15|  return value|
|h_t_address0         |  out|    7|   ap_memory|                               h_t|         array|
|h_t_ce0              |  out|    1|   ap_memory|                               h_t|         array|
|h_t_q0               |   in|   32|   ap_memory|                               h_t|         array|
|add21239_out         |  out|   32|      ap_vld|                      add21239_out|       pointer|
|add21239_out_ap_vld  |  out|    1|      ap_vld|                      add21239_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add21239 = alloca i32 1"   --->   Operation 13 'alloca' 'add21239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 14 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %add21239"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc213"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_1 = load i8 %c" [lstm_hls/rnn.cpp:193]   --->   Operation 18 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln193 = icmp_eq  i8 %c_1, i8 128" [lstm_hls/rnn.cpp:193]   --->   Operation 20 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%add_ln193 = add i8 %c_1, i8 1" [lstm_hls/rnn.cpp:193]   --->   Operation 21 'add' 'add_ln193' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc213.split, void %for.inc216.exitStub" [lstm_hls/rnn.cpp:193]   --->   Operation 22 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_cast = zext i8 %c_1" [lstm_hls/rnn.cpp:193]   --->   Operation 23 'zext' 'c_cast' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Weight_lc_0_addr = getelementptr i32 %Weight_lc_0, i64 0, i64 %c_cast" [lstm_hls/rnn.cpp:193]   --->   Operation 24 'getelementptr' 'Weight_lc_0_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.35ns)   --->   "%Weight_lc_0_load = load i7 %Weight_lc_0_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 25 'load' 'Weight_lc_0_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%h_t_addr = getelementptr i32 %h_t, i64 0, i64 %c_cast" [lstm_hls/rnn.cpp:193]   --->   Operation 26 'getelementptr' 'h_t_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.35ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 27 'load' 'h_t_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln193 = store i8 %add_ln193, i8 %c" [lstm_hls/rnn.cpp:193]   --->   Operation 28 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 29 [1/2] (1.35ns)   --->   "%Weight_lc_0_load = load i7 %Weight_lc_0_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 29 'load' 'Weight_lc_0_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 30 [1/2] (1.35ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:193]   --->   Operation 30 'load' 'h_t_load' <Predicate = (!icmp_ln193)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : [1/1] (0.83ns)   --->   Input mux for Operation 31 '%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load'
ST_2 : Operation 31 [4/4] (3.83ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 31 'fmul' 'mul' <Predicate = (!icmp_ln193)> <Delay = 3.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 32 [3/4] (4.67ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 32 'fmul' 'mul' <Predicate = (!icmp_ln193)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 33 [2/4] (4.67ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 33 'fmul' 'mul' <Predicate = (!icmp_ln193)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 34 [1/4] (4.67ns)   --->   "%mul = fmul i32 %Weight_lc_0_load, i32 %h_t_load" [lstm_hls/rnn.cpp:193]   --->   Operation 34 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%add21239_load = load i32 %add21239" [lstm_hls/rnn.cpp:193]   --->   Operation 35 'load' 'add21239_load' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (0.57ns)   --->   Input mux for Operation 36 '%add = fadd i32 %add21239_load, i32 %mul'
ST_6 : Operation 36 [5/5] (5.44ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 36 'fadd' 'add' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%add21239_load_1 = load i32 %add21239"   --->   Operation 45 'load' 'add21239_load_1' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add21239_out, i32 %add21239_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 37 [4/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 37 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 38 [3/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 38 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 39 [2/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 39 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln193 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:193]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [lstm_hls/rnn.cpp:193]   --->   Operation 41 'specloopname' 'specloopname_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/5] (6.01ns)   --->   "%add = fadd i32 %add21239_load, i32 %mul" [lstm_hls/rnn.cpp:193]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln193 = store i32 %add, i32 %add21239" [lstm_hls/rnn.cpp:193]   --->   Operation 43 'store' 'store_ln193' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.inc213" [lstm_hls/rnn.cpp:193]   --->   Operation 44 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add21239_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Weight_lc_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add21239                (alloca           ) [ 01111111111]
c                       (alloca           ) [ 01000000000]
store_ln0               (store            ) [ 00000000000]
store_ln0               (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
c_1                     (load             ) [ 00000000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000]
icmp_ln193              (icmp             ) [ 01111110000]
add_ln193               (add              ) [ 00000000000]
br_ln193                (br               ) [ 00000000000]
c_cast                  (zext             ) [ 00000000000]
Weight_lc_0_addr        (getelementptr    ) [ 00100000000]
h_t_addr                (getelementptr    ) [ 00100000000]
store_ln193             (store            ) [ 00000000000]
Weight_lc_0_load        (load             ) [ 01011100000]
h_t_load                (load             ) [ 01011100000]
mul                     (fmul             ) [ 01111011111]
add21239_load           (load             ) [ 01111001111]
speclooptripcount_ln193 (speclooptripcount) [ 00000000000]
specloopname_ln193      (specloopname     ) [ 00000000000]
add                     (fadd             ) [ 00000000000]
store_ln193             (store            ) [ 00000000000]
br_ln193                (br               ) [ 00000000000]
add21239_load_1         (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h_t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add21239_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add21239_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Weight_lc_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_lc_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="add21239_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add21239/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="c_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln0_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="51" class="1004" name="Weight_lc_0_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weight_lc_0_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Weight_lc_0_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="h_t_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_t_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_t_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="c_1_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln193_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln193_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln193_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add21239_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="5"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add21239_load/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln193_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="9"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add21239_load_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="5"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add21239_load_1/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="add21239_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add21239 "/>
</bind>
</comp>

<comp id="144" class="1005" name="c_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln193_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="155" class="1005" name="Weight_lc_0_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Weight_lc_0_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="h_t_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="1"/>
<pin id="162" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_t_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="Weight_lc_0_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Weight_lc_0_load "/>
</bind>
</comp>

<comp id="170" class="1005" name="h_t_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_t_load "/>
</bind>
</comp>

<comp id="175" class="1005" name="mul_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="180" class="1005" name="add21239_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add21239_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="85"><net_src comp="58" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="71" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="122"><net_src comp="106" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="131"><net_src comp="77" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="139"><net_src comp="36" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="40" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="154"><net_src comp="100" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="51" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="163"><net_src comp="64" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="168"><net_src comp="58" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="173"><net_src comp="71" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="178"><net_src comp="81" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="183"><net_src comp="123" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add21239_out | {6 }
	Port: Weight_lc_0 | {}
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_193_15 : h_t | {1 2 }
	Port: infer_Pipeline_VITIS_LOOP_193_15 : Weight_lc_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		c_1 : 1
		icmp_ln193 : 2
		add_ln193 : 2
		br_ln193 : 3
		c_cast : 2
		Weight_lc_0_addr : 3
		Weight_lc_0_load : 4
		h_t_addr : 3
		h_t_load : 4
		store_ln193 : 3
	State 2
		mul : 1
	State 3
	State 4
	State 5
	State 6
		add : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
	State 10
		store_ln193 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_77       |    2    |   205   |   206   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_81       |    3    |   143   |   140   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln193_fu_100   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln193_fu_106   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_44 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |     c_cast_fu_112     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   348   |   376   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|Weight_lc_0_addr_reg_155|    7   |
|Weight_lc_0_load_reg_165|   32   |
|  add21239_load_reg_180 |   32   |
|    add21239_reg_136    |   32   |
|        c_reg_144       |    8   |
|    h_t_addr_reg_160    |    7   |
|    h_t_load_reg_170    |   32   |
|   icmp_ln193_reg_151   |    1   |
|       mul_reg_175      |   32   |
+------------------------+--------+
|          Total         |   183  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_71 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_77    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_81    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_81    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   220  ||  2.445  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   531  |   421  |
+-----------+--------+--------+--------+--------+
