/// Auto-generated register definitions for UHCI0
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::uhci0 {

// ============================================================================
// UHCI0 - Universal Host Controller Interface 0
// Base Address: 0x3FF54000
// ============================================================================

/// UHCI0 Register Structure
struct UHCI0_Registers {

    /// CONF0
    /// Offset: 0x0000
    /// Reset value: 0x00370100
    volatile uint32_t CONF0;

    /// INT_RAW
    /// Offset: 0x0004
    volatile uint32_t INT_RAW;

    /// INT_ST
    /// Offset: 0x0008
    volatile uint32_t INT_ST;

    /// INT_ENA
    /// Offset: 0x000C
    volatile uint32_t INT_ENA;

    /// INT_CLR
    /// Offset: 0x0010
    volatile uint32_t INT_CLR;

    /// DMA_OUT_STATUS
    /// Offset: 0x0014
    /// Reset value: 0x00000002
    volatile uint32_t DMA_OUT_STATUS;

    /// DMA_OUT_PUSH
    /// Offset: 0x0018
    volatile uint32_t DMA_OUT_PUSH;

    /// DMA_IN_STATUS
    /// Offset: 0x001C
    /// Reset value: 0x00000002
    volatile uint32_t DMA_IN_STATUS;

    /// DMA_IN_POP
    /// Offset: 0x0020
    volatile uint32_t DMA_IN_POP;

    /// DMA_OUT_LINK
    /// Offset: 0x0024
    volatile uint32_t DMA_OUT_LINK;

    /// DMA_IN_LINK
    /// Offset: 0x0028
    /// Reset value: 0x00100000
    volatile uint32_t DMA_IN_LINK;

    /// CONF1
    /// Offset: 0x002C
    /// Reset value: 0x00000033
    volatile uint32_t CONF1;

    /// STATE0
    /// Offset: 0x0030
    volatile uint32_t STATE0;

    /// STATE1
    /// Offset: 0x0034
    volatile uint32_t STATE1;

    /// DMA_OUT_EOF_DES_ADDR
    /// Offset: 0x0038
    volatile uint32_t DMA_OUT_EOF_DES_ADDR;

    /// DMA_IN_SUC_EOF_DES_ADDR
    /// Offset: 0x003C
    volatile uint32_t DMA_IN_SUC_EOF_DES_ADDR;

    /// DMA_IN_ERR_EOF_DES_ADDR
    /// Offset: 0x0040
    volatile uint32_t DMA_IN_ERR_EOF_DES_ADDR;

    /// DMA_OUT_EOF_BFR_DES_ADDR
    /// Offset: 0x0044
    volatile uint32_t DMA_OUT_EOF_BFR_DES_ADDR;

    /// AHB_TEST
    /// Offset: 0x0048
    volatile uint32_t AHB_TEST;

    /// DMA_IN_DSCR
    /// Offset: 0x004C
    volatile uint32_t DMA_IN_DSCR;

    /// DMA_IN_DSCR_BF0
    /// Offset: 0x0050
    volatile uint32_t DMA_IN_DSCR_BF0;

    /// DMA_IN_DSCR_BF1
    /// Offset: 0x0054
    volatile uint32_t DMA_IN_DSCR_BF1;

    /// DMA_OUT_DSCR
    /// Offset: 0x0058
    volatile uint32_t DMA_OUT_DSCR;

    /// DMA_OUT_DSCR_BF0
    /// Offset: 0x005C
    volatile uint32_t DMA_OUT_DSCR_BF0;

    /// DMA_OUT_DSCR_BF1
    /// Offset: 0x0060
    volatile uint32_t DMA_OUT_DSCR_BF1;

    /// ESCAPE_CONF
    /// Offset: 0x0064
    /// Reset value: 0x00000033
    volatile uint32_t ESCAPE_CONF;

    /// HUNG_CONF
    /// Offset: 0x0068
    /// Reset value: 0x00810810
    volatile uint32_t HUNG_CONF;

    /// ACK_NUM
    /// Offset: 0x006C
    volatile uint32_t ACK_NUM;

    /// RX_HEAD
    /// Offset: 0x0070
    volatile uint32_t RX_HEAD;

    /// QUICK_SENT
    /// Offset: 0x0074
    volatile uint32_t QUICK_SENT;

    /// Q0_WORD0
    /// Offset: 0x0078
    volatile uint32_t Q0_WORD0;

    /// Q0_WORD1
    /// Offset: 0x007C
    volatile uint32_t Q0_WORD1;

    /// Q1_WORD0
    /// Offset: 0x0080
    volatile uint32_t Q1_WORD0;

    /// Q1_WORD1
    /// Offset: 0x0084
    volatile uint32_t Q1_WORD1;

    /// Q2_WORD0
    /// Offset: 0x0088
    volatile uint32_t Q2_WORD0;

    /// Q2_WORD1
    /// Offset: 0x008C
    volatile uint32_t Q2_WORD1;

    /// Q3_WORD0
    /// Offset: 0x0090
    volatile uint32_t Q3_WORD0;

    /// Q3_WORD1
    /// Offset: 0x0094
    volatile uint32_t Q3_WORD1;

    /// Q4_WORD0
    /// Offset: 0x0098
    volatile uint32_t Q4_WORD0;

    /// Q4_WORD1
    /// Offset: 0x009C
    volatile uint32_t Q4_WORD1;

    /// Q5_WORD0
    /// Offset: 0x00A0
    volatile uint32_t Q5_WORD0;

    /// Q5_WORD1
    /// Offset: 0x00A4
    volatile uint32_t Q5_WORD1;

    /// Q6_WORD0
    /// Offset: 0x00A8
    volatile uint32_t Q6_WORD0;

    /// Q6_WORD1
    /// Offset: 0x00AC
    volatile uint32_t Q6_WORD1;

    /// ESC_CONF0
    /// Offset: 0x00B0
    /// Reset value: 0x00DCDBC0
    volatile uint32_t ESC_CONF0;

    /// ESC_CONF1
    /// Offset: 0x00B4
    /// Reset value: 0x00DDDBDB
    volatile uint32_t ESC_CONF1;

    /// ESC_CONF2
    /// Offset: 0x00B8
    /// Reset value: 0x00DEDB11
    volatile uint32_t ESC_CONF2;

    /// ESC_CONF3
    /// Offset: 0x00BC
    /// Reset value: 0x00DFDB13
    volatile uint32_t ESC_CONF3;

    /// PKT_THRES
    /// Offset: 0x00C0
    /// Reset value: 0x00000080
    volatile uint32_t PKT_THRES;
    uint8_t RESERVED_00C4[56]; ///< Reserved

    /// DATE
    /// Offset: 0x00FC
    /// Reset value: 0x16041001
    volatile uint32_t DATE;
};

static_assert(sizeof(UHCI0_Registers) >= 256, "UHCI0_Registers size mismatch");

/// UHCI0 peripheral instance
inline UHCI0_Registers* UHCI0() {
    return reinterpret_cast<UHCI0_Registers*>(0x3FF54000);
}

}  // namespace alloy::hal::espressif::esp32::uhci0
