# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../3bit_signed_multiplier.srcs/sources_1/new/reg_mult_pack.vhd" \
"../../../../3bit_signed_multiplier.srcs/sources_1/new/reg.vhd" \
"../../../../3bit_signed_multiplier.srcs/sources_1/new/hw1.vhd" \

# Do not sort compile order
nosort
