// Seed: 2044033484
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
    , id_6,
    input id_3,
    input id_4,
    output id_5
);
  assign id_5 = id_0;
  type_9(
      1, {1{id_0}} == 1, id_2
  );
  logic id_7;
endmodule
