{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542506318618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542506318619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 17 20:58:38 2018 " "Processing started: Sat Nov 17 20:58:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542506318619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506318619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compile -c compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off compile -c compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506318619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542506318876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542506318876 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(32) " "Verilog HDL information at keyboard.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../drivers/keyboard.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542506325709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../drivers/keyboard.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506325710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../drivers/vga/vga_pll.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506325711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../drivers/vga/vga_controller.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506325712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../drivers/vga/vga_address_translator.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506325712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../drivers/vga/vga_adapter.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506325713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(222) " "Verilog HDL information at main.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542506325713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(328) " "Verilog HDL information at main.v(328): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542506325714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v 3 3 " "Found 3 design units, including 3 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325714 ""} { "Info" "ISGN_ENTITY_NAME" "2 game_ctrl " "Found entity 2: game_ctrl" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325714 ""} { "Info" "ISGN_ENTITY_NAME" "3 game_data " "Found entity 3: game_data" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542506325714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542506325714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542506325753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ctrl game_ctrl:control " "Elaborating entity \"game_ctrl\" for hierarchy \"game_ctrl:control\"" {  } { { "../main.v" "control" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542506325784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_data game_data:data " "Elaborating entity \"game_data\" for hierarchy \"game_data:data\"" {  } { { "../main.v" "data" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542506325791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(262) " "Verilog HDL assignment warning at main.v(262): truncated value with size 32 to match size of target (2)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542506354701 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(263) " "Verilog HDL assignment warning at main.v(263): truncated value with size 32 to match size of target (2)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542506354701 "|main|game_data:data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(261) " "Verilog HDL Case Statement information at main.v(261): all case item expressions in this case statement are onehot" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542506354701 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(295) " "Verilog HDL assignment warning at main.v(295): truncated value with size 32 to match size of target (1)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/main.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542506354706 "|main|game_data:data"}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_map " "Current module quartus_map ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Analysis & Synthesis" 0 -1 1542506498173 ""}
