// Seed: 711084845
module module_0 ();
  assign id_0[1][1 : 1] = id_0;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    output id_6
);
  logic id_7;
  logic id_8;
  logic id_9 = id_1;
  always @(posedge 1'b0 or negedge id_9) begin
    if (id_1) begin
      #1 SystemTFIdentifier({id_9, 1'h0}, id_8);
    end
    SystemTFIdentifier;
  end
endmodule
