// Seed: 4058608909
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output tri   id_5,
    input  tri0  id_6
);
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output logic id_5,
    output tri1 id_6,
    output wor id_7,
    output tri1 id_8,
    input tri id_9,
    input logic id_10,
    id_12
);
  initial id_5 <= id_10;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_9,
      id_1,
      id_1,
      id_7,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
