==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 854.566 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:75)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:79)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:92:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:92:77)
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.17 seconds. CPU system time: 0.95 seconds. Elapsed time: 11.09 seconds; current allocated memory: 854.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:54:25)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:54:25)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' into 'myproject(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' into 'myproject(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' into 'myproject(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:92:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:114:23)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:99:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:31:19)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'PixelLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:40:9)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:47:13)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:51:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:61:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:68:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:71:17)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:79:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (firmware/nnet_utils/nnet_activation.h:114:23) in function 'nnet::sigmoid<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_activation.h:99:32) in function 'nnet::sigmoid<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>' completely with a factor of 1024 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config13>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config10>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 50 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config6>' completely with a factor of 50 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:40:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv1d_latency.h:79:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv1d_latency.h:68:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv1d_latency.h:71:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:61:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv1d_latency.h:47:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv1d_latency.h:51:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 200 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>' completely with a factor of 200 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:40:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv1d_latency.h:79:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv1d_latency.h:68:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv1d_latency.h:71:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:61:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv1d_latency.h:47:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv1d_latency.h:51:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>(config18_mult::accum_t)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(config9::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(config12::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w18': Complete partitioning on dimension 1. (firmware/weights/w18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (firmware/weights/w2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv1d_latency.h:18:12)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:41:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:45:14)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:53:15)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:57:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:61:14)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:14)
INFO: [HLS 214-248] Applying array_partition to 'layer10_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:15)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:82:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:86:15)
INFO: [HLS 214-248] Applying array_partition to 'layer15_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:90:15)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:94:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'Conv1D_1_input': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.19 seconds. CPU system time: 0.91 seconds. Elapsed time: 24.05 seconds; current allocated memory: 854.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 854.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.22 seconds; current allocated memory: 982.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.210 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:41), detected/extracted 15 process function(s): 
	 'nnet::conv_1d_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'
	 'nnet::pointwise_conv_1d_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config6>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'
	 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config10>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'
	 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::linear<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config13>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>'
	 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>'
	 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config16>'
	 'nnet::sigmoid<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'... converting 101 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 401 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'... converting 41 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:42:5)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:42:5)...200 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv1d_latency.h:31:5)...34 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:31:5)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 9.46 seconds; current allocated memory: 1.491 GB.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [XFORM 203-531] Rewinding loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:34) in function 'conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>'.
INFO: [XFORM 203-531] Rewinding loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:34) in function 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.39 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fill_buffer.1' to 'fill_buffer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' to 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18>' to 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>' to 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>' to 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>' to 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'fill_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PartitionLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, loop 'PartitionLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'fill_buffer.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.63 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PartitionLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, loop 'PartitionLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0 seconds. Elapsed time: 3.62 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.54 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6ns_15_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_16_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.47 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' is 5603 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.52 seconds; current allocated memory: 2.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.73 seconds; current allocated memory: 2.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'ReuseLoop' in module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s', because the estimated Stream Port Number is 46, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.63 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.55 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_14_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s' pipeline 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/Conv1D_1_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_50_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_51_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_52_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_53_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_54_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_55_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_56_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_57_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_58_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_59_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_60_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_61_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_62_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_63_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_64_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_65_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_66_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_67_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_68_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_69_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_70_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_71_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_72_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_73_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_74_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_75_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_76_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_77_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_78_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_79_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_80_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_81_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_82_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_83_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_84_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_85_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_86_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_87_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_88_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_89_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_90_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_91_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_92_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_93_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_94_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_95_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_96_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_97_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_98_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_99_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_100_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_101_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_102_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_103_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_104_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_105_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_106_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_107_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_108_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_109_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_110_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_111_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_112_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_113_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_114_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_115_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_116_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_117_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_118_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_119_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_120_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_121_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_122_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_123_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_124_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_125_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_126_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_127_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_128_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_129_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_130_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_131_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_132_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_133_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_134_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_135_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_136_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_137_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_138_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_139_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_140_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_141_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_142_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_143_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_144_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_145_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_146_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_147_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_148_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_149_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_150_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_151_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_152_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_153_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_154_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_155_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_156_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_157_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_158_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_159_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_160_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_161_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_162_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_163_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_164_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_165_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_166_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_167_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_168_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_169_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_170_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_171_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_172_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_173_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_174_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_175_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_176_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_177_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_178_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_179_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_180_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_181_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_182_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_183_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_184_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_185_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_186_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_187_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_188_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_189_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_190_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_191_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_192_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_193_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_194_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_195_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_196_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_197_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_198_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_199_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_50_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_51_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_52_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_53_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_54_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_55_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_56_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_57_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_58_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_59_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_60_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_61_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_62_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_63_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_64_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_65_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_66_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_67_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_68_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_69_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_70_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_71_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_72_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_73_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_74_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_75_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_76_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_77_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_78_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_79_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_80_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_81_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_82_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_83_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_84_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_85_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_86_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_87_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_88_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_89_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_90_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_91_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_92_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_93_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_94_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_95_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_96_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_97_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_98_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_99_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_100_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_101_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_102_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_103_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_104_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_105_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_106_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_107_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_108_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_109_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_110_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_111_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_112_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_113_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_114_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_115_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_116_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_117_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_118_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_119_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_120_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_121_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_122_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_123_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_124_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_125_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_126_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_127_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_128_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_129_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_130_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_131_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_132_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_133_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_134_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_135_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_136_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_137_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_138_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_139_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_140_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_141_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_142_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_143_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_144_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_145_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_146_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_147_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_148_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_149_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_150_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_151_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_152_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_153_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_154_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_155_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_156_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_157_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_158_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_159_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_160_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_161_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_162_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_163_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_164_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_165_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_166_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_167_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_168_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_169_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_170_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_171_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_172_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_173_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_174_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_175_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_176_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_177_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_178_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_179_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_180_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_181_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_182_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_183_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_184_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_185_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_186_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_187_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_188_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_189_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_190_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_191_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_192_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_193_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_194_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_195_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_196_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_197_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_198_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_199_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_10_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_11_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_12_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_13_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_14_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_15_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_16_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_17_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_18_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_19_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_20_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_21_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_22_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_23_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_24_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_25_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_26_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_27_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_28_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_29_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_30_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_31_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_32_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_33_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_34_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_35_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_36_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_37_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_38_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_39_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_40_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_41_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_42_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_43_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_44_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_45_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_46_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_47_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_48_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_49_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_50_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_51_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_52_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_53_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_54_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_55_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_56_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_57_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_58_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_59_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_60_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_61_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_62_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_63_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_64_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_65_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_66_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_67_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_68_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_69_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_70_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_71_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_72_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_73_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_74_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_75_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_76_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_77_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_78_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_79_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_80_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_81_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_82_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_83_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_84_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_85_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_86_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_87_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_88_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_89_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_90_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_91_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_92_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_93_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_94_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_95_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_96_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_97_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_98_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_99_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_100_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_101_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_102_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_103_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_104_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_105_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_106_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_107_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_108_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_109_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_110_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_111_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_112_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_113_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_114_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_115_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_116_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_117_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_118_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_119_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_120_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_121_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_122_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_123_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_124_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_125_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_126_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_127_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_128_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_129_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_130_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_131_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_132_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_133_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_134_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_135_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_136_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_137_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_138_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_139_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_140_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_141_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_142_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_143_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_144_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_145_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_146_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_147_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_148_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_149_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_150_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_151_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_152_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_153_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_154_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_155_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_156_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_157_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_158_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_159_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_160_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_161_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_162_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_163_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_164_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_165_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_166_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_167_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_168_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_169_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_170_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_171_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_172_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_173_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_174_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_175_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_176_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_177_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_178_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_179_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_180_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_181_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_182_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_183_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_184_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_185_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_186_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_187_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_188_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_189_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_190_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_191_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_192_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_193_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_194_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_195_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_196_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_197_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_198_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_199_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_10_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_11_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_12_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_13_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_14_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_15_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_16_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_17_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_18_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_19_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_20_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_21_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_22_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_23_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_24_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_25_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_26_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_27_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_28_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_29_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_30_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_31_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_32_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_33_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_34_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_35_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_36_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_37_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_38_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_39_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_40_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_41_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_42_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_43_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_44_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_45_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_46_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_47_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_48_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_49_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_10_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_11_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_12_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_13_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_14_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_15_U(myproject_fifo_w8_d2_S)' using Shift Registers.
