;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @127, 106
	SUB @121, 103
	SUB @127, 106
	DJN 20, <12
	SUB 12, @10
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 109
	SUB @127, 109
	SUB 1, <-1
	SUB #12, @200
	ADD <310, 63
	SLT 20, @12
	SUB #12, @200
	DJN 0, #-32
	SUB 12, @10
	SUB 1, <-1
	SUB @121, 103
	SUB @127, 106
	DJN -1, @-20
	SUB @127, 109
	DJN -1, @-20
	CMP #121, 106
	SLT 121, 0
	DJN 0, #-32
	SUB 1, <-1
	SUB #12, @200
	DJN 0, #-32
	SPL @12, #0
	SPL @12, #0
	ADD 30, 9
	SUB 1, <-1
	MOV -1, <-20
	SLT #121, 0
	JMP @12, #200
	CMP -207, <-125
	MOV -7, <-20
	CMP 210, 0
	MOV -7, <-20
	DJN -1, @-20
	ADD <310, 63
	CMP -207, <-125
	CMP -207, <-125
