<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><title>List of all items in this crate</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-0ef3deca4ed45ad8.css" id="mainThemeStyle"><link rel="stylesheet" id="themeStyle" href="../static.files/light-f501212b8b071243.css"><link rel="stylesheet" disabled href="../static.files/dark-e92fc12c34ff89d3.css"><link rel="stylesheet" disabled href="../static.files/ayu-a0090c8b1ced384f.css"><script src="../static.files/storage-3891ce972e3a2bf8.js"></script><script defer src="../static.files/main-364b95f387bc3166.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../rp6/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../rp6/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location">Crate rp6</h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#macros">Macros</a></li><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#constants">Constants</a></li><li><a href="#statics">Statics</a></li><li><a href="#traits">Traits</a></li><li><a href="#functions">Functions</a></li><li><a href="#attributes">Attribute Macros</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-5ec35bf9ca753509.svg"></a></div></form></nav><section id="main-content" class="content"><h1>List of all items</h1><h3 id="structs">Structs</h3><ul class="all-items"><li><a href="avr/device/atmega32/port/struct.a0.html">avr::device::atmega32::port::a0</a></li><li><a href="avr/device/atmega32/port/struct.a1.html">avr::device::atmega32::port::a1</a></li><li><a href="avr/device/atmega32/port/struct.a2.html">avr::device::atmega32::port::a2</a></li><li><a href="avr/device/atmega32/port/struct.a3.html">avr::device::atmega32::port::a3</a></li><li><a href="avr/device/atmega32/port/struct.a4.html">avr::device::atmega32::port::a4</a></li><li><a href="avr/device/atmega32/port/struct.a5.html">avr::device::atmega32::port::a5</a></li><li><a href="avr/device/atmega32/port/struct.a6.html">avr::device::atmega32::port::a6</a></li><li><a href="avr/device/atmega32/port/struct.a7.html">avr::device::atmega32::port::a7</a></li><li><a href="avr/device/atmega32/port/struct.b0.html">avr::device::atmega32::port::b0</a></li><li><a href="avr/device/atmega32/port/struct.b1.html">avr::device::atmega32::port::b1</a></li><li><a href="avr/device/atmega32/port/struct.b2.html">avr::device::atmega32::port::b2</a></li><li><a href="avr/device/atmega32/port/struct.b3.html">avr::device::atmega32::port::b3</a></li><li><a href="avr/device/atmega32/port/struct.b4.html">avr::device::atmega32::port::b4</a></li><li><a href="avr/device/atmega32/port/struct.b5.html">avr::device::atmega32::port::b5</a></li><li><a href="avr/device/atmega32/port/struct.b6.html">avr::device::atmega32::port::b6</a></li><li><a href="avr/device/atmega32/port/struct.b7.html">avr::device::atmega32::port::b7</a></li><li><a href="avr/device/atmega32/port/struct.c0.html">avr::device::atmega32::port::c0</a></li><li><a href="avr/device/atmega32/port/struct.c1.html">avr::device::atmega32::port::c1</a></li><li><a href="avr/device/atmega32/port/struct.c2.html">avr::device::atmega32::port::c2</a></li><li><a href="avr/device/atmega32/port/struct.c3.html">avr::device::atmega32::port::c3</a></li><li><a href="avr/device/atmega32/port/struct.c4.html">avr::device::atmega32::port::c4</a></li><li><a href="avr/device/atmega32/port/struct.c5.html">avr::device::atmega32::port::c5</a></li><li><a href="avr/device/atmega32/port/struct.c6.html">avr::device::atmega32::port::c6</a></li><li><a href="avr/device/atmega32/port/struct.c7.html">avr::device::atmega32::port::c7</a></li><li><a href="avr/device/atmega32/port/struct.d0.html">avr::device::atmega32::port::d0</a></li><li><a href="avr/device/atmega32/port/struct.d1.html">avr::device::atmega32::port::d1</a></li><li><a href="avr/device/atmega32/port/struct.d2.html">avr::device::atmega32::port::d2</a></li><li><a href="avr/device/atmega32/port/struct.d3.html">avr::device::atmega32::port::d3</a></li><li><a href="avr/device/atmega32/port/struct.d4.html">avr::device::atmega32::port::d4</a></li><li><a href="avr/device/atmega32/port/struct.d5.html">avr::device::atmega32::port::d5</a></li><li><a href="avr/device/atmega32/port/struct.d6.html">avr::device::atmega32::port::d6</a></li><li><a href="avr/device/atmega32/port/struct.d7.html">avr::device::atmega32::port::d7</a></li><li><a href="avr/device/atmega32/registers/struct.ACSR.html">avr::device::atmega32::registers::ACSR</a></li><li><a href="avr/device/atmega32/registers/struct.ADC.html">avr::device::atmega32::registers::ADC</a></li><li><a href="avr/device/atmega32/registers/struct.ADCH.html">avr::device::atmega32::registers::ADCH</a></li><li><a href="avr/device/atmega32/registers/struct.ADCL.html">avr::device::atmega32::registers::ADCL</a></li><li><a href="avr/device/atmega32/registers/struct.ADCSRA.html">avr::device::atmega32::registers::ADCSRA</a></li><li><a href="avr/device/atmega32/registers/struct.ADMUX.html">avr::device::atmega32::registers::ADMUX</a></li><li><a href="avr/device/atmega32/registers/struct.ASSR.html">avr::device::atmega32::registers::ASSR</a></li><li><a href="avr/device/atmega32/registers/struct.DDRA.html">avr::device::atmega32::registers::DDRA</a></li><li><a href="avr/device/atmega32/registers/struct.DDRB.html">avr::device::atmega32::registers::DDRB</a></li><li><a href="avr/device/atmega32/registers/struct.DDRC.html">avr::device::atmega32::registers::DDRC</a></li><li><a href="avr/device/atmega32/registers/struct.DDRD.html">avr::device::atmega32::registers::DDRD</a></li><li><a href="avr/device/atmega32/registers/struct.EEAR.html">avr::device::atmega32::registers::EEAR</a></li><li><a href="avr/device/atmega32/registers/struct.EEARH.html">avr::device::atmega32::registers::EEARH</a></li><li><a href="avr/device/atmega32/registers/struct.EEARL.html">avr::device::atmega32::registers::EEARL</a></li><li><a href="avr/device/atmega32/registers/struct.EECR.html">avr::device::atmega32::registers::EECR</a></li><li><a href="avr/device/atmega32/registers/struct.EEDR.html">avr::device::atmega32::registers::EEDR</a></li><li><a href="avr/device/atmega32/registers/struct.GICR.html">avr::device::atmega32::registers::GICR</a></li><li><a href="avr/device/atmega32/registers/struct.GIFR.html">avr::device::atmega32::registers::GIFR</a></li><li><a href="avr/device/atmega32/registers/struct.HIGH.html">avr::device::atmega32::registers::HIGH</a></li><li><a href="avr/device/atmega32/registers/struct.ICR1.html">avr::device::atmega32::registers::ICR1</a></li><li><a href="avr/device/atmega32/registers/struct.ICR1H.html">avr::device::atmega32::registers::ICR1H</a></li><li><a href="avr/device/atmega32/registers/struct.ICR1L.html">avr::device::atmega32::registers::ICR1L</a></li><li><a href="avr/device/atmega32/registers/struct.LOCKBIT.html">avr::device::atmega32::registers::LOCKBIT</a></li><li><a href="avr/device/atmega32/registers/struct.LOW.html">avr::device::atmega32::registers::LOW</a></li><li><a href="avr/device/atmega32/registers/struct.MCUCR.html">avr::device::atmega32::registers::MCUCR</a></li><li><a href="avr/device/atmega32/registers/struct.MCUCSR.html">avr::device::atmega32::registers::MCUCSR</a></li><li><a href="avr/device/atmega32/registers/struct.OCDR.html">avr::device::atmega32::registers::OCDR</a></li><li><a href="avr/device/atmega32/registers/struct.OCR0.html">avr::device::atmega32::registers::OCR0</a></li><li><a href="avr/device/atmega32/registers/struct.OCR1A.html">avr::device::atmega32::registers::OCR1A</a></li><li><a href="avr/device/atmega32/registers/struct.OCR1AH.html">avr::device::atmega32::registers::OCR1AH</a></li><li><a href="avr/device/atmega32/registers/struct.OCR1AL.html">avr::device::atmega32::registers::OCR1AL</a></li><li><a href="avr/device/atmega32/registers/struct.OCR1B.html">avr::device::atmega32::registers::OCR1B</a></li><li><a href="avr/device/atmega32/registers/struct.OCR1BH.html">avr::device::atmega32::registers::OCR1BH</a></li><li><a href="avr/device/atmega32/registers/struct.OCR1BL.html">avr::device::atmega32::registers::OCR1BL</a></li><li><a href="avr/device/atmega32/registers/struct.OCR2.html">avr::device::atmega32::registers::OCR2</a></li><li><a href="avr/device/atmega32/registers/struct.OSCCAL.html">avr::device::atmega32::registers::OSCCAL</a></li><li><a href="avr/device/atmega32/registers/struct.PINA.html">avr::device::atmega32::registers::PINA</a></li><li><a href="avr/device/atmega32/registers/struct.PINB.html">avr::device::atmega32::registers::PINB</a></li><li><a href="avr/device/atmega32/registers/struct.PINC.html">avr::device::atmega32::registers::PINC</a></li><li><a href="avr/device/atmega32/registers/struct.PIND.html">avr::device::atmega32::registers::PIND</a></li><li><a href="avr/device/atmega32/registers/struct.PORTA.html">avr::device::atmega32::registers::PORTA</a></li><li><a href="avr/device/atmega32/registers/struct.PORTB.html">avr::device::atmega32::registers::PORTB</a></li><li><a href="avr/device/atmega32/registers/struct.PORTC.html">avr::device::atmega32::registers::PORTC</a></li><li><a href="avr/device/atmega32/registers/struct.PORTD.html">avr::device::atmega32::registers::PORTD</a></li><li><a href="avr/device/atmega32/registers/struct.SFIOR.html">avr::device::atmega32::registers::SFIOR</a></li><li><a href="avr/device/atmega32/registers/struct.SP.html">avr::device::atmega32::registers::SP</a></li><li><a href="avr/device/atmega32/registers/struct.SPCR.html">avr::device::atmega32::registers::SPCR</a></li><li><a href="avr/device/atmega32/registers/struct.SPDR.html">avr::device::atmega32::registers::SPDR</a></li><li><a href="avr/device/atmega32/registers/struct.SPH.html">avr::device::atmega32::registers::SPH</a></li><li><a href="avr/device/atmega32/registers/struct.SPL.html">avr::device::atmega32::registers::SPL</a></li><li><a href="avr/device/atmega32/registers/struct.SPMCR.html">avr::device::atmega32::registers::SPMCR</a></li><li><a href="avr/device/atmega32/registers/struct.SPSR.html">avr::device::atmega32::registers::SPSR</a></li><li><a href="avr/device/atmega32/registers/struct.TCCR0.html">avr::device::atmega32::registers::TCCR0</a></li><li><a href="avr/device/atmega32/registers/struct.TCCR1A.html">avr::device::atmega32::registers::TCCR1A</a></li><li><a href="avr/device/atmega32/registers/struct.TCCR1B.html">avr::device::atmega32::registers::TCCR1B</a></li><li><a href="avr/device/atmega32/registers/struct.TCCR2.html">avr::device::atmega32::registers::TCCR2</a></li><li><a href="avr/device/atmega32/registers/struct.TCNT0.html">avr::device::atmega32::registers::TCNT0</a></li><li><a href="avr/device/atmega32/registers/struct.TCNT1.html">avr::device::atmega32::registers::TCNT1</a></li><li><a href="avr/device/atmega32/registers/struct.TCNT1H.html">avr::device::atmega32::registers::TCNT1H</a></li><li><a href="avr/device/atmega32/registers/struct.TCNT1L.html">avr::device::atmega32::registers::TCNT1L</a></li><li><a href="avr/device/atmega32/registers/struct.TCNT2.html">avr::device::atmega32::registers::TCNT2</a></li><li><a href="avr/device/atmega32/registers/struct.TIFR.html">avr::device::atmega32::registers::TIFR</a></li><li><a href="avr/device/atmega32/registers/struct.TIMSK.html">avr::device::atmega32::registers::TIMSK</a></li><li><a href="avr/device/atmega32/registers/struct.TWAR.html">avr::device::atmega32::registers::TWAR</a></li><li><a href="avr/device/atmega32/registers/struct.TWBR.html">avr::device::atmega32::registers::TWBR</a></li><li><a href="avr/device/atmega32/registers/struct.TWCR.html">avr::device::atmega32::registers::TWCR</a></li><li><a href="avr/device/atmega32/registers/struct.TWDR.html">avr::device::atmega32::registers::TWDR</a></li><li><a href="avr/device/atmega32/registers/struct.TWSR.html">avr::device::atmega32::registers::TWSR</a></li><li><a href="avr/device/atmega32/registers/struct.UBRRH.html">avr::device::atmega32::registers::UBRRH</a></li><li><a href="avr/device/atmega32/registers/struct.UBRRL.html">avr::device::atmega32::registers::UBRRL</a></li><li><a href="avr/device/atmega32/registers/struct.UCSRA.html">avr::device::atmega32::registers::UCSRA</a></li><li><a href="avr/device/atmega32/registers/struct.UCSRB.html">avr::device::atmega32::registers::UCSRB</a></li><li><a href="avr/device/atmega32/registers/struct.UCSRC.html">avr::device::atmega32::registers::UCSRC</a></li><li><a href="avr/device/atmega32/registers/struct.UDR.html">avr::device::atmega32::registers::UDR</a></li><li><a href="avr/device/atmega32/registers/struct.WDTCR.html">avr::device::atmega32::registers::WDTCR</a></li><li><a href="avr/device/register/struct.RegisterBits.html">avr::device::register::RegisterBits</a></li><li><a href="avr/interrupt/struct.CriticalSection.html">avr::interrupt::CriticalSection</a></li><li><a href="avr/interrupt/mutex/struct.DynamicMutex.html">avr::interrupt::mutex::DynamicMutex</a></li><li><a href="avr/interrupt/mutex/struct.Mutex.html">avr::interrupt::mutex::Mutex</a></li><li><a href="avr/legacy/serial/struct.Serial.html">avr::legacy::serial::Serial</a></li><li><a href="avr/modules/struct.Timer16Setup.html">avr::modules::Timer16Setup</a></li><li><a href="avr/modules/struct.Timer8Setup.html">avr::modules::Timer8Setup</a></li><li><a href="avr/modules/spi/clock/struct.ClockMask.html">avr::modules::spi::clock::ClockMask</a></li><li><a href="avr/modules/spi/settings/struct.Settings.html">avr::modules::spi::settings::Settings</a></li><li><a href="avr/modules/timer/timer16/struct.Timer16Setup.html">avr::modules::timer::timer16::Timer16Setup</a></li><li><a href="avr/modules/timer/timer8/struct.Timer8Setup.html">avr::modules::timer::timer8::Timer8Setup</a></li><li><a href="robot_base/struct.RobotBase.html">robot_base::RobotBase</a></li><li><a href="uart/struct.Serial.html">uart::Serial</a></li><li><a href="uart/struct.String.html">uart::String</a></li><li><a href="uart/serial_writable/struct.String.html">uart::serial_writable::String</a></li></ul><h3 id="enums">Enums</h3><ul class="all-items"><li><a href="avr/device/pin/enum.DataDirection.html">avr::device::pin::DataDirection</a></li><li><a href="avr/legacy/serial/enum.CharacterSize.html">avr::legacy::serial::CharacterSize</a></li><li><a href="avr/legacy/serial/enum.Mode.html">avr::legacy::serial::Mode</a></li><li><a href="avr/legacy/serial/enum.Parity.html">avr::legacy::serial::Parity</a></li><li><a href="avr/legacy/serial/enum.StopBits.html">avr::legacy::serial::StopBits</a></li><li><a href="avr/modules/enum.ClockSource16.html">avr::modules::ClockSource16</a></li><li><a href="avr/modules/enum.ClockSource8.html">avr::modules::ClockSource8</a></li><li><a href="avr/modules/enum.WaveformGenerationMode16.html">avr::modules::WaveformGenerationMode16</a></li><li><a href="avr/modules/enum.WaveformGenerationMode8.html">avr::modules::WaveformGenerationMode8</a></li><li><a href="avr/modules/spi/settings/enum.BitOrder.html">avr::modules::spi::settings::BitOrder</a></li><li><a href="avr/modules/spi/settings/enum.ClockPhase.html">avr::modules::spi::settings::ClockPhase</a></li><li><a href="avr/modules/timer/timer16/enum.ClockSource.html">avr::modules::timer::timer16::ClockSource</a></li><li><a href="avr/modules/timer/timer16/enum.WaveformGenerationMode.html">avr::modules::timer::timer16::WaveformGenerationMode</a></li><li><a href="avr/modules/timer/timer8/enum.ClockSource.html">avr::modules::timer::timer8::ClockSource</a></li><li><a href="avr/modules/timer/timer8/enum.WaveformGenerationMode.html">avr::modules::timer::timer8::WaveformGenerationMode</a></li></ul><h3 id="traits">Traits</h3><ul class="all-items"><li><a href="avr/device/pin/trait.Pin.html">avr::device::pin::Pin</a></li><li><a href="avr/device/register/trait.Register.html">avr::device::register::Register</a></li><li><a href="avr/device/register/trait.RegisterValue.html">avr::device::register::RegisterValue</a></li><li><a href="avr/modules/trait.HardwareSpi.html">avr::modules::HardwareSpi</a></li><li><a href="avr/modules/trait.HardwareUsart.html">avr::modules::HardwareUsart</a></li><li><a href="avr/modules/trait.Timer16.html">avr::modules::Timer16</a></li><li><a href="avr/modules/trait.Timer8.html">avr::modules::Timer8</a></li><li><a href="avr/modules/spi/trait.HardwareSpi.html">avr::modules::spi::HardwareSpi</a></li><li><a href="avr/modules/timer/timer16/trait.Timer16.html">avr::modules::timer::timer16::Timer16</a></li><li><a href="avr/modules/timer/timer8/trait.Timer8.html">avr::modules::timer::timer8::Timer8</a></li><li><a href="avr/modules/usart/trait.HardwareUsart.html">avr::modules::usart::HardwareUsart</a></li><li><a href="uart/trait.SerialWritable.html">uart::SerialWritable</a></li><li><a href="uart/trait.SerialWritableDecimal.html">uart::SerialWritableDecimal</a></li><li><a href="uart/trait.SerialWritableHexadecimal.html">uart::SerialWritableHexadecimal</a></li><li><a href="uart/trait.StringType.html">uart::StringType</a></li><li><a href="uart/serial_writable/trait.SerialWritable.html">uart::serial_writable::SerialWritable</a></li><li><a href="uart/serial_writable/trait.SerialWritableDecimal.html">uart::serial_writable::SerialWritableDecimal</a></li><li><a href="uart/serial_writable/trait.SerialWritableHexadecimal.html">uart::serial_writable::SerialWritableHexadecimal</a></li><li><a href="uart/serial_writable/trait.StringType.html">uart::serial_writable::StringType</a></li><li><a href="uart/serial_writable/trait.uDisplay.html">uart::serial_writable::uDisplay</a></li><li><a href="uart/serial_writable/trait.uWrite.html">uart::serial_writable::uWrite</a></li><li><a href="uart/trait.uDisplay.html">uart::uDisplay</a></li><li><a href="uart/trait.uWrite.html">uart::uWrite</a></li></ul><h3 id="macros">Macros</h3><ul class="all-items"><li><a href="avr/device/pin/macro.pin.html">avr::device::pin::pin</a></li><li><a href="avr/device/pin/macro.port.html">avr::device::pin::port</a></li><li><a href="avr/device/pin/macro.set_pins.html">avr::device::pin::set_pins</a></li><li><a href="avr/device/register/macro.bitmask.html">avr::device::register::bitmask</a></li><li><a href="avr/device/register/macro.bitmask_list.html">avr::device::register::bitmask_list</a></li><li><a href="avr/device/register/macro.reg.html">avr::device::register::reg</a></li><li><a href="avr/device/register/macro.reg_list.html">avr::device::register::reg_list</a></li><li><a href="avr/legacy/serial/hack/macro.bit.html">avr::legacy::serial::hack::bit</a></li><li><a href="avr/legacy/serial/hack/macro.register.html">avr::legacy::serial::hack::register</a></li><li><a href="macro.print.html">print</a></li><li><a href="macro.println.html">println</a></li><li><a href="uart/serial_writable/macro.impl_serial_writable_num.html">uart::serial_writable::impl_serial_writable_num</a></li><li><a href="uart/serial_writable/macro.uwrite.html">uart::serial_writable::uwrite</a></li><li><a href="uart/macro.uwrite.html">uart::uwrite</a></li></ul><h3 id="attributes">Attribute Macros</h3><ul class="all-items"><li><a href="attr.entry.html">entry</a></li><li><a href="attr.interrupt.html">interrupt</a></li><li><a href="prelude/attr.interrupt.html">prelude::interrupt</a></li></ul><h3 id="functions">Functions</h3><ul class="all-items"><li><a href="avr/device/register/fn.wait_until.html">avr::device::register::wait_until</a></li><li><a href="avr/interrupt/fn.without_interrupts.html">avr::interrupt::without_interrupts</a></li><li><a href="avr/legacy/serial/fn.do_read.html">avr::legacy::serial::do_read</a></li><li><a href="avr/legacy/serial/fn.do_write.html">avr::legacy::serial::do_write</a></li><li><a href="avr/legacy/serial/fn.ready_to_receive.html">avr::legacy::serial::ready_to_receive</a></li><li><a href="avr/legacy/serial/fn.ready_to_transmit.html">avr::legacy::serial::ready_to_transmit</a></li><li><a href="avr/legacy/serial/fn.receive.html">avr::legacy::serial::receive</a></li><li><a href="avr/legacy/serial/fn.transmit.html">avr::legacy::serial::transmit</a></li><li><a href="avr/legacy/serial/fn.try_receive.html">avr::legacy::serial::try_receive</a></li><li><a href="avr/legacy/serial/fn.try_transmit.html">avr::legacy::serial::try_transmit</a></li><li><a href="fn.delay_ms.html">delay_ms</a></li><li><a href="fn.delay_us.html">delay_us</a></li><li><a href="prelude/fn.delay_ms.html">prelude::delay_ms</a></li><li><a href="prelude/fn.delay_us.html">prelude::delay_us</a></li><li><a href="uart/serial_writable/fn.size_of.html">uart::serial_writable::size_of</a></li><li><a href="uart/fn.size_of.html">uart::size_of</a></li></ul><h3 id="statics">Statics</h3><ul class="all-items"><li><a href="avr/interrupt/static.CRITICAL_SECTION_COUNTER.html">avr::interrupt::CRITICAL_SECTION_COUNTER</a></li></ul><h3 id="constants">Constants</h3><ul class="all-items"><li><a href="avr/device/atmega32/bitmasks/constant.ACBG.html">avr::device::atmega32::bitmasks::ACBG</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ACD.html">avr::device::atmega32::bitmasks::ACD</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ACI.html">avr::device::atmega32::bitmasks::ACI</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ACIC.html">avr::device::atmega32::bitmasks::ACIC</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ACIE.html">avr::device::atmega32::bitmasks::ACIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ACIS.html">avr::device::atmega32::bitmasks::ACIS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ACO.html">avr::device::atmega32::bitmasks::ACO</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADATE.html">avr::device::atmega32::bitmasks::ADATE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADEN.html">avr::device::atmega32::bitmasks::ADEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADIE.html">avr::device::atmega32::bitmasks::ADIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADIF.html">avr::device::atmega32::bitmasks::ADIF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADLAR.html">avr::device::atmega32::bitmasks::ADLAR</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADPS.html">avr::device::atmega32::bitmasks::ADPS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ADSC.html">avr::device::atmega32::bitmasks::ADSC</a></li><li><a href="avr/device/atmega32/bitmasks/constant.AS2.html">avr::device::atmega32::bitmasks::AS2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BLB0.html">avr::device::atmega32::bitmasks::BLB0</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BLB1.html">avr::device::atmega32::bitmasks::BLB1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BLBSET.html">avr::device::atmega32::bitmasks::BLBSET</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BODEN.html">avr::device::atmega32::bitmasks::BODEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BODLEVEL.html">avr::device::atmega32::bitmasks::BODLEVEL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BOOTRST.html">avr::device::atmega32::bitmasks::BOOTRST</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BOOTSZ.html">avr::device::atmega32::bitmasks::BOOTSZ</a></li><li><a href="avr/device/atmega32/bitmasks/constant.BORF.html">avr::device::atmega32::bitmasks::BORF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.C.html">avr::device::atmega32::bitmasks::C</a></li><li><a href="avr/device/atmega32/bitmasks/constant.CKOPT.html">avr::device::atmega32::bitmasks::CKOPT</a></li><li><a href="avr/device/atmega32/bitmasks/constant.COM0.html">avr::device::atmega32::bitmasks::COM0</a></li><li><a href="avr/device/atmega32/bitmasks/constant.COM1A.html">avr::device::atmega32::bitmasks::COM1A</a></li><li><a href="avr/device/atmega32/bitmasks/constant.COM1B.html">avr::device::atmega32::bitmasks::COM1B</a></li><li><a href="avr/device/atmega32/bitmasks/constant.COM2.html">avr::device::atmega32::bitmasks::COM2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.CPHA.html">avr::device::atmega32::bitmasks::CPHA</a></li><li><a href="avr/device/atmega32/bitmasks/constant.CPOL.html">avr::device::atmega32::bitmasks::CPOL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.CS0.html">avr::device::atmega32::bitmasks::CS0</a></li><li><a href="avr/device/atmega32/bitmasks/constant.CS1.html">avr::device::atmega32::bitmasks::CS1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.CS2.html">avr::device::atmega32::bitmasks::CS2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.DOR.html">avr::device::atmega32::bitmasks::DOR</a></li><li><a href="avr/device/atmega32/bitmasks/constant.DORD.html">avr::device::atmega32::bitmasks::DORD</a></li><li><a href="avr/device/atmega32/bitmasks/constant.EEMWE.html">avr::device::atmega32::bitmasks::EEMWE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.EERE.html">avr::device::atmega32::bitmasks::EERE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.EERIE.html">avr::device::atmega32::bitmasks::EERIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.EESAVE.html">avr::device::atmega32::bitmasks::EESAVE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.EEWE.html">avr::device::atmega32::bitmasks::EEWE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.EXTRF.html">avr::device::atmega32::bitmasks::EXTRF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.FE.html">avr::device::atmega32::bitmasks::FE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.FOC0.html">avr::device::atmega32::bitmasks::FOC0</a></li><li><a href="avr/device/atmega32/bitmasks/constant.FOC1A.html">avr::device::atmega32::bitmasks::FOC1A</a></li><li><a href="avr/device/atmega32/bitmasks/constant.FOC1B.html">avr::device::atmega32::bitmasks::FOC1B</a></li><li><a href="avr/device/atmega32/bitmasks/constant.FOC2.html">avr::device::atmega32::bitmasks::FOC2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.H.html">avr::device::atmega32::bitmasks::H</a></li><li><a href="avr/device/atmega32/bitmasks/constant.I.html">avr::device::atmega32::bitmasks::I</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ICES1.html">avr::device::atmega32::bitmasks::ICES1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ICF1.html">avr::device::atmega32::bitmasks::ICF1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ICNC1.html">avr::device::atmega32::bitmasks::ICNC1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.INT0.html">avr::device::atmega32::bitmasks::INT0</a></li><li><a href="avr/device/atmega32/bitmasks/constant.INT1.html">avr::device::atmega32::bitmasks::INT1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.INT2.html">avr::device::atmega32::bitmasks::INT2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.INTF.html">avr::device::atmega32::bitmasks::INTF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.INTF2.html">avr::device::atmega32::bitmasks::INTF2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ISC0.html">avr::device::atmega32::bitmasks::ISC0</a></li><li><a href="avr/device/atmega32/bitmasks/constant.ISC1.html">avr::device::atmega32::bitmasks::ISC1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.IVCE.html">avr::device::atmega32::bitmasks::IVCE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.IVSEL.html">avr::device::atmega32::bitmasks::IVSEL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.JTAGEN.html">avr::device::atmega32::bitmasks::JTAGEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.JTD.html">avr::device::atmega32::bitmasks::JTD</a></li><li><a href="avr/device/atmega32/bitmasks/constant.JTRF.html">avr::device::atmega32::bitmasks::JTRF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.LB.html">avr::device::atmega32::bitmasks::LB</a></li><li><a href="avr/device/atmega32/bitmasks/constant.MPCM.html">avr::device::atmega32::bitmasks::MPCM</a></li><li><a href="avr/device/atmega32/bitmasks/constant.MSTR.html">avr::device::atmega32::bitmasks::MSTR</a></li><li><a href="avr/device/atmega32/bitmasks/constant.MUX.html">avr::device::atmega32::bitmasks::MUX</a></li><li><a href="avr/device/atmega32/bitmasks/constant.N.html">avr::device::atmega32::bitmasks::N</a></li><li><a href="avr/device/atmega32/bitmasks/constant.OCDEN.html">avr::device::atmega32::bitmasks::OCDEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.OCF1A.html">avr::device::atmega32::bitmasks::OCF1A</a></li><li><a href="avr/device/atmega32/bitmasks/constant.OCF1B.html">avr::device::atmega32::bitmasks::OCF1B</a></li><li><a href="avr/device/atmega32/bitmasks/constant.OCIE1A.html">avr::device::atmega32::bitmasks::OCIE1A</a></li><li><a href="avr/device/atmega32/bitmasks/constant.OCIE1B.html">avr::device::atmega32::bitmasks::OCIE1B</a></li><li><a href="avr/device/atmega32/bitmasks/constant.OCR2UB.html">avr::device::atmega32::bitmasks::OCR2UB</a></li><li><a href="avr/device/atmega32/bitmasks/constant.PGERS.html">avr::device::atmega32::bitmasks::PGERS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.PGWRT.html">avr::device::atmega32::bitmasks::PGWRT</a></li><li><a href="avr/device/atmega32/bitmasks/constant.PORF.html">avr::device::atmega32::bitmasks::PORF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.REFS.html">avr::device::atmega32::bitmasks::REFS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.RWWSB.html">avr::device::atmega32::bitmasks::RWWSB</a></li><li><a href="avr/device/atmega32/bitmasks/constant.RWWSRE.html">avr::device::atmega32::bitmasks::RWWSRE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.RXB8.html">avr::device::atmega32::bitmasks::RXB8</a></li><li><a href="avr/device/atmega32/bitmasks/constant.RXC.html">avr::device::atmega32::bitmasks::RXC</a></li><li><a href="avr/device/atmega32/bitmasks/constant.RXCIE.html">avr::device::atmega32::bitmasks::RXCIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.RXEN.html">avr::device::atmega32::bitmasks::RXEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.S.html">avr::device::atmega32::bitmasks::S</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SE.html">avr::device::atmega32::bitmasks::SE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SM.html">avr::device::atmega32::bitmasks::SM</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPE.html">avr::device::atmega32::bitmasks::SPE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPI2X.html">avr::device::atmega32::bitmasks::SPI2X</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPIE.html">avr::device::atmega32::bitmasks::SPIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPIEN.html">avr::device::atmega32::bitmasks::SPIEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPIF.html">avr::device::atmega32::bitmasks::SPIF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPMEN.html">avr::device::atmega32::bitmasks::SPMEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPMIE.html">avr::device::atmega32::bitmasks::SPMIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SPR.html">avr::device::atmega32::bitmasks::SPR</a></li><li><a href="avr/device/atmega32/bitmasks/constant.SUT_CKSEL.html">avr::device::atmega32::bitmasks::SUT_CKSEL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.T.html">avr::device::atmega32::bitmasks::T</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TCN2UB.html">avr::device::atmega32::bitmasks::TCN2UB</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TCR2UB.html">avr::device::atmega32::bitmasks::TCR2UB</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TICIE1.html">avr::device::atmega32::bitmasks::TICIE1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TOIE1.html">avr::device::atmega32::bitmasks::TOIE1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TOV1.html">avr::device::atmega32::bitmasks::TOV1</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWA.html">avr::device::atmega32::bitmasks::TWA</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWEA.html">avr::device::atmega32::bitmasks::TWEA</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWEN.html">avr::device::atmega32::bitmasks::TWEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWGCE.html">avr::device::atmega32::bitmasks::TWGCE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWIE.html">avr::device::atmega32::bitmasks::TWIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWINT.html">avr::device::atmega32::bitmasks::TWINT</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWPS.html">avr::device::atmega32::bitmasks::TWPS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWS.html">avr::device::atmega32::bitmasks::TWS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWSTA.html">avr::device::atmega32::bitmasks::TWSTA</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWSTO.html">avr::device::atmega32::bitmasks::TWSTO</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TWWC.html">avr::device::atmega32::bitmasks::TWWC</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TXB8.html">avr::device::atmega32::bitmasks::TXB8</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TXC.html">avr::device::atmega32::bitmasks::TXC</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TXCIE.html">avr::device::atmega32::bitmasks::TXCIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.TXEN.html">avr::device::atmega32::bitmasks::TXEN</a></li><li><a href="avr/device/atmega32/bitmasks/constant.U2X.html">avr::device::atmega32::bitmasks::U2X</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UCPOL.html">avr::device::atmega32::bitmasks::UCPOL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UCSZ.html">avr::device::atmega32::bitmasks::UCSZ</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UCSZ2.html">avr::device::atmega32::bitmasks::UCSZ2</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UDRE.html">avr::device::atmega32::bitmasks::UDRE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UDRIE.html">avr::device::atmega32::bitmasks::UDRIE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UMSEL.html">avr::device::atmega32::bitmasks::UMSEL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UPE.html">avr::device::atmega32::bitmasks::UPE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.UPM.html">avr::device::atmega32::bitmasks::UPM</a></li><li><a href="avr/device/atmega32/bitmasks/constant.URSEL.html">avr::device::atmega32::bitmasks::URSEL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.USBS.html">avr::device::atmega32::bitmasks::USBS</a></li><li><a href="avr/device/atmega32/bitmasks/constant.V.html">avr::device::atmega32::bitmasks::V</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WCOL.html">avr::device::atmega32::bitmasks::WCOL</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WDE.html">avr::device::atmega32::bitmasks::WDE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WDP.html">avr::device::atmega32::bitmasks::WDP</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WDRF.html">avr::device::atmega32::bitmasks::WDRF</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WDTOE.html">avr::device::atmega32::bitmasks::WDTOE</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WGM00.html">avr::device::atmega32::bitmasks::WGM00</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WGM01.html">avr::device::atmega32::bitmasks::WGM01</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WGM20.html">avr::device::atmega32::bitmasks::WGM20</a></li><li><a href="avr/device/atmega32/bitmasks/constant.WGM21.html">avr::device::atmega32::bitmasks::WGM21</a></li><li><a href="avr/device/atmega32/bitmasks/constant.Z.html">avr::device::atmega32::bitmasks::Z</a></li><li><a href="avr/legacy/serial/hack/constant.RXC0.html">avr::legacy::serial::hack::RXC0</a></li><li><a href="avr/legacy/serial/hack/constant.RXEN0.html">avr::legacy::serial::hack::RXEN0</a></li><li><a href="avr/legacy/serial/hack/constant.TXEN0.html">avr::legacy::serial::hack::TXEN0</a></li><li><a href="avr/legacy/serial/hack/constant.UBRR0.html">avr::legacy::serial::hack::UBRR0</a></li><li><a href="avr/legacy/serial/hack/constant.UBRR0L.html">avr::legacy::serial::hack::UBRR0L</a></li><li><a href="avr/legacy/serial/hack/constant.UCSR0A.html">avr::legacy::serial::hack::UCSR0A</a></li><li><a href="avr/legacy/serial/hack/constant.UCSR0B.html">avr::legacy::serial::hack::UCSR0B</a></li><li><a href="avr/legacy/serial/hack/constant.UCSR0C.html">avr::legacy::serial::hack::UCSR0C</a></li><li><a href="avr/legacy/serial/hack/constant.UCSZ00.html">avr::legacy::serial::hack::UCSZ00</a></li><li><a href="avr/legacy/serial/hack/constant.UCSZ01.html">avr::legacy::serial::hack::UCSZ01</a></li><li><a href="avr/legacy/serial/hack/constant.UCSZ02.html">avr::legacy::serial::hack::UCSZ02</a></li><li><a href="avr/legacy/serial/hack/constant.UDR0.html">avr::legacy::serial::hack::UDR0</a></li><li><a href="avr/legacy/serial/hack/constant.UDRE0.html">avr::legacy::serial::hack::UDRE0</a></li><li><a href="avr/legacy/serial/hack/constant.UMSEL00.html">avr::legacy::serial::hack::UMSEL00</a></li><li><a href="avr/legacy/serial/hack/constant.UMSEL01.html">avr::legacy::serial::hack::UMSEL01</a></li><li><a href="avr/legacy/serial/hack/constant.UPM00.html">avr::legacy::serial::hack::UPM00</a></li><li><a href="avr/legacy/serial/hack/constant.UPM01.html">avr::legacy::serial::hack::UPM01</a></li><li><a href="avr/legacy/serial/hack/constant.USBS0.html">avr::legacy::serial::hack::USBS0</a></li><li><a href="avr/modules/spi/settings/control_register/constant.CPHA.html">avr::modules::spi::settings::control_register::CPHA</a></li><li><a href="avr/modules/spi/settings/control_register/constant.CPOL.html">avr::modules::spi::settings::control_register::CPOL</a></li><li><a href="avr/modules/spi/settings/control_register/constant.DATA_ORDER_LSB.html">avr::modules::spi::settings::control_register::DATA_ORDER_LSB</a></li><li><a href="avr/modules/spi/settings/control_register/constant.ENABLE.html">avr::modules::spi::settings::control_register::ENABLE</a></li><li><a href="avr/modules/spi/settings/control_register/constant.INTERRUPT_ENABLE.html">avr::modules::spi::settings::control_register::INTERRUPT_ENABLE</a></li><li><a href="avr/modules/spi/settings/control_register/constant.MASTER.html">avr::modules::spi::settings::control_register::MASTER</a></li><li><a href="avr/modules/spi/settings/control_register/constant.SPR0.html">avr::modules::spi::settings::control_register::SPR0</a></li><li><a href="avr/modules/spi/settings/control_register/constant.SPR1.html">avr::modules::spi::settings::control_register::SPR1</a></li><li><a href="avr/modules/spi/settings/status_register/constant.SPI2X.html">avr::modules::spi::settings::status_register::SPI2X</a></li><li><a href="avr/modules/spi/settings/status_register/constant.SPIF.html">avr::modules::spi::settings::status_register::SPIF</a></li><li><a href="avr/modules/spi/settings/status_register/constant.WCOL.html">avr::modules::spi::settings::status_register::WCOL</a></li><li><a href="uart/constant.BAUD_HIGH.html">uart::BAUD_HIGH</a></li><li><a href="uart/constant.BAUD_LOW.html">uart::BAUD_LOW</a></li><li><a href="uart/constant.UBRR_BAUD_HIGH.html">uart::UBRR_BAUD_HIGH</a></li><li><a href="uart/constant.UBRR_BAUD_LOW.html">uart::UBRR_BAUD_LOW</a></li></ul></section></div></main><div id="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="rp6" data-themes="" data-resource-suffix="" data-rustdoc-version="1.69.0-nightly (bd39bbb4b 2023-02-07)" data-search-js="search-28136cea55c34037.js" data-settings-js="settings-f0c5c39777a9a2f6.js" data-settings-css="settings-0bcba95ff279c1db.css" ></div></body></html>