#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b7ed272600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b7ed28c040 .scope package, "ternary_pkg" "ternary_pkg" 3 5;
 .timescale -9 -12;
P_000001b7ed28b900 .param/l "TRIT27_ZERO" 1 3 156, C4<000000000000000000000000000000000000000000000000000000>;
P_000001b7ed28b938 .param/l "TRIT2_ZERO" 1 3 143, C4<0000>;
P_000001b7ed28b970 .param/l "TRIT8_ONE" 1 3 146, C4<0000000000000001>;
P_000001b7ed28b9a8 .param/l "TRIT8_TWO" 1 3 152, C4<0000000000000110>;
P_000001b7ed28b9e0 .param/l "TRIT8_ZERO" 1 3 137, C4<0000000000000000>;
P_000001b7ed28ba18 .param/l "TRIT9_ZERO" 1 3 140, C4<000000000000000000>;
enum000001b7ed24ef90 .enum4 (2)
   "T_ZERO" 2'b00,
   "T_POS_ONE" 2'b01,
   "T_NEG_ONE" 2'b10,
   "T_INVALID" 2'b11
 ;
S_000001b7ed28c7c0 .scope autofunction.vec4.s54, "bin_to_ternary" "bin_to_ternary" 3 76, 3 76 0, S_000001b7ed28c040;
 .timescale -9 -12;
; Variable bin_to_ternary is vec4 return value of scope S_000001b7ed28c7c0
v000001b7ed280180_0 .var/2s "i", 31 0;
v000001b7ed2802c0_0 .var "result", 53 0;
v000001b7ed280360_0 .var/s "temp", 31 0;
v000001b7ed280400_0 .var/s "val", 31 0;
TD_ternary_pkg.bin_to_ternary ;
    %load/vec4 v000001b7ed280400_0;
    %store/vec4 v000001b7ed280360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed280180_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001b7ed280180_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001b7ed280360_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001b7ed280180_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2802c0_0, 4, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001b7ed280180_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2802c0_0, 4, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001b7ed280180_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2802c0_0, 4, 2;
    %load/vec4 v000001b7ed280360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed280360_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v000001b7ed280360_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v000001b7ed280360_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b7ed280180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b7ed280180_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001b7ed2802c0_0;
    %ret/vec4 0, 0, 54;  Assign to bin_to_ternary (store_vec4_to_lval)
    %disable/flow S_000001b7ed28c7c0;
    %end;
S_000001b7ed292c40 .scope autofunction.vec4.s2, "int_to_trit" "int_to_trit" 3 126, 3 126 0, S_000001b7ed28c040;
 .timescale -9 -12;
; Variable int_to_trit is vec4 return value of scope S_000001b7ed292c40
v000001b7ed280680_0 .var/2s "v", 31 0;
TD_ternary_pkg.int_to_trit ;
    %load/vec4 v000001b7ed280680_0;
    %dup/vec4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001b7ed292c40;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001b7ed292c40;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001b7ed292c40;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000001b7ed292c40;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_000001b7ed2930e0 .scope autofunction.vec4.s4, "t_add_trit" "t_add_trit" 3 51, 3 51 0, S_000001b7ed28c040;
 .timescale -9 -12;
v000001b7ed278b60_0 .var "a", 1 0;
v000001b7ed278200_0 .var "b", 1 0;
v000001b7ed278480_0 .var "cin", 1 0;
v000001b7ed278520_0 .var "cout", 1 0;
v000001b7ed2788e0_0 .var "result", 1 0;
v000001b7ed278700_0 .var/s "sum", 2 0;
; Variable t_add_trit is vec4 return value of scope S_000001b7ed2930e0
TD_ternary_pkg.t_add_trit ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7ed278b60_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7ed278b60_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7ed278200_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7ed278200_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7ed278480_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7ed278480_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %store/vec4 v000001b7ed278700_0, 0, 3;
    %load/vec4 v000001b7ed278700_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed2788e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b7ed278520_0, 0, 2;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v000001b7ed278520_0;
    %load/vec4 v000001b7ed2788e0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 4;  Assign to t_add_trit (store_vec4_to_lval)
    %disable/flow S_000001b7ed2930e0;
    %end;
S_000001b7ed293270 .scope autofunction.vec4.s2, "t_max" "t_max" 3 43, 3 43 0, S_000001b7ed28c040;
 .timescale -9 -12;
v000001b7ed2ecf90_0 .var "a", 1 0;
v000001b7ed2eddf0_0 .var "b", 1 0;
; Variable t_max is vec4 return value of scope S_000001b7ed293270
TD_ternary_pkg.t_max ;
    %load/vec4 v000001b7ed2ecf90_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_3.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b7ed2eddf0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_3.22;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001b7ed293270;
T_3.20 ;
    %load/vec4 v000001b7ed2ecf90_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_3.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b7ed2eddf0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_3.25;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001b7ed293270;
T_3.23 ;
    %load/vec4 v000001b7ed2ecf90_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_3.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b7ed2eddf0_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_3.28;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001b7ed293270;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000001b7ed293270;
    %end;
S_000001b7ed22dd40 .scope autofunction.vec4.s2, "t_min" "t_min" 3 35, 3 35 0, S_000001b7ed28c040;
 .timescale -9 -12;
v000001b7ed2eda30_0 .var "a", 1 0;
v000001b7ed2ec4f0_0 .var "b", 1 0;
; Variable t_min is vec4 return value of scope S_000001b7ed22dd40
TD_ternary_pkg.t_min ;
    %load/vec4 v000001b7ed2eda30_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_4.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b7ed2ec4f0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_4.31;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001b7ed22dd40;
T_4.29 ;
    %load/vec4 v000001b7ed2eda30_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_4.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b7ed2ec4f0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_4.34;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001b7ed22dd40;
T_4.32 ;
    %load/vec4 v000001b7ed2eda30_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_4.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b7ed2ec4f0_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_4.37;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001b7ed22dd40;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000001b7ed22dd40;
    %end;
S_000001b7ed22ded0 .scope autofunction.vec4.s2, "t_neg" "t_neg" 3 25, 3 25 0, S_000001b7ed28c040;
 .timescale -9 -12;
v000001b7ed2ec8b0_0 .var "a", 1 0;
; Variable t_neg is vec4 return value of scope S_000001b7ed22ded0
TD_ternary_pkg.t_neg ;
    %load/vec4 v000001b7ed2ec8b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001b7ed22ded0;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001b7ed22ded0;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001b7ed22ded0;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000001b7ed22ded0;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_000001b7ed247f40 .scope autofunction.vec4.u32, "ternary_to_bin" "ternary_to_bin" 3 97, 3 97 0, S_000001b7ed28c040;
 .timescale -9 -12;
v000001b7ed2ec270_0 .var/2s "i", 31 0;
v000001b7ed2ed5d0_0 .var/s "power3", 31 0;
v000001b7ed2ed530_0 .var/s "result", 31 0;
; Variable ternary_to_bin is vec4 return value of scope S_000001b7ed247f40
v000001b7ed2ec950_0 .var "val", 53 0;
TD_ternary_pkg.ternary_to_bin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2ed530_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b7ed2ed5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2ec270_0, 0, 32;
T_6.43 ;
    %load/vec4 v000001b7ed2ec270_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_6.44, 5;
    %load/vec4 v000001b7ed2ec950_0;
    %load/vec4 v000001b7ed2ec270_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %jmp T_6.48;
T_6.45 ;
    %load/vec4 v000001b7ed2ed530_0;
    %load/vec4 v000001b7ed2ed5d0_0;
    %sub;
    %store/vec4 v000001b7ed2ed530_0, 0, 32;
    %jmp T_6.48;
T_6.46 ;
    %load/vec4 v000001b7ed2ed530_0;
    %load/vec4 v000001b7ed2ed5d0_0;
    %add;
    %store/vec4 v000001b7ed2ed530_0, 0, 32;
    %jmp T_6.48;
T_6.48 ;
    %pop/vec4 1;
    %load/vec4 v000001b7ed2ed5d0_0;
    %muli 3, 0, 32;
    %store/vec4 v000001b7ed2ed5d0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b7ed2ec270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b7ed2ec270_0, 0, 32;
    %jmp T_6.43;
T_6.44 ;
    %load/vec4 v000001b7ed2ed530_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_to_bin (store_vec4_to_lval)
    %disable/flow S_000001b7ed247f40;
    %end;
S_000001b7ed2480d0 .scope autofunction.vec2.u32, "trit_to_int" "trit_to_int" 3 116, 3 116 0, S_000001b7ed28c040;
 .timescale -9 -12;
v000001b7ed2edfd0_0 .var "t", 1 0;
; Variable trit_to_int is bool return value of scope S_000001b7ed2480d0
TD_ternary_pkg.trit_to_int ;
    %load/vec4 v000001b7ed2edfd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001b7ed2480d0;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001b7ed2480d0;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001b7ed2480d0;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000001b7ed2480d0;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %end;
S_000001b7ed28c3e0 .scope module, "tb_ternary_adder_icarus" "tb_ternary_adder_icarus" 4 15;
 .timescale -9 -12;
P_000001b7ed282380 .param/l "WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
v000001b7ed2ef2c0_0 .var "a", 15 0;
v000001b7ed2ee3c0_0 .var "b", 15 0;
v000001b7ed2efd60_0 .var "cin", 1 0;
v000001b7ed2eff40_0 .net "cout", 1 0, L_000001b7ed2f2700;  1 drivers
v000001b7ed2eef00_0 .var/i "fail_count", 31 0;
v000001b7ed2eefa0_0 .var/i "pass_count", 31 0;
v000001b7ed2ef040_0 .net "sum", 15 0, L_000001b7ed2f2660;  1 drivers
S_000001b7ed275d40 .scope task, "check_result" "check_result" 4 115, 4 115 0, S_000001b7ed28c3e0;
 .timescale -9 -12;
v000001b7ed2ed7b0_0 .var/i "a_val", 31 0;
v000001b7ed2eca90_0 .var/i "actual", 31 0;
v000001b7ed2ed710_0 .var/i "b_val", 31 0;
v000001b7ed2ecbd0_0 .var/i "expected", 31 0;
TD_tb_ternary_adder_icarus.check_result ;
    %alloc S_000001b7ed2f15a0;
    %load/vec4 v000001b7ed2ef040_0;
    %store/vec4 v000001b7ed2ee280_0, 0, 16;
    %callf/vec4 TD_tb_ternary_adder_icarus.ternary_array_to_int, S_000001b7ed2f15a0;
    %free S_000001b7ed2f15a0;
    %store/vec4 v000001b7ed2eca90_0, 0, 32;
    %load/vec4 v000001b7ed2eff40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.54, 4;
    %load/vec4 v000001b7ed2eca90_0;
    %addi 6561, 0, 32;
    %store/vec4 v000001b7ed2eca90_0, 0, 32;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v000001b7ed2eff40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.56, 4;
    %load/vec4 v000001b7ed2eca90_0;
    %subi 6561, 0, 32;
    %store/vec4 v000001b7ed2eca90_0, 0, 32;
T_8.56 ;
T_8.55 ;
    %load/vec4 v000001b7ed2eca90_0;
    %load/vec4 v000001b7ed2ecbd0_0;
    %cmp/e;
    %jmp/0xz  T_8.58, 4;
    %vpi_call/w 4 128 "$display", "  %0d + %0d = %0d (expected %0d) - PASS", v000001b7ed2ed7b0_0, v000001b7ed2ed710_0, v000001b7ed2eca90_0, v000001b7ed2ecbd0_0 {0 0 0};
    %load/vec4 v000001b7ed2eefa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2eefa0_0, 0, 32;
    %jmp T_8.59;
T_8.58 ;
    %vpi_call/w 4 131 "$display", "  %0d + %0d = %0d (expected %0d) - FAIL ***", v000001b7ed2ed7b0_0, v000001b7ed2ed710_0, v000001b7ed2eca90_0, v000001b7ed2ecbd0_0 {0 0 0};
    %load/vec4 v000001b7ed2eef00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2eef00_0, 0, 32;
T_8.59 ;
    %end;
S_000001b7ed275ed0 .scope module, "dut" "ternary_adder" 4 31, 5 7 0, S_000001b7ed28c3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000001b7ed282a00 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000001000>;
L_000001b7ed27bd50 .functor BUFZ 2, v000001b7ed2efd60_0, C4<00>, C4<00>, C4<00>;
v000001b7ed2ee5a0_0 .net *"_ivl_61", 1 0, L_000001b7ed27bd50;  1 drivers
v000001b7ed2ee140_0 .net "a", 15 0, v000001b7ed2ef2c0_0;  1 drivers
v000001b7ed2ef400_0 .net "b", 15 0, v000001b7ed2ee3c0_0;  1 drivers
v000001b7ed2ee820_0 .net "carry", 17 0, L_000001b7ed2f3f60;  1 drivers
v000001b7ed2ee960_0 .net "cin", 1 0, v000001b7ed2efd60_0;  1 drivers
v000001b7ed2eec80_0 .net "cout", 1 0, L_000001b7ed2f2700;  alias, 1 drivers
v000001b7ed2ee8c0_0 .net "sum", 15 0, L_000001b7ed2f2660;  alias, 1 drivers
L_000001b7ed2ef680 .part v000001b7ed2ef2c0_0, 0, 2;
L_000001b7ed2f3600 .part v000001b7ed2ee3c0_0, 0, 2;
L_000001b7ed2f2160 .part L_000001b7ed2f3f60, 0, 2;
L_000001b7ed2f36a0 .part v000001b7ed2ef2c0_0, 2, 2;
L_000001b7ed2f3740 .part v000001b7ed2ee3c0_0, 2, 2;
L_000001b7ed2f3ec0 .part L_000001b7ed2f3f60, 2, 2;
L_000001b7ed2f27a0 .part v000001b7ed2ef2c0_0, 4, 2;
L_000001b7ed2f2f20 .part v000001b7ed2ee3c0_0, 4, 2;
L_000001b7ed2f3c40 .part L_000001b7ed2f3f60, 4, 2;
L_000001b7ed2f2840 .part v000001b7ed2ef2c0_0, 6, 2;
L_000001b7ed2f2e80 .part v000001b7ed2ee3c0_0, 6, 2;
L_000001b7ed2f2de0 .part L_000001b7ed2f3f60, 6, 2;
L_000001b7ed2f2b60 .part v000001b7ed2ef2c0_0, 8, 2;
L_000001b7ed2f2200 .part v000001b7ed2ee3c0_0, 8, 2;
L_000001b7ed2f37e0 .part L_000001b7ed2f3f60, 8, 2;
L_000001b7ed2f28e0 .part v000001b7ed2ef2c0_0, 10, 2;
L_000001b7ed2f32e0 .part v000001b7ed2ee3c0_0, 10, 2;
L_000001b7ed2f3a60 .part L_000001b7ed2f3f60, 10, 2;
L_000001b7ed2f22a0 .part v000001b7ed2ef2c0_0, 12, 2;
L_000001b7ed2f3880 .part v000001b7ed2ee3c0_0, 12, 2;
L_000001b7ed2f2480 .part L_000001b7ed2f3f60, 12, 2;
L_000001b7ed2f3ce0 .part v000001b7ed2ef2c0_0, 14, 2;
L_000001b7ed2f3380 .part v000001b7ed2ee3c0_0, 14, 2;
L_000001b7ed2f34c0 .part L_000001b7ed2f3f60, 14, 2;
LS_000001b7ed2f2660_0_0 .concat8 [ 2 2 2 2], L_000001b7ed2ef540, L_000001b7ed2f3e20, L_000001b7ed2f31a0, L_000001b7ed2f3240;
LS_000001b7ed2f2660_0_4 .concat8 [ 2 2 2 2], L_000001b7ed2f3ba0, L_000001b7ed2f4000, L_000001b7ed2f2340, L_000001b7ed2f2a20;
L_000001b7ed2f2660 .concat8 [ 8 8 0 0], LS_000001b7ed2f2660_0_0, LS_000001b7ed2f2660_0_4;
LS_000001b7ed2f3f60_0_0 .concat8 [ 2 2 2 2], L_000001b7ed27bd50, L_000001b7ed2effe0, L_000001b7ed2f2ac0, L_000001b7ed2f2ca0;
LS_000001b7ed2f3f60_0_4 .concat8 [ 2 2 2 2], L_000001b7ed2f2d40, L_000001b7ed2f2fc0, L_000001b7ed2f3560, L_000001b7ed2f3060;
LS_000001b7ed2f3f60_0_8 .concat8 [ 2 0 0 0], L_000001b7ed2f3100;
L_000001b7ed2f3f60 .concat8 [ 8 8 2 0], LS_000001b7ed2f3f60_0_0, LS_000001b7ed2f3f60_0_4, LS_000001b7ed2f3f60_0_8;
L_000001b7ed2f2700 .part L_000001b7ed2f3f60, 16, 2;
S_000001b7ed276060 .scope generate, "gen_adders[0]" "gen_adders[0]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed282440 .param/l "i" 0 5 25, +C4<00>;
S_000001b7ed2761f0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed276060;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2ed490_0 .net "a", 1 0, L_000001b7ed2ef680;  1 drivers
v000001b7ed2edb70_0 .net "b", 1 0, L_000001b7ed2f3600;  1 drivers
v000001b7ed2ecc70_0 .net "cin", 1 0, L_000001b7ed2f2160;  1 drivers
v000001b7ed2ed350_0 .net "cout", 1 0, L_000001b7ed2effe0;  1 drivers
v000001b7ed2ec590_0 .net "result", 3 0, L_000001b7ed2ee460;  1 drivers
v000001b7ed2ecef0_0 .net "sum", 1 0, L_000001b7ed2ef540;  1 drivers
L_000001b7ed2ee460 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2ef680, L_000001b7ed2f3600, L_000001b7ed2f2160 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2effe0 .part L_000001b7ed2ee460, 2, 2;
L_000001b7ed2ef540 .part L_000001b7ed2ee460, 0, 2;
S_000001b7ed276380 .scope generate, "gen_adders[1]" "gen_adders[1]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed281a40 .param/l "i" 0 5 25, +C4<01>;
S_000001b7ed2ce380 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed276380;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2ed210_0 .net "a", 1 0, L_000001b7ed2f36a0;  1 drivers
v000001b7ed2ec6d0_0 .net "b", 1 0, L_000001b7ed2f3740;  1 drivers
v000001b7ed2ec770_0 .net "cin", 1 0, L_000001b7ed2f3ec0;  1 drivers
v000001b7ed2ed850_0 .net "cout", 1 0, L_000001b7ed2f2ac0;  1 drivers
v000001b7ed2ec9f0_0 .net "result", 3 0, L_000001b7ed2f23e0;  1 drivers
v000001b7ed2ed2b0_0 .net "sum", 1 0, L_000001b7ed2f3e20;  1 drivers
L_000001b7ed2f23e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f36a0, L_000001b7ed2f3740, L_000001b7ed2f3ec0 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f2ac0 .part L_000001b7ed2f23e0, 2, 2;
L_000001b7ed2f3e20 .part L_000001b7ed2f23e0, 0, 2;
S_000001b7ed2cd890 .scope generate, "gen_adders[2]" "gen_adders[2]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed281d40 .param/l "i" 0 5 25, +C4<010>;
S_000001b7ed2cda20 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed2cd890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2ed3f0_0 .net "a", 1 0, L_000001b7ed2f27a0;  1 drivers
v000001b7ed2ecd10_0 .net "b", 1 0, L_000001b7ed2f2f20;  1 drivers
v000001b7ed2ec810_0 .net "cin", 1 0, L_000001b7ed2f3c40;  1 drivers
v000001b7ed2ed8f0_0 .net "cout", 1 0, L_000001b7ed2f2ca0;  1 drivers
v000001b7ed2ecdb0_0 .net "result", 3 0, L_000001b7ed2f2c00;  1 drivers
v000001b7ed2ed990_0 .net "sum", 1 0, L_000001b7ed2f31a0;  1 drivers
L_000001b7ed2f2c00 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f27a0, L_000001b7ed2f2f20, L_000001b7ed2f3c40 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f2ca0 .part L_000001b7ed2f2c00, 2, 2;
L_000001b7ed2f31a0 .part L_000001b7ed2f2c00, 0, 2;
S_000001b7ed2ce6a0 .scope generate, "gen_adders[3]" "gen_adders[3]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed281a80 .param/l "i" 0 5 25, +C4<011>;
S_000001b7ed2cdbb0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed2ce6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2edcb0_0 .net "a", 1 0, L_000001b7ed2f2840;  1 drivers
v000001b7ed2edd50_0 .net "b", 1 0, L_000001b7ed2f2e80;  1 drivers
v000001b7ed2ede90_0 .net "cin", 1 0, L_000001b7ed2f2de0;  1 drivers
v000001b7ed2ec3b0_0 .net "cout", 1 0, L_000001b7ed2f2d40;  1 drivers
v000001b7ed2ece50_0 .net "result", 3 0, L_000001b7ed2f39c0;  1 drivers
v000001b7ed2edf30_0 .net "sum", 1 0, L_000001b7ed2f3240;  1 drivers
L_000001b7ed2f39c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f2840, L_000001b7ed2f2e80, L_000001b7ed2f2de0 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f2d40 .part L_000001b7ed2f39c0, 2, 2;
L_000001b7ed2f3240 .part L_000001b7ed2f39c0, 0, 2;
S_000001b7ed2ce060 .scope generate, "gen_adders[4]" "gen_adders[4]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed282580 .param/l "i" 0 5 25, +C4<0100>;
S_000001b7ed2ce1f0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed2ce060;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2ec130_0 .net "a", 1 0, L_000001b7ed2f2b60;  1 drivers
v000001b7ed2ec310_0 .net "b", 1 0, L_000001b7ed2f2200;  1 drivers
v000001b7ed2ec1d0_0 .net "cin", 1 0, L_000001b7ed2f37e0;  1 drivers
v000001b7ed2ed030_0 .net "cout", 1 0, L_000001b7ed2f2fc0;  1 drivers
v000001b7ed2ed0d0_0 .net "result", 3 0, L_000001b7ed2f3420;  1 drivers
v000001b7ed2ed170_0 .net "sum", 1 0, L_000001b7ed2f3ba0;  1 drivers
L_000001b7ed2f3420 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f2b60, L_000001b7ed2f2200, L_000001b7ed2f37e0 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f2fc0 .part L_000001b7ed2f3420, 2, 2;
L_000001b7ed2f3ba0 .part L_000001b7ed2f3420, 0, 2;
S_000001b7ed2ce510 .scope generate, "gen_adders[5]" "gen_adders[5]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed282480 .param/l "i" 0 5 25, +C4<0101>;
S_000001b7ed2cdd40 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed2ce510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2efe00_0 .net "a", 1 0, L_000001b7ed2f28e0;  1 drivers
v000001b7ed2efa40_0 .net "b", 1 0, L_000001b7ed2f32e0;  1 drivers
v000001b7ed2eeaa0_0 .net "cin", 1 0, L_000001b7ed2f3a60;  1 drivers
v000001b7ed2ef5e0_0 .net "cout", 1 0, L_000001b7ed2f3560;  1 drivers
v000001b7ed2ef9a0_0 .net "result", 3 0, L_000001b7ed2f3d80;  1 drivers
v000001b7ed2eebe0_0 .net "sum", 1 0, L_000001b7ed2f4000;  1 drivers
L_000001b7ed2f3d80 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f28e0, L_000001b7ed2f32e0, L_000001b7ed2f3a60 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f3560 .part L_000001b7ed2f3d80, 2, 2;
L_000001b7ed2f4000 .part L_000001b7ed2f3d80, 0, 2;
S_000001b7ed2cded0 .scope generate, "gen_adders[6]" "gen_adders[6]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed282680 .param/l "i" 0 5 25, +C4<0110>;
S_000001b7ed2f1d70 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed2cded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2ee640_0 .net "a", 1 0, L_000001b7ed2f22a0;  1 drivers
v000001b7ed2efea0_0 .net "b", 1 0, L_000001b7ed2f3880;  1 drivers
v000001b7ed2ee6e0_0 .net "cin", 1 0, L_000001b7ed2f2480;  1 drivers
v000001b7ed2ef360_0 .net "cout", 1 0, L_000001b7ed2f3060;  1 drivers
v000001b7ed2ee320_0 .net "result", 3 0, L_000001b7ed2f25c0;  1 drivers
v000001b7ed2ef4a0_0 .net "sum", 1 0, L_000001b7ed2f2340;  1 drivers
L_000001b7ed2f25c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f22a0, L_000001b7ed2f3880, L_000001b7ed2f2480 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f3060 .part L_000001b7ed2f25c0, 2, 2;
L_000001b7ed2f2340 .part L_000001b7ed2f25c0, 0, 2;
S_000001b7ed2f1f00 .scope generate, "gen_adders[7]" "gen_adders[7]" 5 25, 5 25 0, S_000001b7ed275ed0;
 .timescale -9 -12;
P_000001b7ed281ac0 .param/l "i" 0 5 25, +C4<0111>;
S_000001b7ed2f10f0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000001b7ed2f1f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000001b7ed2ee500_0 .net "a", 1 0, L_000001b7ed2f3ce0;  1 drivers
v000001b7ed2ee780_0 .net "b", 1 0, L_000001b7ed2f3380;  1 drivers
v000001b7ed2ef720_0 .net "cin", 1 0, L_000001b7ed2f34c0;  1 drivers
v000001b7ed2efc20_0 .net "cout", 1 0, L_000001b7ed2f3100;  1 drivers
v000001b7ed2ef220_0 .net "result", 3 0, L_000001b7ed2f2520;  1 drivers
v000001b7ed2ef7c0_0 .net "sum", 1 0, L_000001b7ed2f2a20;  1 drivers
L_000001b7ed2f2520 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000001b7ed2f3ce0, L_000001b7ed2f3380, L_000001b7ed2f34c0 (v000001b7ed278b60_0, v000001b7ed278200_0, v000001b7ed278480_0) S_000001b7ed2930e0;
L_000001b7ed2f3100 .part L_000001b7ed2f2520, 2, 2;
L_000001b7ed2f2a20 .part L_000001b7ed2f2520, 0, 2;
S_000001b7ed2f0150 .scope task, "set_all_zero" "set_all_zero" 4 70, 4 70 0, S_000001b7ed28c3e0;
 .timescale -9 -12;
v000001b7ed2eed20_0 .var "arr", 15 0;
v000001b7ed2eedc0_0 .var/i "idx", 31 0;
TD_tb_ternary_adder_icarus.set_all_zero ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2eedc0_0, 0, 32;
T_9.60 ;
    %load/vec4 v000001b7ed2eedc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.61, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001b7ed2eedc0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2eed20_0, 4, 2;
    %load/vec4 v000001b7ed2eedc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2eedc0_0, 0, 32;
    %jmp T_9.60;
T_9.61 ;
    %end;
S_000001b7ed2f1410 .scope task, "set_ternary_from_int" "set_ternary_from_int" 4 81, 4 81 0, S_000001b7ed28c3e0;
 .timescale -9 -12;
v000001b7ed2ef860_0 .var "arr", 15 0;
v000001b7ed2eea00_0 .var/i "idx", 31 0;
v000001b7ed2ee1e0_0 .var/i "remainder", 31 0;
v000001b7ed2ef0e0_0 .var/i "temp", 31 0;
v000001b7ed2ef180_0 .var/i "val", 31 0;
TD_tb_ternary_adder_icarus.set_ternary_from_int ;
    %load/vec4 v000001b7ed2ef180_0;
    %store/vec4 v000001b7ed2ef0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2eea00_0, 0, 32;
T_10.62 ;
    %load/vec4 v000001b7ed2eea00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.63, 5;
    %load/vec4 v000001b7ed2ef0e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.64, 5;
    %load/vec4 v000001b7ed2ef0e0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %store/vec4 v000001b7ed2ee1e0_0, 0, 32;
    %load/vec4 v000001b7ed2ee1e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.66, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001b7ed2eea00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2ef860_0, 4, 2;
    %jmp T_10.67;
T_10.66 ;
    %load/vec4 v000001b7ed2ee1e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.68, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001b7ed2eea00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2ef860_0, 4, 2;
    %jmp T_10.69;
T_10.68 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001b7ed2eea00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2ef860_0, 4, 2;
    %load/vec4 v000001b7ed2ef0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2ef0e0_0, 0, 32;
T_10.69 ;
T_10.67 ;
    %load/vec4 v000001b7ed2ef0e0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v000001b7ed2ef0e0_0, 0, 32;
    %jmp T_10.65;
T_10.64 ;
    %load/vec4 v000001b7ed2ef0e0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001b7ed2ef0e0_0, 0, 32;
    %load/vec4 v000001b7ed2ef0e0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %store/vec4 v000001b7ed2ee1e0_0, 0, 32;
    %load/vec4 v000001b7ed2ee1e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.70, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001b7ed2eea00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2ef860_0, 4, 2;
    %jmp T_10.71;
T_10.70 ;
    %load/vec4 v000001b7ed2ee1e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.72, 4;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000001b7ed2eea00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2ef860_0, 4, 2;
    %jmp T_10.73;
T_10.72 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001b7ed2eea00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000001b7ed2ef860_0, 4, 2;
    %load/vec4 v000001b7ed2ef0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2ef0e0_0, 0, 32;
T_10.73 ;
T_10.71 ;
    %load/vec4 v000001b7ed2ef0e0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001b7ed2ef0e0_0, 0, 32;
T_10.65 ;
    %load/vec4 v000001b7ed2eea00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2eea00_0, 0, 32;
    %jmp T_10.62;
T_10.63 ;
    %end;
S_000001b7ed2f15a0 .scope autofunction.vec4.u32, "ternary_array_to_int" "ternary_array_to_int" 4 53, 4 53 0, S_000001b7ed28c3e0;
 .timescale -9 -12;
v000001b7ed2ee280_0 .var "arr", 15 0;
v000001b7ed2efcc0_0 .var/i "idx", 31 0;
v000001b7ed2ef900_0 .var/i "power3", 31 0;
v000001b7ed2eeb40_0 .var/i "result", 31 0;
; Variable ternary_array_to_int is vec4 return value of scope S_000001b7ed2f15a0
TD_tb_ternary_adder_icarus.ternary_array_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2eeb40_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b7ed2ef900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2efcc0_0, 0, 32;
T_11.74 ;
    %load/vec4 v000001b7ed2efcc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.75, 5;
    %load/vec4 v000001b7ed2eeb40_0;
    %alloc S_000001b7ed2f0920;
    %load/vec4 v000001b7ed2ee280_0;
    %load/vec4 v000001b7ed2efcc0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %store/vec4 v000001b7ed2eee60_0, 0, 2;
    %callf/vec4 TD_tb_ternary_adder_icarus.trit_to_int_local, S_000001b7ed2f0920;
    %free S_000001b7ed2f0920;
    %load/vec4 v000001b7ed2ef900_0;
    %mul;
    %add;
    %store/vec4 v000001b7ed2eeb40_0, 0, 32;
    %load/vec4 v000001b7ed2ef900_0;
    %muli 3, 0, 32;
    %store/vec4 v000001b7ed2ef900_0, 0, 32;
    %load/vec4 v000001b7ed2efcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7ed2efcc0_0, 0, 32;
    %jmp T_11.74;
T_11.75 ;
    %load/vec4 v000001b7ed2eeb40_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_array_to_int (store_vec4_to_lval)
    %end;
S_000001b7ed2f0920 .scope autofunction.vec4.u32, "trit_to_int_local" "trit_to_int_local" 4 40, 4 40 0, S_000001b7ed28c3e0;
 .timescale -9 -12;
v000001b7ed2eee60_0 .var "t", 1 0;
; Variable trit_to_int_local is vec4 return value of scope S_000001b7ed2f0920
TD_tb_ternary_adder_icarus.trit_to_int_local ;
    %load/vec4 v000001b7ed2eee60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.76, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.77, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.78, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.76 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.77 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.78 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.80 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b7ed28c3e0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2eefa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2eef00_0, 0, 32;
    %vpi_call/w 4 142 "$display", "=== Ternary Adder Test (Icarus Compatible) ===" {0 0 0};
    %vpi_call/w 4 143 "$display", "WIDTH = %0d trits", P_000001b7ed282380 {0 0 0};
    %vpi_call/w 4 144 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b7ed2efd60_0, 0, 2;
    %vpi_call/w 4 149 "$display", "Test 1: 0 + 0" {0 0 0};
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000001b7ed2f0150;
    %join;
    %load/vec4 v000001b7ed2eed20_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000001b7ed2f0150;
    %join;
    %load/vec4 v000001b7ed2eed20_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 156 "$display", "Test 2: 1 + 1" {0 0 0};
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000001b7ed2f0150;
    %join;
    %load/vec4 v000001b7ed2eed20_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000001b7ed2f0150;
    %join;
    %load/vec4 v000001b7ed2eed20_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b7ed2ef2c0_0, 4, 2;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b7ed2ee3c0_0, 4, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 165 "$display", "Test 3: 10 + 5" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 172 "$display", "Test 4: -5 + 10" {0 0 0};
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 179 "$display", "Test 5: 100 + 100" {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 186 "$display", "Test 6: -100 + -50" {0 0 0};
    %pushi/vec4 4294967196, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %pushi/vec4 4294967246, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 4294967196, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 4294967246, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 4294967146, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 193 "$display", "Test 7: Large positive addition" {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ef2c0_0, 0, 16;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v000001b7ed2ef180_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000001b7ed2f1410;
    %join;
    %load/vec4 v000001b7ed2ef860_0;
    %store/vec4 v000001b7ed2ee3c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v000001b7ed2ed7b0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v000001b7ed2ed710_0, 0, 32;
    %pushi/vec4 1500, 0, 32;
    %store/vec4 v000001b7ed2ecbd0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000001b7ed275d40;
    %join;
    %vpi_call/w 4 199 "$display", "\000" {0 0 0};
    %vpi_call/w 4 200 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 201 "$display", "Results: %0d PASS, %0d FAIL", v000001b7ed2eefa0_0, v000001b7ed2eef00_0 {0 0 0};
    %load/vec4 v000001b7ed2eef00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 4 204 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 4 206 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
T_13.1 ;
    %vpi_call/w 4 208 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./../rtl/ternary_pkg.sv";
    "tb_ternary_adder_icarus.sv";
    "../rtl/ternary_adder.sv";
    "../rtl/btfa.sv";
