
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1f0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800c3c8  0800c3c8  0000d3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c828  0800c828  0000e1b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c828  0800c828  0000d828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c830  0800c830  0000e1b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c830  0800c830  0000d830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c834  0800c834  0000d834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001b4  20000000  0800c838  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b18  200001b4  0800c9ec  0000e1b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ccc  0800c9ec  0000eccc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029428  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d93  00000000  00000000  0003760c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab0  00000000  00000000  0003c3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014bc  00000000  00000000  0003de50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c9b5  00000000  00000000  0003f30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027716  00000000  00000000  0006bcc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00118b48  00000000  00000000  000933d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001abf1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000770c  00000000  00000000  001abf64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001b3670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200001b4 	.word	0x200001b4
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c3b0 	.word	0x0800c3b0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001b8 	.word	0x200001b8
 8000214:	0800c3b0 	.word	0x0800c3b0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_uldivmod>:
 8000a94:	b953      	cbnz	r3, 8000aac <__aeabi_uldivmod+0x18>
 8000a96:	b94a      	cbnz	r2, 8000aac <__aeabi_uldivmod+0x18>
 8000a98:	2900      	cmp	r1, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	2800      	cmpeq	r0, #0
 8000a9e:	bf1c      	itt	ne
 8000aa0:	f04f 31ff 	movne.w	r1, #4294967295
 8000aa4:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa8:	f000 b988 	b.w	8000dbc <__aeabi_idiv0>
 8000aac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab4:	f000 f806 	bl	8000ac4 <__udivmoddi4>
 8000ab8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000abc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac0:	b004      	add	sp, #16
 8000ac2:	4770      	bx	lr

08000ac4 <__udivmoddi4>:
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	9d08      	ldr	r5, [sp, #32]
 8000aca:	468e      	mov	lr, r1
 8000acc:	4604      	mov	r4, r0
 8000ace:	4688      	mov	r8, r1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d14a      	bne.n	8000b6a <__udivmoddi4+0xa6>
 8000ad4:	428a      	cmp	r2, r1
 8000ad6:	4617      	mov	r7, r2
 8000ad8:	d962      	bls.n	8000ba0 <__udivmoddi4+0xdc>
 8000ada:	fab2 f682 	clz	r6, r2
 8000ade:	b14e      	cbz	r6, 8000af4 <__udivmoddi4+0x30>
 8000ae0:	f1c6 0320 	rsb	r3, r6, #32
 8000ae4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ae8:	fa20 f303 	lsr.w	r3, r0, r3
 8000aec:	40b7      	lsls	r7, r6
 8000aee:	ea43 0808 	orr.w	r8, r3, r8
 8000af2:	40b4      	lsls	r4, r6
 8000af4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af8:	fa1f fc87 	uxth.w	ip, r7
 8000afc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b00:	0c23      	lsrs	r3, r4, #16
 8000b02:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b0a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d909      	bls.n	8000b26 <__udivmoddi4+0x62>
 8000b12:	18fb      	adds	r3, r7, r3
 8000b14:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b18:	f080 80ea 	bcs.w	8000cf0 <__udivmoddi4+0x22c>
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	f240 80e7 	bls.w	8000cf0 <__udivmoddi4+0x22c>
 8000b22:	3902      	subs	r1, #2
 8000b24:	443b      	add	r3, r7
 8000b26:	1a9a      	subs	r2, r3, r2
 8000b28:	b2a3      	uxth	r3, r4
 8000b2a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b2e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b36:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b3a:	459c      	cmp	ip, r3
 8000b3c:	d909      	bls.n	8000b52 <__udivmoddi4+0x8e>
 8000b3e:	18fb      	adds	r3, r7, r3
 8000b40:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b44:	f080 80d6 	bcs.w	8000cf4 <__udivmoddi4+0x230>
 8000b48:	459c      	cmp	ip, r3
 8000b4a:	f240 80d3 	bls.w	8000cf4 <__udivmoddi4+0x230>
 8000b4e:	443b      	add	r3, r7
 8000b50:	3802      	subs	r0, #2
 8000b52:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b56:	eba3 030c 	sub.w	r3, r3, ip
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	b11d      	cbz	r5, 8000b66 <__udivmoddi4+0xa2>
 8000b5e:	40f3      	lsrs	r3, r6
 8000b60:	2200      	movs	r2, #0
 8000b62:	e9c5 3200 	strd	r3, r2, [r5]
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d905      	bls.n	8000b7a <__udivmoddi4+0xb6>
 8000b6e:	b10d      	cbz	r5, 8000b74 <__udivmoddi4+0xb0>
 8000b70:	e9c5 0100 	strd	r0, r1, [r5]
 8000b74:	2100      	movs	r1, #0
 8000b76:	4608      	mov	r0, r1
 8000b78:	e7f5      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000b7a:	fab3 f183 	clz	r1, r3
 8000b7e:	2900      	cmp	r1, #0
 8000b80:	d146      	bne.n	8000c10 <__udivmoddi4+0x14c>
 8000b82:	4573      	cmp	r3, lr
 8000b84:	d302      	bcc.n	8000b8c <__udivmoddi4+0xc8>
 8000b86:	4282      	cmp	r2, r0
 8000b88:	f200 8105 	bhi.w	8000d96 <__udivmoddi4+0x2d2>
 8000b8c:	1a84      	subs	r4, r0, r2
 8000b8e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b92:	2001      	movs	r0, #1
 8000b94:	4690      	mov	r8, r2
 8000b96:	2d00      	cmp	r5, #0
 8000b98:	d0e5      	beq.n	8000b66 <__udivmoddi4+0xa2>
 8000b9a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b9e:	e7e2      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	f000 8090 	beq.w	8000cc6 <__udivmoddi4+0x202>
 8000ba6:	fab2 f682 	clz	r6, r2
 8000baa:	2e00      	cmp	r6, #0
 8000bac:	f040 80a4 	bne.w	8000cf8 <__udivmoddi4+0x234>
 8000bb0:	1a8a      	subs	r2, r1, r2
 8000bb2:	0c03      	lsrs	r3, r0, #16
 8000bb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb8:	b280      	uxth	r0, r0
 8000bba:	b2bc      	uxth	r4, r7
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bc2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bca:	fb04 f20c 	mul.w	r2, r4, ip
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d907      	bls.n	8000be2 <__udivmoddi4+0x11e>
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bd8:	d202      	bcs.n	8000be0 <__udivmoddi4+0x11c>
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	f200 80e0 	bhi.w	8000da0 <__udivmoddi4+0x2dc>
 8000be0:	46c4      	mov	ip, r8
 8000be2:	1a9b      	subs	r3, r3, r2
 8000be4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000be8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bec:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bf0:	fb02 f404 	mul.w	r4, r2, r4
 8000bf4:	429c      	cmp	r4, r3
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x144>
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x142>
 8000c00:	429c      	cmp	r4, r3
 8000c02:	f200 80ca 	bhi.w	8000d9a <__udivmoddi4+0x2d6>
 8000c06:	4602      	mov	r2, r0
 8000c08:	1b1b      	subs	r3, r3, r4
 8000c0a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c0e:	e7a5      	b.n	8000b5c <__udivmoddi4+0x98>
 8000c10:	f1c1 0620 	rsb	r6, r1, #32
 8000c14:	408b      	lsls	r3, r1
 8000c16:	fa22 f706 	lsr.w	r7, r2, r6
 8000c1a:	431f      	orrs	r7, r3
 8000c1c:	fa0e f401 	lsl.w	r4, lr, r1
 8000c20:	fa20 f306 	lsr.w	r3, r0, r6
 8000c24:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c28:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c2c:	4323      	orrs	r3, r4
 8000c2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c32:	fa1f fc87 	uxth.w	ip, r7
 8000c36:	fbbe f0f9 	udiv	r0, lr, r9
 8000c3a:	0c1c      	lsrs	r4, r3, #16
 8000c3c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c40:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c44:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c48:	45a6      	cmp	lr, r4
 8000c4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x1a0>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c56:	f080 809c 	bcs.w	8000d92 <__udivmoddi4+0x2ce>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8099 	bls.w	8000d92 <__udivmoddi4+0x2ce>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	eba4 040e 	sub.w	r4, r4, lr
 8000c68:	fa1f fe83 	uxth.w	lr, r3
 8000c6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c70:	fb09 4413 	mls	r4, r9, r3, r4
 8000c74:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c78:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	d908      	bls.n	8000c92 <__udivmoddi4+0x1ce>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c86:	f080 8082 	bcs.w	8000d8e <__udivmoddi4+0x2ca>
 8000c8a:	45a4      	cmp	ip, r4
 8000c8c:	d97f      	bls.n	8000d8e <__udivmoddi4+0x2ca>
 8000c8e:	3b02      	subs	r3, #2
 8000c90:	443c      	add	r4, r7
 8000c92:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c9e:	4564      	cmp	r4, ip
 8000ca0:	4673      	mov	r3, lr
 8000ca2:	46e1      	mov	r9, ip
 8000ca4:	d362      	bcc.n	8000d6c <__udivmoddi4+0x2a8>
 8000ca6:	d05f      	beq.n	8000d68 <__udivmoddi4+0x2a4>
 8000ca8:	b15d      	cbz	r5, 8000cc2 <__udivmoddi4+0x1fe>
 8000caa:	ebb8 0203 	subs.w	r2, r8, r3
 8000cae:	eb64 0409 	sbc.w	r4, r4, r9
 8000cb2:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb6:	fa22 f301 	lsr.w	r3, r2, r1
 8000cba:	431e      	orrs	r6, r3
 8000cbc:	40cc      	lsrs	r4, r1
 8000cbe:	e9c5 6400 	strd	r6, r4, [r5]
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	e74f      	b.n	8000b66 <__udivmoddi4+0xa2>
 8000cc6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cca:	0c01      	lsrs	r1, r0, #16
 8000ccc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cd0:	b280      	uxth	r0, r0
 8000cd2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	4638      	mov	r0, r7
 8000cda:	463c      	mov	r4, r7
 8000cdc:	46b8      	mov	r8, r7
 8000cde:	46be      	mov	lr, r7
 8000ce0:	2620      	movs	r6, #32
 8000ce2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ce6:	eba2 0208 	sub.w	r2, r2, r8
 8000cea:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cee:	e766      	b.n	8000bbe <__udivmoddi4+0xfa>
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	e718      	b.n	8000b26 <__udivmoddi4+0x62>
 8000cf4:	4610      	mov	r0, r2
 8000cf6:	e72c      	b.n	8000b52 <__udivmoddi4+0x8e>
 8000cf8:	f1c6 0220 	rsb	r2, r6, #32
 8000cfc:	fa2e f302 	lsr.w	r3, lr, r2
 8000d00:	40b7      	lsls	r7, r6
 8000d02:	40b1      	lsls	r1, r6
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d12:	b2bc      	uxth	r4, r7
 8000d14:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d18:	0c11      	lsrs	r1, r2, #16
 8000d1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1e:	fb08 f904 	mul.w	r9, r8, r4
 8000d22:	40b0      	lsls	r0, r6
 8000d24:	4589      	cmp	r9, r1
 8000d26:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d2a:	b280      	uxth	r0, r0
 8000d2c:	d93e      	bls.n	8000dac <__udivmoddi4+0x2e8>
 8000d2e:	1879      	adds	r1, r7, r1
 8000d30:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d34:	d201      	bcs.n	8000d3a <__udivmoddi4+0x276>
 8000d36:	4589      	cmp	r9, r1
 8000d38:	d81f      	bhi.n	8000d7a <__udivmoddi4+0x2b6>
 8000d3a:	eba1 0109 	sub.w	r1, r1, r9
 8000d3e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d42:	fb09 f804 	mul.w	r8, r9, r4
 8000d46:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d4a:	b292      	uxth	r2, r2
 8000d4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d50:	4542      	cmp	r2, r8
 8000d52:	d229      	bcs.n	8000da8 <__udivmoddi4+0x2e4>
 8000d54:	18ba      	adds	r2, r7, r2
 8000d56:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d5a:	d2c4      	bcs.n	8000ce6 <__udivmoddi4+0x222>
 8000d5c:	4542      	cmp	r2, r8
 8000d5e:	d2c2      	bcs.n	8000ce6 <__udivmoddi4+0x222>
 8000d60:	f1a9 0102 	sub.w	r1, r9, #2
 8000d64:	443a      	add	r2, r7
 8000d66:	e7be      	b.n	8000ce6 <__udivmoddi4+0x222>
 8000d68:	45f0      	cmp	r8, lr
 8000d6a:	d29d      	bcs.n	8000ca8 <__udivmoddi4+0x1e4>
 8000d6c:	ebbe 0302 	subs.w	r3, lr, r2
 8000d70:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d74:	3801      	subs	r0, #1
 8000d76:	46e1      	mov	r9, ip
 8000d78:	e796      	b.n	8000ca8 <__udivmoddi4+0x1e4>
 8000d7a:	eba7 0909 	sub.w	r9, r7, r9
 8000d7e:	4449      	add	r1, r9
 8000d80:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d84:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d88:	fb09 f804 	mul.w	r8, r9, r4
 8000d8c:	e7db      	b.n	8000d46 <__udivmoddi4+0x282>
 8000d8e:	4673      	mov	r3, lr
 8000d90:	e77f      	b.n	8000c92 <__udivmoddi4+0x1ce>
 8000d92:	4650      	mov	r0, sl
 8000d94:	e766      	b.n	8000c64 <__udivmoddi4+0x1a0>
 8000d96:	4608      	mov	r0, r1
 8000d98:	e6fd      	b.n	8000b96 <__udivmoddi4+0xd2>
 8000d9a:	443b      	add	r3, r7
 8000d9c:	3a02      	subs	r2, #2
 8000d9e:	e733      	b.n	8000c08 <__udivmoddi4+0x144>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	e71c      	b.n	8000be2 <__udivmoddi4+0x11e>
 8000da8:	4649      	mov	r1, r9
 8000daa:	e79c      	b.n	8000ce6 <__udivmoddi4+0x222>
 8000dac:	eba1 0109 	sub.w	r1, r1, r9
 8000db0:	46c4      	mov	ip, r8
 8000db2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db6:	fb09 f804 	mul.w	r8, r9, r4
 8000dba:	e7c4      	b.n	8000d46 <__udivmoddi4+0x282>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000dc0:	b480      	push	{r7}
 8000dc2:	b089      	sub	sp, #36	@ 0x24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6178      	str	r0, [r7, #20]
 8000dc8:	6139      	str	r1, [r7, #16]
 8000dca:	60fa      	str	r2, [r7, #12]
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	ed87 0a01 	vstr	s0, [r7, #4]
 8000dd2:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	68ba      	ldr	r2, [r7, #8]
 8000de6:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000dee:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	683a      	ldr	r2, [r7, #0]
 8000dfa:	615a      	str	r2, [r3, #20]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61fb      	str	r3, [r7, #28]
 8000e00:	e008      	b.n	8000e14 <ADC_DMA_Init+0x54>
        buffer[i] = 0;
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	68fa      	ldr	r2, [r7, #12]
 8000e08:	4413      	add	r3, r2
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	3301      	adds	r3, #1
 8000e12:	61fb      	str	r3, [r7, #28]
 8000e14:	69fa      	ldr	r2, [r7, #28]
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d3f2      	bcc.n	8000e02 <ADC_DMA_Init+0x42>
    }
}
 8000e1c:	bf00      	nop
 8000e1e:	bf00      	nop
 8000e20:	3724      	adds	r7, #36	@ 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	217f      	movs	r1, #127	@ 0x7f
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f004 fd5d 	bl	80058f8 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6818      	ldr	r0, [r3, #0]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6859      	ldr	r1, [r3, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	f003 fe46 	bl	8004adc <HAL_ADC_Start_DMA>
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000e62:	60b8      	str	r0, [r7, #8]
 8000e64:	6079      	str	r1, [r7, #4]
  if (_u > _upper_limit) return _upper_limit;
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	ee07 3a90 	vmov	s15, r3
 8000e6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e70:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7c:	dd01      	ble.n	8000e82 <PWM_Satuation+0x2a>
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	e013      	b.n	8000eaa <PWM_Satuation+0x52>
  else if (_u < _lower_limit) return _lower_limit;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	ee07 3a90 	vmov	s15, r3
 8000e88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e8c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e98:	d501      	bpl.n	8000e9e <PWM_Satuation+0x46>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	e005      	b.n	8000eaa <PWM_Satuation+0x52>
  return (int32_t)_u;
 8000e9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ea6:	ee17 3a90 	vmov	r3, s15
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3714      	adds	r7, #20
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki, float _Kd, float _u_max) {
 8000eb6:	b480      	push	{r7}
 8000eb8:	b087      	sub	sp, #28
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6178      	str	r0, [r7, #20]
 8000ebe:	ed87 0a04 	vstr	s0, [r7, #16]
 8000ec2:	edc7 0a03 	vstr	s1, [r7, #12]
 8000ec6:	ed87 1a02 	vstr	s2, [r7, #8]
 8000eca:	edc7 1a01 	vstr	s3, [r7, #4]
  controller->Kp = _Kp;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	601a      	str	r2, [r3, #0]
  controller->Ki = _Ki;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	605a      	str	r2, [r3, #4]
  controller->Kd = _Kd;
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	609a      	str	r2, [r3, #8]
  controller->u_max = _u_max;
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	60da      	str	r2, [r3, #12]
  controller->ek_1 = 0;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	f04f 0200 	mov.w	r2, #0
 8000eec:	611a      	str	r2, [r3, #16]
  controller->ek_2 = 0;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	f04f 0200 	mov.w	r2, #0
 8000ef4:	615a      	str	r2, [r3, #20]
  controller->u = 0;
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	f04f 0200 	mov.w	r2, #0
 8000efc:	619a      	str	r2, [r3, #24]

}
 8000efe:	bf00      	nop
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8000f0a:	b480      	push	{r7}
 8000f0c:	b083      	sub	sp, #12
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
 8000f12:	ed87 0a00 	vstr	s0, [r7]
    if (!((controller->u >= controller->u_max && ek > 0) || (controller->u <= -controller->u_max && ek < 0))) {
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	ed93 7a06 	vldr	s14, [r3, #24]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2a:	bfac      	ite	ge
 8000f2c:	2301      	movge	r3, #1
 8000f2e:	2300      	movlt	r3, #0
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	f083 0301 	eor.w	r3, r3, #1
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d10e      	bne.n	8000f5a <PID_CONTROLLER_Compute+0x50>
 8000f3c:	edd7 7a00 	vldr	s15, [r7]
 8000f40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f48:	bfcc      	ite	gt
 8000f4a:	2301      	movgt	r3, #1
 8000f4c:	2300      	movle	r3, #0
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	f083 0301 	eor.w	r3, r3, #1
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d057      	beq.n	800100a <PID_CONTROLLER_Compute+0x100>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	ed93 7a06 	vldr	s14, [r3, #24]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f66:	eef1 7a67 	vneg.f32	s15, s15
 8000f6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	bf94      	ite	ls
 8000f74:	2301      	movls	r3, #1
 8000f76:	2300      	movhi	r3, #0
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f083 0301 	eor.w	r3, r3, #1
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d10e      	bne.n	8000fa2 <PID_CONTROLLER_Compute+0x98>
 8000f84:	edd7 7a00 	vldr	s15, [r7]
 8000f88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f90:	bf4c      	ite	mi
 8000f92:	2301      	movmi	r3, #1
 8000f94:	2300      	movpl	r3, #0
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	f083 0301 	eor.w	r3, r3, #1
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d033      	beq.n	800100a <PID_CONTROLLER_Compute+0x100>
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	ed93 7a06 	vldr	s14, [r3, #24]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	edd3 6a00 	vldr	s13, [r3]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	edd3 7a01 	vldr	s15, [r3, #4]
 8000fb4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fbe:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000fc2:	edd7 7a00 	vldr	s15, [r7]
 8000fc6:	ee66 6aa7 	vmul.f32	s13, s13, s15
                         - ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	ed93 6a00 	vldr	s12, [r3]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000fda:	ee36 6a27 	vadd.f32	s12, s12, s15
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	edd3 7a04 	vldr	s15, [r3, #16]
 8000fe4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000fe8:	ee76 6ae7 	vsub.f32	s13, s13, s15
                         + (controller->Kd * controller->ek_2);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	ed93 6a02 	vldr	s12, [r3, #8]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	edd3 7a05 	vldr	s15, [r3, #20]
 8000ff8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000ffc:	ee76 7aa7 	vadd.f32	s15, s13, s15
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 8001000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	edc3 7a06 	vstr	s15, [r3, #24]
    }
    controller->ek_2 = controller->ek_1;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	691a      	ldr	r2, [r3, #16]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	615a      	str	r2, [r3, #20]
    controller->ek_1 = ek;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	683a      	ldr	r2, [r7, #0]
 8001016:	611a      	str	r2, [r3, #16]
    return controller->u;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	ee07 3a90 	vmov	s15, r3
}
 8001020:	eeb0 0a67 	vmov.f32	s0, s15
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800102e:	b580      	push	{r7, lr}
 8001030:	b084      	sub	sp, #16
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	603b      	str	r3, [r7, #0]
 800103a:	4613      	mov	r3, r2
 800103c:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	88fa      	ldrh	r2, [r7, #6]
 8001048:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	3328      	adds	r3, #40	@ 0x28
 800104e:	88fa      	ldrh	r2, [r7, #6]
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fb4c 	bl	80016f0 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	683a      	ldr	r2, [r7, #0]
 800105c:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	8b3a      	ldrh	r2, [r7, #24]
 8001062:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2201      	movs	r2, #1
 800106a:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	ed87 0a02 	vstr	s0, [r7, #8]
 8001084:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800108e:	2b00      	cmp	r3, #0
 8001090:	d15f      	bne.n	8001152 <MDXX_set_range+0xda>
		if (duty == 0) {
 8001092:	edd7 7a01 	vldr	s15, [r7, #4]
 8001096:	eef5 7a40 	vcmp.f32	s15, #0.0
 800109a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109e:	d115      	bne.n	80010cc <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	3310      	adds	r3, #16
 80010a4:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001224 <MDXX_set_range+0x1ac>
 80010a8:	ed97 0a02 	vldr	s0, [r7, #8]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fc47 	bl	8001940 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	3328      	adds	r3, #40	@ 0x28
 80010b6:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001224 <MDXX_set_range+0x1ac>
 80010ba:	ed97 0a02 	vldr	s0, [r7, #8]
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 fc3e 	bl	8001940 <PWM_write_range>
			mdxx->cmd = 0;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2200      	movs	r2, #0
 80010c8:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80010ca:	e0a6      	b.n	800121a <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80010cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80010d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d8:	dd1a      	ble.n	8001110 <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	3310      	adds	r3, #16
 80010de:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001224 <MDXX_set_range+0x1ac>
 80010e2:	ed97 0a02 	vldr	s0, [r7, #8]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fc2a 	bl	8001940 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	3328      	adds	r3, #40	@ 0x28
 80010f0:	edd7 0a01 	vldr	s1, [r7, #4]
 80010f4:	ed97 0a02 	vldr	s0, [r7, #8]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f000 fc21 	bl	8001940 <PWM_write_range>
			mdxx->cmd = duty;
 80010fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001102:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001106:	ee17 2a90 	vmov	r2, s15
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800110e:	e084      	b.n	800121a <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	3310      	adds	r3, #16
 8001114:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001228 <MDXX_set_range+0x1b0>
 8001118:	ed97 0a02 	vldr	s0, [r7, #8]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 fc0f 	bl	8001940 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	3328      	adds	r3, #40	@ 0x28
 8001126:	edd7 7a01 	vldr	s15, [r7, #4]
 800112a:	eef0 7ae7 	vabs.f32	s15, s15
 800112e:	eef0 0a67 	vmov.f32	s1, s15
 8001132:	ed97 0a02 	vldr	s0, [r7, #8]
 8001136:	4618      	mov	r0, r3
 8001138:	f000 fc02 	bl	8001940 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 800113c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001140:	eef0 7ae7 	vabs.f32	s15, s15
 8001144:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001148:	ee17 2a90 	vmov	r2, s15
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001150:	e063      	b.n	800121a <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001158:	2b01      	cmp	r3, #1
 800115a:	d15e      	bne.n	800121a <MDXX_set_range+0x1a2>
		if (duty == 0) {
 800115c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001160:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001168:	d115      	bne.n	8001196 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001174:	2200      	movs	r2, #0
 8001176:	4619      	mov	r1, r3
 8001178:	f005 fb04 	bl	8006784 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3328      	adds	r3, #40	@ 0x28
 8001180:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001224 <MDXX_set_range+0x1ac>
 8001184:	ed97 0a02 	vldr	s0, [r7, #8]
 8001188:	4618      	mov	r0, r3
 800118a:	f000 fbd9 	bl	8001940 <PWM_write_range>
			mdxx->cmd = 0;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001194:	e041      	b.n	800121a <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 8001196:	edd7 7a01 	vldr	s15, [r7, #4]
 800119a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800119e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a2:	dd1a      	ble.n	80011da <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80011ae:	2200      	movs	r2, #0
 80011b0:	4619      	mov	r1, r3
 80011b2:	f005 fae7 	bl	8006784 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	3328      	adds	r3, #40	@ 0x28
 80011ba:	edd7 0a01 	vldr	s1, [r7, #4]
 80011be:	ed97 0a02 	vldr	s0, [r7, #8]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 fbbc 	bl	8001940 <PWM_write_range>
			mdxx->cmd = duty;
 80011c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80011cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011d0:	ee17 2a90 	vmov	r2, s15
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80011d8:	e01f      	b.n	800121a <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80011e4:	2201      	movs	r2, #1
 80011e6:	4619      	mov	r1, r3
 80011e8:	f005 facc 	bl	8006784 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	3328      	adds	r3, #40	@ 0x28
 80011f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f4:	eef0 7ae7 	vabs.f32	s15, s15
 80011f8:	eef0 0a67 	vmov.f32	s1, s15
 80011fc:	ed97 0a02 	vldr	s0, [r7, #8]
 8001200:	4618      	mov	r0, r3
 8001202:	f000 fb9d 	bl	8001940 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001206:	edd7 7a01 	vldr	s15, [r7, #4]
 800120a:	eef0 7ae7 	vabs.f32	s15, s15
 800120e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001212:	ee17 2a90 	vmov	r2, s15
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800121a:	bf00      	nop
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	00000000 	.word	0x00000000
 8001228:	42c80000 	.word	0x42c80000

0800122c <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, // kg
    .c = 64.83e-3,           // m
    .prismatic_pulley = 1.5915e-2 // m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	601a      	str	r2, [r3, #0]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <REVOLUTE_MOTOR_DFD_Init>:
    float v = qd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	605a      	str	r2, [r3, #4]
}
 8001260:	bf00      	nop
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <PRISMATIC_MOTOR_FFD_Init>:
    float v = (gravity_compensate_plotter + gravity_compensate_rail + mass_torque) * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	601a      	str	r2, [r3, #0]
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <PRISMATIC_MOTOR_DFD_Init>:
    float v = sd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	605a      	str	r2, [r3, #4]
}
 80012a0:	bf00      	nop
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	ed2d 8b02 	vpush	{d8}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	460b      	mov	r3, r1
 80012ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80012be:	edc7 0a00 	vstr	s1, [r7]
 80012c2:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 80012c4:	897b      	ldrh	r3, [r7, #10]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d102      	bne.n	80012d6 <FIR_init+0x2a>
        numTaps += 1;
 80012d0:	897b      	ldrh	r3, [r7, #10]
 80012d2:	3301      	adds	r3, #1
 80012d4:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	897a      	ldrh	r2, [r7, #10]
 80012da:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2200      	movs	r2, #0
 80012e0:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 80012e2:	897b      	ldrh	r3, [r7, #10]
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f00a f9d2 	bl	800b690 <malloc>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 80012f4:	897b      	ldrh	r3, [r7, #10]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00a f9c9 	bl	800b690 <malloc>
 80012fe:	4603      	mov	r3, r0
 8001300:	461a      	mov	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	f000 80e0 	beq.w	80014d0 <FIR_init+0x224>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	f000 80db 	beq.w	80014d0 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 800131a:	2300      	movs	r3, #0
 800131c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800131e:	e00a      	b.n	8001336 <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001330:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001332:	3301      	adds	r3, #1
 8001334:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001336:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001338:	897b      	ldrh	r3, [r7, #10]
 800133a:	429a      	cmp	r2, r3
 800133c:	d3f0      	bcc.n	8001320 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 800133e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001342:	ed97 7a00 	vldr	s14, [r7]
 8001346:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800134a:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 800134e:	897b      	ldrh	r3, [r7, #10]
 8001350:	085b      	lsrs	r3, r3, #1
 8001352:	b29b      	uxth	r3, r3
 8001354:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001356:	2300      	movs	r3, #0
 8001358:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800135a:	e077      	b.n	800144c <FIR_init+0x1a0>
            if (i == half_taps) {
 800135c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001360:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001364:	429a      	cmp	r2, r3
 8001366:	d10c      	bne.n	8001382 <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	edd7 7a06 	vldr	s15, [r7, #24]
 8001378:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800137c:	edc3 7a00 	vstr	s15, [r3]
 8001380:	e02c      	b.n	80013dc <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001382:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001384:	8afb      	ldrh	r3, [r7, #22]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	b29b      	uxth	r3, r3
 800138a:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 800138c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001390:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80014dc <FIR_init+0x230>
 8001394:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001398:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a8:	eeb0 0a67 	vmov.f32	s0, s15
 80013ac:	f00a facc 	bl	800b948 <sinf>
 80013b0:	eef0 6a40 	vmov.f32	s13, s0
 80013b4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013b8:	ee07 3a90 	vmov	s15, r3
 80013bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80014e0 <FIR_init+0x234>
 80013c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d8:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4413      	add	r3, r2
 80013e8:	ed93 8a00 	vldr	s16, [r3]
 80013ec:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80014dc <FIR_init+0x230>
 80013fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001400:	897b      	ldrh	r3, [r7, #10]
 8001402:	3b01      	subs	r3, #1
 8001404:	ee07 3a90 	vmov	s15, r3
 8001408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800140c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001410:	eeb0 0a66 	vmov.f32	s0, s13
 8001414:	f00a fa54 	bl	800b8c0 <cosf>
 8001418:	eef0 7a40 	vmov.f32	s15, s0
 800141c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80014e4 <FIR_init+0x238>
 8001420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001424:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80014e8 <FIR_init+0x23c>
 8001428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	ee68 7a27 	vmul.f32	s15, s16, s15
 800143c:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001440:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001444:	b29b      	uxth	r3, r3
 8001446:	3301      	adds	r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800144c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001450:	897b      	ldrh	r3, [r7, #10]
 8001452:	429a      	cmp	r2, r3
 8001454:	db82      	blt.n	800135c <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001456:	f04f 0300 	mov.w	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 800145c:	2300      	movs	r3, #0
 800145e:	83fb      	strh	r3, [r7, #30]
 8001460:	e00f      	b.n	8001482 <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	8bfb      	ldrh	r3, [r7, #30]
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ed97 7a08 	vldr	s14, [r7, #32]
 8001474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001478:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 800147c:	8bfb      	ldrh	r3, [r7, #30]
 800147e:	3301      	adds	r3, #1
 8001480:	83fb      	strh	r3, [r7, #30]
 8001482:	8bfa      	ldrh	r2, [r7, #30]
 8001484:	897b      	ldrh	r3, [r7, #10]
 8001486:	429a      	cmp	r2, r3
 8001488:	d3eb      	bcc.n	8001462 <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 800148a:	edd7 7a08 	vldr	s15, [r7, #32]
 800148e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001496:	d01b      	beq.n	80014d0 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001498:	2300      	movs	r3, #0
 800149a:	83bb      	strh	r3, [r7, #28]
 800149c:	e014      	b.n	80014c8 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	8bbb      	ldrh	r3, [r7, #28]
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	edd3 6a00 	vldr	s13, [r3]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	8bbb      	ldrh	r3, [r7, #28]
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	ed97 7a08 	vldr	s14, [r7, #32]
 80014ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014be:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 80014c2:	8bbb      	ldrh	r3, [r7, #28]
 80014c4:	3301      	adds	r3, #1
 80014c6:	83bb      	strh	r3, [r7, #28]
 80014c8:	8bba      	ldrh	r2, [r7, #28]
 80014ca:	897b      	ldrh	r3, [r7, #10]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d3e6      	bcc.n	800149e <FIR_init+0x1f2>
            }
        }
    }
}
 80014d0:	bf00      	nop
 80014d2:	3728      	adds	r7, #40	@ 0x28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	ecbd 8b02 	vpop	{d8}
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40c90fdb 	.word	0x40c90fdb
 80014e0:	40490fdb 	.word	0x40490fdb
 80014e4:	3eeb851f 	.word	0x3eeb851f
 80014e8:	3f0a3d71 	.word	0x3f0a3d71

080014ec <FIR_process>:

float FIR_process(FIR *fir, float input) {
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	ed87 0a00 	vstr	s0, [r7]
    // Update circular buffer with new input
    fir->buffer[fir->bufferIndex] = input;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	895b      	ldrh	r3, [r3, #10]
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4413      	add	r3, r2
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	601a      	str	r2, [r3, #0]

    // Compute output (convolution)
    float output = 0.0f;
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
    uint16_t index = fir->bufferIndex;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	895b      	ldrh	r3, [r3, #10]
 8001512:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < fir->numTaps; i++) {
 8001514:	2300      	movs	r3, #0
 8001516:	813b      	strh	r3, [r7, #8]
 8001518:	e023      	b.n	8001562 <FIR_process+0x76>
        output += fir->buffer[index] * fir->coeffs[i];
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	897b      	ldrh	r3, [r7, #10]
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	ed93 7a00 	vldr	s14, [r3]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	893b      	ldrh	r3, [r7, #8]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153a:	ed97 7a03 	vldr	s14, [r7, #12]
 800153e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001542:	edc7 7a03 	vstr	s15, [r7, #12]

        // Move back in circular buffer
        if (index == 0) {
 8001546:	897b      	ldrh	r3, [r7, #10]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d104      	bne.n	8001556 <FIR_process+0x6a>
            index = fir->numTaps - 1;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	891b      	ldrh	r3, [r3, #8]
 8001550:	3b01      	subs	r3, #1
 8001552:	817b      	strh	r3, [r7, #10]
 8001554:	e002      	b.n	800155c <FIR_process+0x70>
        } else {
            index--;
 8001556:	897b      	ldrh	r3, [r7, #10]
 8001558:	3b01      	subs	r3, #1
 800155a:	817b      	strh	r3, [r7, #10]
    for (uint16_t i = 0; i < fir->numTaps; i++) {
 800155c:	893b      	ldrh	r3, [r7, #8]
 800155e:	3301      	adds	r3, #1
 8001560:	813b      	strh	r3, [r7, #8]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	891b      	ldrh	r3, [r3, #8]
 8001566:	893a      	ldrh	r2, [r7, #8]
 8001568:	429a      	cmp	r2, r3
 800156a:	d3d6      	bcc.n	800151a <FIR_process+0x2e>
        }
    }

    // Update buffer index for next input
    fir->bufferIndex++;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	895b      	ldrh	r3, [r3, #10]
 8001570:	3301      	adds	r3, #1
 8001572:	b29a      	uxth	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	815a      	strh	r2, [r3, #10]
    if (fir->bufferIndex >= fir->numTaps) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	895a      	ldrh	r2, [r3, #10]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	891b      	ldrh	r3, [r3, #8]
 8001580:	429a      	cmp	r2, r3
 8001582:	d302      	bcc.n	800158a <FIR_process+0x9e>
        fir->bufferIndex = 0;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	815a      	strh	r2, [r3, #10]
    }

    return output;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	ee07 3a90 	vmov	s15, r3
}
 8001590:	eeb0 0a67 	vmov.f32	s0, s15
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
	...

080015a0 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80015a4:	4b0d      	ldr	r3, [pc, #52]	@ (80015dc <modbus_1t5_Timeout+0x3c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2201      	movs	r2, #1
 80015aa:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 80015ac:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <modbus_1t5_Timeout+0x3c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2200      	movs	r2, #0
 80015b6:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <modbus_1t5_Timeout+0x3c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	691b      	ldr	r3, [r3, #16]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <modbus_1t5_Timeout+0x3c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f042 0201 	orr.w	r2, r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	200001d0 	.word	0x200001d0

080015e0 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80015e8:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <modbus_3t5_Timeout+0x1c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2201      	movs	r2, #1
 80015ee:	755a      	strb	r2, [r3, #21]

}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	200001d0 	.word	0x200001d0

08001600 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f008 ff65 	bl	800a4d8 <HAL_UART_GetError>
 800160e:	4603      	mov	r3, r0
 8001610:	2b20      	cmp	r3, #32
 8001612:	d101      	bne.n	8001618 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001614:	f7ff ffc4 	bl	80015a0 <modbus_1t5_Timeout>

	}
}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
 800162c:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 800162e:	4a2d      	ldr	r2, [pc, #180]	@ (80016e4 <Modbus_init+0xc4>)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001634:	4b2b      	ldr	r3, [pc, #172]	@ (80016e4 <Modbus_init+0xc4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68ba      	ldr	r2, [r7, #8]
 800163a:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 800163c:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <Modbus_init+0xc4>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001644:	4b27      	ldr	r3, [pc, #156]	@ (80016e4 <Modbus_init+0xc4>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 800164c:	4b25      	ldr	r3, [pc, #148]	@ (80016e4 <Modbus_init+0xc4>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	7e3a      	ldrb	r2, [r7, #24]
 8001652:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001654:	4b23      	ldr	r3, [pc, #140]	@ (80016e4 <Modbus_init+0xc4>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	69fa      	ldr	r2, [r7, #28]
 800165a:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	4a21      	ldr	r2, [pc, #132]	@ (80016e8 <Modbus_init+0xc8>)
 8001662:	210e      	movs	r1, #14
 8001664:	4618      	mov	r0, r3
 8001666:	f007 f9e5 	bl	8008a34 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	2110      	movs	r1, #16
 8001670:	4618      	mov	r0, r3
 8001672:	f008 fedb 	bl	800a42c <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	4618      	mov	r0, r3
 800167c:	f008 fef2 	bl	800a464 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	4a19      	ldr	r2, [pc, #100]	@ (80016ec <Modbus_init+0xcc>)
 8001686:	2104      	movs	r1, #4
 8001688:	4618      	mov	r0, r3
 800168a:	f008 fa23 	bl	8009ad4 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 800168e:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <Modbus_init+0xc4>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001694:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <Modbus_init+0xc4>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4b12      	ldr	r3, [pc, #72]	@ (80016e4 <Modbus_init+0xc4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 80016a0:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80016a4:	4413      	add	r3, r2
 80016a6:	3302      	adds	r3, #2
 80016a8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80016ac:	4619      	mov	r1, r3
 80016ae:	f008 facb 	bl	8009c48 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <Modbus_init+0xc4>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d10c      	bne.n	80016dc <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80016c2:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <Modbus_init+0xc4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f006 f98f 	bl	80079ec <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80016ce:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <Modbus_init+0xc4>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f006 fbde 	bl	8007e98 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80016dc:	bf00      	nop
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	200001d0 	.word	0x200001d0
 80016e8:	080015e1 	.word	0x080015e1
 80016ec:	08001601 	.word	0x08001601

080016f0 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	4613      	mov	r3, r2
 80016fc:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	4a0b      	ldr	r2, [pc, #44]	@ (8001730 <PWM_init+0x40>)
 8001702:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	88fa      	ldrh	r2, [r7, #6]
 800170e:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2200      	movs	r2, #0
 8001714:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8001716:	68b8      	ldr	r0, [r7, #8]
 8001718:	f006 f8f8 	bl	800790c <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	4619      	mov	r1, r3
 8001720:	68b8      	ldr	r0, [r7, #8]
 8001722:	f006 fa3f 	bl	8007ba4 <HAL_TIM_PWM_Start>
}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	0a21fe80 	.word	0x0a21fe80

08001734 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8001734:	b5b0      	push	{r4, r5, r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001740:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8001744:	edd7 7a02 	vldr	s15, [r7, #8]
 8001748:	eef5 7a40 	vcmp.f32	s15, #0.0
 800174c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001750:	d137      	bne.n	80017c2 <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	889b      	ldrh	r3, [r3, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d105      	bne.n	8001766 <PWM_write_duty+0x32>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2200      	movs	r2, #0
 8001762:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8001764:	e0e1      	b.n	800192a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	889b      	ldrh	r3, [r3, #4]
 800176a:	2b04      	cmp	r3, #4
 800176c:	d105      	bne.n	800177a <PWM_write_duty+0x46>
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	2300      	movs	r3, #0
 8001776:	6393      	str	r3, [r2, #56]	@ 0x38
 8001778:	e0d7      	b.n	800192a <PWM_write_duty+0x1f6>
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	889b      	ldrh	r3, [r3, #4]
 800177e:	2b08      	cmp	r3, #8
 8001780:	d105      	bne.n	800178e <PWM_write_duty+0x5a>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	2300      	movs	r3, #0
 800178a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800178c:	e0cd      	b.n	800192a <PWM_write_duty+0x1f6>
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	889b      	ldrh	r3, [r3, #4]
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d105      	bne.n	80017a2 <PWM_write_duty+0x6e>
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	2300      	movs	r3, #0
 800179e:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a0:	e0c3      	b.n	800192a <PWM_write_duty+0x1f6>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	889b      	ldrh	r3, [r3, #4]
 80017a6:	2b10      	cmp	r3, #16
 80017a8:	d105      	bne.n	80017b6 <PWM_write_duty+0x82>
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2300      	movs	r3, #0
 80017b2:	6493      	str	r3, [r2, #72]	@ 0x48
 80017b4:	e0b9      	b.n	800192a <PWM_write_duty+0x1f6>
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	2300      	movs	r3, #0
 80017be:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80017c0:	e0b3      	b.n	800192a <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017ce:	ed97 7a02 	vldr	s14, [r7, #8]
 80017d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017da:	ee17 2a90 	vmov	r2, s15
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80017ea:	33fe      	adds	r3, #254	@ 0xfe
 80017ec:	4a51      	ldr	r2, [pc, #324]	@ (8001934 <PWM_write_duty+0x200>)
 80017ee:	fba2 2303 	umull	r2, r3, r2, r3
 80017f2:	0bdb      	lsrs	r3, r3, #15
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	3b01      	subs	r3, #1
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	899b      	ldrh	r3, [r3, #12]
 800180e:	3301      	adds	r3, #1
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001818:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800181c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001824:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001828:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800182c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001830:	ee17 3a90 	vmov	r3, s15
 8001834:	b29a      	uxth	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	89db      	ldrh	r3, [r3, #14]
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fe3c 	bl	80004bc <__aeabi_i2d>
 8001844:	4604      	mov	r4, r0
 8001846:	460d      	mov	r5, r1
 8001848:	edd7 7a01 	vldr	s15, [r7, #4]
 800184c:	eef0 7ae7 	vabs.f32	s15, s15
 8001850:	ee17 0a90 	vmov	r0, s15
 8001854:	f7fe fe44 	bl	80004e0 <__aeabi_f2d>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4620      	mov	r0, r4
 800185e:	4629      	mov	r1, r5
 8001860:	f7fe fe96 	bl	8000590 <__aeabi_dmul>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	4b31      	ldr	r3, [pc, #196]	@ (8001938 <PWM_write_duty+0x204>)
 8001872:	f7fe ffb7 	bl	80007e4 <__aeabi_ddiv>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f7ff f899 	bl	80009b4 <__aeabi_d2uiz>
 8001882:	4603      	mov	r3, r0
 8001884:	b29b      	uxth	r3, r3
 8001886:	461a      	mov	r2, r3
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	899a      	ldrh	r2, [r3, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	89da      	ldrh	r2, [r3, #14]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	89da      	ldrh	r2, [r3, #14]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	889b      	ldrh	r3, [r3, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d106      	bne.n	80018c4 <PWM_write_duty+0x190>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	6952      	ldr	r2, [r2, #20]
 80018c0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80018c2:	e032      	b.n	800192a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	889b      	ldrh	r3, [r3, #4]
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d106      	bne.n	80018da <PWM_write_duty+0x1a6>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80018d8:	e027      	b.n	800192a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	889b      	ldrh	r3, [r3, #4]
 80018de:	2b08      	cmp	r3, #8
 80018e0:	d106      	bne.n	80018f0 <PWM_write_duty+0x1bc>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80018ee:	e01c      	b.n	800192a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	889b      	ldrh	r3, [r3, #4]
 80018f4:	2b0c      	cmp	r3, #12
 80018f6:	d106      	bne.n	8001906 <PWM_write_duty+0x1d2>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001904:	e011      	b.n	800192a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	889b      	ldrh	r3, [r3, #4]
 800190a:	2b10      	cmp	r3, #16
 800190c:	d106      	bne.n	800191c <PWM_write_duty+0x1e8>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800191a:	e006      	b.n	800192a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001928:	e7ff      	b.n	800192a <PWM_write_duty+0x1f6>
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bdb0      	pop	{r4, r5, r7, pc}
 8001932:	bf00      	nop
 8001934:	80008001 	.word	0x80008001
 8001938:	40590000 	.word	0x40590000
 800193c:	00000000 	.word	0x00000000

08001940 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	ed87 0a02 	vstr	s0, [r7, #8]
 800194c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8001950:	edd7 7a02 	vldr	s15, [r7, #8]
 8001954:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195c:	d137      	bne.n	80019ce <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	889b      	ldrh	r3, [r3, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d105      	bne.n	8001972 <PWM_write_range+0x32>
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2200      	movs	r2, #0
 800196e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8001970:	e0e1      	b.n	8001b36 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	889b      	ldrh	r3, [r3, #4]
 8001976:	2b04      	cmp	r3, #4
 8001978:	d105      	bne.n	8001986 <PWM_write_range+0x46>
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2300      	movs	r3, #0
 8001982:	6393      	str	r3, [r2, #56]	@ 0x38
 8001984:	e0d7      	b.n	8001b36 <PWM_write_range+0x1f6>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	889b      	ldrh	r3, [r3, #4]
 800198a:	2b08      	cmp	r3, #8
 800198c:	d105      	bne.n	800199a <PWM_write_range+0x5a>
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	2300      	movs	r3, #0
 8001996:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001998:	e0cd      	b.n	8001b36 <PWM_write_range+0x1f6>
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	889b      	ldrh	r3, [r3, #4]
 800199e:	2b0c      	cmp	r3, #12
 80019a0:	d105      	bne.n	80019ae <PWM_write_range+0x6e>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	2300      	movs	r3, #0
 80019aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ac:	e0c3      	b.n	8001b36 <PWM_write_range+0x1f6>
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	889b      	ldrh	r3, [r3, #4]
 80019b2:	2b10      	cmp	r3, #16
 80019b4:	d105      	bne.n	80019c2 <PWM_write_range+0x82>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	2300      	movs	r3, #0
 80019be:	6493      	str	r3, [r2, #72]	@ 0x48
 80019c0:	e0b9      	b.n	8001b36 <PWM_write_range+0x1f6>
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	2300      	movs	r3, #0
 80019ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80019cc:	e0b3      	b.n	8001b36 <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80019da:	ed97 7a02 	vldr	s14, [r7, #8]
 80019de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019e6:	ee17 2a90 	vmov	r2, s15
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80019f6:	33fe      	adds	r3, #254	@ 0xfe
 80019f8:	4a53      	ldr	r2, [pc, #332]	@ (8001b48 <PWM_write_range+0x208>)
 80019fa:	fba2 2303 	umull	r2, r3, r2, r3
 80019fe:	0bdb      	lsrs	r3, r3, #15
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	3b01      	subs	r3, #1
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	ee07 3a90 	vmov	s15, r3
 8001a12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	899b      	ldrh	r3, [r3, #12]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	ee07 3a90 	vmov	s15, r3
 8001a20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a24:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a28:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a3c:	ee17 3a90 	vmov	r3, s15
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	89db      	ldrh	r3, [r3, #14]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fd36 	bl	80004bc <__aeabi_i2d>
 8001a50:	4604      	mov	r4, r0
 8001a52:	460d      	mov	r5, r1
 8001a54:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a58:	eef0 7ae7 	vabs.f32	s15, s15
 8001a5c:	ee17 0a90 	vmov	r0, s15
 8001a60:	f7fe fd3e 	bl	80004e0 <__aeabi_f2d>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4620      	mov	r0, r4
 8001a6a:	4629      	mov	r1, r5
 8001a6c:	f7fe fd90 	bl	8000590 <__aeabi_dmul>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4610      	mov	r0, r2
 8001a76:	4619      	mov	r1, r3
 8001a78:	a331      	add	r3, pc, #196	@ (adr r3, 8001b40 <PWM_write_range+0x200>)
 8001a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7e:	f7fe feb1 	bl	80007e4 <__aeabi_ddiv>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4610      	mov	r0, r2
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f7fe ff93 	bl	80009b4 <__aeabi_d2uiz>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	461a      	mov	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	899a      	ldrh	r2, [r3, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	89da      	ldrh	r2, [r3, #14]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	89da      	ldrh	r2, [r3, #14]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	889b      	ldrh	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d106      	bne.n	8001ad0 <PWM_write_range+0x190>
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	6952      	ldr	r2, [r2, #20]
 8001acc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001ace:	e032      	b.n	8001b36 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	889b      	ldrh	r3, [r3, #4]
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d106      	bne.n	8001ae6 <PWM_write_range+0x1a6>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ae4:	e027      	b.n	8001b36 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	889b      	ldrh	r3, [r3, #4]
 8001aea:	2b08      	cmp	r3, #8
 8001aec:	d106      	bne.n	8001afc <PWM_write_range+0x1bc>
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	695b      	ldr	r3, [r3, #20]
 8001af8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001afa:	e01c      	b.n	8001b36 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	889b      	ldrh	r3, [r3, #4]
 8001b00:	2b0c      	cmp	r3, #12
 8001b02:	d106      	bne.n	8001b12 <PWM_write_range+0x1d2>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001b10:	e011      	b.n	8001b36 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	889b      	ldrh	r3, [r3, #4]
 8001b16:	2b10      	cmp	r3, #16
 8001b18:	d106      	bne.n	8001b28 <PWM_write_range+0x1e8>
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001b26:	e006      	b.n	8001b36 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	695b      	ldr	r3, [r3, #20]
 8001b32:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001b34:	e7ff      	b.n	8001b36 <PWM_write_range+0x1f6>
 8001b36:	bf00      	nop
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	00000000 	.word	0x00000000
 8001b44:	40efffe0 	.word	0x40efffe0
 8001b48:	80008001 	.word	0x80008001

08001b4c <QEI_init>:
* Created on: Mar 30, 2024
* Author: beamk
*/
#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6178      	str	r0, [r7, #20]
 8001b54:	6139      	str	r1, [r7, #16]
 8001b56:	60fa      	str	r2, [r7, #12]
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	ed87 0a01 	vstr	s0, [r7, #4]
    qei->htimx = htimx;
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	611a      	str	r2, [r3, #16]
    qei->ppr = ppr;
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	619a      	str	r2, [r3, #24]
    qei->freq = freq;
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	68ba      	ldr	r2, [r7, #8]
 8001b6e:	621a      	str	r2, [r3, #32]
    qei->c[NOW] = 0;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	605a      	str	r2, [r3, #4]
    qei->pps = 0;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->rpm = 0;
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->radps = 0;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->enc_period = 65536 - (65536 % ppr);
 8001b94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	fb93 f2f2 	sdiv	r2, r3, r2
 8001b9e:	68f9      	ldr	r1, [r7, #12]
 8001ba0:	fb01 f202 	mul.w	r2, r1, r2
 8001ba4:	1a9b      	subs	r3, r3, r2
 8001ba6:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	615a      	str	r2, [r3, #20]
    qei->pulses = 0;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	631a      	str	r2, [r3, #48]	@ 0x30
    //qei->pulsesf = 0;
    qei->revs = 0;
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->rads = 0;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->mm = 0;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mmps = 0;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	645a      	str	r2, [r3, #68]	@ 0x44

    qei->ratio = ratio;  // Gear ratio or scaling factor
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	649a      	str	r2, [r3, #72]	@ 0x48
    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 8001bda:	213c      	movs	r1, #60	@ 0x3c
 8001bdc:	6938      	ldr	r0, [r7, #16]
 8001bde:	f006 fa9d 	bl	800811c <HAL_TIM_Encoder_Start>
}
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	0000      	movs	r0, r0
 8001bec:	0000      	movs	r0, r0
	...

08001bf0 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8001bf0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bf4:	b084      	sub	sp, #16
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx); // Update the current count
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	601a      	str	r2, [r3, #0]

    // Calculate the difference in counts
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	60fb      	str	r3, [r7, #12]

    //Unwrap
    if (diff_counts > qei->enc_period / 2) {
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	0fda      	lsrs	r2, r3, #31
 8001c18:	4413      	add	r3, r2
 8001c1a:	105b      	asrs	r3, r3, #1
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	4293      	cmp	r3, r2
 8001c22:	dd05      	ble.n	8001c30 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	695b      	ldr	r3, [r3, #20]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	e00e      	b.n	8001c4e <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period) / 2) {
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	425b      	negs	r3, r3
 8001c36:	0fda      	lsrs	r2, r3, #31
 8001c38:	4413      	add	r3, r2
 8001c3a:	105b      	asrs	r3, r3, #1
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4293      	cmp	r3, r2
 8001c42:	da04      	bge.n	8001c4e <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	61da      	str	r2, [r3, #28]
    //qei->diff_countsf = (float)diff_counts*1.25;

    // Calculate Position with ratio adjustment
    qei->pulses += qei->diff_counts;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	441a      	add	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	631a      	str	r2, [r3, #48]	@ 0x30
    //qei->pulsesf += qei->diff_countsf;

    // Apply ratio to all position calculations
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->ratio;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	ee07 3a90 	vmov	s15, r3
 8001c70:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c80:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * 10.0 * qei->ratio;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fc1f 	bl	80004e0 <__aeabi_f2d>
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	460d      	mov	r5, r1
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	ee07 3a90 	vmov	s15, r3
 8001cae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	ee07 3a90 	vmov	s15, r3
 8001cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cbe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cc2:	ee16 0a90 	vmov	r0, s13
 8001cc6:	f7fe fc0b 	bl	80004e0 <__aeabi_f2d>
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	4b36      	ldr	r3, [pc, #216]	@ (8001da8 <QEI_get_diff_count+0x1b8>)
 8001cd0:	f7fe fc5e 	bl	8000590 <__aeabi_dmul>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4690      	mov	r8, r2
 8001cda:	4699      	mov	r9, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7fe fbfd 	bl	80004e0 <__aeabi_f2d>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4640      	mov	r0, r8
 8001cec:	4649      	mov	r1, r9
 8001cee:	f7fe fc4f 	bl	8000590 <__aeabi_dmul>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	4620      	mov	r0, r4
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	f7fe fa93 	bl	8000224 <__adddf3>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	4610      	mov	r0, r2
 8001d04:	4619      	mov	r1, r3
 8001d06:	f7fe fe75 	bl	80009f4 <__aeabi_d2f>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->ratio;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7fe fbe3 	bl	80004e0 <__aeabi_f2d>
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	460d      	mov	r5, r1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	ee07 3a90 	vmov	s15, r3
 8001d32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d3e:	ee17 0a90 	vmov	r0, s15
 8001d42:	f7fe fbcd 	bl	80004e0 <__aeabi_f2d>
 8001d46:	a316      	add	r3, pc, #88	@ (adr r3, 8001da0 <QEI_get_diff_count+0x1b0>)
 8001d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4c:	f7fe fc20 	bl	8000590 <__aeabi_dmul>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4690      	mov	r8, r2
 8001d56:	4699      	mov	r9, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fbbf 	bl	80004e0 <__aeabi_f2d>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4640      	mov	r0, r8
 8001d68:	4649      	mov	r1, r9
 8001d6a:	f7fe fc11 	bl	8000590 <__aeabi_dmul>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4620      	mov	r0, r4
 8001d74:	4629      	mov	r1, r5
 8001d76:	f7fe fa55 	bl	8000224 <__adddf3>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4619      	mov	r1, r3
 8001d82:	f7fe fe37 	bl	80009f4 <__aeabi_d2f>
 8001d86:	4602      	mov	r2, r0
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	639a      	str	r2, [r3, #56]	@ 0x38

    qei->c[PREV] = qei->c[NOW]; // Store the previous count
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	605a      	str	r2, [r3, #4]
}
 8001d94:	bf00      	nop
 8001d96:	3710      	adds	r7, #16
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d9e:	bf00      	nop
 8001da0:	54442d18 	.word	0x54442d18
 8001da4:	400921fb 	.word	0x400921fb
 8001da8:	40240000 	.word	0x40240000
 8001dac:	00000000 	.word	0x00000000

08001db0 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8001db0:	b5b0      	push	{r4, r5, r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
    // Calculate Velocity with ratio adjustment
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6a12      	ldr	r2, [r2, #32]
 8001dc0:	fb02 f303 	mul.w	r3, r2, r3
 8001dc4:	ee07 3a90 	vmov	s15, r3
 8001dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    // Apply ratio to all velocity calculations
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->ratio;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fb82 	bl	80004e0 <__aeabi_f2d>
 8001ddc:	f04f 0200 	mov.w	r2, #0
 8001de0:	4b6b      	ldr	r3, [pc, #428]	@ (8001f90 <QEI_compute_data+0x1e0>)
 8001de2:	f7fe fbd5 	bl	8000590 <__aeabi_dmul>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	4614      	mov	r4, r2
 8001dec:	461d      	mov	r5, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	ee07 3a90 	vmov	s15, r3
 8001df6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dfa:	ee17 0a90 	vmov	r0, s15
 8001dfe:	f7fe fb6f 	bl	80004e0 <__aeabi_f2d>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	4620      	mov	r0, r4
 8001e08:	4629      	mov	r1, r5
 8001e0a:	f7fe fceb 	bl	80007e4 <__aeabi_ddiv>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4614      	mov	r4, r2
 8001e14:	461d      	mov	r5, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe fb60 	bl	80004e0 <__aeabi_f2d>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4620      	mov	r0, r4
 8001e26:	4629      	mov	r1, r5
 8001e28:	f7fe fbb2 	bl	8000590 <__aeabi_dmul>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	f7fe fdde 	bl	80009f4 <__aeabi_d2f>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->ratio;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001e44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e48:	ee17 0a90 	vmov	r0, s15
 8001e4c:	f7fe fb48 	bl	80004e0 <__aeabi_f2d>
 8001e50:	a34d      	add	r3, pc, #308	@ (adr r3, 8001f88 <QEI_compute_data+0x1d8>)
 8001e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e56:	f7fe fb9b 	bl	8000590 <__aeabi_dmul>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4614      	mov	r4, r2
 8001e60:	461d      	mov	r5, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	ee07 3a90 	vmov	s15, r3
 8001e6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e6e:	ee17 0a90 	vmov	r0, s15
 8001e72:	f7fe fb35 	bl	80004e0 <__aeabi_f2d>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	4629      	mov	r1, r5
 8001e7e:	f7fe fcb1 	bl	80007e4 <__aeabi_ddiv>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4614      	mov	r4, r2
 8001e88:	461d      	mov	r5, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7fe fb26 	bl	80004e0 <__aeabi_f2d>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4620      	mov	r0, r4
 8001e9a:	4629      	mov	r1, r5
 8001e9c:	f7fe fb78 	bl	8000590 <__aeabi_dmul>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f7fe fda4 	bl	80009f4 <__aeabi_d2f>
 8001eac:	4602      	mov	r2, r0
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->mmps = qei->pps * 10.0 / (float)(qei->ppr) * qei->ratio;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7fe fb12 	bl	80004e0 <__aeabi_f2d>
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	4b34      	ldr	r3, [pc, #208]	@ (8001f94 <QEI_compute_data+0x1e4>)
 8001ec2:	f7fe fb65 	bl	8000590 <__aeabi_dmul>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4614      	mov	r4, r2
 8001ecc:	461d      	mov	r5, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	ee07 3a90 	vmov	s15, r3
 8001ed6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eda:	ee17 0a90 	vmov	r0, s15
 8001ede:	f7fe faff 	bl	80004e0 <__aeabi_f2d>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	4629      	mov	r1, r5
 8001eea:	f7fe fc7b 	bl	80007e4 <__aeabi_ddiv>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4614      	mov	r4, r2
 8001ef4:	461d      	mov	r5, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe faf0 	bl	80004e0 <__aeabi_f2d>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4620      	mov	r0, r4
 8001f06:	4629      	mov	r1, r5
 8001f08:	f7fe fb42 	bl	8000590 <__aeabi_dmul>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4610      	mov	r0, r2
 8001f12:	4619      	mov	r1, r3
 8001f14:	f7fe fd6e 	bl	80009f4 <__aeabi_d2f>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	645a      	str	r2, [r3, #68]	@ 0x44

    // Calculate Acceleration with ratio adjustment
    qei->r[NOW] = qei->radps;  // radps already has ratio applied
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	609a      	str	r2, [r3, #8]
    float diff_velocity = (qei->r[NOW] - qei->r[PREV]);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f36:	edc7 7a03 	vstr	s15, [r7, #12]
    if (diff_velocity == 0) {
 8001f3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	d104      	bne.n	8001f52 <QEI_compute_data+0x1a2>
        qei->radpss = 0;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f50:	e00f      	b.n	8001f72 <QEI_compute_data+0x1c2>
    } else {
        qei->radpss = diff_velocity / (1 / (qei->freq));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d102      	bne.n	8001f60 <QEI_compute_data+0x1b0>
 8001f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f5e:	e001      	b.n	8001f64 <QEI_compute_data+0x1b4>
 8001f60:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001f98 <QEI_compute_data+0x1e8>
 8001f64:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
        // No need to multiply by ratio again since diff_velocity already includes it
    }
    qei->r[PREV] = qei->r[NOW]; // Store the previous count
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	60da      	str	r2, [r3, #12]
}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bdb0      	pop	{r4, r5, r7, pc}
 8001f82:	bf00      	nop
 8001f84:	f3af 8000 	nop.w
 8001f88:	54442d18 	.word	0x54442d18
 8001f8c:	400921fb 	.word	0x400921fb
 8001f90:	404e0000 	.word	0x404e0000
 8001f94:	40240000 	.word	0x40240000
 8001f98:	00000000 	.word	0x00000000

08001f9c <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08e      	sub	sp, #56	@ 0x38
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6178      	str	r0, [r7, #20]
 8001fa4:	ed87 0a04 	vstr	s0, [r7, #16]
 8001fa8:	edc7 0a03 	vstr	s1, [r7, #12]
 8001fac:	ed87 1a02 	vstr	s2, [r7, #8]
 8001fb0:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	f04f 0200 	mov.w	r2, #0
 8001fd0:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8001fda:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fde:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fe2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe6:	eef0 7ae7 	vabs.f32	s15, s15
 8001fea:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8001fee:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ff2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ff6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ffa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002002:	d503      	bpl.n	800200c <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	22ff      	movs	r2, #255	@ 0xff
 8002008:	741a      	strb	r2, [r3, #16]
 800200a:	e002      	b.n	8002012 <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	2201      	movs	r2, #1
 8002010:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 8002012:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002016:	eef5 7a40 	vcmp.f32	s15, #0.0
 800201a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201e:	d006      	beq.n	800202e <Trapezoidal_Generator+0x92>
 8002020:	edd7 7a01 	vldr	s15, [r7, #4]
 8002024:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202c:	d104      	bne.n	8002038 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	60da      	str	r2, [r3, #12]
        return;
 8002036:	e06f      	b.n	8002118 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8002038:	edd7 6a02 	vldr	s13, [r7, #8]
 800203c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002040:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002044:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8002048:	edd7 7a01 	vldr	s15, [r7, #4]
 800204c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002050:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002054:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002064:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8002068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 800206c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002078:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 800207c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002080:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002084:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208c:	db27      	blt.n	80020de <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 800208e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002092:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800209a:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 800209e:	edd7 6a07 	vldr	s13, [r7, #28]
 80020a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80020a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020aa:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020b2:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 80020b4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80020b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80020bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 80020c6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80020ca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80020ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80020d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	edc3 7a02 	vstr	s15, [r3, #8]
 80020dc:	e018      	b.n	8002110 <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 80020de:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80020e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80020ea:	eeb0 0a66 	vmov.f32	s0, s13
 80020ee:	f009 fbc9 	bl	800b884 <sqrtf>
 80020f2:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	6a3a      	ldr	r2, [r7, #32]
 80020fa:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	6a3a      	ldr	r2, [r7, #32]
 8002100:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 8002102:	edd7 7a08 	vldr	s15, [r7, #32]
 8002106:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	60da      	str	r2, [r3, #12]
}
 8002118:	3738      	adds	r7, #56	@ 0x38
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8002120:	b480      	push	{r7}
 8002122:	b08d      	sub	sp, #52	@ 0x34
 8002124:	af00      	add	r7, sp, #0
 8002126:	6178      	str	r0, [r7, #20]
 8002128:	6139      	str	r1, [r7, #16]
 800212a:	ed87 0a03 	vstr	s0, [r7, #12]
 800212e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002132:	ed87 1a01 	vstr	s2, [r7, #4]
 8002136:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002140:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 80023c4 <Trapezoidal_Evaluated+0x2a4>
 8002144:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	ed93 7a03 	vldr	s14, [r3, #12]
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	edd3 7a03 	vldr	s15, [r3, #12]
 800215a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800215e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002162:	f200 811b 	bhi.w	800239c <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2200      	movs	r2, #0
 800216a:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	7c1b      	ldrb	r3, [r3, #16]
 8002170:	b25b      	sxtb	r3, r3
 8002172:	ee07 3a90 	vmov	s15, r3
 8002176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800217a:	ed97 7a00 	vldr	s14, [r7]
 800217e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002182:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	ed93 7a00 	vldr	s14, [r3]
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002192:	eeb4 7a67 	vcmp.f32	s14, s15
 8002196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800219a:	d109      	bne.n	80021b0 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	edd3 7a00 	vldr	s15, [r3]
 80021a2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80021a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021aa:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80021ae:	e00c      	b.n	80021ca <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	7c1b      	ldrb	r3, [r3, #16]
 80021b4:	b25b      	sxtb	r3, r3
 80021b6:	ee07 3a90 	vmov	s15, r3
 80021ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021be:	ed97 7a01 	vldr	s14, [r7, #4]
 80021c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	edd3 7a00 	vldr	s15, [r3]
 80021d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021de:	d824      	bhi.n	800222a <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t²
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 80021e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80021e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80021e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80021f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80021fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002200:	edd7 7a03 	vldr	s15, [r7, #12]
 8002204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	ed93 7a03 	vldr	s14, [r3, #12]
 8002214:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002218:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002226:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8002228:	e0c6      	b.n	80023b8 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	edd3 7a01 	vldr	s15, [r3, #4]
 8002236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800223a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223e:	d830      	bhi.n	80022a2 <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8002240:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002244:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002248:	ee27 7a87 	vmul.f32	s14, s15, s14
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	edd3 7a00 	vldr	s15, [r3]
 8002252:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	edd3 7a00 	vldr	s15, [r3]
 800225c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002260:	ed97 7a03 	vldr	s14, [r7, #12]
 8002264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002268:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	edd3 7a00 	vldr	s15, [r3]
 8002278:	ee37 7a67 	vsub.f32	s14, s14, s15
 800227c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002280:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002284:	edd7 7a06 	vldr	s15, [r7, #24]
 8002288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002296:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
}
 80022a0:	e08a      	b.n	80023b8 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80022ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b6:	d900      	bls.n	80022ba <Trapezoidal_Evaluated+0x19a>
}
 80022b8:	e07e      	b.n	80023b8 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 80022ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80022be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	edd3 7a00 	vldr	s15, [r3]
 80022cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022da:	ed97 7a03 	vldr	s14, [r7, #12]
 80022de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022e2:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	edd3 7a00 	vldr	s15, [r3]
 80022f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fe:	dd11      	ble.n	8002324 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	ed93 7a01 	vldr	s14, [r3, #4]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	edd3 7a00 	vldr	s15, [r3]
 800230c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002310:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002314:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002318:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800231c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002320:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	ed93 7a03 	vldr	s14, [r3, #12]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002330:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002334:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 8002338:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800233c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002340:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002344:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002348:	ee37 7a27 	vadd.f32	s14, s14, s15
 800234c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002350:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002354:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002358:	edd7 7a07 	vldr	s15, [r7, #28]
 800235c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002360:	edd7 7a07 	vldr	s15, [r7, #28]
 8002364:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002368:	ee77 7a67 	vsub.f32	s15, s14, s15
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 8002372:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002376:	edd7 7a07 	vldr	s15, [r7, #28]
 800237a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800237e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002382:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 800238c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002390:	eef1 7a67 	vneg.f32	s15, s15
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800239a:	e00d      	b.n	80023b8 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	2201      	movs	r2, #1
 80023a0:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	f04f 0200 	mov.w	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
}
 80023b8:	bf00      	nop
 80023ba:	3734      	adds	r7, #52	@ 0x34
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	3a83126f 	.word	0x3a83126f

080023c8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08c      	sub	sp, #48	@ 0x30
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80023ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	2220      	movs	r2, #32
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f009 fa0b 	bl	800b7fc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80023e6:	4b39      	ldr	r3, [pc, #228]	@ (80024cc <MX_ADC1_Init+0x104>)
 80023e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80023ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023ee:	4b37      	ldr	r3, [pc, #220]	@ (80024cc <MX_ADC1_Init+0x104>)
 80023f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80023f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023f6:	4b35      	ldr	r3, [pc, #212]	@ (80024cc <MX_ADC1_Init+0x104>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023fc:	4b33      	ldr	r3, [pc, #204]	@ (80024cc <MX_ADC1_Init+0x104>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002402:	4b32      	ldr	r3, [pc, #200]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002408:	4b30      	ldr	r3, [pc, #192]	@ (80024cc <MX_ADC1_Init+0x104>)
 800240a:	2201      	movs	r2, #1
 800240c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800240e:	4b2f      	ldr	r3, [pc, #188]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002410:	2204      	movs	r2, #4
 8002412:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002414:	4b2d      	ldr	r3, [pc, #180]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002416:	2200      	movs	r2, #0
 8002418:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800241a:	4b2c      	ldr	r3, [pc, #176]	@ (80024cc <MX_ADC1_Init+0x104>)
 800241c:	2201      	movs	r2, #1
 800241e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8002420:	4b2a      	ldr	r3, [pc, #168]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002422:	2202      	movs	r2, #2
 8002424:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002426:	4b29      	ldr	r3, [pc, #164]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800242e:	4b27      	ldr	r3, [pc, #156]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002430:	2200      	movs	r2, #0
 8002432:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002434:	4b25      	ldr	r3, [pc, #148]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002436:	2200      	movs	r2, #0
 8002438:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800243a:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <MX_ADC1_Init+0x104>)
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002442:	4b22      	ldr	r3, [pc, #136]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002444:	2200      	movs	r2, #0
 8002446:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002448:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <MX_ADC1_Init+0x104>)
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002450:	481e      	ldr	r0, [pc, #120]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002452:	f002 f987 	bl	8004764 <HAL_ADC_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800245c:	f000 fd3a 	bl	8002ed4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002460:	2300      	movs	r3, #0
 8002462:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002468:	4619      	mov	r1, r3
 800246a:	4818      	ldr	r0, [pc, #96]	@ (80024cc <MX_ADC1_Init+0x104>)
 800246c:	f003 faa6 	bl	80059bc <HAL_ADCEx_MultiModeConfigChannel>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002476:	f000 fd2d 	bl	8002ed4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <MX_ADC1_Init+0x108>)
 800247c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800247e:	2306      	movs	r3, #6
 8002480:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002482:	2307      	movs	r3, #7
 8002484:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002486:	237f      	movs	r3, #127	@ 0x7f
 8002488:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800248a:	2304      	movs	r3, #4
 800248c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800248e:	2300      	movs	r3, #0
 8002490:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002492:	1d3b      	adds	r3, r7, #4
 8002494:	4619      	mov	r1, r3
 8002496:	480d      	ldr	r0, [pc, #52]	@ (80024cc <MX_ADC1_Init+0x104>)
 8002498:	f002 fc12 	bl	8004cc0 <HAL_ADC_ConfigChannel>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80024a2:	f000 fd17 	bl	8002ed4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80024a6:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <MX_ADC1_Init+0x10c>)
 80024a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80024aa:	230c      	movs	r3, #12
 80024ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024ae:	1d3b      	adds	r3, r7, #4
 80024b0:	4619      	mov	r1, r3
 80024b2:	4806      	ldr	r0, [pc, #24]	@ (80024cc <MX_ADC1_Init+0x104>)
 80024b4:	f002 fc04 	bl	8004cc0 <HAL_ADC_ConfigChannel>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80024be:	f000 fd09 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024c2:	bf00      	nop
 80024c4:	3730      	adds	r7, #48	@ 0x30
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	200001d4 	.word	0x200001d4
 80024d0:	19200040 	.word	0x19200040
 80024d4:	1d500080 	.word	0x1d500080

080024d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b09e      	sub	sp, #120	@ 0x78
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024f0:	f107 0310 	add.w	r3, r7, #16
 80024f4:	2254      	movs	r2, #84	@ 0x54
 80024f6:	2100      	movs	r1, #0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f009 f97f 	bl	800b7fc <memset>
  if(adcHandle->Instance==ADC1)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002506:	d15e      	bne.n	80025c6 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002508:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800250c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800250e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002512:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	4618      	mov	r0, r3
 800251a:	f004 ff45 	bl	80073a8 <HAL_RCCEx_PeriphCLKConfig>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002524:	f000 fcd6 	bl	8002ed4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002528:	4b29      	ldr	r3, [pc, #164]	@ (80025d0 <HAL_ADC_MspInit+0xf8>)
 800252a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252c:	4a28      	ldr	r2, [pc, #160]	@ (80025d0 <HAL_ADC_MspInit+0xf8>)
 800252e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002532:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002534:	4b26      	ldr	r3, [pc, #152]	@ (80025d0 <HAL_ADC_MspInit+0xf8>)
 8002536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002538:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002540:	4b23      	ldr	r3, [pc, #140]	@ (80025d0 <HAL_ADC_MspInit+0xf8>)
 8002542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002544:	4a22      	ldr	r2, [pc, #136]	@ (80025d0 <HAL_ADC_MspInit+0xf8>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800254c:	4b20      	ldr	r3, [pc, #128]	@ (80025d0 <HAL_ADC_MspInit+0xf8>)
 800254e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002558:	2303      	movs	r3, #3
 800255a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800255c:	2303      	movs	r3, #3
 800255e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	2300      	movs	r3, #0
 8002562:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002564:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002568:	4619      	mov	r1, r3
 800256a:	481a      	ldr	r0, [pc, #104]	@ (80025d4 <HAL_ADC_MspInit+0xfc>)
 800256c:	f003 ff70 	bl	8006450 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002570:	4b19      	ldr	r3, [pc, #100]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 8002572:	4a1a      	ldr	r2, [pc, #104]	@ (80025dc <HAL_ADC_MspInit+0x104>)
 8002574:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 8002578:	2205      	movs	r2, #5
 800257a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800257c:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002582:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 8002584:	2200      	movs	r2, #0
 8002586:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002588:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 800258a:	2280      	movs	r2, #128	@ 0x80
 800258c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800258e:	4b12      	ldr	r3, [pc, #72]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 8002590:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002594:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002596:	4b10      	ldr	r3, [pc, #64]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 8002598:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800259c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800259e:	4b0e      	ldr	r3, [pc, #56]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 80025a0:	2220      	movs	r2, #32
 80025a2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80025a4:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025aa:	480b      	ldr	r0, [pc, #44]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 80025ac:	f003 fc1e 	bl	8005dec <HAL_DMA_Init>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 80025b6:	f000 fc8d 	bl	8002ed4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a06      	ldr	r2, [pc, #24]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 80025be:	655a      	str	r2, [r3, #84]	@ 0x54
 80025c0:	4a05      	ldr	r2, [pc, #20]	@ (80025d8 <HAL_ADC_MspInit+0x100>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80025c6:	bf00      	nop
 80025c8:	3778      	adds	r7, #120	@ 0x78
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40021000 	.word	0x40021000
 80025d4:	48000800 	.word	0x48000800
 80025d8:	20000240 	.word	0x20000240
 80025dc:	40020008 	.word	0x40020008

080025e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80025e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002650 <MX_DMA_Init+0x70>)
 80025e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025ea:	4a19      	ldr	r2, [pc, #100]	@ (8002650 <MX_DMA_Init+0x70>)
 80025ec:	f043 0304 	orr.w	r3, r3, #4
 80025f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80025f2:	4b17      	ldr	r3, [pc, #92]	@ (8002650 <MX_DMA_Init+0x70>)
 80025f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	607b      	str	r3, [r7, #4]
 80025fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025fe:	4b14      	ldr	r3, [pc, #80]	@ (8002650 <MX_DMA_Init+0x70>)
 8002600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002602:	4a13      	ldr	r2, [pc, #76]	@ (8002650 <MX_DMA_Init+0x70>)
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	6493      	str	r3, [r2, #72]	@ 0x48
 800260a:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <MX_DMA_Init+0x70>)
 800260c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002616:	2200      	movs	r2, #0
 8002618:	2100      	movs	r1, #0
 800261a:	200b      	movs	r0, #11
 800261c:	f003 fbb1 	bl	8005d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002620:	200b      	movs	r0, #11
 8002622:	f003 fbc8 	bl	8005db6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002626:	2200      	movs	r2, #0
 8002628:	2100      	movs	r1, #0
 800262a:	200c      	movs	r0, #12
 800262c:	f003 fba9 	bl	8005d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002630:	200c      	movs	r0, #12
 8002632:	f003 fbc0 	bl	8005db6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	2100      	movs	r1, #0
 800263a:	200d      	movs	r0, #13
 800263c:	f003 fba1 	bl	8005d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002640:	200d      	movs	r0, #13
 8002642:	f003 fbb8 	bl	8005db6 <HAL_NVIC_EnableIRQ>

}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40021000 	.word	0x40021000

08002654 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	@ 0x28
 8002658:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265a:	f107 0314 	add.w	r3, r7, #20
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]
 8002666:	60da      	str	r2, [r3, #12]
 8002668:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800266a:	4b4f      	ldr	r3, [pc, #316]	@ (80027a8 <MX_GPIO_Init+0x154>)
 800266c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800266e:	4a4e      	ldr	r2, [pc, #312]	@ (80027a8 <MX_GPIO_Init+0x154>)
 8002670:	f043 0304 	orr.w	r3, r3, #4
 8002674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002676:	4b4c      	ldr	r3, [pc, #304]	@ (80027a8 <MX_GPIO_Init+0x154>)
 8002678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002682:	4b49      	ldr	r3, [pc, #292]	@ (80027a8 <MX_GPIO_Init+0x154>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002686:	4a48      	ldr	r2, [pc, #288]	@ (80027a8 <MX_GPIO_Init+0x154>)
 8002688:	f043 0320 	orr.w	r3, r3, #32
 800268c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800268e:	4b46      	ldr	r3, [pc, #280]	@ (80027a8 <MX_GPIO_Init+0x154>)
 8002690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002692:	f003 0320 	and.w	r3, r3, #32
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800269a:	4b43      	ldr	r3, [pc, #268]	@ (80027a8 <MX_GPIO_Init+0x154>)
 800269c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269e:	4a42      	ldr	r2, [pc, #264]	@ (80027a8 <MX_GPIO_Init+0x154>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026a6:	4b40      	ldr	r3, [pc, #256]	@ (80027a8 <MX_GPIO_Init+0x154>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	4b3d      	ldr	r3, [pc, #244]	@ (80027a8 <MX_GPIO_Init+0x154>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b6:	4a3c      	ldr	r2, [pc, #240]	@ (80027a8 <MX_GPIO_Init+0x154>)
 80026b8:	f043 0302 	orr.w	r3, r3, #2
 80026bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026be:	4b3a      	ldr	r3, [pc, #232]	@ (80027a8 <MX_GPIO_Init+0x154>)
 80026c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	607b      	str	r3, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 80026ca:	2200      	movs	r2, #0
 80026cc:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80026d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026d4:	f004 f856 	bl	8006784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80026d8:	2200      	movs	r2, #0
 80026da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026de:	4833      	ldr	r0, [pc, #204]	@ (80027ac <MX_GPIO_Init+0x158>)
 80026e0:	f004 f850 	bl	8006784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80026e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80026ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	4619      	mov	r1, r3
 80026fa:	482c      	ldr	r0, [pc, #176]	@ (80027ac <MX_GPIO_Init+0x158>)
 80026fc:	f003 fea8 	bl	8006450 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8002700:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8002704:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002706:	2301      	movs	r3, #1
 8002708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	2300      	movs	r3, #0
 800270c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	2300      	movs	r3, #0
 8002710:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002712:	f107 0314 	add.w	r3, r7, #20
 8002716:	4619      	mov	r1, r3
 8002718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800271c:	f003 fe98 	bl	8006450 <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_LIM_Pin LOWER_LIM_Pin PHOTO_REVO_Pin PB11
                           PB12 EMER_Pin PROX_Pin SAVE_Pin */
  GPIO_InitStruct.Pin = UPPER_LIM_Pin|LOWER_LIM_Pin|PHOTO_REVO_Pin|GPIO_PIN_11
 8002720:	f641 43b6 	movw	r3, #7350	@ 0x1cb6
 8002724:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|EMER_Pin|PROX_Pin|SAVE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002726:	2300      	movs	r3, #0
 8002728:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272a:	2300      	movs	r3, #0
 800272c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800272e:	f107 0314 	add.w	r3, r7, #20
 8002732:	4619      	mov	r1, r3
 8002734:	481e      	ldr	r0, [pc, #120]	@ (80027b0 <MX_GPIO_Init+0x15c>)
 8002736:	f003 fe8b 	bl	8006450 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800273a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800273e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002740:	2301      	movs	r3, #1
 8002742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	2300      	movs	r3, #0
 8002746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002748:	2300      	movs	r3, #0
 800274a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800274c:	f107 0314 	add.w	r3, r7, #20
 8002750:	4619      	mov	r1, r3
 8002752:	4816      	ldr	r0, [pc, #88]	@ (80027ac <MX_GPIO_Init+0x158>)
 8002754:	f003 fe7c 	bl	8006450 <HAL_GPIO_Init>

  /*Configure GPIO pin : PHOTO_PRIS_Pin */
  GPIO_InitStruct.Pin = PHOTO_PRIS_Pin;
 8002758:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800275c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275e:	2300      	movs	r3, #0
 8002760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PHOTO_PRIS_GPIO_Port, &GPIO_InitStruct);
 8002766:	f107 0314 	add.w	r3, r7, #20
 800276a:	4619      	mov	r1, r3
 800276c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002770:	f003 fe6e 	bl	8006450 <HAL_GPIO_Init>

  /*Configure GPIO pins : START_Pin DELETE_Pin RESET_SYS_Pin */
  GPIO_InitStruct.Pin = START_Pin|DELETE_Pin|RESET_SYS_Pin;
 8002774:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800277a:	2300      	movs	r3, #0
 800277c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	4619      	mov	r1, r3
 8002788:	4808      	ldr	r0, [pc, #32]	@ (80027ac <MX_GPIO_Init+0x158>)
 800278a:	f003 fe61 	bl	8006450 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800278e:	2200      	movs	r2, #0
 8002790:	2100      	movs	r1, #0
 8002792:	2028      	movs	r0, #40	@ 0x28
 8002794:	f003 faf5 	bl	8005d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002798:	2028      	movs	r0, #40	@ 0x28
 800279a:	f003 fb0c 	bl	8005db6 <HAL_NVIC_EnableIRQ>

}
 800279e:	bf00      	nop
 80027a0:	3728      	adds	r7, #40	@ 0x28
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40021000 	.word	0x40021000
 80027ac:	48000800 	.word	0x48000800
 80027b0:	48000400 	.word	0x48000400

080027b4 <Kalman_Start>:
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
	  filter->Kalman_Speed = filter->X_k[1];
	  return  filter->Kalman_Speed;
}

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix){
 80027b4:	b5b0      	push	{r4, r5, r7, lr}
 80027b6:	b0a2      	sub	sp, #136	@ 0x88
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
	filter->Q = 0.05f; //0.05
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4a37      	ldr	r2, [pc, #220]	@ (80028a0 <Kalman_Start+0xec>)
 80027c4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = 0.1f;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4a36      	ldr	r2, [pc, #216]	@ (80028a4 <Kalman_Start+0xf0>)
 80027cc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {0.0f, 1.0f, 0.0f, 0.0f};
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	677b      	str	r3, [r7, #116]	@ 0x74
 80027d6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80027da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027dc:	f04f 0300 	mov.w	r3, #0
 80027e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027e2:	f04f 0300 	mov.w	r3, #0
 80027e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

	float32_t g[4] = {0.0f,
 80027ea:	f04f 0300 	mov.w	r3, #0
 80027ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80027f0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80027f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027fc:	f04f 0300 	mov.w	r3, #0
 8002800:	673b      	str	r3, [r7, #112]	@ 0x70
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 8002802:	4b29      	ldr	r3, [pc, #164]	@ (80028a8 <Kalman_Start+0xf4>)
 8002804:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002808:	461d      	mov	r5, r3
 800280a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800280c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800280e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002810:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002812:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002814:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002816:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800281a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 800281e:	f107 0314 	add.w	r3, r7, #20
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	605a      	str	r2, [r3, #4]
 8002828:	609a      	str	r2, [r3, #8]
 800282a:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 8002836:	2300      	movs	r3, #0
 8002838:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800283c:	e028      	b.n	8002890 <Kalman_Start+0xdc>
	{
		filter->A[i] = A_matrix[i];
 800283e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	4413      	add	r3, r2
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	68f9      	ldr	r1, [r7, #12]
 800284c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002850:	3314      	adds	r3, #20
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 8002858:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	3388      	adds	r3, #136	@ 0x88
 8002860:	443b      	add	r3, r7
 8002862:	3b64      	subs	r3, #100	@ 0x64
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68f9      	ldr	r1, [r7, #12]
 8002868:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800286c:	3398      	adds	r3, #152	@ 0x98
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800287a:	3304      	adds	r3, #4
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4413      	add	r3, r2
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 8002886:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800288a:	3301      	adds	r3, #1
 800288c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002890:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002894:	2b0f      	cmp	r3, #15
 8002896:	ddd2      	ble.n	800283e <Kalman_Start+0x8a>
	}

	for(i=0;i<4;i++)
 8002898:	2300      	movs	r3, #0
 800289a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800289e:	e040      	b.n	8002922 <Kalman_Start+0x16e>
 80028a0:	3d4ccccd 	.word	0x3d4ccccd
 80028a4:	3dcccccd 	.word	0x3dcccccd
 80028a8:	0800c3c8 	.word	0x0800c3c8
	{
		filter->X_k[i] = x_k[i];
 80028ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	3388      	adds	r3, #136	@ 0x88
 80028b4:	443b      	add	r3, r7
 80028b6:	3b74      	subs	r3, #116	@ 0x74
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68f9      	ldr	r1, [r7, #12]
 80028bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	440b      	add	r3, r1
 80028c4:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 80028c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	4413      	add	r3, r2
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68f9      	ldr	r1, [r7, #12]
 80028d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028d8:	3324      	adds	r3, #36	@ 0x24
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 80028e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	3388      	adds	r3, #136	@ 0x88
 80028e8:	443b      	add	r3, r7
 80028ea:	3b14      	subs	r3, #20
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	68f9      	ldr	r1, [r7, #12]
 80028f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028f4:	3328      	adds	r3, #40	@ 0x28
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 80028fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	3388      	adds	r3, #136	@ 0x88
 8002904:	443b      	add	r3, r7
 8002906:	3b24      	subs	r3, #36	@ 0x24
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68f9      	ldr	r1, [r7, #12]
 800290c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002910:	332c      	adds	r3, #44	@ 0x2c
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 8002918:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800291c:	3301      	adds	r3, #1
 800291e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002922:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002926:	2b03      	cmp	r3, #3
 8002928:	ddc0      	ble.n	80028ac <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2201      	movs	r2, #1
 8002934:	2104      	movs	r1, #4
 8002936:	f008 fe93 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	3310      	adds	r3, #16
 8002944:	2204      	movs	r2, #4
 8002946:	2104      	movs	r1, #4
 8002948:	f008 fe8a 	bl	800b660 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	3350      	adds	r3, #80	@ 0x50
 8002956:	2204      	movs	r2, #4
 8002958:	2104      	movs	r1, #4
 800295a:	f008 fe81 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	3390      	adds	r3, #144	@ 0x90
 8002968:	2201      	movs	r2, #1
 800296a:	2104      	movs	r1, #4
 800296c:	f008 fe78 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	33a0      	adds	r3, #160	@ 0xa0
 800297a:	2204      	movs	r2, #4
 800297c:	2101      	movs	r1, #1
 800297e:	f008 fe6f 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	33b0      	adds	r3, #176	@ 0xb0
 800298c:	2201      	movs	r2, #1
 800298e:	2104      	movs	r1, #4
 8002990:	f008 fe66 	bl	800b660 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	33c8      	adds	r3, #200	@ 0xc8
 800299e:	2204      	movs	r2, #4
 80029a0:	2104      	movs	r1, #4
 80029a2:	f008 fe5d 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80029b2:	2201      	movs	r2, #1
 80029b4:	2104      	movs	r1, #4
 80029b6:	f008 fe53 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 80029c6:	2204      	movs	r2, #4
 80029c8:	2101      	movs	r1, #1
 80029ca:	f008 fe49 	bl	800b660 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029da:	2204      	movs	r2, #4
 80029dc:	2104      	movs	r1, #4
 80029de:	f008 fe3f 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80029ee:	2204      	movs	r2, #4
 80029f0:	2104      	movs	r1, #4
 80029f2:	f008 fe35 	bl	800b660 <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8002a02:	2201      	movs	r2, #1
 8002a04:	2104      	movs	r1, #4
 8002a06:	f008 fe2b 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8002a16:	2201      	movs	r2, #1
 8002a18:	2104      	movs	r1, #4
 8002a1a:	f008 fe21 	bl	800b660 <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	f008 fe17 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8002a3e:	2201      	movs	r2, #1
 8002a40:	2101      	movs	r1, #1
 8002a42:	f008 fe0d 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8002a52:	2201      	movs	r2, #1
 8002a54:	2101      	movs	r1, #1
 8002a56:	f008 fe03 	bl	800b660 <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 8002a66:	2201      	movs	r2, #1
 8002a68:	2104      	movs	r1, #4
 8002a6a:	f008 fdf9 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	2104      	movs	r1, #4
 8002a7e:	f008 fdef 	bl	800b660 <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8002a8e:	2201      	movs	r2, #1
 8002a90:	2101      	movs	r1, #1
 8002a92:	f008 fde5 	bl	800b660 <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	f008 fddb 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	2101      	movs	r1, #1
 8002aba:	f008 fdd1 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 8002aca:	2201      	movs	r2, #1
 8002acc:	2104      	movs	r1, #4
 8002ace:	f008 fdc7 	bl	800b660 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002ade:	2201      	movs	r2, #1
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	f008 fdbd 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002af2:	2204      	movs	r2, #4
 8002af4:	2104      	movs	r1, #4
 8002af6:	f008 fdb3 	bl	800b660 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	33c4      	adds	r3, #196	@ 0xc4
 8002b04:	2201      	movs	r2, #1
 8002b06:	2101      	movs	r1, #1
 8002b08:	f008 fdaa 	bl	800b660 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002b18:	2201      	movs	r2, #1
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	f008 fda0 	bl	800b660 <arm_mat_init_f32>
}
 8002b20:	bf00      	nop
 8002b22:	3788      	adds	r7, #136	@ 0x88
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bdb0      	pop	{r4, r5, r7, pc}

08002b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b28:	b590      	push	{r4, r7, lr}
 8002b2a:	ed2d 8b02 	vpush	{d8}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b32:	f001 fb40 	bl	80041b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b36:	f000 f897 	bl	8002c68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b3a:	f7ff fd8b 	bl	8002654 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b3e:	f7ff fd4f 	bl	80025e0 <MX_DMA_Init>
  MX_ADC1_Init();
 8002b42:	f7ff fc41 	bl	80023c8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002b46:	f000 fe37 	bl	80037b8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002b4a:	f000 fe83 	bl	8003854 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002b4e:	f000 fed7 	bl	8003900 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002b52:	f000 ff2b 	bl	80039ac <MX_TIM5_Init>
  MX_TIM8_Init();
 8002b56:	f000 ff77 	bl	8003a48 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8002b5a:	f001 f9f9 	bl	8003f50 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8002b5e:	f001 f83b 	bl	8003bd8 <MX_TIM16_Init>
  MX_TIM1_Init();
 8002b62:	f000 fd95 	bl	8003690 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	plotter_begin();
 8002b66:	f000 f9bb 	bl	8002ee0 <plotter_begin>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    static uint8_t button_pressed_previous = 0;
	    uint8_t button_pressed_current = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8002b6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b6e:	4832      	ldr	r0, [pc, #200]	@ (8002c38 <main+0x110>)
 8002b70:	f003 fdf0 	bl	8006754 <HAL_GPIO_ReadPin>
 8002b74:	4603      	mov	r3, r0
 8002b76:	71fb      	strb	r3, [r7, #7]

	    if (button_pressed_current && !button_pressed_previous && !trajectoryActive) {
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d055      	beq.n	8002c2a <main+0x102>
 8002b7e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c3c <main+0x114>)
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d151      	bne.n	8002c2a <main+0x102>
 8002b86:	4b2e      	ldr	r3, [pc, #184]	@ (8002c40 <main+0x118>)
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	f083 0301 	eor.w	r3, r3, #1
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d04a      	beq.n	8002c2a <main+0x102>
	        prisEva.t = 0.0f;
 8002b94:	4b2b      	ldr	r3, [pc, #172]	@ (8002c44 <main+0x11c>)
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	60da      	str	r2, [r3, #12]
	        prisEva.isFinised = false;
 8002b9c:	4b29      	ldr	r3, [pc, #164]	@ (8002c44 <main+0x11c>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	741a      	strb	r2, [r3, #16]

	        initial_p = current_position;
 8002ba2:	4b29      	ldr	r3, [pc, #164]	@ (8002c48 <main+0x120>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a29      	ldr	r2, [pc, #164]	@ (8002c4c <main+0x124>)
 8002ba8:	6013      	str	r3, [r2, #0]

	        target_p = trajectory_sequence[trajectory_sequence_index];
 8002baa:	4b29      	ldr	r3, [pc, #164]	@ (8002c50 <main+0x128>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	4a29      	ldr	r2, [pc, #164]	@ (8002c54 <main+0x12c>)
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a28      	ldr	r2, [pc, #160]	@ (8002c58 <main+0x130>)
 8002bb8:	6013      	str	r3, [r2, #0]

	        Trapezoidal_Generator(&prisGen, initial_p, target_p,
 8002bba:	4b24      	ldr	r3, [pc, #144]	@ (8002c4c <main+0x124>)
 8002bbc:	ed93 8a00 	vldr	s16, [r3]
 8002bc0:	4b25      	ldr	r3, [pc, #148]	@ (8002c58 <main+0x130>)
 8002bc2:	edd3 8a00 	vldr	s17, [r3]
	                ZGX45RGG_400RPM_Constant.qd_max,
 8002bc6:	4b25      	ldr	r3, [pc, #148]	@ (8002c5c <main+0x134>)
 8002bc8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	        Trapezoidal_Generator(&prisGen, initial_p, target_p,
 8002bcc:	4610      	mov	r0, r2
 8002bce:	4619      	mov	r1, r3
 8002bd0:	f7fd ff10 	bl	80009f4 <__aeabi_d2f>
 8002bd4:	4604      	mov	r4, r0
	                ZGX45RGG_400RPM_Constant.qd_max * 3.0);
 8002bd6:	4b21      	ldr	r3, [pc, #132]	@ (8002c5c <main+0x134>)
 8002bd8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c60 <main+0x138>)
 8002be2:	f7fd fcd5 	bl	8000590 <__aeabi_dmul>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
	        Trapezoidal_Generator(&prisGen, initial_p, target_p,
 8002bea:	4610      	mov	r0, r2
 8002bec:	4619      	mov	r1, r3
 8002bee:	f7fd ff01 	bl	80009f4 <__aeabi_d2f>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	ee01 3a90 	vmov	s3, r3
 8002bf8:	ee01 4a10 	vmov	s2, r4
 8002bfc:	eef0 0a68 	vmov.f32	s1, s17
 8002c00:	eeb0 0a48 	vmov.f32	s0, s16
 8002c04:	4817      	ldr	r0, [pc, #92]	@ (8002c64 <main+0x13c>)
 8002c06:	f7ff f9c9 	bl	8001f9c <Trapezoidal_Generator>

	        trajectoryActive = true;
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c40 <main+0x118>)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	701a      	strb	r2, [r3, #0]

	        trajectory_sequence_index = (trajectory_sequence_index + 1) % 4;
 8002c10:	4b0f      	ldr	r3, [pc, #60]	@ (8002c50 <main+0x128>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	425a      	negs	r2, r3
 8002c18:	f003 0303 	and.w	r3, r3, #3
 8002c1c:	f002 0203 	and.w	r2, r2, #3
 8002c20:	bf58      	it	pl
 8002c22:	4253      	negpl	r3, r2
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4b0a      	ldr	r3, [pc, #40]	@ (8002c50 <main+0x128>)
 8002c28:	701a      	strb	r2, [r3, #0]
	    }
	    button_pressed_previous = button_pressed_current;
 8002c2a:	4a04      	ldr	r2, [pc, #16]	@ (8002c3c <main+0x114>)
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	7013      	strb	r3, [r2, #0]

	    HAL_Delay(50);
 8002c30:	2032      	movs	r0, #50	@ 0x32
 8002c32:	f001 fb31 	bl	8004298 <HAL_Delay>
	while (1) {
 8002c36:	e798      	b.n	8002b6a <main+0x42>
 8002c38:	48000800 	.word	0x48000800
 8002c3c:	200002f4 	.word	0x200002f4
 8002c40:	200002c8 	.word	0x200002c8
 8002c44:	200002b4 	.word	0x200002b4
 8002c48:	200002d4 	.word	0x200002d4
 8002c4c:	200002cc 	.word	0x200002cc
 8002c50:	200002dc 	.word	0x200002dc
 8002c54:	0800c408 	.word	0x0800c408
 8002c58:	200002d0 	.word	0x200002d0
 8002c5c:	20000048 	.word	0x20000048
 8002c60:	40080000 	.word	0x40080000
 8002c64:	200002a0 	.word	0x200002a0

08002c68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b094      	sub	sp, #80	@ 0x50
 8002c6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c6e:	f107 0318 	add.w	r3, r7, #24
 8002c72:	2238      	movs	r2, #56	@ 0x38
 8002c74:	2100      	movs	r1, #0
 8002c76:	4618      	mov	r0, r3
 8002c78:	f008 fdc0 	bl	800b7fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c7c:	1d3b      	adds	r3, r7, #4
 8002c7e:	2200      	movs	r2, #0
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	605a      	str	r2, [r3, #4]
 8002c84:	609a      	str	r2, [r3, #8]
 8002c86:	60da      	str	r2, [r3, #12]
 8002c88:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	f003 fdaa 	bl	80067e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c90:	2302      	movs	r3, #2
 8002c92:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c9a:	2340      	movs	r3, #64	@ 0x40
 8002c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002ca6:	2304      	movs	r3, #4
 8002ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002caa:	2355      	movs	r3, #85	@ 0x55
 8002cac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cba:	f107 0318 	add.w	r3, r7, #24
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f003 fe44 	bl	800694c <HAL_RCC_OscConfig>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002cca:	f000 f903 	bl	8002ed4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cce:	230f      	movs	r3, #15
 8002cd0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002ce2:	1d3b      	adds	r3, r7, #4
 8002ce4:	2104      	movs	r1, #4
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f004 f942 	bl	8006f70 <HAL_RCC_ClockConfig>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002cf2:	f000 f8ef 	bl	8002ed4 <Error_Handler>
  }
}
 8002cf6:	bf00      	nop
 8002cf8:	3750      	adds	r7, #80	@ 0x50
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	80fb      	strh	r3, [r7, #6]

}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]

}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	ed2d 8b02 	vpush	{d8}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a51      	ldr	r2, [pc, #324]	@ (8002e7c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	f040 8099 	bne.w	8002e70 <HAL_TIM_PeriodElapsedCallback+0x148>
		// Process trajectory
        if (trajectoryActive && !prisEva.isFinised) {
 8002d3e:	4b50      	ldr	r3, [pc, #320]	@ (8002e80 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d040      	beq.n	8002dc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8002d46:	4b4f      	ldr	r3, [pc, #316]	@ (8002e84 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002d48:	7c1b      	ldrb	r3, [r3, #16]
 8002d4a:	f083 0301 	eor.w	r3, r3, #1
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d039      	beq.n	8002dc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
            Trapezoidal_Evaluated(&prisGen, &prisEva, initial_p, target_p,
 8002d54:	4b4c      	ldr	r3, [pc, #304]	@ (8002e88 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8002d56:	ed93 8a00 	vldr	s16, [r3]
 8002d5a:	4b4c      	ldr	r3, [pc, #304]	@ (8002e8c <HAL_TIM_PeriodElapsedCallback+0x164>)
 8002d5c:	edd3 8a00 	vldr	s17, [r3]
                    ZGX45RGG_400RPM_Constant.qd_max,
 8002d60:	4b4b      	ldr	r3, [pc, #300]	@ (8002e90 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8002d62:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
            Trapezoidal_Evaluated(&prisGen, &prisEva, initial_p, target_p,
 8002d66:	4610      	mov	r0, r2
 8002d68:	4619      	mov	r1, r3
 8002d6a:	f7fd fe43 	bl	80009f4 <__aeabi_d2f>
 8002d6e:	4604      	mov	r4, r0
                    ZGX45RGG_400RPM_Constant.qd_max * 3.0);
 8002d70:	4b47      	ldr	r3, [pc, #284]	@ (8002e90 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8002d72:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	4b46      	ldr	r3, [pc, #280]	@ (8002e94 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8002d7c:	f7fd fc08 	bl	8000590 <__aeabi_dmul>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
            Trapezoidal_Evaluated(&prisGen, &prisEva, initial_p, target_p,
 8002d84:	4610      	mov	r0, r2
 8002d86:	4619      	mov	r1, r3
 8002d88:	f7fd fe34 	bl	80009f4 <__aeabi_d2f>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	ee01 3a90 	vmov	s3, r3
 8002d92:	ee01 4a10 	vmov	s2, r4
 8002d96:	eef0 0a68 	vmov.f32	s1, s17
 8002d9a:	eeb0 0a48 	vmov.f32	s0, s16
 8002d9e:	4939      	ldr	r1, [pc, #228]	@ (8002e84 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002da0:	483d      	ldr	r0, [pc, #244]	@ (8002e98 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8002da2:	f7ff f9bd 	bl	8002120 <Trapezoidal_Evaluated>
            current_position = prisEva.setposition;
 8002da6:	4b37      	ldr	r3, [pc, #220]	@ (8002e84 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a3c      	ldr	r2, [pc, #240]	@ (8002e9c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8002dac:	6013      	str	r3, [r2, #0]
            current_velocity = prisEva.setvelocity;
 8002dae:	4b35      	ldr	r3, [pc, #212]	@ (8002e84 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4a3b      	ldr	r2, [pc, #236]	@ (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002db4:	6013      	str	r3, [r2, #0]

            setpoint_pos = current_position;
 8002db6:	4b39      	ldr	r3, [pc, #228]	@ (8002e9c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a3a      	ldr	r2, [pc, #232]	@ (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002dbc:	6013      	str	r3, [r2, #0]
            setpoint_vel = current_velocity;
 8002dbe:	4b38      	ldr	r3, [pc, #224]	@ (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a39      	ldr	r2, [pc, #228]	@ (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002dc4:	6013      	str	r3, [r2, #0]
 8002dc6:	e002      	b.n	8002dce <HAL_TIM_PeriodElapsedCallback+0xa6>
        } else {
            trajectoryActive = false;
 8002dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e80 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]
        }

		QEI_get_diff_count(&prismatic_encoder);
 8002dce:	4837      	ldr	r0, [pc, #220]	@ (8002eac <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002dd0:	f7fe ff0e 	bl	8001bf0 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 8002dd4:	4835      	ldr	r0, [pc, #212]	@ (8002eac <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002dd6:	f7fe ffeb 	bl	8001db0 <QEI_compute_data>

		lp_filt = FIR_process(&LP_prismatic_velocity, prismatic_encoder.radps);
 8002dda:	4b34      	ldr	r3, [pc, #208]	@ (8002eac <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002ddc:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002de0:	eeb0 0a67 	vmov.f32	s0, s15
 8002de4:	4832      	ldr	r0, [pc, #200]	@ (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002de6:	f7fe fb81 	bl	80014ec <FIR_process>
 8002dea:	eef0 7a40 	vmov.f32	s15, s0
 8002dee:	4b31      	ldr	r3, [pc, #196]	@ (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002df0:	edc3 7a00 	vstr	s15, [r3]

		cmd_vx = PID_CONTROLLER_Compute(&prismatic_position_pid,
 8002df4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002df6:	ed93 7a00 	vldr	s14, [r3]
				setpoint_pos - prismatic_encoder.rads);
 8002dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8002eac <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002dfc:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
		cmd_vx = PID_CONTROLLER_Compute(&prismatic_position_pid,
 8002e00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e04:	eeb0 0a67 	vmov.f32	s0, s15
 8002e08:	482b      	ldr	r0, [pc, #172]	@ (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002e0a:	f7fe f87e 	bl	8000f0a <PID_CONTROLLER_Compute>
 8002e0e:	eef0 7a40 	vmov.f32	s15, s0
 8002e12:	4b2a      	ldr	r3, [pc, #168]	@ (8002ebc <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002e14:	edc3 7a00 	vstr	s15, [r3]
		cmd_ux = PWM_Satuation(
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						cmd_vx + setpoint_vel - lp_filt), 65535, -65535);
 8002e18:	4b28      	ldr	r3, [pc, #160]	@ (8002ebc <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002e1a:	ed93 7a00 	vldr	s14, [r3]
 8002e1e:	4b22      	ldr	r3, [pc, #136]	@ (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002e20:	edd3 7a00 	vldr	s15, [r3]
 8002e24:	ee37 7a27 	vadd.f32	s14, s14, s15
		cmd_ux = PWM_Satuation(
 8002e28:	4b22      	ldr	r3, [pc, #136]	@ (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002e2a:	edd3 7a00 	vldr	s15, [r3]
 8002e2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e32:	eeb0 0a67 	vmov.f32	s0, s15
 8002e36:	4822      	ldr	r0, [pc, #136]	@ (8002ec0 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002e38:	f7fe f867 	bl	8000f0a <PID_CONTROLLER_Compute>
 8002e3c:	eef0 7a40 	vmov.f32	s15, s0
 8002e40:	4920      	ldr	r1, [pc, #128]	@ (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002e42:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002e46:	eeb0 0a67 	vmov.f32	s0, s15
 8002e4a:	f7fe f805 	bl	8000e58 <PWM_Satuation>
 8002e4e:	ee07 0a90 	vmov	s15, r0
 8002e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e56:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002e58:	edc3 7a00 	vstr	s15, [r3]

		MDXX_set_range(&prismatic_motor, 2000, cmd_ux);
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002e5e:	edd3 7a00 	vldr	s15, [r3]
 8002e62:	eef0 0a67 	vmov.f32	s1, s15
 8002e66:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8002ecc <HAL_TIM_PeriodElapsedCallback+0x1a4>
 8002e6a:	4819      	ldr	r0, [pc, #100]	@ (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002e6c:	f7fe f904 	bl	8001078 <MDXX_set_range>
	}
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	ecbd 8b02 	vpop	{d8}
 8002e7a:	bd90      	pop	{r4, r7, pc}
 8002e7c:	2000152c 	.word	0x2000152c
 8002e80:	200002c8 	.word	0x200002c8
 8002e84:	200002b4 	.word	0x200002b4
 8002e88:	200002cc 	.word	0x200002cc
 8002e8c:	200002d0 	.word	0x200002d0
 8002e90:	20000048 	.word	0x20000048
 8002e94:	40080000 	.word	0x40080000
 8002e98:	200002a0 	.word	0x200002a0
 8002e9c:	200002d4 	.word	0x200002d4
 8002ea0:	200002d8 	.word	0x200002d8
 8002ea4:	200002e0 	.word	0x200002e0
 8002ea8:	200002e4 	.word	0x200002e4
 8002eac:	20000390 	.word	0x20000390
 8002eb0:	20000674 	.word	0x20000674
 8002eb4:	200002e8 	.word	0x200002e8
 8002eb8:	20000428 	.word	0x20000428
 8002ebc:	200002f0 	.word	0x200002f0
 8002ec0:	20000454 	.word	0x20000454
 8002ec4:	ffff0001 	.word	0xffff0001
 8002ec8:	200002ec 	.word	0x200002ec
 8002ecc:	44fa0000 	.word	0x44fa0000
 8002ed0:	200002f8 	.word	0x200002f8

08002ed4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ed8:	b672      	cpsid	i
}
 8002eda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <Error_Handler+0x8>

08002ee0 <plotter_begin>:
float revolute_current = 0.0f;

int b1, b2, b3, b4, prox, emer, photo_pris, photo_revo, up_lim, low_lim;
float joy_x, joy_y;

void plotter_begin() {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af02      	add	r7, sp, #8
	SIGNAL_init(&sine_sg, SIGNAL_SINE);
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	489c      	ldr	r0, [pc, #624]	@ (800315c <plotter_begin+0x27c>)
 8002eea:	f000 f9b7 	bl	800325c <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8002eee:	eddf 2a9c 	vldr	s5, [pc, #624]	@ 8003160 <plotter_begin+0x280>
 8002ef2:	ed9f 2a9c 	vldr	s4, [pc, #624]	@ 8003164 <plotter_begin+0x284>
 8002ef6:	eddf 1a9c 	vldr	s3, [pc, #624]	@ 8003168 <plotter_begin+0x288>
 8002efa:	ed9f 1a9b 	vldr	s2, [pc, #620]	@ 8003168 <plotter_begin+0x288>
 8002efe:	eddf 0a9b 	vldr	s1, [pc, #620]	@ 800316c <plotter_begin+0x28c>
 8002f02:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8003160 <plotter_begin+0x280>
 8002f06:	4895      	ldr	r0, [pc, #596]	@ (800315c <plotter_begin+0x27c>)
 8002f08:	f000 fa06 	bl	8003318 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&chirp_linear_sg, SIGNAL_CHIRP);
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	4898      	ldr	r0, [pc, #608]	@ (8003170 <plotter_begin+0x290>)
 8002f10:	f000 f9a4 	bl	800325c <SIGNAL_init>
	SIGNAL_config_chirp(&chirp_linear_sg, CHIRP_LINEAR_AMPLITUDE,
 8002f14:	eddf 2a92 	vldr	s5, [pc, #584]	@ 8003160 <plotter_begin+0x280>
 8002f18:	ed9f 2a92 	vldr	s4, [pc, #584]	@ 8003164 <plotter_begin+0x284>
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 8002f22:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002f26:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002f2a:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8003160 <plotter_begin+0x280>
 8002f2e:	4890      	ldr	r0, [pc, #576]	@ (8003170 <plotter_begin+0x290>)
 8002f30:	f000 fa1d 	bl	800336e <SIGNAL_config_chirp>
	CHIRP_LINEAR_START_FREQ,
	CHIRP_LINEAR_END_FREQ, CHIRP_LINEAR_DURATION, CHIRP_LINEAR,
	CHIRP_LINEAR_MIN_SETPOINT, CHIRP_LINEAR_MAX_SETPOINT);

	SIGNAL_init(&chirp_log_sg, SIGNAL_CHIRP);
 8002f34:	2101      	movs	r1, #1
 8002f36:	488f      	ldr	r0, [pc, #572]	@ (8003174 <plotter_begin+0x294>)
 8002f38:	f000 f990 	bl	800325c <SIGNAL_init>
	SIGNAL_config_chirp(&chirp_log_sg, CHIRP_LOG_AMPLITUDE,
 8002f3c:	eddf 2a88 	vldr	s5, [pc, #544]	@ 8003160 <plotter_begin+0x280>
 8002f40:	ed9f 2a88 	vldr	s4, [pc, #544]	@ 8003164 <plotter_begin+0x284>
 8002f44:	2101      	movs	r1, #1
 8002f46:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 8002f4a:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002f4e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002f52:	ed9f 0a83 	vldr	s0, [pc, #524]	@ 8003160 <plotter_begin+0x280>
 8002f56:	4887      	ldr	r0, [pc, #540]	@ (8003174 <plotter_begin+0x294>)
 8002f58:	f000 fa09 	bl	800336e <SIGNAL_config_chirp>
	CHIRP_LOG_START_FREQ,
	CHIRP_LOG_END_FREQ, CHIRP_LOG_DURATION, CHIRP_LOGARITHMIC,
	CHIRP_LOG_MIN_SETPOINT, CHIRP_LOG_MAX_SETPOINT);

	SIGNAL_init(&square_sg, SIGNAL_SQUARE);
 8002f5c:	2102      	movs	r1, #2
 8002f5e:	4886      	ldr	r0, [pc, #536]	@ (8003178 <plotter_begin+0x298>)
 8002f60:	f000 f97c 	bl	800325c <SIGNAL_init>
	SIGNAL_config_square(&square_sg, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 8002f64:	ed9f 3a7e 	vldr	s6, [pc, #504]	@ 8003160 <plotter_begin+0x280>
 8002f68:	eddf 2a7e 	vldr	s5, [pc, #504]	@ 8003164 <plotter_begin+0x284>
 8002f6c:	ed9f 2a7e 	vldr	s4, [pc, #504]	@ 8003168 <plotter_begin+0x288>
 8002f70:	eddf 1a7d 	vldr	s3, [pc, #500]	@ 8003168 <plotter_begin+0x288>
 8002f74:	ed9f 1a81 	vldr	s2, [pc, #516]	@ 800317c <plotter_begin+0x29c>
 8002f78:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002f7c:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 8003160 <plotter_begin+0x280>
 8002f80:	487d      	ldr	r0, [pc, #500]	@ (8003178 <plotter_begin+0x298>)
 8002f82:	f000 fa28 	bl	80033d6 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&ramp_sg, SIGNAL_RAMP);
 8002f86:	2103      	movs	r1, #3
 8002f88:	487d      	ldr	r0, [pc, #500]	@ (8003180 <plotter_begin+0x2a0>)
 8002f8a:	f000 f967 	bl	800325c <SIGNAL_init>
	SIGNAL_config_ramp(&ramp_sg, RAMP_AMPLITUDE, RAMP_FREQUENCY,
 8002f8e:	eddf 3a74 	vldr	s7, [pc, #464]	@ 8003160 <plotter_begin+0x280>
 8002f92:	ed9f 3a74 	vldr	s6, [pc, #464]	@ 8003164 <plotter_begin+0x284>
 8002f96:	eddf 2a74 	vldr	s5, [pc, #464]	@ 8003168 <plotter_begin+0x288>
 8002f9a:	ed9f 2a73 	vldr	s4, [pc, #460]	@ 8003168 <plotter_begin+0x288>
 8002f9e:	eddf 1a70 	vldr	s3, [pc, #448]	@ 8003160 <plotter_begin+0x280>
 8002fa2:	ed9f 1a70 	vldr	s2, [pc, #448]	@ 8003164 <plotter_begin+0x284>
 8002fa6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002faa:	ed9f 0a6d 	vldr	s0, [pc, #436]	@ 8003160 <plotter_begin+0x280>
 8002fae:	4874      	ldr	r0, [pc, #464]	@ (8003180 <plotter_begin+0x2a0>)
 8002fb0:	f000 fa41 	bl	8003436 <SIGNAL_config_ramp>
	RAMP_START, RAMP_END, RAMP_PHASE, RAMP_OFFSET,
	RAMP_MIN_SETPOINT, RAMP_MAX_SETPOINT);

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR_RATIO1);
 8002fb4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002fb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fc0:	4970      	ldr	r1, [pc, #448]	@ (8003184 <plotter_begin+0x2a4>)
 8002fc2:	4871      	ldr	r0, [pc, #452]	@ (8003188 <plotter_begin+0x2a8>)
 8002fc4:	f7fe fdc2 	bl	8001b4c <QEI_init>
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR_RATIO2);
 8002fc8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002fcc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fd4:	496d      	ldr	r1, [pc, #436]	@ (800318c <plotter_begin+0x2ac>)
 8002fd6:	486e      	ldr	r0, [pc, #440]	@ (8003190 <plotter_begin+0x2b0>)
 8002fd8:	f7fe fdb8 	bl	8001b4c <QEI_init>

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8002fdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	496a      	ldr	r1, [pc, #424]	@ (8003194 <plotter_begin+0x2b4>)
 8002fea:	486b      	ldr	r0, [pc, #428]	@ (8003198 <plotter_begin+0x2b8>)
 8002fec:	f7fe f81f 	bl	800102e <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 8002ff0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	4b69      	ldr	r3, [pc, #420]	@ (800319c <plotter_begin+0x2bc>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	4966      	ldr	r1, [pc, #408]	@ (8003194 <plotter_begin+0x2b4>)
 8002ffc:	4868      	ldr	r0, [pc, #416]	@ (80031a0 <plotter_begin+0x2c0>)
 8002ffe:	f7fe f816 	bl	800102e <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 8003002:	220c      	movs	r2, #12
 8003004:	4967      	ldr	r1, [pc, #412]	@ (80031a4 <plotter_begin+0x2c4>)
 8003006:	4868      	ldr	r0, [pc, #416]	@ (80031a8 <plotter_begin+0x2c8>)
 8003008:	f7fe fb72 	bl	80016f0 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 800300c:	eddf 0a56 	vldr	s1, [pc, #344]	@ 8003168 <plotter_begin+0x288>
 8003010:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 80031ac <plotter_begin+0x2cc>
 8003014:	4860      	ldr	r0, [pc, #384]	@ (8003198 <plotter_begin+0x2b8>)
 8003016:	f7fe f82f 	bl	8001078 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 800301a:	eddf 0a53 	vldr	s1, [pc, #332]	@ 8003168 <plotter_begin+0x288>
 800301e:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 80031ac <plotter_begin+0x2cc>
 8003022:	485f      	ldr	r0, [pc, #380]	@ (80031a0 <plotter_begin+0x2c0>)
 8003024:	f7fe f828 	bl	8001078 <MDXX_set_range>
	pen_up();
 8003028:	f000 f908 	bl	800323c <pen_up>

	PID_CONTROLLER_Init(&prismatic_position_pid, 2, 1e-7, 1, ZGX45RGG_400RPM_Constant.U_max);
 800302c:	4b60      	ldr	r3, [pc, #384]	@ (80031b0 <plotter_begin+0x2d0>)
 800302e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8003032:	4610      	mov	r0, r2
 8003034:	4619      	mov	r1, r3
 8003036:	f7fd fcdd 	bl	80009f4 <__aeabi_d2f>
 800303a:	4603      	mov	r3, r0
 800303c:	ee01 3a90 	vmov	s3, r3
 8003040:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8003044:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 80031b4 <plotter_begin+0x2d4>
 8003048:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800304c:	485a      	ldr	r0, [pc, #360]	@ (80031b8 <plotter_begin+0x2d8>)
 800304e:	f7fd ff32 	bl	8000eb6 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 500, 25, 0, ZGX45RGG_400RPM_Constant.U_max);
 8003052:	4b57      	ldr	r3, [pc, #348]	@ (80031b0 <plotter_begin+0x2d0>)
 8003054:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8003058:	4610      	mov	r0, r2
 800305a:	4619      	mov	r1, r3
 800305c:	f7fd fcca 	bl	80009f4 <__aeabi_d2f>
 8003060:	4603      	mov	r3, r0
 8003062:	ee01 3a90 	vmov	s3, r3
 8003066:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 8003168 <plotter_begin+0x288>
 800306a:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 800306e:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 80031bc <plotter_begin+0x2dc>
 8003072:	4853      	ldr	r0, [pc, #332]	@ (80031c0 <plotter_begin+0x2e0>)
 8003074:	f7fd ff1f 	bl	8000eb6 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 0, 0, 0, 65535);
 8003078:	eddf 1a52 	vldr	s3, [pc, #328]	@ 80031c4 <plotter_begin+0x2e4>
 800307c:	ed9f 1a3a 	vldr	s2, [pc, #232]	@ 8003168 <plotter_begin+0x288>
 8003080:	eddf 0a39 	vldr	s1, [pc, #228]	@ 8003168 <plotter_begin+0x288>
 8003084:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 8003168 <plotter_begin+0x288>
 8003088:	484f      	ldr	r0, [pc, #316]	@ (80031c8 <plotter_begin+0x2e8>)
 800308a:	f7fd ff14 	bl	8000eb6 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 0, 0, 0, 65535);
 800308e:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 80031c4 <plotter_begin+0x2e4>
 8003092:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 8003168 <plotter_begin+0x288>
 8003096:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8003168 <plotter_begin+0x288>
 800309a:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8003168 <plotter_begin+0x288>
 800309e:	484b      	ldr	r0, [pc, #300]	@ (80031cc <plotter_begin+0x2ec>)
 80030a0:	f7fd ff09 	bl	8000eb6 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 80030a4:	494a      	ldr	r1, [pc, #296]	@ (80031d0 <plotter_begin+0x2f0>)
 80030a6:	484b      	ldr	r0, [pc, #300]	@ (80031d4 <plotter_begin+0x2f4>)
 80030a8:	f7fe f8c0 	bl	800122c <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 80030ac:	4940      	ldr	r1, [pc, #256]	@ (80031b0 <plotter_begin+0x2d0>)
 80030ae:	484a      	ldr	r0, [pc, #296]	@ (80031d8 <plotter_begin+0x2f8>)
 80030b0:	f7fe f8dc 	bl	800126c <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 80030b4:	4a49      	ldr	r2, [pc, #292]	@ (80031dc <plotter_begin+0x2fc>)
 80030b6:	4946      	ldr	r1, [pc, #280]	@ (80031d0 <plotter_begin+0x2f0>)
 80030b8:	4849      	ldr	r0, [pc, #292]	@ (80031e0 <plotter_begin+0x300>)
 80030ba:	f7fe f8c5 	bl	8001248 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 80030be:	4a47      	ldr	r2, [pc, #284]	@ (80031dc <plotter_begin+0x2fc>)
 80030c0:	493b      	ldr	r1, [pc, #236]	@ (80031b0 <plotter_begin+0x2d0>)
 80030c2:	4848      	ldr	r0, [pc, #288]	@ (80031e4 <plotter_begin+0x304>)
 80030c4:	f7fe f8e0 	bl	8001288 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&adc_dma, &hadc1, adc_dma_buffer, ADC_BUFFER_SIZE, ADC_CHANNELS, 3.3f, 4095.0f);
 80030c8:	2304      	movs	r3, #4
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80031e8 <plotter_begin+0x308>
 80030d0:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 80031ec <plotter_begin+0x30c>
 80030d4:	2328      	movs	r3, #40	@ 0x28
 80030d6:	4a46      	ldr	r2, [pc, #280]	@ (80031f0 <plotter_begin+0x310>)
 80030d8:	4946      	ldr	r1, [pc, #280]	@ (80031f4 <plotter_begin+0x314>)
 80030da:	4847      	ldr	r0, [pc, #284]	@ (80031f8 <plotter_begin+0x318>)
 80030dc:	f7fd fe70 	bl	8000dc0 <ADC_DMA_Init>
	ADC_DMA_Start(&adc_dma);
 80030e0:	4845      	ldr	r0, [pc, #276]	@ (80031f8 <plotter_begin+0x318>)
 80030e2:	f7fd fea2 	bl	8000e2a <ADC_DMA_Start>

	FIR_init(&LP_prismatic_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80030e6:	eddf 0a45 	vldr	s1, [pc, #276]	@ 80031fc <plotter_begin+0x31c>
 80030ea:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80030ee:	211f      	movs	r1, #31
 80030f0:	4843      	ldr	r0, [pc, #268]	@ (8003200 <plotter_begin+0x320>)
 80030f2:	f7fe f8db 	bl	80012ac <FIR_init>
	FIR_init(&LP_prismatic_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80030f6:	eddf 0a41 	vldr	s1, [pc, #260]	@ 80031fc <plotter_begin+0x31c>
 80030fa:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80030fe:	211f      	movs	r1, #31
 8003100:	4840      	ldr	r0, [pc, #256]	@ (8003204 <plotter_begin+0x324>)
 8003102:	f7fe f8d3 	bl	80012ac <FIR_init>
	FIR_init(&LP_revolute_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8003106:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 80031fc <plotter_begin+0x31c>
 800310a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800310e:	211f      	movs	r1, #31
 8003110:	483d      	ldr	r0, [pc, #244]	@ (8003208 <plotter_begin+0x328>)
 8003112:	f7fe f8cb 	bl	80012ac <FIR_init>
	FIR_init(&LP_revolute_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8003116:	eddf 0a39 	vldr	s1, [pc, #228]	@ 80031fc <plotter_begin+0x31c>
 800311a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800311e:	211f      	movs	r1, #31
 8003120:	483a      	ldr	r0, [pc, #232]	@ (800320c <plotter_begin+0x32c>)
 8003122:	f7fe f8c3 	bl	80012ac <FIR_init>

	Kalman_Start(&flit_revolute_velocity, revolute_A, revolute_B);
 8003126:	4a3a      	ldr	r2, [pc, #232]	@ (8003210 <plotter_begin+0x330>)
 8003128:	493a      	ldr	r1, [pc, #232]	@ (8003214 <plotter_begin+0x334>)
 800312a:	483b      	ldr	r0, [pc, #236]	@ (8003218 <plotter_begin+0x338>)
 800312c:	f7ff fb42 	bl	80027b4 <Kalman_Start>
	Kalman_Start(&flit_prismatic_velocity, prismatic_A, prismatic_B);
 8003130:	4a3a      	ldr	r2, [pc, #232]	@ (800321c <plotter_begin+0x33c>)
 8003132:	493b      	ldr	r1, [pc, #236]	@ (8003220 <plotter_begin+0x340>)
 8003134:	483b      	ldr	r0, [pc, #236]	@ (8003224 <plotter_begin+0x344>)
 8003136:	f7ff fb3d 	bl	80027b4 <Kalman_Start>

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 800313a:	23c8      	movs	r3, #200	@ 0xc8
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	2315      	movs	r3, #21
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	4b39      	ldr	r3, [pc, #228]	@ (8003228 <plotter_begin+0x348>)
 8003144:	4a39      	ldr	r2, [pc, #228]	@ (800322c <plotter_begin+0x34c>)
 8003146:	493a      	ldr	r1, [pc, #232]	@ (8003230 <plotter_begin+0x350>)
 8003148:	483a      	ldr	r0, [pc, #232]	@ (8003234 <plotter_begin+0x354>)
 800314a:	f7fe fa69 	bl	8001620 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 800314e:	483a      	ldr	r0, [pc, #232]	@ (8003238 <plotter_begin+0x358>)
 8003150:	f004 fc4c 	bl	80079ec <HAL_TIM_Base_Start_IT>
}
 8003154:	bf00      	nop
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000520 	.word	0x20000520
 8003160:	3e6eeeef 	.word	0x3e6eeeef
 8003164:	be6eeeef 	.word	0xbe6eeeef
 8003168:	00000000 	.word	0x00000000
 800316c:	3d4ccccd 	.word	0x3d4ccccd
 8003170:	20000564 	.word	0x20000564
 8003174:	200005a8 	.word	0x200005a8
 8003178:	200005ec 	.word	0x200005ec
 800317c:	3e99999a 	.word	0x3e99999a
 8003180:	20000630 	.word	0x20000630
 8003184:	200016c4 	.word	0x200016c4
 8003188:	20000390 	.word	0x20000390
 800318c:	200015f8 	.word	0x200015f8
 8003190:	200003dc 	.word	0x200003dc
 8003194:	2000185c 	.word	0x2000185c
 8003198:	200002f8 	.word	0x200002f8
 800319c:	48000800 	.word	0x48000800
 80031a0:	20000344 	.word	0x20000344
 80031a4:	20001460 	.word	0x20001460
 80031a8:	200004f0 	.word	0x200004f0
 80031ac:	44fa0000 	.word	0x44fa0000
 80031b0:	20000048 	.word	0x20000048
 80031b4:	33d6bf95 	.word	0x33d6bf95
 80031b8:	20000428 	.word	0x20000428
 80031bc:	43fa0000 	.word	0x43fa0000
 80031c0:	20000454 	.word	0x20000454
 80031c4:	477fff00 	.word	0x477fff00
 80031c8:	20000480 	.word	0x20000480
 80031cc:	200004ac 	.word	0x200004ac
 80031d0:	20000000 	.word	0x20000000
 80031d4:	200004e4 	.word	0x200004e4
 80031d8:	200004d8 	.word	0x200004d8
 80031dc:	20000090 	.word	0x20000090
 80031e0:	200004e8 	.word	0x200004e8
 80031e4:	200004dc 	.word	0x200004dc
 80031e8:	457ff000 	.word	0x457ff000
 80031ec:	40533333 	.word	0x40533333
 80031f0:	20000da4 	.word	0x20000da4
 80031f4:	200001d4 	.word	0x200001d4
 80031f8:	20000508 	.word	0x20000508
 80031fc:	447a0000 	.word	0x447a0000
 8003200:	20000680 	.word	0x20000680
 8003204:	20000674 	.word	0x20000674
 8003208:	20000698 	.word	0x20000698
 800320c:	2000068c 	.word	0x2000068c
 8003210:	20000148 	.word	0x20000148
 8003214:	20000108 	.word	0x20000108
 8003218:	20000a24 	.word	0x20000a24
 800321c:	200000f8 	.word	0x200000f8
 8003220:	200000b8 	.word	0x200000b8
 8003224:	200006a4 	.word	0x200006a4
 8003228:	200012cc 	.word	0x200012cc
 800322c:	20001928 	.word	0x20001928
 8003230:	200019f4 	.word	0x200019f4
 8003234:	20000df4 	.word	0x20000df4
 8003238:	2000152c 	.word	0x2000152c

0800323c <pen_up>:

	joy_x = joystick_x;
	joy_y = joystick_y;
}

void pen_up() {
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8003240:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8003244:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8003254 <pen_up+0x18>
 8003248:	4803      	ldr	r0, [pc, #12]	@ (8003258 <pen_up+0x1c>)
 800324a:	f7fe fa73 	bl	8001734 <PWM_write_duty>
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	42480000 	.word	0x42480000
 8003258:	200004f0 	.word	0x200004f0

0800325c <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	78fa      	ldrb	r2, [r7, #3]
 800326c:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003274:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800327c:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f04f 0200 	mov.w	r2, #0
 8003284:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f04f 0200 	mov.w	r2, #0
 800328c:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003310 <SIGNAL_init+0xb4>)
 80032a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80032aa:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d828      	bhi.n	8003304 <SIGNAL_init+0xa8>
 80032b2:	a201      	add	r2, pc, #4	@ (adr r2, 80032b8 <SIGNAL_init+0x5c>)
 80032b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b8:	08003303 	.word	0x08003303
 80032bc:	080032c9 	.word	0x080032c9
 80032c0:	080032e7 	.word	0x080032e7
 80032c4:	080032f1 	.word	0x080032f1
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80032d4:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a0e      	ldr	r2, [pc, #56]	@ (8003314 <SIGNAL_init+0xb8>)
 80032da:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80032e2:	621a      	str	r2, [r3, #32]
            break;
 80032e4:	e00e      	b.n	8003304 <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80032ec:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 80032ee:	e009      	b.n	8003304 <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f04f 0200 	mov.w	r2, #0
 80032f6:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80032fe:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8003300:	e000      	b.n	8003304 <SIGNAL_init+0xa8>
            break;
 8003302:	bf00      	nop
    }
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	bf800000 	.word	0xbf800000
 8003314:	41200000 	.word	0x41200000

08003318 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8003318:	b480      	push	{r7}
 800331a:	b089      	sub	sp, #36	@ 0x24
 800331c:	af00      	add	r7, sp, #0
 800331e:	61f8      	str	r0, [r7, #28]
 8003320:	ed87 0a06 	vstr	s0, [r7, #24]
 8003324:	edc7 0a05 	vstr	s1, [r7, #20]
 8003328:	ed87 1a04 	vstr	s2, [r7, #16]
 800332c:	edc7 1a03 	vstr	s3, [r7, #12]
 8003330:	ed87 2a02 	vstr	s4, [r7, #8]
 8003334:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	2200      	movs	r2, #0
 800333c:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003362:	bf00      	nop
 8003364:	3724      	adds	r7, #36	@ 0x24
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <SIGNAL_config_chirp>:
                         float32_t f_start,
                         float32_t f_end,
                         float32_t duration,
                         ChirpType chirp_type,
                         float32_t min_setpoint,
                         float32_t max_setpoint) {
 800336e:	b480      	push	{r7}
 8003370:	b089      	sub	sp, #36	@ 0x24
 8003372:	af00      	add	r7, sp, #0
 8003374:	61f8      	str	r0, [r7, #28]
 8003376:	ed87 0a06 	vstr	s0, [r7, #24]
 800337a:	edc7 0a05 	vstr	s1, [r7, #20]
 800337e:	ed87 1a04 	vstr	s2, [r7, #16]
 8003382:	edc7 1a03 	vstr	s3, [r7, #12]
 8003386:	460b      	mov	r3, r1
 8003388:	ed87 2a01 	vstr	s4, [r7, #4]
 800338c:	edc7 2a00 	vstr	s5, [r7]
 8003390:	72fb      	strb	r3, [r7, #11]
    sg->type = SIGNAL_CHIRP;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	2201      	movs	r2, #1
 8003396:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	605a      	str	r2, [r3, #4]
    sg->f_start = f_start;
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	619a      	str	r2, [r3, #24]
    sg->f_end = f_end;
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	61da      	str	r2, [r3, #28]
    sg->duration = duration;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	621a      	str	r2, [r3, #32]
    sg->chirp_type = chirp_type;
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	7afa      	ldrb	r2, [r7, #11]
 80033b4:	751a      	strb	r2, [r3, #20]
    sg->t = 0.0f;
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	625a      	str	r2, [r3, #36]	@ 0x24
    sg->min_setpoint = min_setpoint;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	683a      	ldr	r2, [r7, #0]
 80033c8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80033ca:	bf00      	nop
 80033cc:	3724      	adds	r7, #36	@ 0x24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 80033d6:	b480      	push	{r7}
 80033d8:	b089      	sub	sp, #36	@ 0x24
 80033da:	af00      	add	r7, sp, #0
 80033dc:	61f8      	str	r0, [r7, #28]
 80033de:	ed87 0a06 	vstr	s0, [r7, #24]
 80033e2:	edc7 0a05 	vstr	s1, [r7, #20]
 80033e6:	ed87 1a04 	vstr	s2, [r7, #16]
 80033ea:	edc7 1a03 	vstr	s3, [r7, #12]
 80033ee:	ed87 2a02 	vstr	s4, [r7, #8]
 80033f2:	edc7 2a01 	vstr	s5, [r7, #4]
 80033f6:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2202      	movs	r2, #2
 80033fe:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	697a      	ldr	r2, [r7, #20]
 800340a:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800342a:	bf00      	nop
 800342c:	3724      	adds	r7, #36	@ 0x24
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <SIGNAL_config_ramp>:
                        float32_t ramp_start,
                        float32_t ramp_end,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8003436:	b480      	push	{r7}
 8003438:	b08b      	sub	sp, #44	@ 0x2c
 800343a:	af00      	add	r7, sp, #0
 800343c:	6278      	str	r0, [r7, #36]	@ 0x24
 800343e:	ed87 0a08 	vstr	s0, [r7, #32]
 8003442:	edc7 0a07 	vstr	s1, [r7, #28]
 8003446:	ed87 1a06 	vstr	s2, [r7, #24]
 800344a:	edc7 1a05 	vstr	s3, [r7, #20]
 800344e:	ed87 2a04 	vstr	s4, [r7, #16]
 8003452:	edc7 2a03 	vstr	s5, [r7, #12]
 8003456:	ed87 3a02 	vstr	s6, [r7, #8]
 800345a:	edc7 3a01 	vstr	s7, [r7, #4]
    sg->type = SIGNAL_RAMP;
 800345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003460:	2203      	movs	r2, #3
 8003462:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8003464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003466:	6a3a      	ldr	r2, [r7, #32]
 8003468:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	609a      	str	r2, [r3, #8]
    sg->ramp_start = ramp_start;
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	62da      	str	r2, [r3, #44]	@ 0x2c
    sg->ramp_end = ramp_end;
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	631a      	str	r2, [r3, #48]	@ 0x30
    sg->phase = phase;
 800347c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003494:	bf00      	nop
 8003496:	372c      	adds	r7, #44	@ 0x2c
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a6:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <HAL_MspInit+0x44>)
 80034a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034aa:	4a0e      	ldr	r2, [pc, #56]	@ (80034e4 <HAL_MspInit+0x44>)
 80034ac:	f043 0301 	orr.w	r3, r3, #1
 80034b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80034b2:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <HAL_MspInit+0x44>)
 80034b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	607b      	str	r3, [r7, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <HAL_MspInit+0x44>)
 80034c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c2:	4a08      	ldr	r2, [pc, #32]	@ (80034e4 <HAL_MspInit+0x44>)
 80034c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ca:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_MspInit+0x44>)
 80034cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80034d6:	f003 fa29 	bl	800692c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034da:	bf00      	nop
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40021000 	.word	0x40021000

080034e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034ec:	bf00      	nop
 80034ee:	e7fd      	b.n	80034ec <NMI_Handler+0x4>

080034f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034f4:	bf00      	nop
 80034f6:	e7fd      	b.n	80034f4 <HardFault_Handler+0x4>

080034f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034fc:	bf00      	nop
 80034fe:	e7fd      	b.n	80034fc <MemManage_Handler+0x4>

08003500 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003504:	bf00      	nop
 8003506:	e7fd      	b.n	8003504 <BusFault_Handler+0x4>

08003508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800350c:	bf00      	nop
 800350e:	e7fd      	b.n	800350c <UsageFault_Handler+0x4>

08003510 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003514:	bf00      	nop
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800351e:	b480      	push	{r7}
 8003520:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003530:	bf00      	nop
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800353e:	f000 fe8d 	bl	800425c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800354c:	4802      	ldr	r0, [pc, #8]	@ (8003558 <DMA1_Channel1_IRQHandler+0x10>)
 800354e:	f002 fe30 	bl	80061b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000240 	.word	0x20000240

0800355c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003560:	4802      	ldr	r0, [pc, #8]	@ (800356c <DMA1_Channel2_IRQHandler+0x10>)
 8003562:	f002 fe26 	bl	80061b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20001ac0 	.word	0x20001ac0

08003570 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003574:	4802      	ldr	r0, [pc, #8]	@ (8003580 <DMA1_Channel3_IRQHandler+0x10>)
 8003576:	f002 fe1c 	bl	80061b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20001b20 	.word	0x20001b20

08003584 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003588:	4803      	ldr	r0, [pc, #12]	@ (8003598 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800358a:	f004 fe55 	bl	8008238 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800358e:	4803      	ldr	r0, [pc, #12]	@ (800359c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8003590:	f004 fe52 	bl	8008238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003594:	bf00      	nop
 8003596:	bd80      	pop	{r7, pc}
 8003598:	20001460 	.word	0x20001460
 800359c:	20001928 	.word	0x20001928

080035a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80035a4:	4802      	ldr	r0, [pc, #8]	@ (80035b0 <TIM2_IRQHandler+0x10>)
 80035a6:	f004 fe47 	bl	8008238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80035aa:	bf00      	nop
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	2000152c 	.word	0x2000152c

080035b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035b8:	4802      	ldr	r0, [pc, #8]	@ (80035c4 <TIM3_IRQHandler+0x10>)
 80035ba:	f004 fe3d 	bl	8008238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035be:	bf00      	nop
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	200015f8 	.word	0x200015f8

080035c8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80035cc:	4802      	ldr	r0, [pc, #8]	@ (80035d8 <TIM4_IRQHandler+0x10>)
 80035ce:	f004 fe33 	bl	8008238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	200016c4 	.word	0x200016c4

080035dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035e0:	4802      	ldr	r0, [pc, #8]	@ (80035ec <USART2_IRQHandler+0x10>)
 80035e2:	f006 fb7d 	bl	8009ce0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	200019f4 	.word	0x200019f4

080035f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80035f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80035f8:	f003 f8dc 	bl	80067b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80035fc:	bf00      	nop
 80035fe:	bd80      	pop	{r7, pc}

08003600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003608:	4a14      	ldr	r2, [pc, #80]	@ (800365c <_sbrk+0x5c>)
 800360a:	4b15      	ldr	r3, [pc, #84]	@ (8003660 <_sbrk+0x60>)
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003614:	4b13      	ldr	r3, [pc, #76]	@ (8003664 <_sbrk+0x64>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d102      	bne.n	8003622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800361c:	4b11      	ldr	r3, [pc, #68]	@ (8003664 <_sbrk+0x64>)
 800361e:	4a12      	ldr	r2, [pc, #72]	@ (8003668 <_sbrk+0x68>)
 8003620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003622:	4b10      	ldr	r3, [pc, #64]	@ (8003664 <_sbrk+0x64>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4413      	add	r3, r2
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	429a      	cmp	r2, r3
 800362e:	d207      	bcs.n	8003640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003630:	f008 f8fc 	bl	800b82c <__errno>
 8003634:	4603      	mov	r3, r0
 8003636:	220c      	movs	r2, #12
 8003638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800363a:	f04f 33ff 	mov.w	r3, #4294967295
 800363e:	e009      	b.n	8003654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003640:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <_sbrk+0x64>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003646:	4b07      	ldr	r3, [pc, #28]	@ (8003664 <_sbrk+0x64>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4413      	add	r3, r2
 800364e:	4a05      	ldr	r2, [pc, #20]	@ (8003664 <_sbrk+0x64>)
 8003650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003652:	68fb      	ldr	r3, [r7, #12]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3718      	adds	r7, #24
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20020000 	.word	0x20020000
 8003660:	00000400 	.word	0x00000400
 8003664:	2000145c 	.word	0x2000145c
 8003668:	20001cd0 	.word	0x20001cd0

0800366c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003670:	4b06      	ldr	r3, [pc, #24]	@ (800368c <SystemInit+0x20>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003676:	4a05      	ldr	r2, [pc, #20]	@ (800368c <SystemInit+0x20>)
 8003678:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800367c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003680:	bf00      	nop
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	e000ed00 	.word	0xe000ed00

08003690 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b098      	sub	sp, #96	@ 0x60
 8003694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003696:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800369a:	2200      	movs	r2, #0
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	605a      	str	r2, [r3, #4]
 80036a0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	605a      	str	r2, [r3, #4]
 80036ac:	609a      	str	r2, [r3, #8]
 80036ae:	60da      	str	r2, [r3, #12]
 80036b0:	611a      	str	r2, [r3, #16]
 80036b2:	615a      	str	r2, [r3, #20]
 80036b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	2234      	movs	r2, #52	@ 0x34
 80036ba:	2100      	movs	r1, #0
 80036bc:	4618      	mov	r0, r3
 80036be:	f008 f89d 	bl	800b7fc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80036c2:	4b3b      	ldr	r3, [pc, #236]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036c4:	4a3b      	ldr	r2, [pc, #236]	@ (80037b4 <MX_TIM1_Init+0x124>)
 80036c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80036c8:	4b39      	ldr	r3, [pc, #228]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ce:	4b38      	ldr	r3, [pc, #224]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80036d4:	4b36      	ldr	r3, [pc, #216]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036dc:	4b34      	ldr	r3, [pc, #208]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036de:	2200      	movs	r2, #0
 80036e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80036e2:	4b33      	ldr	r3, [pc, #204]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036e8:	4b31      	ldr	r3, [pc, #196]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80036ee:	4830      	ldr	r0, [pc, #192]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80036f0:	f004 f9f4 	bl	8007adc <HAL_TIM_PWM_Init>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80036fa:	f7ff fbeb 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036fe:	2300      	movs	r3, #0
 8003700:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003702:	2300      	movs	r3, #0
 8003704:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003706:	2300      	movs	r3, #0
 8003708:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800370a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800370e:	4619      	mov	r1, r3
 8003710:	4827      	ldr	r0, [pc, #156]	@ (80037b0 <MX_TIM1_Init+0x120>)
 8003712:	f006 f805 	bl	8009720 <HAL_TIMEx_MasterConfigSynchronization>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800371c:	f7ff fbda 	bl	8002ed4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003720:	2360      	movs	r3, #96	@ 0x60
 8003722:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003724:	2300      	movs	r3, #0
 8003726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003728:	2300      	movs	r3, #0
 800372a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800372c:	2300      	movs	r3, #0
 800372e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003730:	2300      	movs	r3, #0
 8003732:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003734:	2300      	movs	r3, #0
 8003736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800373c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003740:	220c      	movs	r2, #12
 8003742:	4619      	mov	r1, r3
 8003744:	481a      	ldr	r0, [pc, #104]	@ (80037b0 <MX_TIM1_Init+0x120>)
 8003746:	f004 fef1 	bl	800852c <HAL_TIM_PWM_ConfigChannel>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003750:	f7ff fbc0 	bl	8002ed4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003754:	2300      	movs	r3, #0
 8003756:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003758:	2300      	movs	r3, #0
 800375a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003764:	2300      	movs	r3, #0
 8003766:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003768:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800376c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003772:	2300      	movs	r3, #0
 8003774:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003776:	2300      	movs	r3, #0
 8003778:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800377a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800377e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003780:	2300      	movs	r3, #0
 8003782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003784:	2300      	movs	r3, #0
 8003786:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003788:	2300      	movs	r3, #0
 800378a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800378c:	1d3b      	adds	r3, r7, #4
 800378e:	4619      	mov	r1, r3
 8003790:	4807      	ldr	r0, [pc, #28]	@ (80037b0 <MX_TIM1_Init+0x120>)
 8003792:	f006 f85b 	bl	800984c <HAL_TIMEx_ConfigBreakDeadTime>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800379c:	f7ff fb9a 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80037a0:	4803      	ldr	r0, [pc, #12]	@ (80037b0 <MX_TIM1_Init+0x120>)
 80037a2:	f000 fb5b 	bl	8003e5c <HAL_TIM_MspPostInit>

}
 80037a6:	bf00      	nop
 80037a8:	3760      	adds	r7, #96	@ 0x60
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	20001460 	.word	0x20001460
 80037b4:	40012c00 	.word	0x40012c00

080037b8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b088      	sub	sp, #32
 80037bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037be:	f107 0310 	add.w	r3, r7, #16
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	605a      	str	r2, [r3, #4]
 80037c8:	609a      	str	r2, [r3, #8]
 80037ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037cc:	1d3b      	adds	r3, r7, #4
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	605a      	str	r2, [r3, #4]
 80037d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003850 <MX_TIM2_Init+0x98>)
 80037d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80037dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80037de:	4b1c      	ldr	r3, [pc, #112]	@ (8003850 <MX_TIM2_Init+0x98>)
 80037e0:	22a9      	movs	r2, #169	@ 0xa9
 80037e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003850 <MX_TIM2_Init+0x98>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80037ea:	4b19      	ldr	r3, [pc, #100]	@ (8003850 <MX_TIM2_Init+0x98>)
 80037ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80037f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037f2:	4b17      	ldr	r3, [pc, #92]	@ (8003850 <MX_TIM2_Init+0x98>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f8:	4b15      	ldr	r3, [pc, #84]	@ (8003850 <MX_TIM2_Init+0x98>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037fe:	4814      	ldr	r0, [pc, #80]	@ (8003850 <MX_TIM2_Init+0x98>)
 8003800:	f004 f820 	bl	8007844 <HAL_TIM_Base_Init>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800380a:	f7ff fb63 	bl	8002ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800380e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003812:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003814:	f107 0310 	add.w	r3, r7, #16
 8003818:	4619      	mov	r1, r3
 800381a:	480d      	ldr	r0, [pc, #52]	@ (8003850 <MX_TIM2_Init+0x98>)
 800381c:	f004 ff9a 	bl	8008754 <HAL_TIM_ConfigClockSource>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003826:	f7ff fb55 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800382a:	2300      	movs	r3, #0
 800382c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003832:	1d3b      	adds	r3, r7, #4
 8003834:	4619      	mov	r1, r3
 8003836:	4806      	ldr	r0, [pc, #24]	@ (8003850 <MX_TIM2_Init+0x98>)
 8003838:	f005 ff72 	bl	8009720 <HAL_TIMEx_MasterConfigSynchronization>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003842:	f7ff fb47 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003846:	bf00      	nop
 8003848:	3720      	adds	r7, #32
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	2000152c 	.word	0x2000152c

08003854 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08c      	sub	sp, #48	@ 0x30
 8003858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800385a:	f107 030c 	add.w	r3, r7, #12
 800385e:	2224      	movs	r2, #36	@ 0x24
 8003860:	2100      	movs	r1, #0
 8003862:	4618      	mov	r0, r3
 8003864:	f007 ffca 	bl	800b7fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003868:	463b      	mov	r3, r7
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003872:	4b21      	ldr	r3, [pc, #132]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 8003874:	4a21      	ldr	r2, [pc, #132]	@ (80038fc <MX_TIM3_Init+0xa8>)
 8003876:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003878:	4b1f      	ldr	r3, [pc, #124]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 800387a:	2200      	movs	r2, #0
 800387c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800387e:	4b1e      	ldr	r3, [pc, #120]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 8003880:	2200      	movs	r2, #0
 8003882:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003884:	4b1c      	ldr	r3, [pc, #112]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 8003886:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800388a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800388c:	4b1a      	ldr	r3, [pc, #104]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 800388e:	2200      	movs	r2, #0
 8003890:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003892:	4b19      	ldr	r3, [pc, #100]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 8003894:	2200      	movs	r2, #0
 8003896:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003898:	2303      	movs	r3, #3
 800389a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800389c:	2300      	movs	r3, #0
 800389e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038a0:	2301      	movs	r3, #1
 80038a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80038ac:	2300      	movs	r3, #0
 80038ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80038b0:	2301      	movs	r3, #1
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80038b4:	2300      	movs	r3, #0
 80038b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80038bc:	f107 030c 	add.w	r3, r7, #12
 80038c0:	4619      	mov	r1, r3
 80038c2:	480d      	ldr	r0, [pc, #52]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 80038c4:	f004 fb76 	bl	8007fb4 <HAL_TIM_Encoder_Init>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80038ce:	f7ff fb01 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038d2:	2300      	movs	r3, #0
 80038d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038d6:	2300      	movs	r3, #0
 80038d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038da:	463b      	mov	r3, r7
 80038dc:	4619      	mov	r1, r3
 80038de:	4806      	ldr	r0, [pc, #24]	@ (80038f8 <MX_TIM3_Init+0xa4>)
 80038e0:	f005 ff1e 	bl	8009720 <HAL_TIMEx_MasterConfigSynchronization>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80038ea:	f7ff faf3 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80038ee:	bf00      	nop
 80038f0:	3730      	adds	r7, #48	@ 0x30
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200015f8 	.word	0x200015f8
 80038fc:	40000400 	.word	0x40000400

08003900 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b08c      	sub	sp, #48	@ 0x30
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003906:	f107 030c 	add.w	r3, r7, #12
 800390a:	2224      	movs	r2, #36	@ 0x24
 800390c:	2100      	movs	r1, #0
 800390e:	4618      	mov	r0, r3
 8003910:	f007 ff74 	bl	800b7fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003914:	463b      	mov	r3, r7
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	605a      	str	r2, [r3, #4]
 800391c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800391e:	4b21      	ldr	r3, [pc, #132]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 8003920:	4a21      	ldr	r2, [pc, #132]	@ (80039a8 <MX_TIM4_Init+0xa8>)
 8003922:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003924:	4b1f      	ldr	r3, [pc, #124]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 8003926:	2200      	movs	r2, #0
 8003928:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392a:	4b1e      	ldr	r3, [pc, #120]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 800392c:	2200      	movs	r2, #0
 800392e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003930:	4b1c      	ldr	r3, [pc, #112]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 8003932:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003936:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003938:	4b1a      	ldr	r3, [pc, #104]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 800393a:	2200      	movs	r2, #0
 800393c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800393e:	4b19      	ldr	r3, [pc, #100]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 8003940:	2200      	movs	r2, #0
 8003942:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003944:	2303      	movs	r3, #3
 8003946:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003948:	2300      	movs	r3, #0
 800394a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800394c:	2301      	movs	r3, #1
 800394e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003950:	2300      	movs	r3, #0
 8003952:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003954:	2300      	movs	r3, #0
 8003956:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003958:	2300      	movs	r3, #0
 800395a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800395c:	2301      	movs	r3, #1
 800395e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003960:	2300      	movs	r3, #0
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003968:	f107 030c 	add.w	r3, r7, #12
 800396c:	4619      	mov	r1, r3
 800396e:	480d      	ldr	r0, [pc, #52]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 8003970:	f004 fb20 	bl	8007fb4 <HAL_TIM_Encoder_Init>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800397a:	f7ff faab 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800397e:	2300      	movs	r3, #0
 8003980:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003982:	2300      	movs	r3, #0
 8003984:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003986:	463b      	mov	r3, r7
 8003988:	4619      	mov	r1, r3
 800398a:	4806      	ldr	r0, [pc, #24]	@ (80039a4 <MX_TIM4_Init+0xa4>)
 800398c:	f005 fec8 	bl	8009720 <HAL_TIMEx_MasterConfigSynchronization>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003996:	f7ff fa9d 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800399a:	bf00      	nop
 800399c:	3730      	adds	r7, #48	@ 0x30
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	200016c4 	.word	0x200016c4
 80039a8:	40000800 	.word	0x40000800

080039ac <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039b2:	f107 0310 	add.w	r3, r7, #16
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	605a      	str	r2, [r3, #4]
 80039bc:	609a      	str	r2, [r3, #8]
 80039be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	605a      	str	r2, [r3, #4]
 80039c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80039ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003a44 <MX_TIM5_Init+0x98>)
 80039ce:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80039d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039d2:	22a9      	movs	r2, #169	@ 0xa9
 80039d4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039d8:	2200      	movs	r2, #0
 80039da:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80039dc:	4b18      	ldr	r3, [pc, #96]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039de:	f04f 32ff 	mov.w	r2, #4294967295
 80039e2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039e4:	4b16      	ldr	r3, [pc, #88]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ea:	4b15      	ldr	r3, [pc, #84]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80039f0:	4813      	ldr	r0, [pc, #76]	@ (8003a40 <MX_TIM5_Init+0x94>)
 80039f2:	f003 ff27 	bl	8007844 <HAL_TIM_Base_Init>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80039fc:	f7ff fa6a 	bl	8002ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a04:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003a06:	f107 0310 	add.w	r3, r7, #16
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	480c      	ldr	r0, [pc, #48]	@ (8003a40 <MX_TIM5_Init+0x94>)
 8003a0e:	f004 fea1 	bl	8008754 <HAL_TIM_ConfigClockSource>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003a18:	f7ff fa5c 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a20:	2300      	movs	r3, #0
 8003a22:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003a24:	1d3b      	adds	r3, r7, #4
 8003a26:	4619      	mov	r1, r3
 8003a28:	4805      	ldr	r0, [pc, #20]	@ (8003a40 <MX_TIM5_Init+0x94>)
 8003a2a:	f005 fe79 	bl	8009720 <HAL_TIMEx_MasterConfigSynchronization>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003a34:	f7ff fa4e 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003a38:	bf00      	nop
 8003a3a:	3720      	adds	r7, #32
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	20001790 	.word	0x20001790
 8003a44:	40000c00 	.word	0x40000c00

08003a48 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b09c      	sub	sp, #112	@ 0x70
 8003a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a4e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	605a      	str	r2, [r3, #4]
 8003a58:	609a      	str	r2, [r3, #8]
 8003a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a68:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	605a      	str	r2, [r3, #4]
 8003a72:	609a      	str	r2, [r3, #8]
 8003a74:	60da      	str	r2, [r3, #12]
 8003a76:	611a      	str	r2, [r3, #16]
 8003a78:	615a      	str	r2, [r3, #20]
 8003a7a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a7c:	1d3b      	adds	r3, r7, #4
 8003a7e:	2234      	movs	r2, #52	@ 0x34
 8003a80:	2100      	movs	r1, #0
 8003a82:	4618      	mov	r0, r3
 8003a84:	f007 feba 	bl	800b7fc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003a88:	4b51      	ldr	r3, [pc, #324]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003a8a:	4a52      	ldr	r2, [pc, #328]	@ (8003bd4 <MX_TIM8_Init+0x18c>)
 8003a8c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003a8e:	4b50      	ldr	r3, [pc, #320]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a94:	4b4e      	ldr	r3, [pc, #312]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003a9a:	4b4d      	ldr	r3, [pc, #308]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003a9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003aa0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aa2:	4b4b      	ldr	r3, [pc, #300]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003aa8:	4b49      	ldr	r3, [pc, #292]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aae:	4b48      	ldr	r3, [pc, #288]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003ab4:	4846      	ldr	r0, [pc, #280]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003ab6:	f003 fec5 	bl	8007844 <HAL_TIM_Base_Init>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003ac0:	f7ff fa08 	bl	8002ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ac4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ac8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003aca:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003ace:	4619      	mov	r1, r3
 8003ad0:	483f      	ldr	r0, [pc, #252]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003ad2:	f004 fe3f 	bl	8008754 <HAL_TIM_ConfigClockSource>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003adc:	f7ff f9fa 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003ae0:	483b      	ldr	r0, [pc, #236]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003ae2:	f003 fffb 	bl	8007adc <HAL_TIM_PWM_Init>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003aec:	f7ff f9f2 	bl	8002ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003af0:	2300      	movs	r3, #0
 8003af2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003af4:	2300      	movs	r3, #0
 8003af6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003af8:	2300      	movs	r3, #0
 8003afa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003afc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b00:	4619      	mov	r1, r3
 8003b02:	4833      	ldr	r0, [pc, #204]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003b04:	f005 fe0c 	bl	8009720 <HAL_TIMEx_MasterConfigSynchronization>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8003b0e:	f7ff f9e1 	bl	8002ed4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b12:	2360      	movs	r3, #96	@ 0x60
 8003b14:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b22:	2300      	movs	r3, #0
 8003b24:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003b26:	2300      	movs	r3, #0
 8003b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b2e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b32:	2200      	movs	r2, #0
 8003b34:	4619      	mov	r1, r3
 8003b36:	4826      	ldr	r0, [pc, #152]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003b38:	f004 fcf8 	bl	800852c <HAL_TIM_PWM_ConfigChannel>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8003b42:	f7ff f9c7 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b4a:	2204      	movs	r2, #4
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4820      	ldr	r0, [pc, #128]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003b50:	f004 fcec 	bl	800852c <HAL_TIM_PWM_ConfigChannel>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d001      	beq.n	8003b5e <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 8003b5a:	f7ff f9bb 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b5e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b62:	2208      	movs	r2, #8
 8003b64:	4619      	mov	r1, r3
 8003b66:	481a      	ldr	r0, [pc, #104]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003b68:	f004 fce0 	bl	800852c <HAL_TIM_PWM_ConfigChannel>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8003b72:	f7ff f9af 	bl	8002ed4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003b8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b8e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003b94:	2300      	movs	r3, #0
 8003b96:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003b9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003baa:	2300      	movs	r3, #0
 8003bac:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003bae:	1d3b      	adds	r3, r7, #4
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4807      	ldr	r0, [pc, #28]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003bb4:	f005 fe4a 	bl	800984c <HAL_TIMEx_ConfigBreakDeadTime>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d001      	beq.n	8003bc2 <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 8003bbe:	f7ff f989 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003bc2:	4803      	ldr	r0, [pc, #12]	@ (8003bd0 <MX_TIM8_Init+0x188>)
 8003bc4:	f000 f94a 	bl	8003e5c <HAL_TIM_MspPostInit>

}
 8003bc8:	bf00      	nop
 8003bca:	3770      	adds	r7, #112	@ 0x70
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	2000185c 	.word	0x2000185c
 8003bd4:	40013400 	.word	0x40013400

08003bd8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003bdc:	4b14      	ldr	r3, [pc, #80]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003bde:	4a15      	ldr	r2, [pc, #84]	@ (8003c34 <MX_TIM16_Init+0x5c>)
 8003be0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8003be2:	4b13      	ldr	r3, [pc, #76]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003be4:	22a9      	movs	r2, #169	@ 0xa9
 8003be6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003be8:	4b11      	ldr	r3, [pc, #68]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8003bee:	4b10      	ldr	r3, [pc, #64]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003bf0:	f240 4279 	movw	r2, #1145	@ 0x479
 8003bf4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c02:	4b0b      	ldr	r3, [pc, #44]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003c08:	4809      	ldr	r0, [pc, #36]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003c0a:	f003 fe1b 	bl	8007844 <HAL_TIM_Base_Init>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003c14:	f7ff f95e 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8003c18:	2108      	movs	r1, #8
 8003c1a:	4805      	ldr	r0, [pc, #20]	@ (8003c30 <MX_TIM16_Init+0x58>)
 8003c1c:	f004 f8d4 	bl	8007dc8 <HAL_TIM_OnePulse_Init>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8003c26:	f7ff f955 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003c2a:	bf00      	nop
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20001928 	.word	0x20001928
 8003c34:	40014400 	.word	0x40014400

08003c38 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a0d      	ldr	r2, [pc, #52]	@ (8003c7c <HAL_TIM_PWM_MspInit+0x44>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d113      	bne.n	8003c72 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <HAL_TIM_PWM_MspInit+0x48>)
 8003c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c4e:	4a0c      	ldr	r2, [pc, #48]	@ (8003c80 <HAL_TIM_PWM_MspInit+0x48>)
 8003c50:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c54:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c56:	4b0a      	ldr	r3, [pc, #40]	@ (8003c80 <HAL_TIM_PWM_MspInit+0x48>)
 8003c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003c62:	2200      	movs	r2, #0
 8003c64:	2100      	movs	r1, #0
 8003c66:	2019      	movs	r0, #25
 8003c68:	f002 f88b 	bl	8005d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003c6c:	2019      	movs	r0, #25
 8003c6e:	f002 f8a2 	bl	8005db6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40012c00 	.word	0x40012c00
 8003c80:	40021000 	.word	0x40021000

08003c84 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c94:	d114      	bne.n	8003cc0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c96:	4b2b      	ldr	r3, [pc, #172]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ca2:	4b28      	ldr	r3, [pc, #160]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003cae:	2200      	movs	r2, #0
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	201c      	movs	r0, #28
 8003cb4:	f002 f865 	bl	8005d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003cb8:	201c      	movs	r0, #28
 8003cba:	f002 f87c 	bl	8005db6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8003cbe:	e03c      	b.n	8003d3a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM5)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a20      	ldr	r2, [pc, #128]	@ (8003d48 <HAL_TIM_Base_MspInit+0xc4>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d10c      	bne.n	8003ce4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003cca:	4b1e      	ldr	r3, [pc, #120]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cce:	4a1d      	ldr	r2, [pc, #116]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003cd0:	f043 0308 	orr.w	r3, r3, #8
 8003cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cda:	f003 0308 	and.w	r3, r3, #8
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	693b      	ldr	r3, [r7, #16]
}
 8003ce2:	e02a      	b.n	8003d3a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM8)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a18      	ldr	r2, [pc, #96]	@ (8003d4c <HAL_TIM_Base_MspInit+0xc8>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d10c      	bne.n	8003d08 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003cee:	4b15      	ldr	r3, [pc, #84]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cf2:	4a14      	ldr	r2, [pc, #80]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003cf4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003cf8:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cfa:	4b12      	ldr	r3, [pc, #72]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d02:	60fb      	str	r3, [r7, #12]
 8003d04:	68fb      	ldr	r3, [r7, #12]
}
 8003d06:	e018      	b.n	8003d3a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM16)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a10      	ldr	r2, [pc, #64]	@ (8003d50 <HAL_TIM_Base_MspInit+0xcc>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d113      	bne.n	8003d3a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d12:	4b0c      	ldr	r3, [pc, #48]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d16:	4a0b      	ldr	r2, [pc, #44]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d1e:	4b09      	ldr	r3, [pc, #36]	@ (8003d44 <HAL_TIM_Base_MspInit+0xc0>)
 8003d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d26:	60bb      	str	r3, [r7, #8]
 8003d28:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	2019      	movs	r0, #25
 8003d30:	f002 f827 	bl	8005d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003d34:	2019      	movs	r0, #25
 8003d36:	f002 f83e 	bl	8005db6 <HAL_NVIC_EnableIRQ>
}
 8003d3a:	bf00      	nop
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40021000 	.word	0x40021000
 8003d48:	40000c00 	.word	0x40000c00
 8003d4c:	40013400 	.word	0x40013400
 8003d50:	40014400 	.word	0x40014400

08003d54 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b08c      	sub	sp, #48	@ 0x30
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d5c:	f107 031c 	add.w	r3, r7, #28
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	605a      	str	r2, [r3, #4]
 8003d66:	609a      	str	r2, [r3, #8]
 8003d68:	60da      	str	r2, [r3, #12]
 8003d6a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a37      	ldr	r2, [pc, #220]	@ (8003e50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d131      	bne.n	8003dda <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d76:	4b37      	ldr	r3, [pc, #220]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7a:	4a36      	ldr	r2, [pc, #216]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003d7c:	f043 0302 	orr.w	r3, r3, #2
 8003d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d82:	4b34      	ldr	r3, [pc, #208]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	61bb      	str	r3, [r7, #24]
 8003d8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8e:	4b31      	ldr	r3, [pc, #196]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d92:	4a30      	ldr	r2, [pc, #192]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d9a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003da6:	23c0      	movs	r3, #192	@ 0xc0
 8003da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003daa:	2302      	movs	r3, #2
 8003dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dae:	2300      	movs	r3, #0
 8003db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db2:	2300      	movs	r3, #0
 8003db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003db6:	2302      	movs	r3, #2
 8003db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dba:	f107 031c 	add.w	r3, r7, #28
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dc4:	f002 fb44 	bl	8006450 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003dc8:	2200      	movs	r2, #0
 8003dca:	2100      	movs	r1, #0
 8003dcc:	201d      	movs	r0, #29
 8003dce:	f001 ffd8 	bl	8005d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003dd2:	201d      	movs	r0, #29
 8003dd4:	f001 ffef 	bl	8005db6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003dd8:	e036      	b.n	8003e48 <HAL_TIM_Encoder_MspInit+0xf4>
  else if(tim_encoderHandle->Instance==TIM4)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1e      	ldr	r2, [pc, #120]	@ (8003e58 <HAL_TIM_Encoder_MspInit+0x104>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d131      	bne.n	8003e48 <HAL_TIM_Encoder_MspInit+0xf4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003de4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de8:	4a1a      	ldr	r2, [pc, #104]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003dea:	f043 0304 	orr.w	r3, r3, #4
 8003dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8003df0:	4b18      	ldr	r3, [pc, #96]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dfc:	4b15      	ldr	r3, [pc, #84]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e00:	4a14      	ldr	r2, [pc, #80]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003e02:	f043 0301 	orr.w	r3, r3, #1
 8003e06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e08:	4b12      	ldr	r3, [pc, #72]	@ (8003e54 <HAL_TIM_Encoder_MspInit+0x100>)
 8003e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003e14:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e22:	2300      	movs	r3, #0
 8003e24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8003e26:	230a      	movs	r3, #10
 8003e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2a:	f107 031c 	add.w	r3, r7, #28
 8003e2e:	4619      	mov	r1, r3
 8003e30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e34:	f002 fb0c 	bl	8006450 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	201e      	movs	r0, #30
 8003e3e:	f001 ffa0 	bl	8005d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003e42:	201e      	movs	r0, #30
 8003e44:	f001 ffb7 	bl	8005db6 <HAL_NVIC_EnableIRQ>
}
 8003e48:	bf00      	nop
 8003e4a:	3730      	adds	r7, #48	@ 0x30
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40000400 	.word	0x40000400
 8003e54:	40021000 	.word	0x40021000
 8003e58:	40000800 	.word	0x40000800

08003e5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	@ 0x28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e64:	f107 0314 	add.w	r3, r7, #20
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	605a      	str	r2, [r3, #4]
 8003e6e:	609a      	str	r2, [r3, #8]
 8003e70:	60da      	str	r2, [r3, #12]
 8003e72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a30      	ldr	r2, [pc, #192]	@ (8003f3c <HAL_TIM_MspPostInit+0xe0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d11c      	bne.n	8003eb8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e7e:	4b30      	ldr	r3, [pc, #192]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e82:	4a2f      	ldr	r2, [pc, #188]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003e84:	f043 0304 	orr.w	r3, r3, #4
 8003e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	613b      	str	r3, [r7, #16]
 8003e94:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003e96:	2308      	movs	r3, #8
 8003e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003eaa:	f107 0314 	add.w	r3, r7, #20
 8003eae:	4619      	mov	r1, r3
 8003eb0:	4824      	ldr	r0, [pc, #144]	@ (8003f44 <HAL_TIM_MspPostInit+0xe8>)
 8003eb2:	f002 facd 	bl	8006450 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003eb6:	e03d      	b.n	8003f34 <HAL_TIM_MspPostInit+0xd8>
  else if(timHandle->Instance==TIM8)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a22      	ldr	r2, [pc, #136]	@ (8003f48 <HAL_TIM_MspPostInit+0xec>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d138      	bne.n	8003f34 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec6:	4a1e      	ldr	r2, [pc, #120]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003ec8:	f043 0304 	orr.w	r3, r3, #4
 8003ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ece:	4b1c      	ldr	r3, [pc, #112]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed2:	f003 0304 	and.w	r3, r3, #4
 8003ed6:	60fb      	str	r3, [r7, #12]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eda:	4b19      	ldr	r3, [pc, #100]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ede:	4a18      	ldr	r2, [pc, #96]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003ee0:	f043 0302 	orr.w	r3, r3, #2
 8003ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ee6:	4b16      	ldr	r3, [pc, #88]	@ (8003f40 <HAL_TIM_MspPostInit+0xe4>)
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	60bb      	str	r3, [r7, #8]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ef2:	23c0      	movs	r3, #192	@ 0xc0
 8003ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003efe:	2300      	movs	r3, #0
 8003f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003f02:	2304      	movs	r3, #4
 8003f04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	480d      	ldr	r0, [pc, #52]	@ (8003f44 <HAL_TIM_MspPostInit+0xe8>)
 8003f0e:	f002 fa9f 	bl	8006450 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f18:	2302      	movs	r3, #2
 8003f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f20:	2300      	movs	r3, #0
 8003f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8003f24:	230a      	movs	r3, #10
 8003f26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f28:	f107 0314 	add.w	r3, r7, #20
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4807      	ldr	r0, [pc, #28]	@ (8003f4c <HAL_TIM_MspPostInit+0xf0>)
 8003f30:	f002 fa8e 	bl	8006450 <HAL_GPIO_Init>
}
 8003f34:	bf00      	nop
 8003f36:	3728      	adds	r7, #40	@ 0x28
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40012c00 	.word	0x40012c00
 8003f40:	40021000 	.word	0x40021000
 8003f44:	48000800 	.word	0x48000800
 8003f48:	40013400 	.word	0x40013400
 8003f4c:	48000400 	.word	0x48000400

08003f50 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003f54:	4b23      	ldr	r3, [pc, #140]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f56:	4a24      	ldr	r2, [pc, #144]	@ (8003fe8 <MX_USART2_UART_Init+0x98>)
 8003f58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8003f5a:	4b22      	ldr	r3, [pc, #136]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f5c:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8003f60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003f62:	4b20      	ldr	r3, [pc, #128]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f64:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f68:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003f70:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003f78:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f7a:	220c      	movs	r2, #12
 8003f7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f7e:	4b19      	ldr	r3, [pc, #100]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f84:	4b17      	ldr	r3, [pc, #92]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f8a:	4b16      	ldr	r3, [pc, #88]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003f90:	4b14      	ldr	r3, [pc, #80]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f96:	4b13      	ldr	r3, [pc, #76]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003f9c:	4811      	ldr	r0, [pc, #68]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003f9e:	f005 fd39 	bl	8009a14 <HAL_UART_Init>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8003fa8:	f7fe ff94 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fac:	2100      	movs	r1, #0
 8003fae:	480d      	ldr	r0, [pc, #52]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003fb0:	f007 fa8c 	bl	800b4cc <HAL_UARTEx_SetTxFifoThreshold>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8003fba:	f7fe ff8b 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	4808      	ldr	r0, [pc, #32]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003fc2:	f007 fac1 	bl	800b548 <HAL_UARTEx_SetRxFifoThreshold>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8003fcc:	f7fe ff82 	bl	8002ed4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003fd0:	4804      	ldr	r0, [pc, #16]	@ (8003fe4 <MX_USART2_UART_Init+0x94>)
 8003fd2:	f007 fa42 	bl	800b45a <HAL_UARTEx_DisableFifoMode>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8003fdc:	f7fe ff7a 	bl	8002ed4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003fe0:	bf00      	nop
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	200019f4 	.word	0x200019f4
 8003fe8:	40004400 	.word	0x40004400

08003fec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b09e      	sub	sp, #120	@ 0x78
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	609a      	str	r2, [r3, #8]
 8004000:	60da      	str	r2, [r3, #12]
 8004002:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004004:	f107 0310 	add.w	r3, r7, #16
 8004008:	2254      	movs	r2, #84	@ 0x54
 800400a:	2100      	movs	r1, #0
 800400c:	4618      	mov	r0, r3
 800400e:	f007 fbf5 	bl	800b7fc <memset>
  if(uartHandle->Instance==USART2)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a4d      	ldr	r2, [pc, #308]	@ (800414c <HAL_UART_MspInit+0x160>)
 8004018:	4293      	cmp	r3, r2
 800401a:	f040 8092 	bne.w	8004142 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800401e:	2302      	movs	r3, #2
 8004020:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004022:	2300      	movs	r3, #0
 8004024:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004026:	f107 0310 	add.w	r3, r7, #16
 800402a:	4618      	mov	r0, r3
 800402c:	f003 f9bc 	bl	80073a8 <HAL_RCCEx_PeriphCLKConfig>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004036:	f7fe ff4d 	bl	8002ed4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800403a:	4b45      	ldr	r3, [pc, #276]	@ (8004150 <HAL_UART_MspInit+0x164>)
 800403c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403e:	4a44      	ldr	r2, [pc, #272]	@ (8004150 <HAL_UART_MspInit+0x164>)
 8004040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004044:	6593      	str	r3, [r2, #88]	@ 0x58
 8004046:	4b42      	ldr	r3, [pc, #264]	@ (8004150 <HAL_UART_MspInit+0x164>)
 8004048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004052:	4b3f      	ldr	r3, [pc, #252]	@ (8004150 <HAL_UART_MspInit+0x164>)
 8004054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004056:	4a3e      	ldr	r2, [pc, #248]	@ (8004150 <HAL_UART_MspInit+0x164>)
 8004058:	f043 0301 	orr.w	r3, r3, #1
 800405c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800405e:	4b3c      	ldr	r3, [pc, #240]	@ (8004150 <HAL_UART_MspInit+0x164>)
 8004060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	60bb      	str	r3, [r7, #8]
 8004068:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800406a:	230c      	movs	r3, #12
 800406c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406e:	2302      	movs	r3, #2
 8004070:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004072:	2300      	movs	r3, #0
 8004074:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004076:	2300      	movs	r3, #0
 8004078:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800407a:	2307      	movs	r3, #7
 800407c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800407e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004082:	4619      	mov	r1, r3
 8004084:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004088:	f002 f9e2 	bl	8006450 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800408c:	4b31      	ldr	r3, [pc, #196]	@ (8004154 <HAL_UART_MspInit+0x168>)
 800408e:	4a32      	ldr	r2, [pc, #200]	@ (8004158 <HAL_UART_MspInit+0x16c>)
 8004090:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004092:	4b30      	ldr	r3, [pc, #192]	@ (8004154 <HAL_UART_MspInit+0x168>)
 8004094:	221a      	movs	r2, #26
 8004096:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004098:	4b2e      	ldr	r3, [pc, #184]	@ (8004154 <HAL_UART_MspInit+0x168>)
 800409a:	2200      	movs	r2, #0
 800409c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800409e:	4b2d      	ldr	r3, [pc, #180]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80040a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040a6:	2280      	movs	r2, #128	@ 0x80
 80040a8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040b0:	4b28      	ldr	r3, [pc, #160]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80040b6:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80040bc:	4b25      	ldr	r3, [pc, #148]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040be:	2200      	movs	r2, #0
 80040c0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80040c2:	4824      	ldr	r0, [pc, #144]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040c4:	f001 fe92 	bl	8005dec <HAL_DMA_Init>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80040ce:	f7fe ff01 	bl	8002ed4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a1f      	ldr	r2, [pc, #124]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80040da:	4a1e      	ldr	r2, [pc, #120]	@ (8004154 <HAL_UART_MspInit+0x168>)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80040e0:	4b1e      	ldr	r3, [pc, #120]	@ (800415c <HAL_UART_MspInit+0x170>)
 80040e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004160 <HAL_UART_MspInit+0x174>)
 80040e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80040e6:	4b1d      	ldr	r3, [pc, #116]	@ (800415c <HAL_UART_MspInit+0x170>)
 80040e8:	221b      	movs	r2, #27
 80040ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <HAL_UART_MspInit+0x170>)
 80040ee:	2210      	movs	r2, #16
 80040f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040f2:	4b1a      	ldr	r3, [pc, #104]	@ (800415c <HAL_UART_MspInit+0x170>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040f8:	4b18      	ldr	r3, [pc, #96]	@ (800415c <HAL_UART_MspInit+0x170>)
 80040fa:	2280      	movs	r2, #128	@ 0x80
 80040fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040fe:	4b17      	ldr	r3, [pc, #92]	@ (800415c <HAL_UART_MspInit+0x170>)
 8004100:	2200      	movs	r2, #0
 8004102:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004104:	4b15      	ldr	r3, [pc, #84]	@ (800415c <HAL_UART_MspInit+0x170>)
 8004106:	2200      	movs	r2, #0
 8004108:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800410a:	4b14      	ldr	r3, [pc, #80]	@ (800415c <HAL_UART_MspInit+0x170>)
 800410c:	2200      	movs	r2, #0
 800410e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004110:	4b12      	ldr	r3, [pc, #72]	@ (800415c <HAL_UART_MspInit+0x170>)
 8004112:	2200      	movs	r2, #0
 8004114:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004116:	4811      	ldr	r0, [pc, #68]	@ (800415c <HAL_UART_MspInit+0x170>)
 8004118:	f001 fe68 	bl	8005dec <HAL_DMA_Init>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8004122:	f7fe fed7 	bl	8002ed4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a0c      	ldr	r2, [pc, #48]	@ (800415c <HAL_UART_MspInit+0x170>)
 800412a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800412c:	4a0b      	ldr	r2, [pc, #44]	@ (800415c <HAL_UART_MspInit+0x170>)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004132:	2200      	movs	r2, #0
 8004134:	2100      	movs	r1, #0
 8004136:	2026      	movs	r0, #38	@ 0x26
 8004138:	f001 fe23 	bl	8005d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800413c:	2026      	movs	r0, #38	@ 0x26
 800413e:	f001 fe3a 	bl	8005db6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004142:	bf00      	nop
 8004144:	3778      	adds	r7, #120	@ 0x78
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	40004400 	.word	0x40004400
 8004150:	40021000 	.word	0x40021000
 8004154:	20001ac0 	.word	0x20001ac0
 8004158:	4002001c 	.word	0x4002001c
 800415c:	20001b20 	.word	0x20001b20
 8004160:	40020030 	.word	0x40020030

08004164 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004164:	480d      	ldr	r0, [pc, #52]	@ (800419c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004166:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004168:	f7ff fa80 	bl	800366c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800416c:	480c      	ldr	r0, [pc, #48]	@ (80041a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800416e:	490d      	ldr	r1, [pc, #52]	@ (80041a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004170:	4a0d      	ldr	r2, [pc, #52]	@ (80041a8 <LoopForever+0xe>)
  movs r3, #0
 8004172:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004174:	e002      	b.n	800417c <LoopCopyDataInit>

08004176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800417a:	3304      	adds	r3, #4

0800417c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800417c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800417e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004180:	d3f9      	bcc.n	8004176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004182:	4a0a      	ldr	r2, [pc, #40]	@ (80041ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8004184:	4c0a      	ldr	r4, [pc, #40]	@ (80041b0 <LoopForever+0x16>)
  movs r3, #0
 8004186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004188:	e001      	b.n	800418e <LoopFillZerobss>

0800418a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800418a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800418c:	3204      	adds	r2, #4

0800418e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800418e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004190:	d3fb      	bcc.n	800418a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004192:	f007 fb51 	bl	800b838 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004196:	f7fe fcc7 	bl	8002b28 <main>

0800419a <LoopForever>:

LoopForever:
    b LoopForever
 800419a:	e7fe      	b.n	800419a <LoopForever>
  ldr   r0, =_estack
 800419c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80041a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041a4:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 80041a8:	0800c838 	.word	0x0800c838
  ldr r2, =_sbss
 80041ac:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 80041b0:	20001ccc 	.word	0x20001ccc

080041b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80041b4:	e7fe      	b.n	80041b4 <ADC1_2_IRQHandler>

080041b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b082      	sub	sp, #8
 80041ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80041bc:	2300      	movs	r3, #0
 80041be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041c0:	2003      	movs	r0, #3
 80041c2:	f001 fdd3 	bl	8005d6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041c6:	2000      	movs	r0, #0
 80041c8:	f000 f80e 	bl	80041e8 <HAL_InitTick>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	71fb      	strb	r3, [r7, #7]
 80041d6:	e001      	b.n	80041dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80041d8:	f7ff f962 	bl	80034a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80041dc:	79fb      	ldrb	r3, [r7, #7]

}
 80041de:	4618      	mov	r0, r3
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
	...

080041e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80041f4:	4b16      	ldr	r3, [pc, #88]	@ (8004250 <HAL_InitTick+0x68>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d022      	beq.n	8004242 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80041fc:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <HAL_InitTick+0x6c>)
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	4b13      	ldr	r3, [pc, #76]	@ (8004250 <HAL_InitTick+0x68>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004208:	fbb1 f3f3 	udiv	r3, r1, r3
 800420c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004210:	4618      	mov	r0, r3
 8004212:	f001 fdde 	bl	8005dd2 <HAL_SYSTICK_Config>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10f      	bne.n	800423c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b0f      	cmp	r3, #15
 8004220:	d809      	bhi.n	8004236 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004222:	2200      	movs	r2, #0
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	f04f 30ff 	mov.w	r0, #4294967295
 800422a:	f001 fdaa 	bl	8005d82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800422e:	4a0a      	ldr	r2, [pc, #40]	@ (8004258 <HAL_InitTick+0x70>)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6013      	str	r3, [r2, #0]
 8004234:	e007      	b.n	8004246 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	73fb      	strb	r3, [r7, #15]
 800423a:	e004      	b.n	8004246 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	73fb      	strb	r3, [r7, #15]
 8004240:	e001      	b.n	8004246 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004246:	7bfb      	ldrb	r3, [r7, #15]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	20000160 	.word	0x20000160
 8004254:	20000158 	.word	0x20000158
 8004258:	2000015c 	.word	0x2000015c

0800425c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <HAL_IncTick+0x1c>)
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	4b05      	ldr	r3, [pc, #20]	@ (800427c <HAL_IncTick+0x20>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4413      	add	r3, r2
 800426a:	4a03      	ldr	r2, [pc, #12]	@ (8004278 <HAL_IncTick+0x1c>)
 800426c:	6013      	str	r3, [r2, #0]
}
 800426e:	bf00      	nop
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	20001b80 	.word	0x20001b80
 800427c:	20000160 	.word	0x20000160

08004280 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  return uwTick;
 8004284:	4b03      	ldr	r3, [pc, #12]	@ (8004294 <HAL_GetTick+0x14>)
 8004286:	681b      	ldr	r3, [r3, #0]
}
 8004288:	4618      	mov	r0, r3
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	20001b80 	.word	0x20001b80

08004298 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042a0:	f7ff ffee 	bl	8004280 <HAL_GetTick>
 80042a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b0:	d004      	beq.n	80042bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80042b2:	4b09      	ldr	r3, [pc, #36]	@ (80042d8 <HAL_Delay+0x40>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4413      	add	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80042bc:	bf00      	nop
 80042be:	f7ff ffdf 	bl	8004280 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d8f7      	bhi.n	80042be <HAL_Delay+0x26>
  {
  }
}
 80042ce:	bf00      	nop
 80042d0:	bf00      	nop
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000160 	.word	0x20000160

080042dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	609a      	str	r2, [r3, #8]
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004302:	b480      	push	{r7}
 8004304:	b083      	sub	sp, #12
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	609a      	str	r2, [r3, #8]
}
 800431c:	bf00      	nop
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004338:	4618      	mov	r0, r3
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004344:	b480      	push	{r7}
 8004346:	b087      	sub	sp, #28
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
 8004350:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	3360      	adds	r3, #96	@ 0x60
 8004356:	461a      	mov	r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	4b08      	ldr	r3, [pc, #32]	@ (8004388 <LL_ADC_SetOffset+0x44>)
 8004366:	4013      	ands	r3, r2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	430a      	orrs	r2, r1
 8004372:	4313      	orrs	r3, r2
 8004374:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	03fff000 	.word	0x03fff000

0800438c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3360      	adds	r3, #96	@ 0x60
 800439a:	461a      	mov	r2, r3
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3360      	adds	r3, #96	@ 0x60
 80043c8:	461a      	mov	r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	431a      	orrs	r2, r3
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80043e2:	bf00      	nop
 80043e4:	371c      	adds	r7, #28
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr

080043ee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b087      	sub	sp, #28
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3360      	adds	r3, #96	@ 0x60
 80043fe:	461a      	mov	r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4413      	add	r3, r2
 8004406:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	431a      	orrs	r2, r3
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004418:	bf00      	nop
 800441a:	371c      	adds	r7, #28
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	3360      	adds	r3, #96	@ 0x60
 8004434:	461a      	mov	r2, r3
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	431a      	orrs	r2, r3
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800444e:	bf00      	nop
 8004450:	371c      	adds	r7, #28
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800445a:	b480      	push	{r7}
 800445c:	b083      	sub	sp, #12
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
 8004462:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	431a      	orrs	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	615a      	str	r2, [r3, #20]
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004494:	2301      	movs	r3, #1
 8004496:	e000      	b.n	800449a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr

080044a6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b087      	sub	sp, #28
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	3330      	adds	r3, #48	@ 0x30
 80044b6:	461a      	mov	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	0a1b      	lsrs	r3, r3, #8
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	f003 030c 	and.w	r3, r3, #12
 80044c2:	4413      	add	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	f003 031f 	and.w	r3, r3, #31
 80044d0:	211f      	movs	r1, #31
 80044d2:	fa01 f303 	lsl.w	r3, r1, r3
 80044d6:	43db      	mvns	r3, r3
 80044d8:	401a      	ands	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	0e9b      	lsrs	r3, r3, #26
 80044de:	f003 011f 	and.w	r1, r3, #31
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	fa01 f303 	lsl.w	r3, r1, r3
 80044ec:	431a      	orrs	r2, r3
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80044f2:	bf00      	nop
 80044f4:	371c      	adds	r7, #28
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80044fe:	b480      	push	{r7}
 8004500:	b087      	sub	sp, #28
 8004502:	af00      	add	r7, sp, #0
 8004504:	60f8      	str	r0, [r7, #12]
 8004506:	60b9      	str	r1, [r7, #8]
 8004508:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	3314      	adds	r3, #20
 800450e:	461a      	mov	r2, r3
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	0e5b      	lsrs	r3, r3, #25
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	4413      	add	r3, r2
 800451c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	0d1b      	lsrs	r3, r3, #20
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	2107      	movs	r1, #7
 800452c:	fa01 f303 	lsl.w	r3, r1, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	401a      	ands	r2, r3
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	0d1b      	lsrs	r3, r3, #20
 8004538:	f003 031f 	and.w	r3, r3, #31
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	fa01 f303 	lsl.w	r3, r1, r3
 8004542:	431a      	orrs	r2, r3
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004548:	bf00      	nop
 800454a:	371c      	adds	r7, #28
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800456c:	43db      	mvns	r3, r3
 800456e:	401a      	ands	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f003 0318 	and.w	r3, r3, #24
 8004576:	4908      	ldr	r1, [pc, #32]	@ (8004598 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004578:	40d9      	lsrs	r1, r3
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	400b      	ands	r3, r1
 800457e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004582:	431a      	orrs	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800458a:	bf00      	nop
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	0007ffff 	.word	0x0007ffff

0800459c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f003 031f 	and.w	r3, r3, #31
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80045c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6093      	str	r3, [r2, #8]
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045f0:	d101      	bne.n	80045f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004614:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004618:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004640:	d101      	bne.n	8004646 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004664:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004668:	f043 0201 	orr.w	r2, r3, #1
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800468c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004690:	f043 0202 	orr.w	r2, r3, #2
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <LL_ADC_IsEnabled+0x18>
 80046b8:	2301      	movs	r3, #1
 80046ba:	e000      	b.n	80046be <LL_ADC_IsEnabled+0x1a>
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80046ca:	b480      	push	{r7}
 80046cc:	b083      	sub	sp, #12
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d101      	bne.n	80046e2 <LL_ADC_IsDisableOngoing+0x18>
 80046de:	2301      	movs	r3, #1
 80046e0:	e000      	b.n	80046e4 <LL_ADC_IsDisableOngoing+0x1a>
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004700:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004704:	f043 0204 	orr.w	r2, r3, #4
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b04      	cmp	r3, #4
 800472a:	d101      	bne.n	8004730 <LL_ADC_REG_IsConversionOngoing+0x18>
 800472c:	2301      	movs	r3, #1
 800472e:	e000      	b.n	8004732 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b08      	cmp	r3, #8
 8004750:	d101      	bne.n	8004756 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004764:	b590      	push	{r4, r7, lr}
 8004766:	b089      	sub	sp, #36	@ 0x24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800476c:	2300      	movs	r3, #0
 800476e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004770:	2300      	movs	r3, #0
 8004772:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e1a9      	b.n	8004ad2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004788:	2b00      	cmp	r3, #0
 800478a:	d109      	bne.n	80047a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7fd fea3 	bl	80024d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7ff ff19 	bl	80045dc <LL_ADC_IsDeepPowerDownEnabled>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d004      	beq.n	80047ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7ff feff 	bl	80045b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff ff34 	bl	800462c <LL_ADC_IsInternalRegulatorEnabled>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d115      	bne.n	80047f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff ff18 	bl	8004604 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047d4:	4b9c      	ldr	r3, [pc, #624]	@ (8004a48 <HAL_ADC_Init+0x2e4>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	099b      	lsrs	r3, r3, #6
 80047da:	4a9c      	ldr	r2, [pc, #624]	@ (8004a4c <HAL_ADC_Init+0x2e8>)
 80047dc:	fba2 2303 	umull	r2, r3, r2, r3
 80047e0:	099b      	lsrs	r3, r3, #6
 80047e2:	3301      	adds	r3, #1
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80047e8:	e002      	b.n	80047f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	3b01      	subs	r3, #1
 80047ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1f9      	bne.n	80047ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7ff ff16 	bl	800462c <LL_ADC_IsInternalRegulatorEnabled>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10d      	bne.n	8004822 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480a:	f043 0210 	orr.w	r2, r3, #16
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004816:	f043 0201 	orr.w	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff ff76 	bl	8004718 <LL_ADC_REG_IsConversionOngoing>
 800482c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004832:	f003 0310 	and.w	r3, r3, #16
 8004836:	2b00      	cmp	r3, #0
 8004838:	f040 8142 	bne.w	8004ac0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	2b00      	cmp	r3, #0
 8004840:	f040 813e 	bne.w	8004ac0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004848:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800484c:	f043 0202 	orr.w	r2, r3, #2
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f7ff ff23 	bl	80046a4 <LL_ADC_IsEnabled>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d141      	bne.n	80048e8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800486c:	d004      	beq.n	8004878 <HAL_ADC_Init+0x114>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a77      	ldr	r2, [pc, #476]	@ (8004a50 <HAL_ADC_Init+0x2ec>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d10f      	bne.n	8004898 <HAL_ADC_Init+0x134>
 8004878:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800487c:	f7ff ff12 	bl	80046a4 <LL_ADC_IsEnabled>
 8004880:	4604      	mov	r4, r0
 8004882:	4873      	ldr	r0, [pc, #460]	@ (8004a50 <HAL_ADC_Init+0x2ec>)
 8004884:	f7ff ff0e 	bl	80046a4 <LL_ADC_IsEnabled>
 8004888:	4603      	mov	r3, r0
 800488a:	4323      	orrs	r3, r4
 800488c:	2b00      	cmp	r3, #0
 800488e:	bf0c      	ite	eq
 8004890:	2301      	moveq	r3, #1
 8004892:	2300      	movne	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	e012      	b.n	80048be <HAL_ADC_Init+0x15a>
 8004898:	486e      	ldr	r0, [pc, #440]	@ (8004a54 <HAL_ADC_Init+0x2f0>)
 800489a:	f7ff ff03 	bl	80046a4 <LL_ADC_IsEnabled>
 800489e:	4604      	mov	r4, r0
 80048a0:	486d      	ldr	r0, [pc, #436]	@ (8004a58 <HAL_ADC_Init+0x2f4>)
 80048a2:	f7ff feff 	bl	80046a4 <LL_ADC_IsEnabled>
 80048a6:	4603      	mov	r3, r0
 80048a8:	431c      	orrs	r4, r3
 80048aa:	486c      	ldr	r0, [pc, #432]	@ (8004a5c <HAL_ADC_Init+0x2f8>)
 80048ac:	f7ff fefa 	bl	80046a4 <LL_ADC_IsEnabled>
 80048b0:	4603      	mov	r3, r0
 80048b2:	4323      	orrs	r3, r4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf0c      	ite	eq
 80048b8:	2301      	moveq	r3, #1
 80048ba:	2300      	movne	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d012      	beq.n	80048e8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048ca:	d004      	beq.n	80048d6 <HAL_ADC_Init+0x172>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a5f      	ldr	r2, [pc, #380]	@ (8004a50 <HAL_ADC_Init+0x2ec>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d101      	bne.n	80048da <HAL_ADC_Init+0x176>
 80048d6:	4a62      	ldr	r2, [pc, #392]	@ (8004a60 <HAL_ADC_Init+0x2fc>)
 80048d8:	e000      	b.n	80048dc <HAL_ADC_Init+0x178>
 80048da:	4a62      	ldr	r2, [pc, #392]	@ (8004a64 <HAL_ADC_Init+0x300>)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	4619      	mov	r1, r3
 80048e2:	4610      	mov	r0, r2
 80048e4:	f7ff fcfa 	bl	80042dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	7f5b      	ldrb	r3, [r3, #29]
 80048ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80048f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80048f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80048fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004906:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004908:	4313      	orrs	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004912:	2b01      	cmp	r3, #1
 8004914:	d106      	bne.n	8004924 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491a:	3b01      	subs	r3, #1
 800491c:	045b      	lsls	r3, r3, #17
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	4313      	orrs	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004928:	2b00      	cmp	r3, #0
 800492a:	d009      	beq.n	8004940 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004930:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004938:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	4b48      	ldr	r3, [pc, #288]	@ (8004a68 <HAL_ADC_Init+0x304>)
 8004948:	4013      	ands	r3, r2
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	69b9      	ldr	r1, [r7, #24]
 8004950:	430b      	orrs	r3, r1
 8004952:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff fee5 	bl	800473e <LL_ADC_INJ_IsConversionOngoing>
 8004974:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d17f      	bne.n	8004a7c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d17c      	bne.n	8004a7c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004986:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800498e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800499e:	f023 0302 	bic.w	r3, r3, #2
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	6812      	ldr	r2, [r2, #0]
 80049a6:	69b9      	ldr	r1, [r7, #24]
 80049a8:	430b      	orrs	r3, r1
 80049aa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d017      	beq.n	80049e4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80049c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80049cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80049d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	6911      	ldr	r1, [r2, #16]
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6812      	ldr	r2, [r2, #0]
 80049dc:	430b      	orrs	r3, r1
 80049de:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80049e2:	e013      	b.n	8004a0c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691a      	ldr	r2, [r3, #16]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80049f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6812      	ldr	r2, [r2, #0]
 8004a00:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a08:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d12a      	bne.n	8004a6c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004a20:	f023 0304 	bic.w	r3, r3, #4
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004a2c:	4311      	orrs	r1, r2
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004a32:	4311      	orrs	r1, r2
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f042 0201 	orr.w	r2, r2, #1
 8004a44:	611a      	str	r2, [r3, #16]
 8004a46:	e019      	b.n	8004a7c <HAL_ADC_Init+0x318>
 8004a48:	20000158 	.word	0x20000158
 8004a4c:	053e2d63 	.word	0x053e2d63
 8004a50:	50000100 	.word	0x50000100
 8004a54:	50000400 	.word	0x50000400
 8004a58:	50000500 	.word	0x50000500
 8004a5c:	50000600 	.word	0x50000600
 8004a60:	50000300 	.word	0x50000300
 8004a64:	50000700 	.word	0x50000700
 8004a68:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0201 	bic.w	r2, r2, #1
 8004a7a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d10c      	bne.n	8004a9e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8a:	f023 010f 	bic.w	r1, r3, #15
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	1e5a      	subs	r2, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a9c:	e007      	b.n	8004aae <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 020f 	bic.w	r2, r2, #15
 8004aac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab2:	f023 0303 	bic.w	r3, r3, #3
 8004ab6:	f043 0201 	orr.w	r2, r3, #1
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004abe:	e007      	b.n	8004ad0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac4:	f043 0210 	orr.w	r2, r3, #16
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ad0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3724      	adds	r7, #36	@ 0x24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd90      	pop	{r4, r7, pc}
 8004ada:	bf00      	nop

08004adc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004af0:	d004      	beq.n	8004afc <HAL_ADC_Start_DMA+0x20>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a5a      	ldr	r2, [pc, #360]	@ (8004c60 <HAL_ADC_Start_DMA+0x184>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d101      	bne.n	8004b00 <HAL_ADC_Start_DMA+0x24>
 8004afc:	4b59      	ldr	r3, [pc, #356]	@ (8004c64 <HAL_ADC_Start_DMA+0x188>)
 8004afe:	e000      	b.n	8004b02 <HAL_ADC_Start_DMA+0x26>
 8004b00:	4b59      	ldr	r3, [pc, #356]	@ (8004c68 <HAL_ADC_Start_DMA+0x18c>)
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff fd4a 	bl	800459c <LL_ADC_GetMultimode>
 8004b08:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7ff fe02 	bl	8004718 <LL_ADC_REG_IsConversionOngoing>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f040 809b 	bne.w	8004c52 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_ADC_Start_DMA+0x4e>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e096      	b.n	8004c58 <HAL_ADC_Start_DMA+0x17c>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a4d      	ldr	r2, [pc, #308]	@ (8004c6c <HAL_ADC_Start_DMA+0x190>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d008      	beq.n	8004b4e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d005      	beq.n	8004b4e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	2b05      	cmp	r3, #5
 8004b46:	d002      	beq.n	8004b4e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	2b09      	cmp	r3, #9
 8004b4c:	d17a      	bne.n	8004c44 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 fcf6 	bl	8005540 <ADC_Enable>
 8004b54:	4603      	mov	r3, r0
 8004b56:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004b58:	7dfb      	ldrb	r3, [r7, #23]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d16d      	bne.n	8004c3a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b62:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a3a      	ldr	r2, [pc, #232]	@ (8004c60 <HAL_ADC_Start_DMA+0x184>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d009      	beq.n	8004b90 <HAL_ADC_Start_DMA+0xb4>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a3b      	ldr	r2, [pc, #236]	@ (8004c70 <HAL_ADC_Start_DMA+0x194>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d002      	beq.n	8004b8c <HAL_ADC_Start_DMA+0xb0>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	e003      	b.n	8004b94 <HAL_ADC_Start_DMA+0xb8>
 8004b8c:	4b39      	ldr	r3, [pc, #228]	@ (8004c74 <HAL_ADC_Start_DMA+0x198>)
 8004b8e:	e001      	b.n	8004b94 <HAL_ADC_Start_DMA+0xb8>
 8004b90:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	6812      	ldr	r2, [r2, #0]
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d002      	beq.n	8004ba2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d105      	bne.n	8004bae <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d006      	beq.n	8004bc8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bbe:	f023 0206 	bic.w	r2, r3, #6
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	661a      	str	r2, [r3, #96]	@ 0x60
 8004bc6:	e002      	b.n	8004bce <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd2:	4a29      	ldr	r2, [pc, #164]	@ (8004c78 <HAL_ADC_Start_DMA+0x19c>)
 8004bd4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bda:	4a28      	ldr	r2, [pc, #160]	@ (8004c7c <HAL_ADC_Start_DMA+0x1a0>)
 8004bdc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be2:	4a27      	ldr	r2, [pc, #156]	@ (8004c80 <HAL_ADC_Start_DMA+0x1a4>)
 8004be4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	221c      	movs	r2, #28
 8004bec:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0210 	orr.w	r2, r2, #16
 8004c04:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68da      	ldr	r2, [r3, #12]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 0201 	orr.w	r2, r2, #1
 8004c14:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	3340      	adds	r3, #64	@ 0x40
 8004c20:	4619      	mov	r1, r3
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f001 f989 	bl	8005f3c <HAL_DMA_Start_IT>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7ff fd5c 	bl	80046f0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004c38:	e00d      	b.n	8004c56 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004c42:	e008      	b.n	8004c56 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004c50:	e001      	b.n	8004c56 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	50000100 	.word	0x50000100
 8004c64:	50000300 	.word	0x50000300
 8004c68:	50000700 	.word	0x50000700
 8004c6c:	50000600 	.word	0x50000600
 8004c70:	50000500 	.word	0x50000500
 8004c74:	50000400 	.word	0x50000400
 8004c78:	0800572b 	.word	0x0800572b
 8004c7c:	08005803 	.word	0x08005803
 8004c80:	0800581f 	.word	0x0800581f

08004c84 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b0b6      	sub	sp, #216	@ 0xd8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d102      	bne.n	8004ce4 <HAL_ADC_ConfigChannel+0x24>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	f000 bc13 	b.w	800550a <HAL_ADC_ConfigChannel+0x84a>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff fd11 	bl	8004718 <LL_ADC_REG_IsConversionOngoing>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f040 83f3 	bne.w	80054e4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6859      	ldr	r1, [r3, #4]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f7ff fbcb 	bl	80044a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7ff fcff 	bl	8004718 <LL_ADC_REG_IsConversionOngoing>
 8004d1a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7ff fd0b 	bl	800473e <LL_ADC_INJ_IsConversionOngoing>
 8004d28:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d2c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f040 81d9 	bne.w	80050e8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f040 81d4 	bne.w	80050e8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d48:	d10f      	bne.n	8004d6a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6818      	ldr	r0, [r3, #0]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2200      	movs	r2, #0
 8004d54:	4619      	mov	r1, r3
 8004d56:	f7ff fbd2 	bl	80044fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7ff fb79 	bl	800445a <LL_ADC_SetSamplingTimeCommonConfig>
 8004d68:	e00e      	b.n	8004d88 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	6819      	ldr	r1, [r3, #0]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	461a      	mov	r2, r3
 8004d78:	f7ff fbc1 	bl	80044fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2100      	movs	r1, #0
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7ff fb69 	bl	800445a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	695a      	ldr	r2, [r3, #20]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	08db      	lsrs	r3, r3, #3
 8004d94:	f003 0303 	and.w	r3, r3, #3
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d022      	beq.n	8004df0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6818      	ldr	r0, [r3, #0]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	6919      	ldr	r1, [r3, #16]
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004dba:	f7ff fac3 	bl	8004344 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6818      	ldr	r0, [r3, #0]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	6919      	ldr	r1, [r3, #16]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	f7ff fb0f 	bl	80043ee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6818      	ldr	r0, [r3, #0]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d102      	bne.n	8004de6 <HAL_ADC_ConfigChannel+0x126>
 8004de0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004de4:	e000      	b.n	8004de8 <HAL_ADC_ConfigChannel+0x128>
 8004de6:	2300      	movs	r3, #0
 8004de8:	461a      	mov	r2, r3
 8004dea:	f7ff fb1b 	bl	8004424 <LL_ADC_SetOffsetSaturation>
 8004dee:	e17b      	b.n	80050e8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2100      	movs	r1, #0
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7ff fac8 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10a      	bne.n	8004e1c <HAL_ADC_ConfigChannel+0x15c>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7ff fabd 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004e12:	4603      	mov	r3, r0
 8004e14:	0e9b      	lsrs	r3, r3, #26
 8004e16:	f003 021f 	and.w	r2, r3, #31
 8004e1a:	e01e      	b.n	8004e5a <HAL_ADC_ConfigChannel+0x19a>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2100      	movs	r1, #0
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7ff fab2 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004e32:	fa93 f3a3 	rbit	r3, r3
 8004e36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e3e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004e42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004e4a:	2320      	movs	r3, #32
 8004e4c:	e004      	b.n	8004e58 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004e4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e52:	fab3 f383 	clz	r3, r3
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d105      	bne.n	8004e72 <HAL_ADC_ConfigChannel+0x1b2>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	0e9b      	lsrs	r3, r3, #26
 8004e6c:	f003 031f 	and.w	r3, r3, #31
 8004e70:	e018      	b.n	8004ea4 <HAL_ADC_ConfigChannel+0x1e4>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e7e:	fa93 f3a3 	rbit	r3, r3
 8004e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004e8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d101      	bne.n	8004e9a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004e96:	2320      	movs	r3, #32
 8004e98:	e004      	b.n	8004ea4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004e9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e9e:	fab3 f383 	clz	r3, r3
 8004ea2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d106      	bne.n	8004eb6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2200      	movs	r2, #0
 8004eae:	2100      	movs	r1, #0
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7ff fa81 	bl	80043b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2101      	movs	r1, #1
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fa65 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <HAL_ADC_ConfigChannel+0x222>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff fa5a 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	0e9b      	lsrs	r3, r3, #26
 8004edc:	f003 021f 	and.w	r2, r3, #31
 8004ee0:	e01e      	b.n	8004f20 <HAL_ADC_ConfigChannel+0x260>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff fa4f 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ef8:	fa93 f3a3 	rbit	r3, r3
 8004efc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004f00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004f08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004f10:	2320      	movs	r3, #32
 8004f12:	e004      	b.n	8004f1e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004f14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f18:	fab3 f383 	clz	r3, r3
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d105      	bne.n	8004f38 <HAL_ADC_ConfigChannel+0x278>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	0e9b      	lsrs	r3, r3, #26
 8004f32:	f003 031f 	and.w	r3, r3, #31
 8004f36:	e018      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x2aa>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f44:	fa93 f3a3 	rbit	r3, r3
 8004f48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004f54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004f5c:	2320      	movs	r3, #32
 8004f5e:	e004      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f64:	fab3 f383 	clz	r3, r3
 8004f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d106      	bne.n	8004f7c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2200      	movs	r2, #0
 8004f74:	2101      	movs	r1, #1
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7ff fa1e 	bl	80043b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2102      	movs	r1, #2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff fa02 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10a      	bne.n	8004fa8 <HAL_ADC_ConfigChannel+0x2e8>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2102      	movs	r1, #2
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7ff f9f7 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	0e9b      	lsrs	r3, r3, #26
 8004fa2:	f003 021f 	and.w	r2, r3, #31
 8004fa6:	e01e      	b.n	8004fe6 <HAL_ADC_ConfigChannel+0x326>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2102      	movs	r1, #2
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7ff f9ec 	bl	800438c <LL_ADC_GetOffsetChannel>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fbe:	fa93 f3a3 	rbit	r3, r3
 8004fc2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004fce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004fd6:	2320      	movs	r3, #32
 8004fd8:	e004      	b.n	8004fe4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004fda:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004fde:	fab3 f383 	clz	r3, r3
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d105      	bne.n	8004ffe <HAL_ADC_ConfigChannel+0x33e>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	0e9b      	lsrs	r3, r3, #26
 8004ff8:	f003 031f 	and.w	r3, r3, #31
 8004ffc:	e016      	b.n	800502c <HAL_ADC_ConfigChannel+0x36c>
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005006:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800500a:	fa93 f3a3 	rbit	r3, r3
 800500e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005010:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005012:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005016:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800501e:	2320      	movs	r3, #32
 8005020:	e004      	b.n	800502c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005022:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005026:	fab3 f383 	clz	r3, r3
 800502a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800502c:	429a      	cmp	r2, r3
 800502e:	d106      	bne.n	800503e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2200      	movs	r2, #0
 8005036:	2102      	movs	r1, #2
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff f9bd 	bl	80043b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2103      	movs	r1, #3
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff f9a1 	bl	800438c <LL_ADC_GetOffsetChannel>
 800504a:	4603      	mov	r3, r0
 800504c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <HAL_ADC_ConfigChannel+0x3aa>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2103      	movs	r1, #3
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff f996 	bl	800438c <LL_ADC_GetOffsetChannel>
 8005060:	4603      	mov	r3, r0
 8005062:	0e9b      	lsrs	r3, r3, #26
 8005064:	f003 021f 	and.w	r2, r3, #31
 8005068:	e017      	b.n	800509a <HAL_ADC_ConfigChannel+0x3da>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2103      	movs	r1, #3
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff f98b 	bl	800438c <LL_ADC_GetOffsetChannel>
 8005076:	4603      	mov	r3, r0
 8005078:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800507a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800507c:	fa93 f3a3 	rbit	r3, r3
 8005080:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005082:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005084:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005086:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800508c:	2320      	movs	r3, #32
 800508e:	e003      	b.n	8005098 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005092:	fab3 f383 	clz	r3, r3
 8005096:	b2db      	uxtb	r3, r3
 8005098:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d105      	bne.n	80050b2 <HAL_ADC_ConfigChannel+0x3f2>
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	0e9b      	lsrs	r3, r3, #26
 80050ac:	f003 031f 	and.w	r3, r3, #31
 80050b0:	e011      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x416>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050ba:	fa93 f3a3 	rbit	r3, r3
 80050be:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80050c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80050c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80050ca:	2320      	movs	r3, #32
 80050cc:	e003      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80050ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050d0:	fab3 f383 	clz	r3, r3
 80050d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d106      	bne.n	80050e8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2200      	movs	r2, #0
 80050e0:	2103      	movs	r1, #3
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7ff f968 	bl	80043b8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f7ff fad9 	bl	80046a4 <LL_ADC_IsEnabled>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f040 813d 	bne.w	8005374 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6818      	ldr	r0, [r3, #0]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	6819      	ldr	r1, [r3, #0]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	461a      	mov	r2, r3
 8005108:	f7ff fa24 	bl	8004554 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4aa2      	ldr	r2, [pc, #648]	@ (800539c <HAL_ADC_ConfigChannel+0x6dc>)
 8005112:	4293      	cmp	r3, r2
 8005114:	f040 812e 	bne.w	8005374 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005124:	2b00      	cmp	r3, #0
 8005126:	d10b      	bne.n	8005140 <HAL_ADC_ConfigChannel+0x480>
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	0e9b      	lsrs	r3, r3, #26
 800512e:	3301      	adds	r3, #1
 8005130:	f003 031f 	and.w	r3, r3, #31
 8005134:	2b09      	cmp	r3, #9
 8005136:	bf94      	ite	ls
 8005138:	2301      	movls	r3, #1
 800513a:	2300      	movhi	r3, #0
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e019      	b.n	8005174 <HAL_ADC_ConfigChannel+0x4b4>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005146:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005148:	fa93 f3a3 	rbit	r3, r3
 800514c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800514e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005150:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005152:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005158:	2320      	movs	r3, #32
 800515a:	e003      	b.n	8005164 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800515c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800515e:	fab3 f383 	clz	r3, r3
 8005162:	b2db      	uxtb	r3, r3
 8005164:	3301      	adds	r3, #1
 8005166:	f003 031f 	and.w	r3, r3, #31
 800516a:	2b09      	cmp	r3, #9
 800516c:	bf94      	ite	ls
 800516e:	2301      	movls	r3, #1
 8005170:	2300      	movhi	r3, #0
 8005172:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005174:	2b00      	cmp	r3, #0
 8005176:	d079      	beq.n	800526c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005180:	2b00      	cmp	r3, #0
 8005182:	d107      	bne.n	8005194 <HAL_ADC_ConfigChannel+0x4d4>
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	0e9b      	lsrs	r3, r3, #26
 800518a:	3301      	adds	r3, #1
 800518c:	069b      	lsls	r3, r3, #26
 800518e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005192:	e015      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x500>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800519a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800519c:	fa93 f3a3 	rbit	r3, r3
 80051a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80051a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051a4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80051a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d101      	bne.n	80051b0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80051ac:	2320      	movs	r3, #32
 80051ae:	e003      	b.n	80051b8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80051b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051b2:	fab3 f383 	clz	r3, r3
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	3301      	adds	r3, #1
 80051ba:	069b      	lsls	r3, r3, #26
 80051bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d109      	bne.n	80051e0 <HAL_ADC_ConfigChannel+0x520>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	0e9b      	lsrs	r3, r3, #26
 80051d2:	3301      	adds	r3, #1
 80051d4:	f003 031f 	and.w	r3, r3, #31
 80051d8:	2101      	movs	r1, #1
 80051da:	fa01 f303 	lsl.w	r3, r1, r3
 80051de:	e017      	b.n	8005210 <HAL_ADC_ConfigChannel+0x550>
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051e8:	fa93 f3a3 	rbit	r3, r3
 80051ec:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80051ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80051f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80051f8:	2320      	movs	r3, #32
 80051fa:	e003      	b.n	8005204 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80051fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051fe:	fab3 f383 	clz	r3, r3
 8005202:	b2db      	uxtb	r3, r3
 8005204:	3301      	adds	r3, #1
 8005206:	f003 031f 	and.w	r3, r3, #31
 800520a:	2101      	movs	r1, #1
 800520c:	fa01 f303 	lsl.w	r3, r1, r3
 8005210:	ea42 0103 	orr.w	r1, r2, r3
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10a      	bne.n	8005236 <HAL_ADC_ConfigChannel+0x576>
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	0e9b      	lsrs	r3, r3, #26
 8005226:	3301      	adds	r3, #1
 8005228:	f003 021f 	and.w	r2, r3, #31
 800522c:	4613      	mov	r3, r2
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	4413      	add	r3, r2
 8005232:	051b      	lsls	r3, r3, #20
 8005234:	e018      	b.n	8005268 <HAL_ADC_ConfigChannel+0x5a8>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800523c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523e:	fa93 f3a3 	rbit	r3, r3
 8005242:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005246:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800524e:	2320      	movs	r3, #32
 8005250:	e003      	b.n	800525a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005254:	fab3 f383 	clz	r3, r3
 8005258:	b2db      	uxtb	r3, r3
 800525a:	3301      	adds	r3, #1
 800525c:	f003 021f 	and.w	r2, r3, #31
 8005260:	4613      	mov	r3, r2
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	4413      	add	r3, r2
 8005266:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005268:	430b      	orrs	r3, r1
 800526a:	e07e      	b.n	800536a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005274:	2b00      	cmp	r3, #0
 8005276:	d107      	bne.n	8005288 <HAL_ADC_ConfigChannel+0x5c8>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	0e9b      	lsrs	r3, r3, #26
 800527e:	3301      	adds	r3, #1
 8005280:	069b      	lsls	r3, r3, #26
 8005282:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005286:	e015      	b.n	80052b4 <HAL_ADC_ConfigChannel+0x5f4>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800528e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005290:	fa93 f3a3 	rbit	r3, r3
 8005294:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005298:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800529a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80052a0:	2320      	movs	r3, #32
 80052a2:	e003      	b.n	80052ac <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80052a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a6:	fab3 f383 	clz	r3, r3
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	3301      	adds	r3, #1
 80052ae:	069b      	lsls	r3, r3, #26
 80052b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d109      	bne.n	80052d4 <HAL_ADC_ConfigChannel+0x614>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	0e9b      	lsrs	r3, r3, #26
 80052c6:	3301      	adds	r3, #1
 80052c8:	f003 031f 	and.w	r3, r3, #31
 80052cc:	2101      	movs	r1, #1
 80052ce:	fa01 f303 	lsl.w	r3, r1, r3
 80052d2:	e017      	b.n	8005304 <HAL_ADC_ConfigChannel+0x644>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	fa93 f3a3 	rbit	r3, r3
 80052e0:	61fb      	str	r3, [r7, #28]
  return result;
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80052e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80052ec:	2320      	movs	r3, #32
 80052ee:	e003      	b.n	80052f8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80052f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f2:	fab3 f383 	clz	r3, r3
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	3301      	adds	r3, #1
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	2101      	movs	r1, #1
 8005300:	fa01 f303 	lsl.w	r3, r1, r3
 8005304:	ea42 0103 	orr.w	r1, r2, r3
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10d      	bne.n	8005330 <HAL_ADC_ConfigChannel+0x670>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	0e9b      	lsrs	r3, r3, #26
 800531a:	3301      	adds	r3, #1
 800531c:	f003 021f 	and.w	r2, r3, #31
 8005320:	4613      	mov	r3, r2
 8005322:	005b      	lsls	r3, r3, #1
 8005324:	4413      	add	r3, r2
 8005326:	3b1e      	subs	r3, #30
 8005328:	051b      	lsls	r3, r3, #20
 800532a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800532e:	e01b      	b.n	8005368 <HAL_ADC_ConfigChannel+0x6a8>
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	fa93 f3a3 	rbit	r3, r3
 800533c:	613b      	str	r3, [r7, #16]
  return result;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d101      	bne.n	800534c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005348:	2320      	movs	r3, #32
 800534a:	e003      	b.n	8005354 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	fab3 f383 	clz	r3, r3
 8005352:	b2db      	uxtb	r3, r3
 8005354:	3301      	adds	r3, #1
 8005356:	f003 021f 	and.w	r2, r3, #31
 800535a:	4613      	mov	r3, r2
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	4413      	add	r3, r2
 8005360:	3b1e      	subs	r3, #30
 8005362:	051b      	lsls	r3, r3, #20
 8005364:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005368:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800536e:	4619      	mov	r1, r3
 8005370:	f7ff f8c5 	bl	80044fe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	4b09      	ldr	r3, [pc, #36]	@ (80053a0 <HAL_ADC_ConfigChannel+0x6e0>)
 800537a:	4013      	ands	r3, r2
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 80be 	beq.w	80054fe <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800538a:	d004      	beq.n	8005396 <HAL_ADC_ConfigChannel+0x6d6>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a04      	ldr	r2, [pc, #16]	@ (80053a4 <HAL_ADC_ConfigChannel+0x6e4>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d10a      	bne.n	80053ac <HAL_ADC_ConfigChannel+0x6ec>
 8005396:	4b04      	ldr	r3, [pc, #16]	@ (80053a8 <HAL_ADC_ConfigChannel+0x6e8>)
 8005398:	e009      	b.n	80053ae <HAL_ADC_ConfigChannel+0x6ee>
 800539a:	bf00      	nop
 800539c:	407f0000 	.word	0x407f0000
 80053a0:	80080000 	.word	0x80080000
 80053a4:	50000100 	.word	0x50000100
 80053a8:	50000300 	.word	0x50000300
 80053ac:	4b59      	ldr	r3, [pc, #356]	@ (8005514 <HAL_ADC_ConfigChannel+0x854>)
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7fe ffba 	bl	8004328 <LL_ADC_GetCommonPathInternalCh>
 80053b4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a56      	ldr	r2, [pc, #344]	@ (8005518 <HAL_ADC_ConfigChannel+0x858>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d004      	beq.n	80053cc <HAL_ADC_ConfigChannel+0x70c>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a55      	ldr	r2, [pc, #340]	@ (800551c <HAL_ADC_ConfigChannel+0x85c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d13a      	bne.n	8005442 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80053cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d134      	bne.n	8005442 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053e0:	d005      	beq.n	80053ee <HAL_ADC_ConfigChannel+0x72e>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a4e      	ldr	r2, [pc, #312]	@ (8005520 <HAL_ADC_ConfigChannel+0x860>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	f040 8085 	bne.w	80054f8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053f6:	d004      	beq.n	8005402 <HAL_ADC_ConfigChannel+0x742>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a49      	ldr	r2, [pc, #292]	@ (8005524 <HAL_ADC_ConfigChannel+0x864>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d101      	bne.n	8005406 <HAL_ADC_ConfigChannel+0x746>
 8005402:	4a49      	ldr	r2, [pc, #292]	@ (8005528 <HAL_ADC_ConfigChannel+0x868>)
 8005404:	e000      	b.n	8005408 <HAL_ADC_ConfigChannel+0x748>
 8005406:	4a43      	ldr	r2, [pc, #268]	@ (8005514 <HAL_ADC_ConfigChannel+0x854>)
 8005408:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800540c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005410:	4619      	mov	r1, r3
 8005412:	4610      	mov	r0, r2
 8005414:	f7fe ff75 	bl	8004302 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005418:	4b44      	ldr	r3, [pc, #272]	@ (800552c <HAL_ADC_ConfigChannel+0x86c>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	099b      	lsrs	r3, r3, #6
 800541e:	4a44      	ldr	r2, [pc, #272]	@ (8005530 <HAL_ADC_ConfigChannel+0x870>)
 8005420:	fba2 2303 	umull	r2, r3, r2, r3
 8005424:	099b      	lsrs	r3, r3, #6
 8005426:	1c5a      	adds	r2, r3, #1
 8005428:	4613      	mov	r3, r2
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005432:	e002      	b.n	800543a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	3b01      	subs	r3, #1
 8005438:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1f9      	bne.n	8005434 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005440:	e05a      	b.n	80054f8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a3b      	ldr	r2, [pc, #236]	@ (8005534 <HAL_ADC_ConfigChannel+0x874>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d125      	bne.n	8005498 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800544c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005450:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d11f      	bne.n	8005498 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a31      	ldr	r2, [pc, #196]	@ (8005524 <HAL_ADC_ConfigChannel+0x864>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d104      	bne.n	800546c <HAL_ADC_ConfigChannel+0x7ac>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a34      	ldr	r2, [pc, #208]	@ (8005538 <HAL_ADC_ConfigChannel+0x878>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d047      	beq.n	80054fc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005474:	d004      	beq.n	8005480 <HAL_ADC_ConfigChannel+0x7c0>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a2a      	ldr	r2, [pc, #168]	@ (8005524 <HAL_ADC_ConfigChannel+0x864>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d101      	bne.n	8005484 <HAL_ADC_ConfigChannel+0x7c4>
 8005480:	4a29      	ldr	r2, [pc, #164]	@ (8005528 <HAL_ADC_ConfigChannel+0x868>)
 8005482:	e000      	b.n	8005486 <HAL_ADC_ConfigChannel+0x7c6>
 8005484:	4a23      	ldr	r2, [pc, #140]	@ (8005514 <HAL_ADC_ConfigChannel+0x854>)
 8005486:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800548a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800548e:	4619      	mov	r1, r3
 8005490:	4610      	mov	r0, r2
 8005492:	f7fe ff36 	bl	8004302 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005496:	e031      	b.n	80054fc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a27      	ldr	r2, [pc, #156]	@ (800553c <HAL_ADC_ConfigChannel+0x87c>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d12d      	bne.n	80054fe <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80054a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d127      	bne.n	80054fe <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005524 <HAL_ADC_ConfigChannel+0x864>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d022      	beq.n	80054fe <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054c0:	d004      	beq.n	80054cc <HAL_ADC_ConfigChannel+0x80c>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a17      	ldr	r2, [pc, #92]	@ (8005524 <HAL_ADC_ConfigChannel+0x864>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d101      	bne.n	80054d0 <HAL_ADC_ConfigChannel+0x810>
 80054cc:	4a16      	ldr	r2, [pc, #88]	@ (8005528 <HAL_ADC_ConfigChannel+0x868>)
 80054ce:	e000      	b.n	80054d2 <HAL_ADC_ConfigChannel+0x812>
 80054d0:	4a10      	ldr	r2, [pc, #64]	@ (8005514 <HAL_ADC_ConfigChannel+0x854>)
 80054d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80054da:	4619      	mov	r1, r3
 80054dc:	4610      	mov	r0, r2
 80054de:	f7fe ff10 	bl	8004302 <LL_ADC_SetCommonPathInternalCh>
 80054e2:	e00c      	b.n	80054fe <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054e8:	f043 0220 	orr.w	r2, r3, #32
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80054f6:	e002      	b.n	80054fe <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054f8:	bf00      	nop
 80054fa:	e000      	b.n	80054fe <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005506:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800550a:	4618      	mov	r0, r3
 800550c:	37d8      	adds	r7, #216	@ 0xd8
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	50000700 	.word	0x50000700
 8005518:	c3210000 	.word	0xc3210000
 800551c:	90c00010 	.word	0x90c00010
 8005520:	50000600 	.word	0x50000600
 8005524:	50000100 	.word	0x50000100
 8005528:	50000300 	.word	0x50000300
 800552c:	20000158 	.word	0x20000158
 8005530:	053e2d63 	.word	0x053e2d63
 8005534:	c7520000 	.word	0xc7520000
 8005538:	50000500 	.word	0x50000500
 800553c:	cb840000 	.word	0xcb840000

08005540 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005548:	2300      	movs	r3, #0
 800554a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f7ff f8a7 	bl	80046a4 <LL_ADC_IsEnabled>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d176      	bne.n	800564a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689a      	ldr	r2, [r3, #8]
 8005562:	4b3c      	ldr	r3, [pc, #240]	@ (8005654 <ADC_Enable+0x114>)
 8005564:	4013      	ands	r3, r2
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00d      	beq.n	8005586 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800556e:	f043 0210 	orr.w	r2, r3, #16
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800557a:	f043 0201 	orr.w	r2, r3, #1
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e062      	b.n	800564c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff f862 	bl	8004654 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005598:	d004      	beq.n	80055a4 <ADC_Enable+0x64>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a2e      	ldr	r2, [pc, #184]	@ (8005658 <ADC_Enable+0x118>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d101      	bne.n	80055a8 <ADC_Enable+0x68>
 80055a4:	4b2d      	ldr	r3, [pc, #180]	@ (800565c <ADC_Enable+0x11c>)
 80055a6:	e000      	b.n	80055aa <ADC_Enable+0x6a>
 80055a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005660 <ADC_Enable+0x120>)
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7fe febc 	bl	8004328 <LL_ADC_GetCommonPathInternalCh>
 80055b0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80055b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d013      	beq.n	80055e2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055ba:	4b2a      	ldr	r3, [pc, #168]	@ (8005664 <ADC_Enable+0x124>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	099b      	lsrs	r3, r3, #6
 80055c0:	4a29      	ldr	r2, [pc, #164]	@ (8005668 <ADC_Enable+0x128>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	099b      	lsrs	r3, r3, #6
 80055c8:	1c5a      	adds	r2, r3, #1
 80055ca:	4613      	mov	r3, r2
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	4413      	add	r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80055d4:	e002      	b.n	80055dc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	3b01      	subs	r3, #1
 80055da:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1f9      	bne.n	80055d6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80055e2:	f7fe fe4d 	bl	8004280 <HAL_GetTick>
 80055e6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80055e8:	e028      	b.n	800563c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7ff f858 	bl	80046a4 <LL_ADC_IsEnabled>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d104      	bne.n	8005604 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4618      	mov	r0, r3
 8005600:	f7ff f828 	bl	8004654 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005604:	f7fe fe3c 	bl	8004280 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b02      	cmp	r3, #2
 8005610:	d914      	bls.n	800563c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b01      	cmp	r3, #1
 800561e:	d00d      	beq.n	800563c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005624:	f043 0210 	orr.w	r2, r3, #16
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005630:	f043 0201 	orr.w	r2, r3, #1
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e007      	b.n	800564c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b01      	cmp	r3, #1
 8005648:	d1cf      	bne.n	80055ea <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	8000003f 	.word	0x8000003f
 8005658:	50000100 	.word	0x50000100
 800565c:	50000300 	.word	0x50000300
 8005660:	50000700 	.word	0x50000700
 8005664:	20000158 	.word	0x20000158
 8005668:	053e2d63 	.word	0x053e2d63

0800566c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff f826 	bl	80046ca <LL_ADC_IsDisableOngoing>
 800567e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff f80d 	bl	80046a4 <LL_ADC_IsEnabled>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d047      	beq.n	8005720 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d144      	bne.n	8005720 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f003 030d 	and.w	r3, r3, #13
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d10c      	bne.n	80056be <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fe ffe7 	bl	800467c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2203      	movs	r2, #3
 80056b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80056b6:	f7fe fde3 	bl	8004280 <HAL_GetTick>
 80056ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80056bc:	e029      	b.n	8005712 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056c2:	f043 0210 	orr.w	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ce:	f043 0201 	orr.w	r2, r3, #1
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e023      	b.n	8005722 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80056da:	f7fe fdd1 	bl	8004280 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d914      	bls.n	8005712 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00d      	beq.n	8005712 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056fa:	f043 0210 	orr.w	r2, r3, #16
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005706:	f043 0201 	orr.w	r2, r3, #1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e007      	b.n	8005722 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1dc      	bne.n	80056da <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b084      	sub	sp, #16
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800573c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005740:	2b00      	cmp	r3, #0
 8005742:	d14b      	bne.n	80057dc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005748:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b00      	cmp	r3, #0
 800575c:	d021      	beq.n	80057a2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f7fe fe8c 	bl	8004480 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d032      	beq.n	80057d4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d12b      	bne.n	80057d4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005780:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800578c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d11f      	bne.n	80057d4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005798:	f043 0201 	orr.w	r2, r3, #1
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80057a0:	e018      	b.n	80057d4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d111      	bne.n	80057d4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d105      	bne.n	80057d4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057cc:	f043 0201 	orr.w	r2, r3, #1
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f7ff fa55 	bl	8004c84 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80057da:	e00e      	b.n	80057fa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057e0:	f003 0310 	and.w	r3, r3, #16
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d003      	beq.n	80057f0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f7ff fa5f 	bl	8004cac <HAL_ADC_ErrorCallback>
}
 80057ee:	e004      	b.n	80057fa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	4798      	blx	r3
}
 80057fa:	bf00      	nop
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b084      	sub	sp, #16
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f7ff fa41 	bl	8004c98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005816:	bf00      	nop
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b084      	sub	sp, #16
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005830:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800583c:	f043 0204 	orr.w	r2, r3, #4
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f7ff fa31 	bl	8004cac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <LL_ADC_IsEnabled>:
{
 8005852:	b480      	push	{r7}
 8005854:	b083      	sub	sp, #12
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b01      	cmp	r3, #1
 8005864:	d101      	bne.n	800586a <LL_ADC_IsEnabled+0x18>
 8005866:	2301      	movs	r3, #1
 8005868:	e000      	b.n	800586c <LL_ADC_IsEnabled+0x1a>
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <LL_ADC_StartCalibration>:
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800588a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005894:	4313      	orrs	r3, r2
 8005896:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	609a      	str	r2, [r3, #8]
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr

080058aa <LL_ADC_IsCalibrationOnGoing>:
{
 80058aa:	b480      	push	{r7}
 80058ac:	b083      	sub	sp, #12
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058be:	d101      	bne.n	80058c4 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80058c0:	2301      	movs	r3, #1
 80058c2:	e000      	b.n	80058c6 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80058d2:	b480      	push	{r7}
 80058d4:	b083      	sub	sp, #12
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f003 0304 	and.w	r3, r3, #4
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	d101      	bne.n	80058ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80058e6:	2301      	movs	r3, #1
 80058e8:	e000      	b.n	80058ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005902:	2300      	movs	r3, #0
 8005904:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800590c:	2b01      	cmp	r3, #1
 800590e:	d101      	bne.n	8005914 <HAL_ADCEx_Calibration_Start+0x1c>
 8005910:	2302      	movs	r3, #2
 8005912:	e04d      	b.n	80059b0 <HAL_ADCEx_Calibration_Start+0xb8>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff fea5 	bl	800566c <ADC_Disable>
 8005922:	4603      	mov	r3, r0
 8005924:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005926:	7bfb      	ldrb	r3, [r7, #15]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d136      	bne.n	800599a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005930:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005934:	f023 0302 	bic.w	r3, r3, #2
 8005938:	f043 0202 	orr.w	r2, r3, #2
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6839      	ldr	r1, [r7, #0]
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff ff96 	bl	8005878 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800594c:	e014      	b.n	8005978 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	3301      	adds	r3, #1
 8005952:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	4a18      	ldr	r2, [pc, #96]	@ (80059b8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d90d      	bls.n	8005978 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005960:	f023 0312 	bic.w	r3, r3, #18
 8005964:	f043 0210 	orr.w	r2, r3, #16
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e01b      	b.n	80059b0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff ff94 	bl	80058aa <LL_ADC_IsCalibrationOnGoing>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e2      	bne.n	800594e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800598c:	f023 0303 	bic.w	r3, r3, #3
 8005990:	f043 0201 	orr.w	r2, r3, #1
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005998:	e005      	b.n	80059a6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800599e:	f043 0210 	orr.w	r2, r3, #16
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	0004de01 	.word	0x0004de01

080059bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b0a1      	sub	sp, #132	@ 0x84
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059c6:	2300      	movs	r3, #0
 80059c8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d101      	bne.n	80059da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80059d6:	2302      	movs	r3, #2
 80059d8:	e0e7      	b.n	8005baa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80059e2:	2300      	movs	r3, #0
 80059e4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80059e6:	2300      	movs	r3, #0
 80059e8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059f2:	d102      	bne.n	80059fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80059f4:	4b6f      	ldr	r3, [pc, #444]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80059f6:	60bb      	str	r3, [r7, #8]
 80059f8:	e009      	b.n	8005a0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a6e      	ldr	r2, [pc, #440]	@ (8005bb8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d102      	bne.n	8005a0a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005a04:	4b6d      	ldr	r3, [pc, #436]	@ (8005bbc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005a06:	60bb      	str	r3, [r7, #8]
 8005a08:	e001      	b.n	8005a0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a18:	f043 0220 	orr.w	r2, r3, #32
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e0be      	b.n	8005baa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7ff ff4f 	bl	80058d2 <LL_ADC_REG_IsConversionOngoing>
 8005a34:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7ff ff49 	bl	80058d2 <LL_ADC_REG_IsConversionOngoing>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f040 80a0 	bne.w	8005b88 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005a48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f040 809c 	bne.w	8005b88 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a58:	d004      	beq.n	8005a64 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a55      	ldr	r2, [pc, #340]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d101      	bne.n	8005a68 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005a64:	4b56      	ldr	r3, [pc, #344]	@ (8005bc0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005a66:	e000      	b.n	8005a6a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005a68:	4b56      	ldr	r3, [pc, #344]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005a6a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d04b      	beq.n	8005b0c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005a74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	6859      	ldr	r1, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005a86:	035b      	lsls	r3, r3, #13
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a8e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a98:	d004      	beq.n	8005aa4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a45      	ldr	r2, [pc, #276]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d10f      	bne.n	8005ac4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005aa4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005aa8:	f7ff fed3 	bl	8005852 <LL_ADC_IsEnabled>
 8005aac:	4604      	mov	r4, r0
 8005aae:	4841      	ldr	r0, [pc, #260]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ab0:	f7ff fecf 	bl	8005852 <LL_ADC_IsEnabled>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	4323      	orrs	r3, r4
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	bf0c      	ite	eq
 8005abc:	2301      	moveq	r3, #1
 8005abe:	2300      	movne	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	e012      	b.n	8005aea <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005ac4:	483c      	ldr	r0, [pc, #240]	@ (8005bb8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005ac6:	f7ff fec4 	bl	8005852 <LL_ADC_IsEnabled>
 8005aca:	4604      	mov	r4, r0
 8005acc:	483b      	ldr	r0, [pc, #236]	@ (8005bbc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005ace:	f7ff fec0 	bl	8005852 <LL_ADC_IsEnabled>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	431c      	orrs	r4, r3
 8005ad6:	483c      	ldr	r0, [pc, #240]	@ (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005ad8:	f7ff febb 	bl	8005852 <LL_ADC_IsEnabled>
 8005adc:	4603      	mov	r3, r0
 8005ade:	4323      	orrs	r3, r4
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	bf0c      	ite	eq
 8005ae4:	2301      	moveq	r3, #1
 8005ae6:	2300      	movne	r3, #0
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d056      	beq.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005aee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005af6:	f023 030f 	bic.w	r3, r3, #15
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	6811      	ldr	r1, [r2, #0]
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	6892      	ldr	r2, [r2, #8]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	431a      	orrs	r2, r3
 8005b06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b08:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b0a:	e047      	b.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b16:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b20:	d004      	beq.n	8005b2c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a23      	ldr	r2, [pc, #140]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d10f      	bne.n	8005b4c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005b2c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005b30:	f7ff fe8f 	bl	8005852 <LL_ADC_IsEnabled>
 8005b34:	4604      	mov	r4, r0
 8005b36:	481f      	ldr	r0, [pc, #124]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b38:	f7ff fe8b 	bl	8005852 <LL_ADC_IsEnabled>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	4323      	orrs	r3, r4
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	bf0c      	ite	eq
 8005b44:	2301      	moveq	r3, #1
 8005b46:	2300      	movne	r3, #0
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	e012      	b.n	8005b72 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005b4c:	481a      	ldr	r0, [pc, #104]	@ (8005bb8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005b4e:	f7ff fe80 	bl	8005852 <LL_ADC_IsEnabled>
 8005b52:	4604      	mov	r4, r0
 8005b54:	4819      	ldr	r0, [pc, #100]	@ (8005bbc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005b56:	f7ff fe7c 	bl	8005852 <LL_ADC_IsEnabled>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	431c      	orrs	r4, r3
 8005b5e:	481a      	ldr	r0, [pc, #104]	@ (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005b60:	f7ff fe77 	bl	8005852 <LL_ADC_IsEnabled>
 8005b64:	4603      	mov	r3, r0
 8005b66:	4323      	orrs	r3, r4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bf0c      	ite	eq
 8005b6c:	2301      	moveq	r3, #1
 8005b6e:	2300      	movne	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d012      	beq.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b7e:	f023 030f 	bic.w	r3, r3, #15
 8005b82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005b84:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b86:	e009      	b.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005b9a:	e000      	b.n	8005b9e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005ba6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3784      	adds	r7, #132	@ 0x84
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd90      	pop	{r4, r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	50000100 	.word	0x50000100
 8005bb8:	50000400 	.word	0x50000400
 8005bbc:	50000500 	.word	0x50000500
 8005bc0:	50000300 	.word	0x50000300
 8005bc4:	50000700 	.word	0x50000700
 8005bc8:	50000600 	.word	0x50000600

08005bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f003 0307 	and.w	r3, r3, #7
 8005bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8005c10 <__NVIC_SetPriorityGrouping+0x44>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005be2:	68ba      	ldr	r2, [r7, #8]
 8005be4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005be8:	4013      	ands	r3, r2
 8005bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005bf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bfe:	4a04      	ldr	r2, [pc, #16]	@ (8005c10 <__NVIC_SetPriorityGrouping+0x44>)
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	60d3      	str	r3, [r2, #12]
}
 8005c04:	bf00      	nop
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	e000ed00 	.word	0xe000ed00

08005c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c14:	b480      	push	{r7}
 8005c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c18:	4b04      	ldr	r3, [pc, #16]	@ (8005c2c <__NVIC_GetPriorityGrouping+0x18>)
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	0a1b      	lsrs	r3, r3, #8
 8005c1e:	f003 0307 	and.w	r3, r3, #7
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	e000ed00 	.word	0xe000ed00

08005c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	4603      	mov	r3, r0
 8005c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	db0b      	blt.n	8005c5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c42:	79fb      	ldrb	r3, [r7, #7]
 8005c44:	f003 021f 	and.w	r2, r3, #31
 8005c48:	4907      	ldr	r1, [pc, #28]	@ (8005c68 <__NVIC_EnableIRQ+0x38>)
 8005c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4e:	095b      	lsrs	r3, r3, #5
 8005c50:	2001      	movs	r0, #1
 8005c52:	fa00 f202 	lsl.w	r2, r0, r2
 8005c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	e000e100 	.word	0xe000e100

08005c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	6039      	str	r1, [r7, #0]
 8005c76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	db0a      	blt.n	8005c96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	b2da      	uxtb	r2, r3
 8005c84:	490c      	ldr	r1, [pc, #48]	@ (8005cb8 <__NVIC_SetPriority+0x4c>)
 8005c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c8a:	0112      	lsls	r2, r2, #4
 8005c8c:	b2d2      	uxtb	r2, r2
 8005c8e:	440b      	add	r3, r1
 8005c90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c94:	e00a      	b.n	8005cac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	4908      	ldr	r1, [pc, #32]	@ (8005cbc <__NVIC_SetPriority+0x50>)
 8005c9c:	79fb      	ldrb	r3, [r7, #7]
 8005c9e:	f003 030f 	and.w	r3, r3, #15
 8005ca2:	3b04      	subs	r3, #4
 8005ca4:	0112      	lsls	r2, r2, #4
 8005ca6:	b2d2      	uxtb	r2, r2
 8005ca8:	440b      	add	r3, r1
 8005caa:	761a      	strb	r2, [r3, #24]
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	e000e100 	.word	0xe000e100
 8005cbc:	e000ed00 	.word	0xe000ed00

08005cc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b089      	sub	sp, #36	@ 0x24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	f1c3 0307 	rsb	r3, r3, #7
 8005cda:	2b04      	cmp	r3, #4
 8005cdc:	bf28      	it	cs
 8005cde:	2304      	movcs	r3, #4
 8005ce0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	2b06      	cmp	r3, #6
 8005ce8:	d902      	bls.n	8005cf0 <NVIC_EncodePriority+0x30>
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	3b03      	subs	r3, #3
 8005cee:	e000      	b.n	8005cf2 <NVIC_EncodePriority+0x32>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfe:	43da      	mvns	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	401a      	ands	r2, r3
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d08:	f04f 31ff 	mov.w	r1, #4294967295
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d12:	43d9      	mvns	r1, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d18:	4313      	orrs	r3, r2
         );
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3724      	adds	r7, #36	@ 0x24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
	...

08005d28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b082      	sub	sp, #8
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d38:	d301      	bcc.n	8005d3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e00f      	b.n	8005d5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d68 <SysTick_Config+0x40>)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d46:	210f      	movs	r1, #15
 8005d48:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4c:	f7ff ff8e 	bl	8005c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d50:	4b05      	ldr	r3, [pc, #20]	@ (8005d68 <SysTick_Config+0x40>)
 8005d52:	2200      	movs	r2, #0
 8005d54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d56:	4b04      	ldr	r3, [pc, #16]	@ (8005d68 <SysTick_Config+0x40>)
 8005d58:	2207      	movs	r2, #7
 8005d5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	e000e010 	.word	0xe000e010

08005d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f7ff ff29 	bl	8005bcc <__NVIC_SetPriorityGrouping>
}
 8005d7a:	bf00      	nop
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b086      	sub	sp, #24
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	4603      	mov	r3, r0
 8005d8a:	60b9      	str	r1, [r7, #8]
 8005d8c:	607a      	str	r2, [r7, #4]
 8005d8e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d90:	f7ff ff40 	bl	8005c14 <__NVIC_GetPriorityGrouping>
 8005d94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	68b9      	ldr	r1, [r7, #8]
 8005d9a:	6978      	ldr	r0, [r7, #20]
 8005d9c:	f7ff ff90 	bl	8005cc0 <NVIC_EncodePriority>
 8005da0:	4602      	mov	r2, r0
 8005da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005da6:	4611      	mov	r1, r2
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff ff5f 	bl	8005c6c <__NVIC_SetPriority>
}
 8005dae:	bf00      	nop
 8005db0:	3718      	adds	r7, #24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b082      	sub	sp, #8
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f7ff ff33 	bl	8005c30 <__NVIC_EnableIRQ>
}
 8005dca:	bf00      	nop
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b082      	sub	sp, #8
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7ff ffa4 	bl	8005d28 <SysTick_Config>
 8005de0:	4603      	mov	r3, r0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
	...

08005dec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d101      	bne.n	8005dfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e08d      	b.n	8005f1a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	4b47      	ldr	r3, [pc, #284]	@ (8005f24 <HAL_DMA_Init+0x138>)
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d80f      	bhi.n	8005e2a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	461a      	mov	r2, r3
 8005e10:	4b45      	ldr	r3, [pc, #276]	@ (8005f28 <HAL_DMA_Init+0x13c>)
 8005e12:	4413      	add	r3, r2
 8005e14:	4a45      	ldr	r2, [pc, #276]	@ (8005f2c <HAL_DMA_Init+0x140>)
 8005e16:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1a:	091b      	lsrs	r3, r3, #4
 8005e1c:	009a      	lsls	r2, r3, #2
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a42      	ldr	r2, [pc, #264]	@ (8005f30 <HAL_DMA_Init+0x144>)
 8005e26:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e28:	e00e      	b.n	8005e48 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	4b40      	ldr	r3, [pc, #256]	@ (8005f34 <HAL_DMA_Init+0x148>)
 8005e32:	4413      	add	r3, r2
 8005e34:	4a3d      	ldr	r2, [pc, #244]	@ (8005f2c <HAL_DMA_Init+0x140>)
 8005e36:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3a:	091b      	lsrs	r3, r3, #4
 8005e3c:	009a      	lsls	r2, r3, #2
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a3c      	ldr	r2, [pc, #240]	@ (8005f38 <HAL_DMA_Init+0x14c>)
 8005e46:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	699b      	ldr	r3, [r3, #24]
 8005e7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fa76 	bl	800638c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ea8:	d102      	bne.n	8005eb0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eb8:	b2d2      	uxtb	r2, r2
 8005eba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ec4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d010      	beq.n	8005ef0 <HAL_DMA_Init+0x104>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d80c      	bhi.n	8005ef0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 fa96 	bl	8006408 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005eec:	605a      	str	r2, [r3, #4]
 8005eee:	e008      	b.n	8005f02 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	40020407 	.word	0x40020407
 8005f28:	bffdfff8 	.word	0xbffdfff8
 8005f2c:	cccccccd 	.word	0xcccccccd
 8005f30:	40020000 	.word	0x40020000
 8005f34:	bffdfbf8 	.word	0xbffdfbf8
 8005f38:	40020400 	.word	0x40020400

08005f3c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
 8005f48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_DMA_Start_IT+0x20>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e066      	b.n	800602a <HAL_DMA_Start_IT+0xee>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d155      	bne.n	800601c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2202      	movs	r2, #2
 8005f74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f022 0201 	bic.w	r2, r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	68b9      	ldr	r1, [r7, #8]
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 f9bb 	bl	8006310 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d008      	beq.n	8005fb4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f042 020e 	orr.w	r2, r2, #14
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	e00f      	b.n	8005fd4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0204 	bic.w	r2, r2, #4
 8005fc2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 020a 	orr.w	r2, r2, #10
 8005fd2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d007      	beq.n	8005ff2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ff0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d007      	beq.n	800600a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006004:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006008:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0201 	orr.w	r2, r2, #1
 8006018:	601a      	str	r2, [r3, #0]
 800601a:	e005      	b.n	8006028 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006024:	2302      	movs	r3, #2
 8006026:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006028:	7dfb      	ldrb	r3, [r7, #23]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006032:	b480      	push	{r7}
 8006034:	b085      	sub	sp, #20
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800603a:	2300      	movs	r3, #0
 800603c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b02      	cmp	r3, #2
 8006048:	d005      	beq.n	8006056 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2204      	movs	r2, #4
 800604e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	73fb      	strb	r3, [r7, #15]
 8006054:	e037      	b.n	80060c6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 020e 	bic.w	r2, r2, #14
 8006064:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006070:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006074:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 0201 	bic.w	r2, r2, #1
 8006084:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800608a:	f003 021f 	and.w	r2, r3, #31
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006092:	2101      	movs	r1, #1
 8006094:	fa01 f202 	lsl.w	r2, r1, r2
 8006098:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80060a2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d00c      	beq.n	80060c6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060ba:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060c4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3714      	adds	r7, #20
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060ec:	2300      	movs	r3, #0
 80060ee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d00d      	beq.n	8006118 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2204      	movs	r2, #4
 8006100:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	73fb      	strb	r3, [r7, #15]
 8006116:	e047      	b.n	80061a8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f022 020e 	bic.w	r2, r2, #14
 8006126:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f022 0201 	bic.w	r2, r2, #1
 8006136:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006142:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006146:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614c:	f003 021f 	and.w	r2, r3, #31
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006154:	2101      	movs	r1, #1
 8006156:	fa01 f202 	lsl.w	r2, r1, r2
 800615a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006164:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00c      	beq.n	8006188 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006178:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800617c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006186:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800619c:	2b00      	cmp	r3, #0
 800619e:	d003      	beq.n	80061a8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	4798      	blx	r3
    }
  }
  return status;
 80061a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b084      	sub	sp, #16
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ce:	f003 031f 	and.w	r3, r3, #31
 80061d2:	2204      	movs	r2, #4
 80061d4:	409a      	lsls	r2, r3
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4013      	ands	r3, r2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d026      	beq.n	800622c <HAL_DMA_IRQHandler+0x7a>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d021      	beq.n	800622c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0320 	and.w	r3, r3, #32
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d107      	bne.n	8006206 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 0204 	bic.w	r2, r2, #4
 8006204:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620a:	f003 021f 	and.w	r2, r3, #31
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006212:	2104      	movs	r1, #4
 8006214:	fa01 f202 	lsl.w	r2, r1, r2
 8006218:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621e:	2b00      	cmp	r3, #0
 8006220:	d071      	beq.n	8006306 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800622a:	e06c      	b.n	8006306 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006230:	f003 031f 	and.w	r3, r3, #31
 8006234:	2202      	movs	r2, #2
 8006236:	409a      	lsls	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4013      	ands	r3, r2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d02e      	beq.n	800629e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	2b00      	cmp	r3, #0
 8006248:	d029      	beq.n	800629e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0320 	and.w	r3, r3, #32
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10b      	bne.n	8006270 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f022 020a 	bic.w	r2, r2, #10
 8006266:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006274:	f003 021f 	and.w	r2, r3, #31
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627c:	2102      	movs	r1, #2
 800627e:	fa01 f202 	lsl.w	r2, r1, r2
 8006282:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006290:	2b00      	cmp	r3, #0
 8006292:	d038      	beq.n	8006306 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800629c:	e033      	b.n	8006306 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a2:	f003 031f 	and.w	r3, r3, #31
 80062a6:	2208      	movs	r2, #8
 80062a8:	409a      	lsls	r2, r3
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	4013      	ands	r3, r2
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d02a      	beq.n	8006308 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f003 0308 	and.w	r3, r3, #8
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d025      	beq.n	8006308 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 020e 	bic.w	r2, r2, #14
 80062ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d0:	f003 021f 	and.w	r2, r3, #31
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d8:	2101      	movs	r1, #1
 80062da:	fa01 f202 	lsl.w	r2, r1, r2
 80062de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d004      	beq.n	8006308 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006306:	bf00      	nop
 8006308:	bf00      	nop
}
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
 800631c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006326:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632c:	2b00      	cmp	r3, #0
 800632e:	d004      	beq.n	800633a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006338:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633e:	f003 021f 	and.w	r2, r3, #31
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006346:	2101      	movs	r1, #1
 8006348:	fa01 f202 	lsl.w	r2, r1, r2
 800634c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	2b10      	cmp	r3, #16
 800635c:	d108      	bne.n	8006370 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800636e:	e007      	b.n	8006380 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	60da      	str	r2, [r3, #12]
}
 8006380:	bf00      	nop
 8006382:	3714      	adds	r7, #20
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800638c:	b480      	push	{r7}
 800638e:	b087      	sub	sp, #28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	461a      	mov	r2, r3
 800639a:	4b16      	ldr	r3, [pc, #88]	@ (80063f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800639c:	429a      	cmp	r2, r3
 800639e:	d802      	bhi.n	80063a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80063a0:	4b15      	ldr	r3, [pc, #84]	@ (80063f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	e001      	b.n	80063aa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80063a6:	4b15      	ldr	r3, [pc, #84]	@ (80063fc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80063a8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	3b08      	subs	r3, #8
 80063b6:	4a12      	ldr	r2, [pc, #72]	@ (8006400 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80063b8:	fba2 2303 	umull	r2, r3, r2, r3
 80063bc:	091b      	lsrs	r3, r3, #4
 80063be:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063c4:	089b      	lsrs	r3, r3, #2
 80063c6:	009a      	lsls	r2, r3, #2
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	4413      	add	r3, r2
 80063cc:	461a      	mov	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a0b      	ldr	r2, [pc, #44]	@ (8006404 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80063d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f003 031f 	and.w	r3, r3, #31
 80063de:	2201      	movs	r2, #1
 80063e0:	409a      	lsls	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80063e6:	bf00      	nop
 80063e8:	371c      	adds	r7, #28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	40020407 	.word	0x40020407
 80063f8:	40020800 	.word	0x40020800
 80063fc:	40020820 	.word	0x40020820
 8006400:	cccccccd 	.word	0xcccccccd
 8006404:	40020880 	.word	0x40020880

08006408 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	b2db      	uxtb	r3, r3
 8006416:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	4b0b      	ldr	r3, [pc, #44]	@ (8006448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800641c:	4413      	add	r3, r2
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	461a      	mov	r2, r3
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a08      	ldr	r2, [pc, #32]	@ (800644c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800642a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3b01      	subs	r3, #1
 8006430:	f003 031f 	and.w	r3, r3, #31
 8006434:	2201      	movs	r2, #1
 8006436:	409a      	lsls	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800643c:	bf00      	nop
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	1000823f 	.word	0x1000823f
 800644c:	40020940 	.word	0x40020940

08006450 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006450:	b480      	push	{r7}
 8006452:	b087      	sub	sp, #28
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800645e:	e15a      	b.n	8006716 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	2101      	movs	r1, #1
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	fa01 f303 	lsl.w	r3, r1, r3
 800646c:	4013      	ands	r3, r2
 800646e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2b00      	cmp	r3, #0
 8006474:	f000 814c 	beq.w	8006710 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f003 0303 	and.w	r3, r3, #3
 8006480:	2b01      	cmp	r3, #1
 8006482:	d005      	beq.n	8006490 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800648c:	2b02      	cmp	r3, #2
 800648e:	d130      	bne.n	80064f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	2203      	movs	r2, #3
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	43db      	mvns	r3, r3
 80064a2:	693a      	ldr	r2, [r7, #16]
 80064a4:	4013      	ands	r3, r2
 80064a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	005b      	lsls	r3, r3, #1
 80064b0:	fa02 f303 	lsl.w	r3, r2, r3
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80064c6:	2201      	movs	r2, #1
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	fa02 f303 	lsl.w	r3, r2, r3
 80064ce:	43db      	mvns	r3, r3
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	4013      	ands	r3, r2
 80064d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	091b      	lsrs	r3, r3, #4
 80064dc:	f003 0201 	and.w	r2, r3, #1
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	fa02 f303 	lsl.w	r3, r2, r3
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	2b03      	cmp	r3, #3
 80064fc:	d017      	beq.n	800652e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	2203      	movs	r2, #3
 800650a:	fa02 f303 	lsl.w	r3, r2, r3
 800650e:	43db      	mvns	r3, r3
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	4013      	ands	r3, r2
 8006514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	689a      	ldr	r2, [r3, #8]
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	fa02 f303 	lsl.w	r3, r2, r3
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4313      	orrs	r3, r2
 8006526:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	f003 0303 	and.w	r3, r3, #3
 8006536:	2b02      	cmp	r3, #2
 8006538:	d123      	bne.n	8006582 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	08da      	lsrs	r2, r3, #3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	3208      	adds	r2, #8
 8006542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006546:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	f003 0307 	and.w	r3, r3, #7
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	220f      	movs	r2, #15
 8006552:	fa02 f303 	lsl.w	r3, r2, r3
 8006556:	43db      	mvns	r3, r3
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	4013      	ands	r3, r2
 800655c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	691a      	ldr	r2, [r3, #16]
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	f003 0307 	and.w	r3, r3, #7
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	fa02 f303 	lsl.w	r3, r2, r3
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	4313      	orrs	r3, r2
 8006572:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	08da      	lsrs	r2, r3, #3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	3208      	adds	r2, #8
 800657c:	6939      	ldr	r1, [r7, #16]
 800657e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	2203      	movs	r2, #3
 800658e:	fa02 f303 	lsl.w	r3, r2, r3
 8006592:	43db      	mvns	r3, r3
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	4013      	ands	r3, r2
 8006598:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f003 0203 	and.w	r2, r3, #3
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	fa02 f303 	lsl.w	r3, r2, r3
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f000 80a6 	beq.w	8006710 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80065c4:	4b5b      	ldr	r3, [pc, #364]	@ (8006734 <HAL_GPIO_Init+0x2e4>)
 80065c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065c8:	4a5a      	ldr	r2, [pc, #360]	@ (8006734 <HAL_GPIO_Init+0x2e4>)
 80065ca:	f043 0301 	orr.w	r3, r3, #1
 80065ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80065d0:	4b58      	ldr	r3, [pc, #352]	@ (8006734 <HAL_GPIO_Init+0x2e4>)
 80065d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d4:	f003 0301 	and.w	r3, r3, #1
 80065d8:	60bb      	str	r3, [r7, #8]
 80065da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80065dc:	4a56      	ldr	r2, [pc, #344]	@ (8006738 <HAL_GPIO_Init+0x2e8>)
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	089b      	lsrs	r3, r3, #2
 80065e2:	3302      	adds	r3, #2
 80065e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f003 0303 	and.w	r3, r3, #3
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	220f      	movs	r2, #15
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	43db      	mvns	r3, r3
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	4013      	ands	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006606:	d01f      	beq.n	8006648 <HAL_GPIO_Init+0x1f8>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a4c      	ldr	r2, [pc, #304]	@ (800673c <HAL_GPIO_Init+0x2ec>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d019      	beq.n	8006644 <HAL_GPIO_Init+0x1f4>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a4b      	ldr	r2, [pc, #300]	@ (8006740 <HAL_GPIO_Init+0x2f0>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d013      	beq.n	8006640 <HAL_GPIO_Init+0x1f0>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a4a      	ldr	r2, [pc, #296]	@ (8006744 <HAL_GPIO_Init+0x2f4>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d00d      	beq.n	800663c <HAL_GPIO_Init+0x1ec>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a49      	ldr	r2, [pc, #292]	@ (8006748 <HAL_GPIO_Init+0x2f8>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d007      	beq.n	8006638 <HAL_GPIO_Init+0x1e8>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a48      	ldr	r2, [pc, #288]	@ (800674c <HAL_GPIO_Init+0x2fc>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d101      	bne.n	8006634 <HAL_GPIO_Init+0x1e4>
 8006630:	2305      	movs	r3, #5
 8006632:	e00a      	b.n	800664a <HAL_GPIO_Init+0x1fa>
 8006634:	2306      	movs	r3, #6
 8006636:	e008      	b.n	800664a <HAL_GPIO_Init+0x1fa>
 8006638:	2304      	movs	r3, #4
 800663a:	e006      	b.n	800664a <HAL_GPIO_Init+0x1fa>
 800663c:	2303      	movs	r3, #3
 800663e:	e004      	b.n	800664a <HAL_GPIO_Init+0x1fa>
 8006640:	2302      	movs	r3, #2
 8006642:	e002      	b.n	800664a <HAL_GPIO_Init+0x1fa>
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <HAL_GPIO_Init+0x1fa>
 8006648:	2300      	movs	r3, #0
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	f002 0203 	and.w	r2, r2, #3
 8006650:	0092      	lsls	r2, r2, #2
 8006652:	4093      	lsls	r3, r2
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	4313      	orrs	r3, r2
 8006658:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800665a:	4937      	ldr	r1, [pc, #220]	@ (8006738 <HAL_GPIO_Init+0x2e8>)
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	089b      	lsrs	r3, r3, #2
 8006660:	3302      	adds	r3, #2
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006668:	4b39      	ldr	r3, [pc, #228]	@ (8006750 <HAL_GPIO_Init+0x300>)
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	43db      	mvns	r3, r3
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	4013      	ands	r3, r2
 8006676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d003      	beq.n	800668c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006684:	693a      	ldr	r2, [r7, #16]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	4313      	orrs	r3, r2
 800668a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800668c:	4a30      	ldr	r2, [pc, #192]	@ (8006750 <HAL_GPIO_Init+0x300>)
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006692:	4b2f      	ldr	r3, [pc, #188]	@ (8006750 <HAL_GPIO_Init+0x300>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	43db      	mvns	r3, r3
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	4013      	ands	r3, r2
 80066a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d003      	beq.n	80066b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80066b6:	4a26      	ldr	r2, [pc, #152]	@ (8006750 <HAL_GPIO_Init+0x300>)
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80066bc:	4b24      	ldr	r3, [pc, #144]	@ (8006750 <HAL_GPIO_Init+0x300>)
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	43db      	mvns	r3, r3
 80066c6:	693a      	ldr	r2, [r7, #16]
 80066c8:	4013      	ands	r3, r2
 80066ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d003      	beq.n	80066e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	4313      	orrs	r3, r2
 80066de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80066e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006750 <HAL_GPIO_Init+0x300>)
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80066e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006750 <HAL_GPIO_Init+0x300>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	43db      	mvns	r3, r3
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	4013      	ands	r3, r2
 80066f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	4313      	orrs	r3, r2
 8006708:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800670a:	4a11      	ldr	r2, [pc, #68]	@ (8006750 <HAL_GPIO_Init+0x300>)
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	3301      	adds	r3, #1
 8006714:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	fa22 f303 	lsr.w	r3, r2, r3
 8006720:	2b00      	cmp	r3, #0
 8006722:	f47f ae9d 	bne.w	8006460 <HAL_GPIO_Init+0x10>
  }
}
 8006726:	bf00      	nop
 8006728:	bf00      	nop
 800672a:	371c      	adds	r7, #28
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr
 8006734:	40021000 	.word	0x40021000
 8006738:	40010000 	.word	0x40010000
 800673c:	48000400 	.word	0x48000400
 8006740:	48000800 	.word	0x48000800
 8006744:	48000c00 	.word	0x48000c00
 8006748:	48001000 	.word	0x48001000
 800674c:	48001400 	.word	0x48001400
 8006750:	40010400 	.word	0x40010400

08006754 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	460b      	mov	r3, r1
 800675e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	691a      	ldr	r2, [r3, #16]
 8006764:	887b      	ldrh	r3, [r7, #2]
 8006766:	4013      	ands	r3, r2
 8006768:	2b00      	cmp	r3, #0
 800676a:	d002      	beq.n	8006772 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800676c:	2301      	movs	r3, #1
 800676e:	73fb      	strb	r3, [r7, #15]
 8006770:	e001      	b.n	8006776 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006772:	2300      	movs	r3, #0
 8006774:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006776:	7bfb      	ldrb	r3, [r7, #15]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	460b      	mov	r3, r1
 800678e:	807b      	strh	r3, [r7, #2]
 8006790:	4613      	mov	r3, r2
 8006792:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006794:	787b      	ldrb	r3, [r7, #1]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800679a:	887a      	ldrh	r2, [r7, #2]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80067a0:	e002      	b.n	80067a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80067a2:	887a      	ldrh	r2, [r7, #2]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	4603      	mov	r3, r0
 80067bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80067be:	4b08      	ldr	r3, [pc, #32]	@ (80067e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80067c0:	695a      	ldr	r2, [r3, #20]
 80067c2:	88fb      	ldrh	r3, [r7, #6]
 80067c4:	4013      	ands	r3, r2
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d006      	beq.n	80067d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80067ca:	4a05      	ldr	r2, [pc, #20]	@ (80067e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80067cc:	88fb      	ldrh	r3, [r7, #6]
 80067ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80067d0:	88fb      	ldrh	r3, [r7, #6]
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fc fa93 	bl	8002cfe <HAL_GPIO_EXTI_Callback>
  }
}
 80067d8:	bf00      	nop
 80067da:	3708      	adds	r7, #8
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	40010400 	.word	0x40010400

080067e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d141      	bne.n	8006876 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067f2:	4b4b      	ldr	r3, [pc, #300]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80067fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067fe:	d131      	bne.n	8006864 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006800:	4b47      	ldr	r3, [pc, #284]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006806:	4a46      	ldr	r2, [pc, #280]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800680c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006810:	4b43      	ldr	r3, [pc, #268]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006818:	4a41      	ldr	r2, [pc, #260]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800681a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800681e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006820:	4b40      	ldr	r3, [pc, #256]	@ (8006924 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2232      	movs	r2, #50	@ 0x32
 8006826:	fb02 f303 	mul.w	r3, r2, r3
 800682a:	4a3f      	ldr	r2, [pc, #252]	@ (8006928 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800682c:	fba2 2303 	umull	r2, r3, r2, r3
 8006830:	0c9b      	lsrs	r3, r3, #18
 8006832:	3301      	adds	r3, #1
 8006834:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006836:	e002      	b.n	800683e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	3b01      	subs	r3, #1
 800683c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800683e:	4b38      	ldr	r3, [pc, #224]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800684a:	d102      	bne.n	8006852 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f2      	bne.n	8006838 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006852:	4b33      	ldr	r3, [pc, #204]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800685a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800685e:	d158      	bne.n	8006912 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e057      	b.n	8006914 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006864:	4b2e      	ldr	r3, [pc, #184]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800686a:	4a2d      	ldr	r2, [pc, #180]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800686c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006870:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006874:	e04d      	b.n	8006912 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800687c:	d141      	bne.n	8006902 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800687e:	4b28      	ldr	r3, [pc, #160]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800688a:	d131      	bne.n	80068f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800688c:	4b24      	ldr	r3, [pc, #144]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800688e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006892:	4a23      	ldr	r2, [pc, #140]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800689c:	4b20      	ldr	r3, [pc, #128]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80068a4:	4a1e      	ldr	r2, [pc, #120]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80068aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80068ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006924 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2232      	movs	r2, #50	@ 0x32
 80068b2:	fb02 f303 	mul.w	r3, r2, r3
 80068b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006928 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80068b8:	fba2 2303 	umull	r2, r3, r2, r3
 80068bc:	0c9b      	lsrs	r3, r3, #18
 80068be:	3301      	adds	r3, #1
 80068c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068c2:	e002      	b.n	80068ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	3b01      	subs	r3, #1
 80068c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068ca:	4b15      	ldr	r3, [pc, #84]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068d6:	d102      	bne.n	80068de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1f2      	bne.n	80068c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80068de:	4b10      	ldr	r3, [pc, #64]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068ea:	d112      	bne.n	8006912 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e011      	b.n	8006914 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80068f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006900:	e007      	b.n	8006912 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006902:	4b07      	ldr	r3, [pc, #28]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800690a:	4a05      	ldr	r2, [pc, #20]	@ (8006920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800690c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006910:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006912:	2300      	movs	r3, #0
}
 8006914:	4618      	mov	r0, r3
 8006916:	3714      	adds	r7, #20
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	40007000 	.word	0x40007000
 8006924:	20000158 	.word	0x20000158
 8006928:	431bde83 	.word	0x431bde83

0800692c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800692c:	b480      	push	{r7}
 800692e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006930:	4b05      	ldr	r3, [pc, #20]	@ (8006948 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	4a04      	ldr	r2, [pc, #16]	@ (8006948 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006936:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800693a:	6093      	str	r3, [r2, #8]
}
 800693c:	bf00      	nop
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40007000 	.word	0x40007000

0800694c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b088      	sub	sp, #32
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d101      	bne.n	800695e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e2fe      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d075      	beq.n	8006a56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800696a:	4b97      	ldr	r3, [pc, #604]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f003 030c 	and.w	r3, r3, #12
 8006972:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006974:	4b94      	ldr	r3, [pc, #592]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	f003 0303 	and.w	r3, r3, #3
 800697c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b0c      	cmp	r3, #12
 8006982:	d102      	bne.n	800698a <HAL_RCC_OscConfig+0x3e>
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	2b03      	cmp	r3, #3
 8006988:	d002      	beq.n	8006990 <HAL_RCC_OscConfig+0x44>
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2b08      	cmp	r3, #8
 800698e:	d10b      	bne.n	80069a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006990:	4b8d      	ldr	r3, [pc, #564]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d05b      	beq.n	8006a54 <HAL_RCC_OscConfig+0x108>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d157      	bne.n	8006a54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e2d9      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069b0:	d106      	bne.n	80069c0 <HAL_RCC_OscConfig+0x74>
 80069b2:	4b85      	ldr	r3, [pc, #532]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a84      	ldr	r2, [pc, #528]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069bc:	6013      	str	r3, [r2, #0]
 80069be:	e01d      	b.n	80069fc <HAL_RCC_OscConfig+0xb0>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069c8:	d10c      	bne.n	80069e4 <HAL_RCC_OscConfig+0x98>
 80069ca:	4b7f      	ldr	r3, [pc, #508]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a7e      	ldr	r2, [pc, #504]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069d4:	6013      	str	r3, [r2, #0]
 80069d6:	4b7c      	ldr	r3, [pc, #496]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a7b      	ldr	r2, [pc, #492]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	e00b      	b.n	80069fc <HAL_RCC_OscConfig+0xb0>
 80069e4:	4b78      	ldr	r3, [pc, #480]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a77      	ldr	r2, [pc, #476]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069ee:	6013      	str	r3, [r2, #0]
 80069f0:	4b75      	ldr	r3, [pc, #468]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a74      	ldr	r2, [pc, #464]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 80069f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80069fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d013      	beq.n	8006a2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a04:	f7fd fc3c 	bl	8004280 <HAL_GetTick>
 8006a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a0a:	e008      	b.n	8006a1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a0c:	f7fd fc38 	bl	8004280 <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	2b64      	cmp	r3, #100	@ 0x64
 8006a18:	d901      	bls.n	8006a1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	e29e      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a1e:	4b6a      	ldr	r3, [pc, #424]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d0f0      	beq.n	8006a0c <HAL_RCC_OscConfig+0xc0>
 8006a2a:	e014      	b.n	8006a56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a2c:	f7fd fc28 	bl	8004280 <HAL_GetTick>
 8006a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a34:	f7fd fc24 	bl	8004280 <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b64      	cmp	r3, #100	@ 0x64
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e28a      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a46:	4b60      	ldr	r3, [pc, #384]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1f0      	bne.n	8006a34 <HAL_RCC_OscConfig+0xe8>
 8006a52:	e000      	b.n	8006a56 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d075      	beq.n	8006b4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a62:	4b59      	ldr	r3, [pc, #356]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f003 030c 	and.w	r3, r3, #12
 8006a6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a6c:	4b56      	ldr	r3, [pc, #344]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	f003 0303 	and.w	r3, r3, #3
 8006a74:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	2b0c      	cmp	r3, #12
 8006a7a:	d102      	bne.n	8006a82 <HAL_RCC_OscConfig+0x136>
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d002      	beq.n	8006a88 <HAL_RCC_OscConfig+0x13c>
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	2b04      	cmp	r3, #4
 8006a86:	d11f      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a88:	4b4f      	ldr	r3, [pc, #316]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d005      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x154>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e25d      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006aa0:	4b49      	ldr	r3, [pc, #292]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	061b      	lsls	r3, r3, #24
 8006aae:	4946      	ldr	r1, [pc, #280]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006ab4:	4b45      	ldr	r3, [pc, #276]	@ (8006bcc <HAL_RCC_OscConfig+0x280>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7fd fb95 	bl	80041e8 <HAL_InitTick>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d043      	beq.n	8006b4c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e249      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d023      	beq.n	8006b18 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ad0:	4b3d      	ldr	r3, [pc, #244]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a3c      	ldr	r2, [pc, #240]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ada:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006adc:	f7fd fbd0 	bl	8004280 <HAL_GetTick>
 8006ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ae2:	e008      	b.n	8006af6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ae4:	f7fd fbcc 	bl	8004280 <HAL_GetTick>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d901      	bls.n	8006af6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e232      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006af6:	4b34      	ldr	r3, [pc, #208]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d0f0      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b02:	4b31      	ldr	r3, [pc, #196]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	061b      	lsls	r3, r3, #24
 8006b10:	492d      	ldr	r1, [pc, #180]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	604b      	str	r3, [r1, #4]
 8006b16:	e01a      	b.n	8006b4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b18:	4b2b      	ldr	r3, [pc, #172]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a2a      	ldr	r2, [pc, #168]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b24:	f7fd fbac 	bl	8004280 <HAL_GetTick>
 8006b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b2c:	f7fd fba8 	bl	8004280 <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e20e      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b3e:	4b22      	ldr	r3, [pc, #136]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1f0      	bne.n	8006b2c <HAL_RCC_OscConfig+0x1e0>
 8006b4a:	e000      	b.n	8006b4e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0308 	and.w	r3, r3, #8
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d041      	beq.n	8006bde <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d01c      	beq.n	8006b9c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b62:	4b19      	ldr	r3, [pc, #100]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b68:	4a17      	ldr	r2, [pc, #92]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b6a:	f043 0301 	orr.w	r3, r3, #1
 8006b6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b72:	f7fd fb85 	bl	8004280 <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b78:	e008      	b.n	8006b8c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b7a:	f7fd fb81 	bl	8004280 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e1e7      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d0ef      	beq.n	8006b7a <HAL_RCC_OscConfig+0x22e>
 8006b9a:	e020      	b.n	8006bde <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ba2:	4a09      	ldr	r2, [pc, #36]	@ (8006bc8 <HAL_RCC_OscConfig+0x27c>)
 8006ba4:	f023 0301 	bic.w	r3, r3, #1
 8006ba8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bac:	f7fd fb68 	bl	8004280 <HAL_GetTick>
 8006bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bb2:	e00d      	b.n	8006bd0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bb4:	f7fd fb64 	bl	8004280 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d906      	bls.n	8006bd0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e1ca      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
 8006bc6:	bf00      	nop
 8006bc8:	40021000 	.word	0x40021000
 8006bcc:	2000015c 	.word	0x2000015c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bd0:	4b8c      	ldr	r3, [pc, #560]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1ea      	bne.n	8006bb4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0304 	and.w	r3, r3, #4
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 80a6 	beq.w	8006d38 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bec:	2300      	movs	r3, #0
 8006bee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006bf0:	4b84      	ldr	r3, [pc, #528]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_RCC_OscConfig+0x2b4>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e000      	b.n	8006c02 <HAL_RCC_OscConfig+0x2b6>
 8006c00:	2300      	movs	r3, #0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00d      	beq.n	8006c22 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c06:	4b7f      	ldr	r3, [pc, #508]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c0a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c12:	4b7c      	ldr	r3, [pc, #496]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c1a:	60fb      	str	r3, [r7, #12]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c22:	4b79      	ldr	r3, [pc, #484]	@ (8006e08 <HAL_RCC_OscConfig+0x4bc>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d118      	bne.n	8006c60 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c2e:	4b76      	ldr	r3, [pc, #472]	@ (8006e08 <HAL_RCC_OscConfig+0x4bc>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a75      	ldr	r2, [pc, #468]	@ (8006e08 <HAL_RCC_OscConfig+0x4bc>)
 8006c34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c3a:	f7fd fb21 	bl	8004280 <HAL_GetTick>
 8006c3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c40:	e008      	b.n	8006c54 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c42:	f7fd fb1d 	bl	8004280 <HAL_GetTick>
 8006c46:	4602      	mov	r2, r0
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	1ad3      	subs	r3, r2, r3
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d901      	bls.n	8006c54 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006c50:	2303      	movs	r3, #3
 8006c52:	e183      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c54:	4b6c      	ldr	r3, [pc, #432]	@ (8006e08 <HAL_RCC_OscConfig+0x4bc>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d0f0      	beq.n	8006c42 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d108      	bne.n	8006c7a <HAL_RCC_OscConfig+0x32e>
 8006c68:	4b66      	ldr	r3, [pc, #408]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c6e:	4a65      	ldr	r2, [pc, #404]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c70:	f043 0301 	orr.w	r3, r3, #1
 8006c74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c78:	e024      	b.n	8006cc4 <HAL_RCC_OscConfig+0x378>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	2b05      	cmp	r3, #5
 8006c80:	d110      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x358>
 8006c82:	4b60      	ldr	r3, [pc, #384]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c88:	4a5e      	ldr	r2, [pc, #376]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c8a:	f043 0304 	orr.w	r3, r3, #4
 8006c8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c92:	4b5c      	ldr	r3, [pc, #368]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c98:	4a5a      	ldr	r2, [pc, #360]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006c9a:	f043 0301 	orr.w	r3, r3, #1
 8006c9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ca2:	e00f      	b.n	8006cc4 <HAL_RCC_OscConfig+0x378>
 8006ca4:	4b57      	ldr	r3, [pc, #348]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006caa:	4a56      	ldr	r2, [pc, #344]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006cac:	f023 0301 	bic.w	r3, r3, #1
 8006cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cb4:	4b53      	ldr	r3, [pc, #332]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cba:	4a52      	ldr	r2, [pc, #328]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006cbc:	f023 0304 	bic.w	r3, r3, #4
 8006cc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d016      	beq.n	8006cfa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ccc:	f7fd fad8 	bl	8004280 <HAL_GetTick>
 8006cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cd2:	e00a      	b.n	8006cea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cd4:	f7fd fad4 	bl	8004280 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d901      	bls.n	8006cea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e138      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cea:	4b46      	ldr	r3, [pc, #280]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0ed      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x388>
 8006cf8:	e015      	b.n	8006d26 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cfa:	f7fd fac1 	bl	8004280 <HAL_GetTick>
 8006cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d00:	e00a      	b.n	8006d18 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d02:	f7fd fabd 	bl	8004280 <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e121      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d18:	4b3a      	ldr	r3, [pc, #232]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1ed      	bne.n	8006d02 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006d26:	7ffb      	ldrb	r3, [r7, #31]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d105      	bne.n	8006d38 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d2c:	4b35      	ldr	r3, [pc, #212]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d30:	4a34      	ldr	r2, [pc, #208]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d36:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0320 	and.w	r3, r3, #32
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d03c      	beq.n	8006dbe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01c      	beq.n	8006d86 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d4c:	4b2d      	ldr	r3, [pc, #180]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d52:	4a2c      	ldr	r2, [pc, #176]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d54:	f043 0301 	orr.w	r3, r3, #1
 8006d58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d5c:	f7fd fa90 	bl	8004280 <HAL_GetTick>
 8006d60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d64:	f7fd fa8c 	bl	8004280 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e0f2      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d76:	4b23      	ldr	r3, [pc, #140]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d7c:	f003 0302 	and.w	r3, r3, #2
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0ef      	beq.n	8006d64 <HAL_RCC_OscConfig+0x418>
 8006d84:	e01b      	b.n	8006dbe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d86:	4b1f      	ldr	r3, [pc, #124]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006d8e:	f023 0301 	bic.w	r3, r3, #1
 8006d92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d96:	f7fd fa73 	bl	8004280 <HAL_GetTick>
 8006d9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d9c:	e008      	b.n	8006db0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d9e:	f7fd fa6f 	bl	8004280 <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d901      	bls.n	8006db0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e0d5      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006db0:	4b14      	ldr	r3, [pc, #80]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006db2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1ef      	bne.n	8006d9e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f000 80c9 	beq.w	8006f5a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f003 030c 	and.w	r3, r3, #12
 8006dd0:	2b0c      	cmp	r3, #12
 8006dd2:	f000 8083 	beq.w	8006edc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	69db      	ldr	r3, [r3, #28]
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d15e      	bne.n	8006e9c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dde:	4b09      	ldr	r3, [pc, #36]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a08      	ldr	r2, [pc, #32]	@ (8006e04 <HAL_RCC_OscConfig+0x4b8>)
 8006de4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006de8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dea:	f7fd fa49 	bl	8004280 <HAL_GetTick>
 8006dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006df0:	e00c      	b.n	8006e0c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006df2:	f7fd fa45 	bl	8004280 <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d905      	bls.n	8006e0c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e0ab      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
 8006e04:	40021000 	.word	0x40021000
 8006e08:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e0c:	4b55      	ldr	r3, [pc, #340]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1ec      	bne.n	8006df2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e18:	4b52      	ldr	r3, [pc, #328]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e1a:	68da      	ldr	r2, [r3, #12]
 8006e1c:	4b52      	ldr	r3, [pc, #328]	@ (8006f68 <HAL_RCC_OscConfig+0x61c>)
 8006e1e:	4013      	ands	r3, r2
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	6a11      	ldr	r1, [r2, #32]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006e28:	3a01      	subs	r2, #1
 8006e2a:	0112      	lsls	r2, r2, #4
 8006e2c:	4311      	orrs	r1, r2
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006e32:	0212      	lsls	r2, r2, #8
 8006e34:	4311      	orrs	r1, r2
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e3a:	0852      	lsrs	r2, r2, #1
 8006e3c:	3a01      	subs	r2, #1
 8006e3e:	0552      	lsls	r2, r2, #21
 8006e40:	4311      	orrs	r1, r2
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e46:	0852      	lsrs	r2, r2, #1
 8006e48:	3a01      	subs	r2, #1
 8006e4a:	0652      	lsls	r2, r2, #25
 8006e4c:	4311      	orrs	r1, r2
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006e52:	06d2      	lsls	r2, r2, #27
 8006e54:	430a      	orrs	r2, r1
 8006e56:	4943      	ldr	r1, [pc, #268]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e5c:	4b41      	ldr	r3, [pc, #260]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a40      	ldr	r2, [pc, #256]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e66:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e68:	4b3e      	ldr	r3, [pc, #248]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	4a3d      	ldr	r2, [pc, #244]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e74:	f7fd fa04 	bl	8004280 <HAL_GetTick>
 8006e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e7a:	e008      	b.n	8006e8e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e7c:	f7fd fa00 	bl	8004280 <HAL_GetTick>
 8006e80:	4602      	mov	r2, r0
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d901      	bls.n	8006e8e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e066      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e8e:	4b35      	ldr	r3, [pc, #212]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d0f0      	beq.n	8006e7c <HAL_RCC_OscConfig+0x530>
 8006e9a:	e05e      	b.n	8006f5a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e9c:	4b31      	ldr	r3, [pc, #196]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a30      	ldr	r2, [pc, #192]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006ea2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ea6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea8:	f7fd f9ea 	bl	8004280 <HAL_GetTick>
 8006eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006eae:	e008      	b.n	8006ec2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006eb0:	f7fd f9e6 	bl	8004280 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d901      	bls.n	8006ec2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e04c      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ec2:	4b28      	ldr	r3, [pc, #160]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1f0      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006ece:	4b25      	ldr	r3, [pc, #148]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006ed0:	68da      	ldr	r2, [r3, #12]
 8006ed2:	4924      	ldr	r1, [pc, #144]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006ed4:	4b25      	ldr	r3, [pc, #148]	@ (8006f6c <HAL_RCC_OscConfig+0x620>)
 8006ed6:	4013      	ands	r3, r2
 8006ed8:	60cb      	str	r3, [r1, #12]
 8006eda:	e03e      	b.n	8006f5a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	69db      	ldr	r3, [r3, #28]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d101      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e039      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f64 <HAL_RCC_OscConfig+0x618>)
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f003 0203 	and.w	r2, r3, #3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a1b      	ldr	r3, [r3, #32]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d12c      	bne.n	8006f56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f06:	3b01      	subs	r3, #1
 8006f08:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d123      	bne.n	8006f56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f18:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d11b      	bne.n	8006f56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f28:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d113      	bne.n	8006f56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f38:	085b      	lsrs	r3, r3, #1
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d109      	bne.n	8006f56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f4c:	085b      	lsrs	r3, r3, #1
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d001      	beq.n	8006f5a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3720      	adds	r7, #32
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40021000 	.word	0x40021000
 8006f68:	019f800c 	.word	0x019f800c
 8006f6c:	feeefffc 	.word	0xfeeefffc

08006f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e11e      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f88:	4b91      	ldr	r3, [pc, #580]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 030f 	and.w	r3, r3, #15
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d910      	bls.n	8006fb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f96:	4b8e      	ldr	r3, [pc, #568]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f023 020f 	bic.w	r2, r3, #15
 8006f9e:	498c      	ldr	r1, [pc, #560]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fa6:	4b8a      	ldr	r3, [pc, #552]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 030f 	and.w	r3, r3, #15
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d001      	beq.n	8006fb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e106      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d073      	beq.n	80070ac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	2b03      	cmp	r3, #3
 8006fca:	d129      	bne.n	8007020 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fcc:	4b81      	ldr	r3, [pc, #516]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e0f4      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006fdc:	f000 f99e 	bl	800731c <RCC_GetSysClockFreqFromPLLSource>
 8006fe0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	4a7c      	ldr	r2, [pc, #496]	@ (80071d8 <HAL_RCC_ClockConfig+0x268>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d93f      	bls.n	800706a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006fea:	4b7a      	ldr	r3, [pc, #488]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d009      	beq.n	800700a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d033      	beq.n	800706a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007006:	2b00      	cmp	r3, #0
 8007008:	d12f      	bne.n	800706a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800700a:	4b72      	ldr	r3, [pc, #456]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007012:	4a70      	ldr	r2, [pc, #448]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007018:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800701a:	2380      	movs	r3, #128	@ 0x80
 800701c:	617b      	str	r3, [r7, #20]
 800701e:	e024      	b.n	800706a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	2b02      	cmp	r3, #2
 8007026:	d107      	bne.n	8007038 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007028:	4b6a      	ldr	r3, [pc, #424]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d109      	bne.n	8007048 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e0c6      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007038:	4b66      	ldr	r3, [pc, #408]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007040:	2b00      	cmp	r3, #0
 8007042:	d101      	bne.n	8007048 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e0be      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007048:	f000 f8ce 	bl	80071e8 <HAL_RCC_GetSysClockFreq>
 800704c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	4a61      	ldr	r2, [pc, #388]	@ (80071d8 <HAL_RCC_ClockConfig+0x268>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d909      	bls.n	800706a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007056:	4b5f      	ldr	r3, [pc, #380]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800705e:	4a5d      	ldr	r2, [pc, #372]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007060:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007064:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007066:	2380      	movs	r3, #128	@ 0x80
 8007068:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800706a:	4b5a      	ldr	r3, [pc, #360]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f023 0203 	bic.w	r2, r3, #3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	4957      	ldr	r1, [pc, #348]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007078:	4313      	orrs	r3, r2
 800707a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800707c:	f7fd f900 	bl	8004280 <HAL_GetTick>
 8007080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007082:	e00a      	b.n	800709a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007084:	f7fd f8fc 	bl	8004280 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007092:	4293      	cmp	r3, r2
 8007094:	d901      	bls.n	800709a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e095      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800709a:	4b4e      	ldr	r3, [pc, #312]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	f003 020c 	and.w	r2, r3, #12
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d1eb      	bne.n	8007084 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d023      	beq.n	8007100 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0304 	and.w	r3, r3, #4
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d005      	beq.n	80070d0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070c4:	4b43      	ldr	r3, [pc, #268]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	4a42      	ldr	r2, [pc, #264]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80070ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80070ce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0308 	and.w	r3, r3, #8
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d007      	beq.n	80070ec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80070dc:	4b3d      	ldr	r3, [pc, #244]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80070e4:	4a3b      	ldr	r2, [pc, #236]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80070e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80070ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070ec:	4b39      	ldr	r3, [pc, #228]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	4936      	ldr	r1, [pc, #216]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80070fa:	4313      	orrs	r3, r2
 80070fc:	608b      	str	r3, [r1, #8]
 80070fe:	e008      	b.n	8007112 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	2b80      	cmp	r3, #128	@ 0x80
 8007104:	d105      	bne.n	8007112 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007106:	4b33      	ldr	r3, [pc, #204]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	4a32      	ldr	r2, [pc, #200]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800710c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007110:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007112:	4b2f      	ldr	r3, [pc, #188]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 030f 	and.w	r3, r3, #15
 800711a:	683a      	ldr	r2, [r7, #0]
 800711c:	429a      	cmp	r2, r3
 800711e:	d21d      	bcs.n	800715c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007120:	4b2b      	ldr	r3, [pc, #172]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f023 020f 	bic.w	r2, r3, #15
 8007128:	4929      	ldr	r1, [pc, #164]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	4313      	orrs	r3, r2
 800712e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007130:	f7fd f8a6 	bl	8004280 <HAL_GetTick>
 8007134:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007136:	e00a      	b.n	800714e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007138:	f7fd f8a2 	bl	8004280 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007146:	4293      	cmp	r3, r2
 8007148:	d901      	bls.n	800714e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e03b      	b.n	80071c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	4b20      	ldr	r3, [pc, #128]	@ (80071d0 <HAL_RCC_ClockConfig+0x260>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 030f 	and.w	r3, r3, #15
 8007156:	683a      	ldr	r2, [r7, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d1ed      	bne.n	8007138 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	2b00      	cmp	r3, #0
 8007166:	d008      	beq.n	800717a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007168:	4b1a      	ldr	r3, [pc, #104]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	4917      	ldr	r1, [pc, #92]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007176:	4313      	orrs	r3, r2
 8007178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0308 	and.w	r3, r3, #8
 8007182:	2b00      	cmp	r3, #0
 8007184:	d009      	beq.n	800719a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007186:	4b13      	ldr	r3, [pc, #76]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	691b      	ldr	r3, [r3, #16]
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	490f      	ldr	r1, [pc, #60]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 8007196:	4313      	orrs	r3, r2
 8007198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800719a:	f000 f825 	bl	80071e8 <HAL_RCC_GetSysClockFreq>
 800719e:	4602      	mov	r2, r0
 80071a0:	4b0c      	ldr	r3, [pc, #48]	@ (80071d4 <HAL_RCC_ClockConfig+0x264>)
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	091b      	lsrs	r3, r3, #4
 80071a6:	f003 030f 	and.w	r3, r3, #15
 80071aa:	490c      	ldr	r1, [pc, #48]	@ (80071dc <HAL_RCC_ClockConfig+0x26c>)
 80071ac:	5ccb      	ldrb	r3, [r1, r3]
 80071ae:	f003 031f 	and.w	r3, r3, #31
 80071b2:	fa22 f303 	lsr.w	r3, r2, r3
 80071b6:	4a0a      	ldr	r2, [pc, #40]	@ (80071e0 <HAL_RCC_ClockConfig+0x270>)
 80071b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80071ba:	4b0a      	ldr	r3, [pc, #40]	@ (80071e4 <HAL_RCC_ClockConfig+0x274>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fd f812 	bl	80041e8 <HAL_InitTick>
 80071c4:	4603      	mov	r3, r0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3718      	adds	r7, #24
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	40022000 	.word	0x40022000
 80071d4:	40021000 	.word	0x40021000
 80071d8:	04c4b400 	.word	0x04c4b400
 80071dc:	0800c418 	.word	0x0800c418
 80071e0:	20000158 	.word	0x20000158
 80071e4:	2000015c 	.word	0x2000015c

080071e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b087      	sub	sp, #28
 80071ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80071ee:	4b2c      	ldr	r3, [pc, #176]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f003 030c 	and.w	r3, r3, #12
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d102      	bne.n	8007200 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80071fa:	4b2a      	ldr	r3, [pc, #168]	@ (80072a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071fc:	613b      	str	r3, [r7, #16]
 80071fe:	e047      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007200:	4b27      	ldr	r3, [pc, #156]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	f003 030c 	and.w	r3, r3, #12
 8007208:	2b08      	cmp	r3, #8
 800720a:	d102      	bne.n	8007212 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800720c:	4b26      	ldr	r3, [pc, #152]	@ (80072a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800720e:	613b      	str	r3, [r7, #16]
 8007210:	e03e      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007212:	4b23      	ldr	r3, [pc, #140]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f003 030c 	and.w	r3, r3, #12
 800721a:	2b0c      	cmp	r3, #12
 800721c:	d136      	bne.n	800728c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800721e:	4b20      	ldr	r3, [pc, #128]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	f003 0303 	and.w	r3, r3, #3
 8007226:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007228:	4b1d      	ldr	r3, [pc, #116]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	091b      	lsrs	r3, r3, #4
 800722e:	f003 030f 	and.w	r3, r3, #15
 8007232:	3301      	adds	r3, #1
 8007234:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2b03      	cmp	r3, #3
 800723a:	d10c      	bne.n	8007256 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800723c:	4a1a      	ldr	r2, [pc, #104]	@ (80072a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	fbb2 f3f3 	udiv	r3, r2, r3
 8007244:	4a16      	ldr	r2, [pc, #88]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007246:	68d2      	ldr	r2, [r2, #12]
 8007248:	0a12      	lsrs	r2, r2, #8
 800724a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800724e:	fb02 f303 	mul.w	r3, r2, r3
 8007252:	617b      	str	r3, [r7, #20]
      break;
 8007254:	e00c      	b.n	8007270 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007256:	4a13      	ldr	r2, [pc, #76]	@ (80072a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	fbb2 f3f3 	udiv	r3, r2, r3
 800725e:	4a10      	ldr	r2, [pc, #64]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007260:	68d2      	ldr	r2, [r2, #12]
 8007262:	0a12      	lsrs	r2, r2, #8
 8007264:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007268:	fb02 f303 	mul.w	r3, r2, r3
 800726c:	617b      	str	r3, [r7, #20]
      break;
 800726e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007270:	4b0b      	ldr	r3, [pc, #44]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	0e5b      	lsrs	r3, r3, #25
 8007276:	f003 0303 	and.w	r3, r3, #3
 800727a:	3301      	adds	r3, #1
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007280:	697a      	ldr	r2, [r7, #20]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	fbb2 f3f3 	udiv	r3, r2, r3
 8007288:	613b      	str	r3, [r7, #16]
 800728a:	e001      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007290:	693b      	ldr	r3, [r7, #16]
}
 8007292:	4618      	mov	r0, r3
 8007294:	371c      	adds	r7, #28
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	40021000 	.word	0x40021000
 80072a4:	00f42400 	.word	0x00f42400
 80072a8:	016e3600 	.word	0x016e3600

080072ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072b0:	4b03      	ldr	r3, [pc, #12]	@ (80072c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80072b2:	681b      	ldr	r3, [r3, #0]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	20000158 	.word	0x20000158

080072c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80072c8:	f7ff fff0 	bl	80072ac <HAL_RCC_GetHCLKFreq>
 80072cc:	4602      	mov	r2, r0
 80072ce:	4b06      	ldr	r3, [pc, #24]	@ (80072e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	0a1b      	lsrs	r3, r3, #8
 80072d4:	f003 0307 	and.w	r3, r3, #7
 80072d8:	4904      	ldr	r1, [pc, #16]	@ (80072ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80072da:	5ccb      	ldrb	r3, [r1, r3]
 80072dc:	f003 031f 	and.w	r3, r3, #31
 80072e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	bd80      	pop	{r7, pc}
 80072e8:	40021000 	.word	0x40021000
 80072ec:	0800c428 	.word	0x0800c428

080072f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072f4:	f7ff ffda 	bl	80072ac <HAL_RCC_GetHCLKFreq>
 80072f8:	4602      	mov	r2, r0
 80072fa:	4b06      	ldr	r3, [pc, #24]	@ (8007314 <HAL_RCC_GetPCLK2Freq+0x24>)
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	0adb      	lsrs	r3, r3, #11
 8007300:	f003 0307 	and.w	r3, r3, #7
 8007304:	4904      	ldr	r1, [pc, #16]	@ (8007318 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007306:	5ccb      	ldrb	r3, [r1, r3]
 8007308:	f003 031f 	and.w	r3, r3, #31
 800730c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007310:	4618      	mov	r0, r3
 8007312:	bd80      	pop	{r7, pc}
 8007314:	40021000 	.word	0x40021000
 8007318:	0800c428 	.word	0x0800c428

0800731c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800731c:	b480      	push	{r7}
 800731e:	b087      	sub	sp, #28
 8007320:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007322:	4b1e      	ldr	r3, [pc, #120]	@ (800739c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f003 0303 	and.w	r3, r3, #3
 800732a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800732c:	4b1b      	ldr	r3, [pc, #108]	@ (800739c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	091b      	lsrs	r3, r3, #4
 8007332:	f003 030f 	and.w	r3, r3, #15
 8007336:	3301      	adds	r3, #1
 8007338:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	2b03      	cmp	r3, #3
 800733e:	d10c      	bne.n	800735a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007340:	4a17      	ldr	r2, [pc, #92]	@ (80073a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	fbb2 f3f3 	udiv	r3, r2, r3
 8007348:	4a14      	ldr	r2, [pc, #80]	@ (800739c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800734a:	68d2      	ldr	r2, [r2, #12]
 800734c:	0a12      	lsrs	r2, r2, #8
 800734e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007352:	fb02 f303 	mul.w	r3, r2, r3
 8007356:	617b      	str	r3, [r7, #20]
    break;
 8007358:	e00c      	b.n	8007374 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800735a:	4a12      	ldr	r2, [pc, #72]	@ (80073a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007362:	4a0e      	ldr	r2, [pc, #56]	@ (800739c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007364:	68d2      	ldr	r2, [r2, #12]
 8007366:	0a12      	lsrs	r2, r2, #8
 8007368:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800736c:	fb02 f303 	mul.w	r3, r2, r3
 8007370:	617b      	str	r3, [r7, #20]
    break;
 8007372:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007374:	4b09      	ldr	r3, [pc, #36]	@ (800739c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	0e5b      	lsrs	r3, r3, #25
 800737a:	f003 0303 	and.w	r3, r3, #3
 800737e:	3301      	adds	r3, #1
 8007380:	005b      	lsls	r3, r3, #1
 8007382:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007384:	697a      	ldr	r2, [r7, #20]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	fbb2 f3f3 	udiv	r3, r2, r3
 800738c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800738e:	687b      	ldr	r3, [r7, #4]
}
 8007390:	4618      	mov	r0, r3
 8007392:	371c      	adds	r7, #28
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	40021000 	.word	0x40021000
 80073a0:	016e3600 	.word	0x016e3600
 80073a4:	00f42400 	.word	0x00f42400

080073a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80073b0:	2300      	movs	r3, #0
 80073b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80073b4:	2300      	movs	r3, #0
 80073b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 8098 	beq.w	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073c6:	2300      	movs	r3, #0
 80073c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073ca:	4b43      	ldr	r3, [pc, #268]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d10d      	bne.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073d6:	4b40      	ldr	r3, [pc, #256]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073da:	4a3f      	ldr	r2, [pc, #252]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80073e2:	4b3d      	ldr	r3, [pc, #244]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073ea:	60bb      	str	r3, [r7, #8]
 80073ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073ee:	2301      	movs	r3, #1
 80073f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073f2:	4b3a      	ldr	r3, [pc, #232]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a39      	ldr	r2, [pc, #228]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80073fe:	f7fc ff3f 	bl	8004280 <HAL_GetTick>
 8007402:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007404:	e009      	b.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007406:	f7fc ff3b 	bl	8004280 <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	2b02      	cmp	r3, #2
 8007412:	d902      	bls.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	74fb      	strb	r3, [r7, #19]
        break;
 8007418:	e005      	b.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800741a:	4b30      	ldr	r3, [pc, #192]	@ (80074dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007422:	2b00      	cmp	r3, #0
 8007424:	d0ef      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007426:	7cfb      	ldrb	r3, [r7, #19]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d159      	bne.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800742c:	4b2a      	ldr	r3, [pc, #168]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800742e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007436:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d01e      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007442:	697a      	ldr	r2, [r7, #20]
 8007444:	429a      	cmp	r2, r3
 8007446:	d019      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007448:	4b23      	ldr	r3, [pc, #140]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800744a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007452:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007454:	4b20      	ldr	r3, [pc, #128]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800745a:	4a1f      	ldr	r2, [pc, #124]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800745c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007464:	4b1c      	ldr	r3, [pc, #112]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746a:	4a1b      	ldr	r2, [pc, #108]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800746c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007474:	4a18      	ldr	r2, [pc, #96]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d016      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007486:	f7fc fefb 	bl	8004280 <HAL_GetTick>
 800748a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800748c:	e00b      	b.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800748e:	f7fc fef7 	bl	8004280 <HAL_GetTick>
 8007492:	4602      	mov	r2, r0
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800749c:	4293      	cmp	r3, r2
 800749e:	d902      	bls.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	74fb      	strb	r3, [r7, #19]
            break;
 80074a4:	e006      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074a6:	4b0c      	ldr	r3, [pc, #48]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ac:	f003 0302 	and.w	r3, r3, #2
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d0ec      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80074b4:	7cfb      	ldrb	r3, [r7, #19]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10b      	bne.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074ba:	4b07      	ldr	r3, [pc, #28]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074c8:	4903      	ldr	r1, [pc, #12]	@ (80074d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80074d0:	e008      	b.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80074d2:	7cfb      	ldrb	r3, [r7, #19]
 80074d4:	74bb      	strb	r3, [r7, #18]
 80074d6:	e005      	b.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80074d8:	40021000 	.word	0x40021000
 80074dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074e0:	7cfb      	ldrb	r3, [r7, #19]
 80074e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074e4:	7c7b      	ldrb	r3, [r7, #17]
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d105      	bne.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074ea:	4ba7      	ldr	r3, [pc, #668]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ee:	4aa6      	ldr	r2, [pc, #664]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00a      	beq.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007502:	4ba1      	ldr	r3, [pc, #644]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007508:	f023 0203 	bic.w	r2, r3, #3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	499d      	ldr	r1, [pc, #628]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007512:	4313      	orrs	r3, r2
 8007514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0302 	and.w	r3, r3, #2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00a      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007524:	4b98      	ldr	r3, [pc, #608]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800752a:	f023 020c 	bic.w	r2, r3, #12
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	4995      	ldr	r1, [pc, #596]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007534:	4313      	orrs	r3, r2
 8007536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 0304 	and.w	r3, r3, #4
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00a      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007546:	4b90      	ldr	r3, [pc, #576]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800754c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	498c      	ldr	r1, [pc, #560]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007556:	4313      	orrs	r3, r2
 8007558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00a      	beq.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007568:	4b87      	ldr	r3, [pc, #540]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800756a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800756e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	4984      	ldr	r1, [pc, #528]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007578:	4313      	orrs	r3, r2
 800757a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0310 	and.w	r3, r3, #16
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00a      	beq.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800758a:	4b7f      	ldr	r3, [pc, #508]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800758c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007590:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	497b      	ldr	r1, [pc, #492]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800759a:	4313      	orrs	r3, r2
 800759c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0320 	and.w	r3, r3, #32
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00a      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075ac:	4b76      	ldr	r3, [pc, #472]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	4973      	ldr	r1, [pc, #460]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075bc:	4313      	orrs	r3, r2
 80075be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80075ce:	4b6e      	ldr	r3, [pc, #440]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	69db      	ldr	r3, [r3, #28]
 80075dc:	496a      	ldr	r1, [pc, #424]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00a      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80075f0:	4b65      	ldr	r3, [pc, #404]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	4962      	ldr	r1, [pc, #392]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007600:	4313      	orrs	r3, r2
 8007602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00a      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007612:	4b5d      	ldr	r3, [pc, #372]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007618:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007620:	4959      	ldr	r1, [pc, #356]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007622:	4313      	orrs	r3, r2
 8007624:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00a      	beq.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007634:	4b54      	ldr	r3, [pc, #336]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007636:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800763a:	f023 0203 	bic.w	r2, r3, #3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007642:	4951      	ldr	r1, [pc, #324]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007644:	4313      	orrs	r3, r2
 8007646:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00a      	beq.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007656:	4b4c      	ldr	r3, [pc, #304]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007664:	4948      	ldr	r1, [pc, #288]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007666:	4313      	orrs	r3, r2
 8007668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007674:	2b00      	cmp	r3, #0
 8007676:	d015      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007678:	4b43      	ldr	r3, [pc, #268]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800767a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800767e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007686:	4940      	ldr	r1, [pc, #256]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007688:	4313      	orrs	r3, r2
 800768a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007696:	d105      	bne.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007698:	4b3b      	ldr	r3, [pc, #236]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	4a3a      	ldr	r2, [pc, #232]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800769e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076a2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d015      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80076b0:	4b35      	ldr	r3, [pc, #212]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076be:	4932      	ldr	r1, [pc, #200]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076c0:	4313      	orrs	r3, r2
 80076c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076ce:	d105      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076d0:	4b2d      	ldr	r3, [pc, #180]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	4a2c      	ldr	r2, [pc, #176]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076da:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d015      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076e8:	4b27      	ldr	r3, [pc, #156]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f6:	4924      	ldr	r1, [pc, #144]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076f8:	4313      	orrs	r3, r2
 80076fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007702:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007706:	d105      	bne.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007708:	4b1f      	ldr	r3, [pc, #124]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	4a1e      	ldr	r2, [pc, #120]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800770e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007712:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800771c:	2b00      	cmp	r3, #0
 800771e:	d015      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007720:	4b19      	ldr	r3, [pc, #100]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007726:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800772e:	4916      	ldr	r1, [pc, #88]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007730:	4313      	orrs	r3, r2
 8007732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800773a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800773e:	d105      	bne.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007740:	4b11      	ldr	r3, [pc, #68]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	4a10      	ldr	r2, [pc, #64]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007746:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800774a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007754:	2b00      	cmp	r3, #0
 8007756:	d019      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007758:	4b0b      	ldr	r3, [pc, #44]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800775a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800775e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	4908      	ldr	r1, [pc, #32]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007768:	4313      	orrs	r3, r2
 800776a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007772:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007776:	d109      	bne.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007778:	4b03      	ldr	r3, [pc, #12]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	4a02      	ldr	r2, [pc, #8]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800777e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007782:	60d3      	str	r3, [r2, #12]
 8007784:	e002      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007786:	bf00      	nop
 8007788:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d015      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007798:	4b29      	ldr	r3, [pc, #164]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800779a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a6:	4926      	ldr	r1, [pc, #152]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077a8:	4313      	orrs	r3, r2
 80077aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077b6:	d105      	bne.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80077b8:	4b21      	ldr	r3, [pc, #132]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	4a20      	ldr	r2, [pc, #128]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077c2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d015      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80077d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077de:	4918      	ldr	r1, [pc, #96]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077e0:	4313      	orrs	r3, r2
 80077e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ee:	d105      	bne.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80077f0:	4b13      	ldr	r3, [pc, #76]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	4a12      	ldr	r2, [pc, #72]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077fa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d015      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007808:	4b0d      	ldr	r3, [pc, #52]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800780a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800780e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007816:	490a      	ldr	r1, [pc, #40]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007818:	4313      	orrs	r3, r2
 800781a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007822:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007826:	d105      	bne.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007828:	4b05      	ldr	r3, [pc, #20]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	4a04      	ldr	r2, [pc, #16]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800782e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007832:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007834:	7cbb      	ldrb	r3, [r7, #18]
}
 8007836:	4618      	mov	r0, r3
 8007838:	3718      	adds	r7, #24
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	40021000 	.word	0x40021000

08007844 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d101      	bne.n	8007856 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e054      	b.n	8007900 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800785c:	b2db      	uxtb	r3, r3
 800785e:	2b00      	cmp	r3, #0
 8007860:	d111      	bne.n	8007886 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f001 fee2 	bl	8009634 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007874:	2b00      	cmp	r3, #0
 8007876:	d102      	bne.n	800787e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a23      	ldr	r2, [pc, #140]	@ (8007908 <HAL_TIM_Base_Init+0xc4>)
 800787c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2202      	movs	r2, #2
 800788a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	3304      	adds	r3, #4
 8007896:	4619      	mov	r1, r3
 8007898:	4610      	mov	r0, r2
 800789a:	f001 fa2b 	bl	8008cf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2201      	movs	r2, #1
 80078a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2201      	movs	r2, #1
 80078ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3708      	adds	r7, #8
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	08003c85 	.word	0x08003c85

0800790c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800790c:	b480      	push	{r7}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800791a:	b2db      	uxtb	r3, r3
 800791c:	2b01      	cmp	r3, #1
 800791e:	d001      	beq.n	8007924 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e04c      	b.n	80079be <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2202      	movs	r2, #2
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a26      	ldr	r2, [pc, #152]	@ (80079cc <HAL_TIM_Base_Start+0xc0>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d022      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800793e:	d01d      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a22      	ldr	r2, [pc, #136]	@ (80079d0 <HAL_TIM_Base_Start+0xc4>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d018      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a21      	ldr	r2, [pc, #132]	@ (80079d4 <HAL_TIM_Base_Start+0xc8>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d013      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a1f      	ldr	r2, [pc, #124]	@ (80079d8 <HAL_TIM_Base_Start+0xcc>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d00e      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a1e      	ldr	r2, [pc, #120]	@ (80079dc <HAL_TIM_Base_Start+0xd0>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d009      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a1c      	ldr	r2, [pc, #112]	@ (80079e0 <HAL_TIM_Base_Start+0xd4>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d004      	beq.n	800797c <HAL_TIM_Base_Start+0x70>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a1b      	ldr	r2, [pc, #108]	@ (80079e4 <HAL_TIM_Base_Start+0xd8>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d115      	bne.n	80079a8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	689a      	ldr	r2, [r3, #8]
 8007982:	4b19      	ldr	r3, [pc, #100]	@ (80079e8 <HAL_TIM_Base_Start+0xdc>)
 8007984:	4013      	ands	r3, r2
 8007986:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2b06      	cmp	r3, #6
 800798c:	d015      	beq.n	80079ba <HAL_TIM_Base_Start+0xae>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007994:	d011      	beq.n	80079ba <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f042 0201 	orr.w	r2, r2, #1
 80079a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079a6:	e008      	b.n	80079ba <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f042 0201 	orr.w	r2, r2, #1
 80079b6:	601a      	str	r2, [r3, #0]
 80079b8:	e000      	b.n	80079bc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	40012c00 	.word	0x40012c00
 80079d0:	40000400 	.word	0x40000400
 80079d4:	40000800 	.word	0x40000800
 80079d8:	40000c00 	.word	0x40000c00
 80079dc:	40013400 	.word	0x40013400
 80079e0:	40014000 	.word	0x40014000
 80079e4:	40015000 	.word	0x40015000
 80079e8:	00010007 	.word	0x00010007

080079ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d001      	beq.n	8007a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e054      	b.n	8007aae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68da      	ldr	r2, [r3, #12]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f042 0201 	orr.w	r2, r2, #1
 8007a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a26      	ldr	r2, [pc, #152]	@ (8007abc <HAL_TIM_Base_Start_IT+0xd0>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d022      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a2e:	d01d      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a22      	ldr	r2, [pc, #136]	@ (8007ac0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d018      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a21      	ldr	r2, [pc, #132]	@ (8007ac4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d013      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a1f      	ldr	r2, [pc, #124]	@ (8007ac8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d00e      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a1e      	ldr	r2, [pc, #120]	@ (8007acc <HAL_TIM_Base_Start_IT+0xe0>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d009      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ad0 <HAL_TIM_Base_Start_IT+0xe4>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d004      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a1b      	ldr	r2, [pc, #108]	@ (8007ad4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d115      	bne.n	8007a98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	689a      	ldr	r2, [r3, #8]
 8007a72:	4b19      	ldr	r3, [pc, #100]	@ (8007ad8 <HAL_TIM_Base_Start_IT+0xec>)
 8007a74:	4013      	ands	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b06      	cmp	r3, #6
 8007a7c:	d015      	beq.n	8007aaa <HAL_TIM_Base_Start_IT+0xbe>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a84:	d011      	beq.n	8007aaa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f042 0201 	orr.w	r2, r2, #1
 8007a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a96:	e008      	b.n	8007aaa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f042 0201 	orr.w	r2, r2, #1
 8007aa6:	601a      	str	r2, [r3, #0]
 8007aa8:	e000      	b.n	8007aac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007aac:	2300      	movs	r3, #0
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	40012c00 	.word	0x40012c00
 8007ac0:	40000400 	.word	0x40000400
 8007ac4:	40000800 	.word	0x40000800
 8007ac8:	40000c00 	.word	0x40000c00
 8007acc:	40013400 	.word	0x40013400
 8007ad0:	40014000 	.word	0x40014000
 8007ad4:	40015000 	.word	0x40015000
 8007ad8:	00010007 	.word	0x00010007

08007adc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b082      	sub	sp, #8
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d101      	bne.n	8007aee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007aea:	2301      	movs	r3, #1
 8007aec:	e054      	b.n	8007b98 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d111      	bne.n	8007b1e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f001 fd96 	bl	8009634 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d102      	bne.n	8007b16 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a23      	ldr	r2, [pc, #140]	@ (8007ba0 <HAL_TIM_PWM_Init+0xc4>)
 8007b14:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2202      	movs	r2, #2
 8007b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	4619      	mov	r1, r3
 8007b30:	4610      	mov	r0, r2
 8007b32:	f001 f8df 	bl	8008cf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2201      	movs	r2, #1
 8007b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2201      	movs	r2, #1
 8007b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2201      	movs	r2, #1
 8007b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3708      	adds	r7, #8
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	08003c39 	.word	0x08003c39

08007ba4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d109      	bne.n	8007bc8 <HAL_TIM_PWM_Start+0x24>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	bf14      	ite	ne
 8007bc0:	2301      	movne	r3, #1
 8007bc2:	2300      	moveq	r3, #0
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	e03c      	b.n	8007c42 <HAL_TIM_PWM_Start+0x9e>
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	2b04      	cmp	r3, #4
 8007bcc:	d109      	bne.n	8007be2 <HAL_TIM_PWM_Start+0x3e>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	bf14      	ite	ne
 8007bda:	2301      	movne	r3, #1
 8007bdc:	2300      	moveq	r3, #0
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	e02f      	b.n	8007c42 <HAL_TIM_PWM_Start+0x9e>
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2b08      	cmp	r3, #8
 8007be6:	d109      	bne.n	8007bfc <HAL_TIM_PWM_Start+0x58>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	bf14      	ite	ne
 8007bf4:	2301      	movne	r3, #1
 8007bf6:	2300      	moveq	r3, #0
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	e022      	b.n	8007c42 <HAL_TIM_PWM_Start+0x9e>
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	2b0c      	cmp	r3, #12
 8007c00:	d109      	bne.n	8007c16 <HAL_TIM_PWM_Start+0x72>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	bf14      	ite	ne
 8007c0e:	2301      	movne	r3, #1
 8007c10:	2300      	moveq	r3, #0
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	e015      	b.n	8007c42 <HAL_TIM_PWM_Start+0x9e>
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	2b10      	cmp	r3, #16
 8007c1a:	d109      	bne.n	8007c30 <HAL_TIM_PWM_Start+0x8c>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	bf14      	ite	ne
 8007c28:	2301      	movne	r3, #1
 8007c2a:	2300      	moveq	r3, #0
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	e008      	b.n	8007c42 <HAL_TIM_PWM_Start+0x9e>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	bf14      	ite	ne
 8007c3c:	2301      	movne	r3, #1
 8007c3e:	2300      	moveq	r3, #0
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d001      	beq.n	8007c4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e0a6      	b.n	8007d98 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d104      	bne.n	8007c5a <HAL_TIM_PWM_Start+0xb6>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2202      	movs	r2, #2
 8007c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c58:	e023      	b.n	8007ca2 <HAL_TIM_PWM_Start+0xfe>
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	2b04      	cmp	r3, #4
 8007c5e:	d104      	bne.n	8007c6a <HAL_TIM_PWM_Start+0xc6>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2202      	movs	r2, #2
 8007c64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c68:	e01b      	b.n	8007ca2 <HAL_TIM_PWM_Start+0xfe>
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2b08      	cmp	r3, #8
 8007c6e:	d104      	bne.n	8007c7a <HAL_TIM_PWM_Start+0xd6>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2202      	movs	r2, #2
 8007c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c78:	e013      	b.n	8007ca2 <HAL_TIM_PWM_Start+0xfe>
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	2b0c      	cmp	r3, #12
 8007c7e:	d104      	bne.n	8007c8a <HAL_TIM_PWM_Start+0xe6>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2202      	movs	r2, #2
 8007c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c88:	e00b      	b.n	8007ca2 <HAL_TIM_PWM_Start+0xfe>
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b10      	cmp	r3, #16
 8007c8e:	d104      	bne.n	8007c9a <HAL_TIM_PWM_Start+0xf6>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c98:	e003      	b.n	8007ca2 <HAL_TIM_PWM_Start+0xfe>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2202      	movs	r2, #2
 8007c9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	6839      	ldr	r1, [r7, #0]
 8007caa:	4618      	mov	r0, r3
 8007cac:	f001 fc9c 	bl	80095e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a3a      	ldr	r2, [pc, #232]	@ (8007da0 <HAL_TIM_PWM_Start+0x1fc>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d018      	beq.n	8007cec <HAL_TIM_PWM_Start+0x148>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a39      	ldr	r2, [pc, #228]	@ (8007da4 <HAL_TIM_PWM_Start+0x200>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d013      	beq.n	8007cec <HAL_TIM_PWM_Start+0x148>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a37      	ldr	r2, [pc, #220]	@ (8007da8 <HAL_TIM_PWM_Start+0x204>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d00e      	beq.n	8007cec <HAL_TIM_PWM_Start+0x148>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a36      	ldr	r2, [pc, #216]	@ (8007dac <HAL_TIM_PWM_Start+0x208>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d009      	beq.n	8007cec <HAL_TIM_PWM_Start+0x148>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a34      	ldr	r2, [pc, #208]	@ (8007db0 <HAL_TIM_PWM_Start+0x20c>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d004      	beq.n	8007cec <HAL_TIM_PWM_Start+0x148>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a33      	ldr	r2, [pc, #204]	@ (8007db4 <HAL_TIM_PWM_Start+0x210>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d101      	bne.n	8007cf0 <HAL_TIM_PWM_Start+0x14c>
 8007cec:	2301      	movs	r3, #1
 8007cee:	e000      	b.n	8007cf2 <HAL_TIM_PWM_Start+0x14e>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007d04:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a25      	ldr	r2, [pc, #148]	@ (8007da0 <HAL_TIM_PWM_Start+0x1fc>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d022      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d18:	d01d      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a26      	ldr	r2, [pc, #152]	@ (8007db8 <HAL_TIM_PWM_Start+0x214>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d018      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a24      	ldr	r2, [pc, #144]	@ (8007dbc <HAL_TIM_PWM_Start+0x218>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d013      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a23      	ldr	r2, [pc, #140]	@ (8007dc0 <HAL_TIM_PWM_Start+0x21c>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d00e      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a19      	ldr	r2, [pc, #100]	@ (8007da4 <HAL_TIM_PWM_Start+0x200>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d009      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a18      	ldr	r2, [pc, #96]	@ (8007da8 <HAL_TIM_PWM_Start+0x204>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d004      	beq.n	8007d56 <HAL_TIM_PWM_Start+0x1b2>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a18      	ldr	r2, [pc, #96]	@ (8007db4 <HAL_TIM_PWM_Start+0x210>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d115      	bne.n	8007d82 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689a      	ldr	r2, [r3, #8]
 8007d5c:	4b19      	ldr	r3, [pc, #100]	@ (8007dc4 <HAL_TIM_PWM_Start+0x220>)
 8007d5e:	4013      	ands	r3, r2
 8007d60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2b06      	cmp	r3, #6
 8007d66:	d015      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x1f0>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d6e:	d011      	beq.n	8007d94 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f042 0201 	orr.w	r2, r2, #1
 8007d7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d80:	e008      	b.n	8007d94 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f042 0201 	orr.w	r2, r2, #1
 8007d90:	601a      	str	r2, [r3, #0]
 8007d92:	e000      	b.n	8007d96 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d94:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d96:	2300      	movs	r3, #0
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3710      	adds	r7, #16
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	40012c00 	.word	0x40012c00
 8007da4:	40013400 	.word	0x40013400
 8007da8:	40014000 	.word	0x40014000
 8007dac:	40014400 	.word	0x40014400
 8007db0:	40014800 	.word	0x40014800
 8007db4:	40015000 	.word	0x40015000
 8007db8:	40000400 	.word	0x40000400
 8007dbc:	40000800 	.word	0x40000800
 8007dc0:	40000c00 	.word	0x40000c00
 8007dc4:	00010007 	.word	0x00010007

08007dc8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e04c      	b.n	8007e76 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d111      	bne.n	8007e0c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f001 fc1f 	bl	8009634 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d102      	bne.n	8007e04 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a1f      	ldr	r2, [pc, #124]	@ (8007e80 <HAL_TIM_OnePulse_Init+0xb8>)
 8007e02:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	3304      	adds	r3, #4
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	4610      	mov	r0, r2
 8007e20:	f000 ff68 	bl	8008cf4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 0208 	bic.w	r2, r2, #8
 8007e32:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6819      	ldr	r1, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	430a      	orrs	r2, r1
 8007e42:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3708      	adds	r7, #8
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	08007e85 	.word	0x08007e85

08007e84 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ea8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007eb0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007eb8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ec0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ec2:	7bfb      	ldrb	r3, [r7, #15]
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d108      	bne.n	8007eda <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ec8:	7bbb      	ldrb	r3, [r7, #14]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d105      	bne.n	8007eda <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ece:	7b7b      	ldrb	r3, [r7, #13]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d102      	bne.n	8007eda <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ed4:	7b3b      	ldrb	r3, [r7, #12]
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d001      	beq.n	8007ede <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e059      	b.n	8007f92 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2202      	movs	r2, #2
 8007ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2202      	movs	r2, #2
 8007eea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2202      	movs	r2, #2
 8007efa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68da      	ldr	r2, [r3, #12]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f042 0202 	orr.w	r2, r2, #2
 8007f0c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68da      	ldr	r2, [r3, #12]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f042 0204 	orr.w	r2, r2, #4
 8007f1c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	2201      	movs	r2, #1
 8007f24:	2100      	movs	r1, #0
 8007f26:	4618      	mov	r0, r3
 8007f28:	f001 fb5e 	bl	80095e8 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2201      	movs	r2, #1
 8007f32:	2104      	movs	r1, #4
 8007f34:	4618      	mov	r0, r3
 8007f36:	f001 fb57 	bl	80095e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a17      	ldr	r2, [pc, #92]	@ (8007f9c <HAL_TIM_OnePulse_Start_IT+0x104>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d018      	beq.n	8007f76 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a15      	ldr	r2, [pc, #84]	@ (8007fa0 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d013      	beq.n	8007f76 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a14      	ldr	r2, [pc, #80]	@ (8007fa4 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d00e      	beq.n	8007f76 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a12      	ldr	r2, [pc, #72]	@ (8007fa8 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d009      	beq.n	8007f76 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a11      	ldr	r2, [pc, #68]	@ (8007fac <HAL_TIM_OnePulse_Start_IT+0x114>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d004      	beq.n	8007f76 <HAL_TIM_OnePulse_Start_IT+0xde>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a0f      	ldr	r2, [pc, #60]	@ (8007fb0 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d101      	bne.n	8007f7a <HAL_TIM_OnePulse_Start_IT+0xe2>
 8007f76:	2301      	movs	r3, #1
 8007f78:	e000      	b.n	8007f7c <HAL_TIM_OnePulse_Start_IT+0xe4>
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d007      	beq.n	8007f90 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f8e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	40012c00 	.word	0x40012c00
 8007fa0:	40013400 	.word	0x40013400
 8007fa4:	40014000 	.word	0x40014000
 8007fa8:	40014400 	.word	0x40014400
 8007fac:	40014800 	.word	0x40014800
 8007fb0:	40015000 	.word	0x40015000

08007fb4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d101      	bne.n	8007fc8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e0a2      	b.n	800810e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d111      	bne.n	8007ff8 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f001 fb29 	bl	8009634 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a4a      	ldr	r2, [pc, #296]	@ (8008118 <HAL_TIM_Encoder_Init+0x164>)
 8007fee:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	6812      	ldr	r2, [r2, #0]
 800800a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800800e:	f023 0307 	bic.w	r3, r3, #7
 8008012:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	3304      	adds	r3, #4
 800801c:	4619      	mov	r1, r3
 800801e:	4610      	mov	r0, r2
 8008020:	f000 fe68 	bl	8008cf4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	6a1b      	ldr	r3, [r3, #32]
 800803a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	4313      	orrs	r3, r2
 8008044:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800804c:	f023 0303 	bic.w	r3, r3, #3
 8008050:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	689a      	ldr	r2, [r3, #8]
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	021b      	lsls	r3, r3, #8
 800805c:	4313      	orrs	r3, r2
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	4313      	orrs	r3, r2
 8008062:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800806a:	f023 030c 	bic.w	r3, r3, #12
 800806e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008076:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800807a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	021b      	lsls	r3, r3, #8
 8008086:	4313      	orrs	r3, r2
 8008088:	693a      	ldr	r2, [r7, #16]
 800808a:	4313      	orrs	r3, r2
 800808c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	011a      	lsls	r2, r3, #4
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	6a1b      	ldr	r3, [r3, #32]
 8008098:	031b      	lsls	r3, r3, #12
 800809a:	4313      	orrs	r3, r2
 800809c:	693a      	ldr	r2, [r7, #16]
 800809e:	4313      	orrs	r3, r2
 80080a0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80080a8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80080b0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	685a      	ldr	r2, [r3, #4]
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	695b      	ldr	r3, [r3, #20]
 80080ba:	011b      	lsls	r3, r3, #4
 80080bc:	4313      	orrs	r3, r2
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	697a      	ldr	r2, [r7, #20]
 80080ca:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	693a      	ldr	r2, [r7, #16]
 80080d2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3718      	adds	r7, #24
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	08003d55 	.word	0x08003d55

0800811c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800812c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008134:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800813c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008144:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d110      	bne.n	800816e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800814c:	7bfb      	ldrb	r3, [r7, #15]
 800814e:	2b01      	cmp	r3, #1
 8008150:	d102      	bne.n	8008158 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008152:	7b7b      	ldrb	r3, [r7, #13]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d001      	beq.n	800815c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e069      	b.n	8008230 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2202      	movs	r2, #2
 8008160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2202      	movs	r2, #2
 8008168:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800816c:	e031      	b.n	80081d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	2b04      	cmp	r3, #4
 8008172:	d110      	bne.n	8008196 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008174:	7bbb      	ldrb	r3, [r7, #14]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d102      	bne.n	8008180 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800817a:	7b3b      	ldrb	r3, [r7, #12]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d001      	beq.n	8008184 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e055      	b.n	8008230 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2202      	movs	r2, #2
 8008188:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2202      	movs	r2, #2
 8008190:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008194:	e01d      	b.n	80081d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008196:	7bfb      	ldrb	r3, [r7, #15]
 8008198:	2b01      	cmp	r3, #1
 800819a:	d108      	bne.n	80081ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800819c:	7bbb      	ldrb	r3, [r7, #14]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d105      	bne.n	80081ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80081a2:	7b7b      	ldrb	r3, [r7, #13]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d102      	bne.n	80081ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80081a8:	7b3b      	ldrb	r3, [r7, #12]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d001      	beq.n	80081b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e03e      	b.n	8008230 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2202      	movs	r2, #2
 80081b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2202      	movs	r2, #2
 80081be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2202      	movs	r2, #2
 80081c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2202      	movs	r2, #2
 80081ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d003      	beq.n	80081e0 <HAL_TIM_Encoder_Start+0xc4>
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	2b04      	cmp	r3, #4
 80081dc:	d008      	beq.n	80081f0 <HAL_TIM_Encoder_Start+0xd4>
 80081de:	e00f      	b.n	8008200 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	2201      	movs	r2, #1
 80081e6:	2100      	movs	r1, #0
 80081e8:	4618      	mov	r0, r3
 80081ea:	f001 f9fd 	bl	80095e8 <TIM_CCxChannelCmd>
      break;
 80081ee:	e016      	b.n	800821e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2201      	movs	r2, #1
 80081f6:	2104      	movs	r1, #4
 80081f8:	4618      	mov	r0, r3
 80081fa:	f001 f9f5 	bl	80095e8 <TIM_CCxChannelCmd>
      break;
 80081fe:	e00e      	b.n	800821e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2201      	movs	r2, #1
 8008206:	2100      	movs	r1, #0
 8008208:	4618      	mov	r0, r3
 800820a:	f001 f9ed 	bl	80095e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2201      	movs	r2, #1
 8008214:	2104      	movs	r1, #4
 8008216:	4618      	mov	r0, r3
 8008218:	f001 f9e6 	bl	80095e8 <TIM_CCxChannelCmd>
      break;
 800821c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f042 0201 	orr.w	r2, r2, #1
 800822c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	f003 0302 	and.w	r3, r3, #2
 8008256:	2b00      	cmp	r3, #0
 8008258:	d026      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f003 0302 	and.w	r3, r3, #2
 8008260:	2b00      	cmp	r3, #0
 8008262:	d021      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f06f 0202 	mvn.w	r2, #2
 800826c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	f003 0303 	and.w	r3, r3, #3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d005      	beq.n	800828e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	4798      	blx	r3
 800828c:	e009      	b.n	80082a2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f003 0304 	and.w	r3, r3, #4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d026      	beq.n	8008300 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f003 0304 	and.w	r3, r3, #4
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d021      	beq.n	8008300 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f06f 0204 	mvn.w	r2, #4
 80082c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2202      	movs	r2, #2
 80082ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d005      	beq.n	80082e6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	4798      	blx	r3
 80082e4:	e009      	b.n	80082fa <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f003 0308 	and.w	r3, r3, #8
 8008306:	2b00      	cmp	r3, #0
 8008308:	d026      	beq.n	8008358 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f003 0308 	and.w	r3, r3, #8
 8008310:	2b00      	cmp	r3, #0
 8008312:	d021      	beq.n	8008358 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f06f 0208 	mvn.w	r2, #8
 800831c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2204      	movs	r2, #4
 8008322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	f003 0303 	and.w	r3, r3, #3
 800832e:	2b00      	cmp	r3, #0
 8008330:	d005      	beq.n	800833e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	4798      	blx	r3
 800833c:	e009      	b.n	8008352 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f003 0310 	and.w	r3, r3, #16
 800835e:	2b00      	cmp	r3, #0
 8008360:	d026      	beq.n	80083b0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f003 0310 	and.w	r3, r3, #16
 8008368:	2b00      	cmp	r3, #0
 800836a:	d021      	beq.n	80083b0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f06f 0210 	mvn.w	r2, #16
 8008374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2208      	movs	r2, #8
 800837a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	69db      	ldr	r3, [r3, #28]
 8008382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008386:	2b00      	cmp	r3, #0
 8008388:	d005      	beq.n	8008396 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	4798      	blx	r3
 8008394:	e009      	b.n	80083aa <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00e      	beq.n	80083d8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f003 0301 	and.w	r3, r3, #1
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d009      	beq.n	80083d8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f06f 0201 	mvn.w	r2, #1
 80083cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d104      	bne.n	80083ec <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00e      	beq.n	800840a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d009      	beq.n	800840a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80083fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008410:	2b00      	cmp	r3, #0
 8008412:	d00e      	beq.n	8008432 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800841a:	2b00      	cmp	r3, #0
 800841c:	d009      	beq.n	8008432 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00e      	beq.n	800845a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008442:	2b00      	cmp	r3, #0
 8008444:	d009      	beq.n	800845a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800844e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	f003 0320 	and.w	r3, r3, #32
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00e      	beq.n	8008482 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f003 0320 	and.w	r3, r3, #32
 800846a:	2b00      	cmp	r3, #0
 800846c:	d009      	beq.n	8008482 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f06f 0220 	mvn.w	r2, #32
 8008476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00e      	beq.n	80084aa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d009      	beq.n	80084aa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800849e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d00e      	beq.n	80084d2 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d009      	beq.n	80084d2 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80084c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d00e      	beq.n	80084fa <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d009      	beq.n	80084fa <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80084ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d00e      	beq.n	8008522 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800850a:	2b00      	cmp	r3, #0
 800850c:	d009      	beq.n	8008522 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008522:	bf00      	nop
 8008524:	3710      	adds	r7, #16
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
	...

0800852c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b086      	sub	sp, #24
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008538:	2300      	movs	r3, #0
 800853a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008542:	2b01      	cmp	r3, #1
 8008544:	d101      	bne.n	800854a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008546:	2302      	movs	r3, #2
 8008548:	e0ff      	b.n	800874a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2201      	movs	r2, #1
 800854e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b14      	cmp	r3, #20
 8008556:	f200 80f0 	bhi.w	800873a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800855a:	a201      	add	r2, pc, #4	@ (adr r2, 8008560 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800855c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008560:	080085b5 	.word	0x080085b5
 8008564:	0800873b 	.word	0x0800873b
 8008568:	0800873b 	.word	0x0800873b
 800856c:	0800873b 	.word	0x0800873b
 8008570:	080085f5 	.word	0x080085f5
 8008574:	0800873b 	.word	0x0800873b
 8008578:	0800873b 	.word	0x0800873b
 800857c:	0800873b 	.word	0x0800873b
 8008580:	08008637 	.word	0x08008637
 8008584:	0800873b 	.word	0x0800873b
 8008588:	0800873b 	.word	0x0800873b
 800858c:	0800873b 	.word	0x0800873b
 8008590:	08008677 	.word	0x08008677
 8008594:	0800873b 	.word	0x0800873b
 8008598:	0800873b 	.word	0x0800873b
 800859c:	0800873b 	.word	0x0800873b
 80085a0:	080086b9 	.word	0x080086b9
 80085a4:	0800873b 	.word	0x0800873b
 80085a8:	0800873b 	.word	0x0800873b
 80085ac:	0800873b 	.word	0x0800873b
 80085b0:	080086f9 	.word	0x080086f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68b9      	ldr	r1, [r7, #8]
 80085ba:	4618      	mov	r0, r3
 80085bc:	f000 fc4e 	bl	8008e5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	699a      	ldr	r2, [r3, #24]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f042 0208 	orr.w	r2, r2, #8
 80085ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	699a      	ldr	r2, [r3, #24]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f022 0204 	bic.w	r2, r2, #4
 80085de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6999      	ldr	r1, [r3, #24]
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	691a      	ldr	r2, [r3, #16]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	430a      	orrs	r2, r1
 80085f0:	619a      	str	r2, [r3, #24]
      break;
 80085f2:	e0a5      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68b9      	ldr	r1, [r7, #8]
 80085fa:	4618      	mov	r0, r3
 80085fc:	f000 fcc8 	bl	8008f90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	699a      	ldr	r2, [r3, #24]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800860e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	699a      	ldr	r2, [r3, #24]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800861e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	6999      	ldr	r1, [r3, #24]
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	021a      	lsls	r2, r3, #8
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	430a      	orrs	r2, r1
 8008632:	619a      	str	r2, [r3, #24]
      break;
 8008634:	e084      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68b9      	ldr	r1, [r7, #8]
 800863c:	4618      	mov	r0, r3
 800863e:	f000 fd3b 	bl	80090b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	69da      	ldr	r2, [r3, #28]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f042 0208 	orr.w	r2, r2, #8
 8008650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	69da      	ldr	r2, [r3, #28]
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f022 0204 	bic.w	r2, r2, #4
 8008660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	69d9      	ldr	r1, [r3, #28]
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	691a      	ldr	r2, [r3, #16]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	430a      	orrs	r2, r1
 8008672:	61da      	str	r2, [r3, #28]
      break;
 8008674:	e064      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68b9      	ldr	r1, [r7, #8]
 800867c:	4618      	mov	r0, r3
 800867e:	f000 fdad 	bl	80091dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	69da      	ldr	r2, [r3, #28]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	69da      	ldr	r2, [r3, #28]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	69d9      	ldr	r1, [r3, #28]
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	021a      	lsls	r2, r3, #8
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	430a      	orrs	r2, r1
 80086b4:	61da      	str	r2, [r3, #28]
      break;
 80086b6:	e043      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68b9      	ldr	r1, [r7, #8]
 80086be:	4618      	mov	r0, r3
 80086c0:	f000 fe20 	bl	8009304 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0208 	orr.w	r2, r2, #8
 80086d2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f022 0204 	bic.w	r2, r2, #4
 80086e2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	691a      	ldr	r2, [r3, #16]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	430a      	orrs	r2, r1
 80086f4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80086f6:	e023      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68b9      	ldr	r1, [r7, #8]
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 fe6a 	bl	80093d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008712:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008722:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	691b      	ldr	r3, [r3, #16]
 800872e:	021a      	lsls	r2, r3, #8
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	430a      	orrs	r2, r1
 8008736:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008738:	e002      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	75fb      	strb	r3, [r7, #23]
      break;
 800873e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008748:	7dfb      	ldrb	r3, [r7, #23]
}
 800874a:	4618      	mov	r0, r3
 800874c:	3718      	adds	r7, #24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
 8008752:	bf00      	nop

08008754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800875e:	2300      	movs	r3, #0
 8008760:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008768:	2b01      	cmp	r3, #1
 800876a:	d101      	bne.n	8008770 <HAL_TIM_ConfigClockSource+0x1c>
 800876c:	2302      	movs	r3, #2
 800876e:	e0f6      	b.n	800895e <HAL_TIM_ConfigClockSource+0x20a>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2202      	movs	r2, #2
 800877c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800878e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800879a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	68ba      	ldr	r2, [r7, #8]
 80087a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a6f      	ldr	r2, [pc, #444]	@ (8008968 <HAL_TIM_ConfigClockSource+0x214>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	f000 80c1 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 80087b0:	4a6d      	ldr	r2, [pc, #436]	@ (8008968 <HAL_TIM_ConfigClockSource+0x214>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	f200 80c6 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 80087b8:	4a6c      	ldr	r2, [pc, #432]	@ (800896c <HAL_TIM_ConfigClockSource+0x218>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	f000 80b9 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 80087c0:	4a6a      	ldr	r2, [pc, #424]	@ (800896c <HAL_TIM_ConfigClockSource+0x218>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	f200 80be 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 80087c8:	4a69      	ldr	r2, [pc, #420]	@ (8008970 <HAL_TIM_ConfigClockSource+0x21c>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	f000 80b1 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 80087d0:	4a67      	ldr	r2, [pc, #412]	@ (8008970 <HAL_TIM_ConfigClockSource+0x21c>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	f200 80b6 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 80087d8:	4a66      	ldr	r2, [pc, #408]	@ (8008974 <HAL_TIM_ConfigClockSource+0x220>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	f000 80a9 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 80087e0:	4a64      	ldr	r2, [pc, #400]	@ (8008974 <HAL_TIM_ConfigClockSource+0x220>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	f200 80ae 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 80087e8:	4a63      	ldr	r2, [pc, #396]	@ (8008978 <HAL_TIM_ConfigClockSource+0x224>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	f000 80a1 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 80087f0:	4a61      	ldr	r2, [pc, #388]	@ (8008978 <HAL_TIM_ConfigClockSource+0x224>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	f200 80a6 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 80087f8:	4a60      	ldr	r2, [pc, #384]	@ (800897c <HAL_TIM_ConfigClockSource+0x228>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	f000 8099 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 8008800:	4a5e      	ldr	r2, [pc, #376]	@ (800897c <HAL_TIM_ConfigClockSource+0x228>)
 8008802:	4293      	cmp	r3, r2
 8008804:	f200 809e 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008808:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800880c:	f000 8091 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 8008810:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008814:	f200 8096 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008818:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800881c:	f000 8089 	beq.w	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 8008820:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008824:	f200 808e 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008828:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800882c:	d03e      	beq.n	80088ac <HAL_TIM_ConfigClockSource+0x158>
 800882e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008832:	f200 8087 	bhi.w	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800883a:	f000 8086 	beq.w	800894a <HAL_TIM_ConfigClockSource+0x1f6>
 800883e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008842:	d87f      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008844:	2b70      	cmp	r3, #112	@ 0x70
 8008846:	d01a      	beq.n	800887e <HAL_TIM_ConfigClockSource+0x12a>
 8008848:	2b70      	cmp	r3, #112	@ 0x70
 800884a:	d87b      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 800884c:	2b60      	cmp	r3, #96	@ 0x60
 800884e:	d050      	beq.n	80088f2 <HAL_TIM_ConfigClockSource+0x19e>
 8008850:	2b60      	cmp	r3, #96	@ 0x60
 8008852:	d877      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008854:	2b50      	cmp	r3, #80	@ 0x50
 8008856:	d03c      	beq.n	80088d2 <HAL_TIM_ConfigClockSource+0x17e>
 8008858:	2b50      	cmp	r3, #80	@ 0x50
 800885a:	d873      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 800885c:	2b40      	cmp	r3, #64	@ 0x40
 800885e:	d058      	beq.n	8008912 <HAL_TIM_ConfigClockSource+0x1be>
 8008860:	2b40      	cmp	r3, #64	@ 0x40
 8008862:	d86f      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008864:	2b30      	cmp	r3, #48	@ 0x30
 8008866:	d064      	beq.n	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 8008868:	2b30      	cmp	r3, #48	@ 0x30
 800886a:	d86b      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 800886c:	2b20      	cmp	r3, #32
 800886e:	d060      	beq.n	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 8008870:	2b20      	cmp	r3, #32
 8008872:	d867      	bhi.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
 8008874:	2b00      	cmp	r3, #0
 8008876:	d05c      	beq.n	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 8008878:	2b10      	cmp	r3, #16
 800887a:	d05a      	beq.n	8008932 <HAL_TIM_ConfigClockSource+0x1de>
 800887c:	e062      	b.n	8008944 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800888e:	f000 fe8b 	bl	80095a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80088a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	609a      	str	r2, [r3, #8]
      break;
 80088aa:	e04f      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088bc:	f000 fe74 	bl	80095a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689a      	ldr	r2, [r3, #8]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80088ce:	609a      	str	r2, [r3, #8]
      break;
 80088d0:	e03c      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088de:	461a      	mov	r2, r3
 80088e0:	f000 fde6 	bl	80094b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2150      	movs	r1, #80	@ 0x50
 80088ea:	4618      	mov	r0, r3
 80088ec:	f000 fe3f 	bl	800956e <TIM_ITRx_SetConfig>
      break;
 80088f0:	e02c      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80088fe:	461a      	mov	r2, r3
 8008900:	f000 fe05 	bl	800950e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2160      	movs	r1, #96	@ 0x60
 800890a:	4618      	mov	r0, r3
 800890c:	f000 fe2f 	bl	800956e <TIM_ITRx_SetConfig>
      break;
 8008910:	e01c      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800891e:	461a      	mov	r2, r3
 8008920:	f000 fdc6 	bl	80094b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	2140      	movs	r1, #64	@ 0x40
 800892a:	4618      	mov	r0, r3
 800892c:	f000 fe1f 	bl	800956e <TIM_ITRx_SetConfig>
      break;
 8008930:	e00c      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4619      	mov	r1, r3
 800893c:	4610      	mov	r0, r2
 800893e:	f000 fe16 	bl	800956e <TIM_ITRx_SetConfig>
      break;
 8008942:	e003      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	73fb      	strb	r3, [r7, #15]
      break;
 8008948:	e000      	b.n	800894c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800894a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800895c:	7bfb      	ldrb	r3, [r7, #15]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	00100070 	.word	0x00100070
 800896c:	00100060 	.word	0x00100060
 8008970:	00100050 	.word	0x00100050
 8008974:	00100040 	.word	0x00100040
 8008978:	00100030 	.word	0x00100030
 800897c:	00100020 	.word	0x00100020

08008980 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008988:	bf00      	nop
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800899c:	bf00      	nop
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089b0:	bf00      	nop
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80089ec:	bf00      	nop
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b083      	sub	sp, #12
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a00:	bf00      	nop
 8008a02:	370c      	adds	r7, #12
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b087      	sub	sp, #28
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	607a      	str	r2, [r7, #4]
 8008a40:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d101      	bne.n	8008a50 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e14a      	b.n	8008ce6 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	f040 80dd 	bne.w	8008c18 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8008a5e:	7afb      	ldrb	r3, [r7, #11]
 8008a60:	2b1f      	cmp	r3, #31
 8008a62:	f200 80d6 	bhi.w	8008c12 <HAL_TIM_RegisterCallback+0x1de>
 8008a66:	a201      	add	r2, pc, #4	@ (adr r2, 8008a6c <HAL_TIM_RegisterCallback+0x38>)
 8008a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a6c:	08008aed 	.word	0x08008aed
 8008a70:	08008af5 	.word	0x08008af5
 8008a74:	08008afd 	.word	0x08008afd
 8008a78:	08008b05 	.word	0x08008b05
 8008a7c:	08008b0d 	.word	0x08008b0d
 8008a80:	08008b15 	.word	0x08008b15
 8008a84:	08008b1d 	.word	0x08008b1d
 8008a88:	08008b25 	.word	0x08008b25
 8008a8c:	08008b2d 	.word	0x08008b2d
 8008a90:	08008b35 	.word	0x08008b35
 8008a94:	08008b3d 	.word	0x08008b3d
 8008a98:	08008b45 	.word	0x08008b45
 8008a9c:	08008b4d 	.word	0x08008b4d
 8008aa0:	08008b55 	.word	0x08008b55
 8008aa4:	08008b5f 	.word	0x08008b5f
 8008aa8:	08008b69 	.word	0x08008b69
 8008aac:	08008b73 	.word	0x08008b73
 8008ab0:	08008b7d 	.word	0x08008b7d
 8008ab4:	08008b87 	.word	0x08008b87
 8008ab8:	08008b91 	.word	0x08008b91
 8008abc:	08008b9b 	.word	0x08008b9b
 8008ac0:	08008ba5 	.word	0x08008ba5
 8008ac4:	08008baf 	.word	0x08008baf
 8008ac8:	08008bb9 	.word	0x08008bb9
 8008acc:	08008bc3 	.word	0x08008bc3
 8008ad0:	08008bcd 	.word	0x08008bcd
 8008ad4:	08008bd7 	.word	0x08008bd7
 8008ad8:	08008be1 	.word	0x08008be1
 8008adc:	08008beb 	.word	0x08008beb
 8008ae0:	08008bf5 	.word	0x08008bf5
 8008ae4:	08008bff 	.word	0x08008bff
 8008ae8:	08008c09 	.word	0x08008c09
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008af2:	e0f7      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008afa:	e0f3      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008b02:	e0ef      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008b0a:	e0eb      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008b12:	e0e7      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008b1a:	e0e3      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008b22:	e0df      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008b2a:	e0db      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008b32:	e0d7      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008b3a:	e0d3      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008b42:	e0cf      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008b4a:	e0cb      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008b52:	e0c7      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	687a      	ldr	r2, [r7, #4]
 8008b58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008b5c:	e0c2      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8008b66:	e0bd      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8008b70:	e0b8      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8008b7a:	e0b3      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8008b84:	e0ae      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8008b8e:	e0a9      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008b98:	e0a4      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008ba2:	e09f      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	687a      	ldr	r2, [r7, #4]
 8008ba8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008bac:	e09a      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008bb6:	e095      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008bc0:	e090      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008bca:	e08b      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008bd4:	e086      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008bde:	e081      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008be8:	e07c      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008bf2:	e077      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8008bfc:	e072      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008c06:	e06d      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008c10:	e068      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	75fb      	strb	r3, [r7, #23]
        break;
 8008c16:	e065      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d15d      	bne.n	8008ce0 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8008c24:	7afb      	ldrb	r3, [r7, #11]
 8008c26:	2b0d      	cmp	r3, #13
 8008c28:	d857      	bhi.n	8008cda <HAL_TIM_RegisterCallback+0x2a6>
 8008c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c30 <HAL_TIM_RegisterCallback+0x1fc>)
 8008c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c30:	08008c69 	.word	0x08008c69
 8008c34:	08008c71 	.word	0x08008c71
 8008c38:	08008c79 	.word	0x08008c79
 8008c3c:	08008c81 	.word	0x08008c81
 8008c40:	08008c89 	.word	0x08008c89
 8008c44:	08008c91 	.word	0x08008c91
 8008c48:	08008c99 	.word	0x08008c99
 8008c4c:	08008ca1 	.word	0x08008ca1
 8008c50:	08008ca9 	.word	0x08008ca9
 8008c54:	08008cb1 	.word	0x08008cb1
 8008c58:	08008cb9 	.word	0x08008cb9
 8008c5c:	08008cc1 	.word	0x08008cc1
 8008c60:	08008cc9 	.word	0x08008cc9
 8008c64:	08008cd1 	.word	0x08008cd1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008c6e:	e039      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008c76:	e035      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008c7e:	e031      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008c86:	e02d      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008c8e:	e029      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008c96:	e025      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008c9e:	e021      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008ca6:	e01d      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008cae:	e019      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008cb6:	e015      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008cbe:	e011      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008cc6:	e00d      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008cce:	e009      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008cd8:	e004      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	75fb      	strb	r3, [r7, #23]
        break;
 8008cde:	e001      	b.n	8008ce4 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	371c      	adds	r7, #28
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop

08008cf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	4a4c      	ldr	r2, [pc, #304]	@ (8008e38 <TIM_Base_SetConfig+0x144>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d017      	beq.n	8008d3c <TIM_Base_SetConfig+0x48>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d12:	d013      	beq.n	8008d3c <TIM_Base_SetConfig+0x48>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	4a49      	ldr	r2, [pc, #292]	@ (8008e3c <TIM_Base_SetConfig+0x148>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d00f      	beq.n	8008d3c <TIM_Base_SetConfig+0x48>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	4a48      	ldr	r2, [pc, #288]	@ (8008e40 <TIM_Base_SetConfig+0x14c>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d00b      	beq.n	8008d3c <TIM_Base_SetConfig+0x48>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	4a47      	ldr	r2, [pc, #284]	@ (8008e44 <TIM_Base_SetConfig+0x150>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d007      	beq.n	8008d3c <TIM_Base_SetConfig+0x48>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	4a46      	ldr	r2, [pc, #280]	@ (8008e48 <TIM_Base_SetConfig+0x154>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d003      	beq.n	8008d3c <TIM_Base_SetConfig+0x48>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4a45      	ldr	r2, [pc, #276]	@ (8008e4c <TIM_Base_SetConfig+0x158>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d108      	bne.n	8008d4e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4a39      	ldr	r2, [pc, #228]	@ (8008e38 <TIM_Base_SetConfig+0x144>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d023      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d5c:	d01f      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4a36      	ldr	r2, [pc, #216]	@ (8008e3c <TIM_Base_SetConfig+0x148>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d01b      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	4a35      	ldr	r2, [pc, #212]	@ (8008e40 <TIM_Base_SetConfig+0x14c>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d017      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4a34      	ldr	r2, [pc, #208]	@ (8008e44 <TIM_Base_SetConfig+0x150>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d013      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	4a33      	ldr	r2, [pc, #204]	@ (8008e48 <TIM_Base_SetConfig+0x154>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d00f      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	4a33      	ldr	r2, [pc, #204]	@ (8008e50 <TIM_Base_SetConfig+0x15c>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d00b      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	4a32      	ldr	r2, [pc, #200]	@ (8008e54 <TIM_Base_SetConfig+0x160>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d007      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	4a31      	ldr	r2, [pc, #196]	@ (8008e58 <TIM_Base_SetConfig+0x164>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d003      	beq.n	8008d9e <TIM_Base_SetConfig+0xaa>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a2c      	ldr	r2, [pc, #176]	@ (8008e4c <TIM_Base_SetConfig+0x158>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d108      	bne.n	8008db0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	68fa      	ldr	r2, [r7, #12]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	695b      	ldr	r3, [r3, #20]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	689a      	ldr	r2, [r3, #8]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a18      	ldr	r2, [pc, #96]	@ (8008e38 <TIM_Base_SetConfig+0x144>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d013      	beq.n	8008e04 <TIM_Base_SetConfig+0x110>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a1a      	ldr	r2, [pc, #104]	@ (8008e48 <TIM_Base_SetConfig+0x154>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d00f      	beq.n	8008e04 <TIM_Base_SetConfig+0x110>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a1a      	ldr	r2, [pc, #104]	@ (8008e50 <TIM_Base_SetConfig+0x15c>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d00b      	beq.n	8008e04 <TIM_Base_SetConfig+0x110>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a19      	ldr	r2, [pc, #100]	@ (8008e54 <TIM_Base_SetConfig+0x160>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d007      	beq.n	8008e04 <TIM_Base_SetConfig+0x110>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a18      	ldr	r2, [pc, #96]	@ (8008e58 <TIM_Base_SetConfig+0x164>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d003      	beq.n	8008e04 <TIM_Base_SetConfig+0x110>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a13      	ldr	r2, [pc, #76]	@ (8008e4c <TIM_Base_SetConfig+0x158>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d103      	bne.n	8008e0c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	691a      	ldr	r2, [r3, #16]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	f003 0301 	and.w	r3, r3, #1
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d105      	bne.n	8008e2a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	f023 0201 	bic.w	r2, r3, #1
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	611a      	str	r2, [r3, #16]
  }
}
 8008e2a:	bf00      	nop
 8008e2c:	3714      	adds	r7, #20
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	40012c00 	.word	0x40012c00
 8008e3c:	40000400 	.word	0x40000400
 8008e40:	40000800 	.word	0x40000800
 8008e44:	40000c00 	.word	0x40000c00
 8008e48:	40013400 	.word	0x40013400
 8008e4c:	40015000 	.word	0x40015000
 8008e50:	40014000 	.word	0x40014000
 8008e54:	40014400 	.word	0x40014400
 8008e58:	40014800 	.word	0x40014800

08008e5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b087      	sub	sp, #28
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a1b      	ldr	r3, [r3, #32]
 8008e6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6a1b      	ldr	r3, [r3, #32]
 8008e70:	f023 0201 	bic.w	r2, r3, #1
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	699b      	ldr	r3, [r3, #24]
 8008e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f023 0303 	bic.w	r3, r3, #3
 8008e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	f023 0302 	bic.w	r3, r3, #2
 8008ea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	697a      	ldr	r2, [r7, #20]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a30      	ldr	r2, [pc, #192]	@ (8008f78 <TIM_OC1_SetConfig+0x11c>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d013      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x88>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a2f      	ldr	r2, [pc, #188]	@ (8008f7c <TIM_OC1_SetConfig+0x120>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00f      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x88>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a2e      	ldr	r2, [pc, #184]	@ (8008f80 <TIM_OC1_SetConfig+0x124>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d00b      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x88>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a2d      	ldr	r2, [pc, #180]	@ (8008f84 <TIM_OC1_SetConfig+0x128>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d007      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x88>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a2c      	ldr	r2, [pc, #176]	@ (8008f88 <TIM_OC1_SetConfig+0x12c>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d003      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x88>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a2b      	ldr	r2, [pc, #172]	@ (8008f8c <TIM_OC1_SetConfig+0x130>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d10c      	bne.n	8008efe <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	f023 0308 	bic.w	r3, r3, #8
 8008eea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	697a      	ldr	r2, [r7, #20]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	f023 0304 	bic.w	r3, r3, #4
 8008efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a1d      	ldr	r2, [pc, #116]	@ (8008f78 <TIM_OC1_SetConfig+0x11c>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d013      	beq.n	8008f2e <TIM_OC1_SetConfig+0xd2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a1c      	ldr	r2, [pc, #112]	@ (8008f7c <TIM_OC1_SetConfig+0x120>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d00f      	beq.n	8008f2e <TIM_OC1_SetConfig+0xd2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a1b      	ldr	r2, [pc, #108]	@ (8008f80 <TIM_OC1_SetConfig+0x124>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d00b      	beq.n	8008f2e <TIM_OC1_SetConfig+0xd2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a1a      	ldr	r2, [pc, #104]	@ (8008f84 <TIM_OC1_SetConfig+0x128>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d007      	beq.n	8008f2e <TIM_OC1_SetConfig+0xd2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a19      	ldr	r2, [pc, #100]	@ (8008f88 <TIM_OC1_SetConfig+0x12c>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d003      	beq.n	8008f2e <TIM_OC1_SetConfig+0xd2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a18      	ldr	r2, [pc, #96]	@ (8008f8c <TIM_OC1_SetConfig+0x130>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d111      	bne.n	8008f52 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	695b      	ldr	r3, [r3, #20]
 8008f42:	693a      	ldr	r2, [r7, #16]
 8008f44:	4313      	orrs	r3, r2
 8008f46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	699b      	ldr	r3, [r3, #24]
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685a      	ldr	r2, [r3, #4]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	697a      	ldr	r2, [r7, #20]
 8008f6a:	621a      	str	r2, [r3, #32]
}
 8008f6c:	bf00      	nop
 8008f6e:	371c      	adds	r7, #28
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr
 8008f78:	40012c00 	.word	0x40012c00
 8008f7c:	40013400 	.word	0x40013400
 8008f80:	40014000 	.word	0x40014000
 8008f84:	40014400 	.word	0x40014400
 8008f88:	40014800 	.word	0x40014800
 8008f8c:	40015000 	.word	0x40015000

08008f90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b087      	sub	sp, #28
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a1b      	ldr	r3, [r3, #32]
 8008fa4:	f023 0210 	bic.w	r2, r3, #16
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	021b      	lsls	r3, r3, #8
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	f023 0320 	bic.w	r3, r3, #32
 8008fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	011b      	lsls	r3, r3, #4
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4a2c      	ldr	r2, [pc, #176]	@ (80090a0 <TIM_OC2_SetConfig+0x110>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d007      	beq.n	8009004 <TIM_OC2_SetConfig+0x74>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80090a4 <TIM_OC2_SetConfig+0x114>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d003      	beq.n	8009004 <TIM_OC2_SetConfig+0x74>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80090a8 <TIM_OC2_SetConfig+0x118>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d10d      	bne.n	8009020 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800900a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	011b      	lsls	r3, r3, #4
 8009012:	697a      	ldr	r2, [r7, #20]
 8009014:	4313      	orrs	r3, r2
 8009016:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800901e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a1f      	ldr	r2, [pc, #124]	@ (80090a0 <TIM_OC2_SetConfig+0x110>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d013      	beq.n	8009050 <TIM_OC2_SetConfig+0xc0>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a1e      	ldr	r2, [pc, #120]	@ (80090a4 <TIM_OC2_SetConfig+0x114>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d00f      	beq.n	8009050 <TIM_OC2_SetConfig+0xc0>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a1e      	ldr	r2, [pc, #120]	@ (80090ac <TIM_OC2_SetConfig+0x11c>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d00b      	beq.n	8009050 <TIM_OC2_SetConfig+0xc0>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	4a1d      	ldr	r2, [pc, #116]	@ (80090b0 <TIM_OC2_SetConfig+0x120>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d007      	beq.n	8009050 <TIM_OC2_SetConfig+0xc0>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a1c      	ldr	r2, [pc, #112]	@ (80090b4 <TIM_OC2_SetConfig+0x124>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d003      	beq.n	8009050 <TIM_OC2_SetConfig+0xc0>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a17      	ldr	r2, [pc, #92]	@ (80090a8 <TIM_OC2_SetConfig+0x118>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d113      	bne.n	8009078 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009056:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800905e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	695b      	ldr	r3, [r3, #20]
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	4313      	orrs	r3, r2
 800906a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	4313      	orrs	r3, r2
 8009076:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	621a      	str	r2, [r3, #32]
}
 8009092:	bf00      	nop
 8009094:	371c      	adds	r7, #28
 8009096:	46bd      	mov	sp, r7
 8009098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909c:	4770      	bx	lr
 800909e:	bf00      	nop
 80090a0:	40012c00 	.word	0x40012c00
 80090a4:	40013400 	.word	0x40013400
 80090a8:	40015000 	.word	0x40015000
 80090ac:	40014000 	.word	0x40014000
 80090b0:	40014400 	.word	0x40014400
 80090b4:	40014800 	.word	0x40014800

080090b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b087      	sub	sp, #28
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a1b      	ldr	r3, [r3, #32]
 80090c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	69db      	ldr	r3, [r3, #28]
 80090de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f023 0303 	bic.w	r3, r3, #3
 80090f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68fa      	ldr	r2, [r7, #12]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	021b      	lsls	r3, r3, #8
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a2b      	ldr	r2, [pc, #172]	@ (80091c4 <TIM_OC3_SetConfig+0x10c>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d007      	beq.n	800912a <TIM_OC3_SetConfig+0x72>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a2a      	ldr	r2, [pc, #168]	@ (80091c8 <TIM_OC3_SetConfig+0x110>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d003      	beq.n	800912a <TIM_OC3_SetConfig+0x72>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a29      	ldr	r2, [pc, #164]	@ (80091cc <TIM_OC3_SetConfig+0x114>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d10d      	bne.n	8009146 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009130:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	021b      	lsls	r3, r3, #8
 8009138:	697a      	ldr	r2, [r7, #20]
 800913a:	4313      	orrs	r3, r2
 800913c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009144:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	4a1e      	ldr	r2, [pc, #120]	@ (80091c4 <TIM_OC3_SetConfig+0x10c>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d013      	beq.n	8009176 <TIM_OC3_SetConfig+0xbe>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	4a1d      	ldr	r2, [pc, #116]	@ (80091c8 <TIM_OC3_SetConfig+0x110>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d00f      	beq.n	8009176 <TIM_OC3_SetConfig+0xbe>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	4a1d      	ldr	r2, [pc, #116]	@ (80091d0 <TIM_OC3_SetConfig+0x118>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d00b      	beq.n	8009176 <TIM_OC3_SetConfig+0xbe>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	4a1c      	ldr	r2, [pc, #112]	@ (80091d4 <TIM_OC3_SetConfig+0x11c>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d007      	beq.n	8009176 <TIM_OC3_SetConfig+0xbe>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	4a1b      	ldr	r2, [pc, #108]	@ (80091d8 <TIM_OC3_SetConfig+0x120>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d003      	beq.n	8009176 <TIM_OC3_SetConfig+0xbe>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	4a16      	ldr	r2, [pc, #88]	@ (80091cc <TIM_OC3_SetConfig+0x114>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d113      	bne.n	800919e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800917c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	695b      	ldr	r3, [r3, #20]
 800918a:	011b      	lsls	r3, r3, #4
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	4313      	orrs	r3, r2
 8009190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	011b      	lsls	r3, r3, #4
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	4313      	orrs	r3, r2
 800919c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	693a      	ldr	r2, [r7, #16]
 80091a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	685a      	ldr	r2, [r3, #4]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	621a      	str	r2, [r3, #32]
}
 80091b8:	bf00      	nop
 80091ba:	371c      	adds	r7, #28
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr
 80091c4:	40012c00 	.word	0x40012c00
 80091c8:	40013400 	.word	0x40013400
 80091cc:	40015000 	.word	0x40015000
 80091d0:	40014000 	.word	0x40014000
 80091d4:	40014400 	.word	0x40014400
 80091d8:	40014800 	.word	0x40014800

080091dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091dc:	b480      	push	{r7}
 80091de:	b087      	sub	sp, #28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6a1b      	ldr	r3, [r3, #32]
 80091f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	69db      	ldr	r3, [r3, #28]
 8009202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800920a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800920e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	021b      	lsls	r3, r3, #8
 800921e:	68fa      	ldr	r2, [r7, #12]
 8009220:	4313      	orrs	r3, r2
 8009222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800922a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	031b      	lsls	r3, r3, #12
 8009232:	697a      	ldr	r2, [r7, #20]
 8009234:	4313      	orrs	r3, r2
 8009236:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a2c      	ldr	r2, [pc, #176]	@ (80092ec <TIM_OC4_SetConfig+0x110>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d007      	beq.n	8009250 <TIM_OC4_SetConfig+0x74>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	4a2b      	ldr	r2, [pc, #172]	@ (80092f0 <TIM_OC4_SetConfig+0x114>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d003      	beq.n	8009250 <TIM_OC4_SetConfig+0x74>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a2a      	ldr	r2, [pc, #168]	@ (80092f4 <TIM_OC4_SetConfig+0x118>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d10d      	bne.n	800926c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	031b      	lsls	r3, r3, #12
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	4313      	orrs	r3, r2
 8009262:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800926a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	4a1f      	ldr	r2, [pc, #124]	@ (80092ec <TIM_OC4_SetConfig+0x110>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d013      	beq.n	800929c <TIM_OC4_SetConfig+0xc0>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a1e      	ldr	r2, [pc, #120]	@ (80092f0 <TIM_OC4_SetConfig+0x114>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d00f      	beq.n	800929c <TIM_OC4_SetConfig+0xc0>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	4a1e      	ldr	r2, [pc, #120]	@ (80092f8 <TIM_OC4_SetConfig+0x11c>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d00b      	beq.n	800929c <TIM_OC4_SetConfig+0xc0>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a1d      	ldr	r2, [pc, #116]	@ (80092fc <TIM_OC4_SetConfig+0x120>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d007      	beq.n	800929c <TIM_OC4_SetConfig+0xc0>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4a1c      	ldr	r2, [pc, #112]	@ (8009300 <TIM_OC4_SetConfig+0x124>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d003      	beq.n	800929c <TIM_OC4_SetConfig+0xc0>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a17      	ldr	r2, [pc, #92]	@ (80092f4 <TIM_OC4_SetConfig+0x118>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d113      	bne.n	80092c4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092a2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092aa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	695b      	ldr	r3, [r3, #20]
 80092b0:	019b      	lsls	r3, r3, #6
 80092b2:	693a      	ldr	r2, [r7, #16]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	019b      	lsls	r3, r3, #6
 80092be:	693a      	ldr	r2, [r7, #16]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	693a      	ldr	r2, [r7, #16]
 80092c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	68fa      	ldr	r2, [r7, #12]
 80092ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	685a      	ldr	r2, [r3, #4]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	697a      	ldr	r2, [r7, #20]
 80092dc:	621a      	str	r2, [r3, #32]
}
 80092de:	bf00      	nop
 80092e0:	371c      	adds	r7, #28
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	40012c00 	.word	0x40012c00
 80092f0:	40013400 	.word	0x40013400
 80092f4:	40015000 	.word	0x40015000
 80092f8:	40014000 	.word	0x40014000
 80092fc:	40014400 	.word	0x40014400
 8009300:	40014800 	.word	0x40014800

08009304 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009304:	b480      	push	{r7}
 8009306:	b087      	sub	sp, #28
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a1b      	ldr	r3, [r3, #32]
 8009312:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a1b      	ldr	r3, [r3, #32]
 8009318:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800932a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	4313      	orrs	r3, r2
 8009340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009348:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	041b      	lsls	r3, r3, #16
 8009350:	693a      	ldr	r2, [r7, #16]
 8009352:	4313      	orrs	r3, r2
 8009354:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4a19      	ldr	r2, [pc, #100]	@ (80093c0 <TIM_OC5_SetConfig+0xbc>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d013      	beq.n	8009386 <TIM_OC5_SetConfig+0x82>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a18      	ldr	r2, [pc, #96]	@ (80093c4 <TIM_OC5_SetConfig+0xc0>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d00f      	beq.n	8009386 <TIM_OC5_SetConfig+0x82>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a17      	ldr	r2, [pc, #92]	@ (80093c8 <TIM_OC5_SetConfig+0xc4>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d00b      	beq.n	8009386 <TIM_OC5_SetConfig+0x82>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a16      	ldr	r2, [pc, #88]	@ (80093cc <TIM_OC5_SetConfig+0xc8>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d007      	beq.n	8009386 <TIM_OC5_SetConfig+0x82>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a15      	ldr	r2, [pc, #84]	@ (80093d0 <TIM_OC5_SetConfig+0xcc>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d003      	beq.n	8009386 <TIM_OC5_SetConfig+0x82>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4a14      	ldr	r2, [pc, #80]	@ (80093d4 <TIM_OC5_SetConfig+0xd0>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d109      	bne.n	800939a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800938c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	021b      	lsls	r3, r3, #8
 8009394:	697a      	ldr	r2, [r7, #20]
 8009396:	4313      	orrs	r3, r2
 8009398:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	697a      	ldr	r2, [r7, #20]
 800939e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	685a      	ldr	r2, [r3, #4]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	621a      	str	r2, [r3, #32]
}
 80093b4:	bf00      	nop
 80093b6:	371c      	adds	r7, #28
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr
 80093c0:	40012c00 	.word	0x40012c00
 80093c4:	40013400 	.word	0x40013400
 80093c8:	40014000 	.word	0x40014000
 80093cc:	40014400 	.word	0x40014400
 80093d0:	40014800 	.word	0x40014800
 80093d4:	40015000 	.word	0x40015000

080093d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093d8:	b480      	push	{r7}
 80093da:	b087      	sub	sp, #28
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
 80093e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6a1b      	ldr	r3, [r3, #32]
 80093e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6a1b      	ldr	r3, [r3, #32]
 80093ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009406:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800940a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	021b      	lsls	r3, r3, #8
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	4313      	orrs	r3, r2
 8009416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800941e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	051b      	lsls	r3, r3, #20
 8009426:	693a      	ldr	r2, [r7, #16]
 8009428:	4313      	orrs	r3, r2
 800942a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a1a      	ldr	r2, [pc, #104]	@ (8009498 <TIM_OC6_SetConfig+0xc0>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d013      	beq.n	800945c <TIM_OC6_SetConfig+0x84>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a19      	ldr	r2, [pc, #100]	@ (800949c <TIM_OC6_SetConfig+0xc4>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d00f      	beq.n	800945c <TIM_OC6_SetConfig+0x84>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a18      	ldr	r2, [pc, #96]	@ (80094a0 <TIM_OC6_SetConfig+0xc8>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d00b      	beq.n	800945c <TIM_OC6_SetConfig+0x84>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a17      	ldr	r2, [pc, #92]	@ (80094a4 <TIM_OC6_SetConfig+0xcc>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d007      	beq.n	800945c <TIM_OC6_SetConfig+0x84>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a16      	ldr	r2, [pc, #88]	@ (80094a8 <TIM_OC6_SetConfig+0xd0>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d003      	beq.n	800945c <TIM_OC6_SetConfig+0x84>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	4a15      	ldr	r2, [pc, #84]	@ (80094ac <TIM_OC6_SetConfig+0xd4>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d109      	bne.n	8009470 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009462:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	695b      	ldr	r3, [r3, #20]
 8009468:	029b      	lsls	r3, r3, #10
 800946a:	697a      	ldr	r2, [r7, #20]
 800946c:	4313      	orrs	r3, r2
 800946e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	697a      	ldr	r2, [r7, #20]
 8009474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	685a      	ldr	r2, [r3, #4]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	693a      	ldr	r2, [r7, #16]
 8009488:	621a      	str	r2, [r3, #32]
}
 800948a:	bf00      	nop
 800948c:	371c      	adds	r7, #28
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr
 8009496:	bf00      	nop
 8009498:	40012c00 	.word	0x40012c00
 800949c:	40013400 	.word	0x40013400
 80094a0:	40014000 	.word	0x40014000
 80094a4:	40014400 	.word	0x40014400
 80094a8:	40014800 	.word	0x40014800
 80094ac:	40015000 	.word	0x40015000

080094b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b087      	sub	sp, #28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6a1b      	ldr	r3, [r3, #32]
 80094c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6a1b      	ldr	r3, [r3, #32]
 80094c6:	f023 0201 	bic.w	r2, r3, #1
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	699b      	ldr	r3, [r3, #24]
 80094d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80094da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	011b      	lsls	r3, r3, #4
 80094e0:	693a      	ldr	r2, [r7, #16]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	f023 030a 	bic.w	r3, r3, #10
 80094ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094ee:	697a      	ldr	r2, [r7, #20]
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	693a      	ldr	r2, [r7, #16]
 80094fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	621a      	str	r2, [r3, #32]
}
 8009502:	bf00      	nop
 8009504:	371c      	adds	r7, #28
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr

0800950e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800950e:	b480      	push	{r7}
 8009510:	b087      	sub	sp, #28
 8009512:	af00      	add	r7, sp, #0
 8009514:	60f8      	str	r0, [r7, #12]
 8009516:	60b9      	str	r1, [r7, #8]
 8009518:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	6a1b      	ldr	r3, [r3, #32]
 800951e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6a1b      	ldr	r3, [r3, #32]
 8009524:	f023 0210 	bic.w	r2, r3, #16
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	699b      	ldr	r3, [r3, #24]
 8009530:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009538:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	031b      	lsls	r3, r3, #12
 800953e:	693a      	ldr	r2, [r7, #16]
 8009540:	4313      	orrs	r3, r2
 8009542:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800954a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	011b      	lsls	r3, r3, #4
 8009550:	697a      	ldr	r2, [r7, #20]
 8009552:	4313      	orrs	r3, r2
 8009554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	693a      	ldr	r2, [r7, #16]
 800955a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	621a      	str	r2, [r3, #32]
}
 8009562:	bf00      	nop
 8009564:	371c      	adds	r7, #28
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr

0800956e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800956e:	b480      	push	{r7}
 8009570:	b085      	sub	sp, #20
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
 8009576:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009584:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009588:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800958a:	683a      	ldr	r2, [r7, #0]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4313      	orrs	r3, r2
 8009590:	f043 0307 	orr.w	r3, r3, #7
 8009594:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	68fa      	ldr	r2, [r7, #12]
 800959a:	609a      	str	r2, [r3, #8]
}
 800959c:	bf00      	nop
 800959e:	3714      	adds	r7, #20
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b087      	sub	sp, #28
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	607a      	str	r2, [r7, #4]
 80095b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80095c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	021a      	lsls	r2, r3, #8
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	431a      	orrs	r2, r3
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	697a      	ldr	r2, [r7, #20]
 80095d2:	4313      	orrs	r3, r2
 80095d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	697a      	ldr	r2, [r7, #20]
 80095da:	609a      	str	r2, [r3, #8]
}
 80095dc:	bf00      	nop
 80095de:	371c      	adds	r7, #28
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr

080095e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b087      	sub	sp, #28
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	f003 031f 	and.w	r3, r3, #31
 80095fa:	2201      	movs	r2, #1
 80095fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009600:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6a1a      	ldr	r2, [r3, #32]
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	43db      	mvns	r3, r3
 800960a:	401a      	ands	r2, r3
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6a1a      	ldr	r2, [r3, #32]
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	f003 031f 	and.w	r3, r3, #31
 800961a:	6879      	ldr	r1, [r7, #4]
 800961c:	fa01 f303 	lsl.w	r3, r1, r3
 8009620:	431a      	orrs	r2, r3
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	621a      	str	r2, [r3, #32]
}
 8009626:	bf00      	nop
 8009628:	371c      	adds	r7, #28
 800962a:	46bd      	mov	sp, r7
 800962c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009630:	4770      	bx	lr
	...

08009634 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	4a26      	ldr	r2, [pc, #152]	@ (80096d8 <TIM_ResetCallback+0xa4>)
 8009640:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	4a25      	ldr	r2, [pc, #148]	@ (80096dc <TIM_ResetCallback+0xa8>)
 8009648:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a24      	ldr	r2, [pc, #144]	@ (80096e0 <TIM_ResetCallback+0xac>)
 8009650:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a23      	ldr	r2, [pc, #140]	@ (80096e4 <TIM_ResetCallback+0xb0>)
 8009658:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a22      	ldr	r2, [pc, #136]	@ (80096e8 <TIM_ResetCallback+0xb4>)
 8009660:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	4a21      	ldr	r2, [pc, #132]	@ (80096ec <TIM_ResetCallback+0xb8>)
 8009668:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a20      	ldr	r2, [pc, #128]	@ (80096f0 <TIM_ResetCallback+0xbc>)
 8009670:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a1f      	ldr	r2, [pc, #124]	@ (80096f4 <TIM_ResetCallback+0xc0>)
 8009678:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a1e      	ldr	r2, [pc, #120]	@ (80096f8 <TIM_ResetCallback+0xc4>)
 8009680:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a1d      	ldr	r2, [pc, #116]	@ (80096fc <TIM_ResetCallback+0xc8>)
 8009688:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a1c      	ldr	r2, [pc, #112]	@ (8009700 <TIM_ResetCallback+0xcc>)
 8009690:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a1b      	ldr	r2, [pc, #108]	@ (8009704 <TIM_ResetCallback+0xd0>)
 8009698:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a1a      	ldr	r2, [pc, #104]	@ (8009708 <TIM_ResetCallback+0xd4>)
 80096a0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a19      	ldr	r2, [pc, #100]	@ (800970c <TIM_ResetCallback+0xd8>)
 80096a8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a18      	ldr	r2, [pc, #96]	@ (8009710 <TIM_ResetCallback+0xdc>)
 80096b0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a17      	ldr	r2, [pc, #92]	@ (8009714 <TIM_ResetCallback+0xe0>)
 80096b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a16      	ldr	r2, [pc, #88]	@ (8009718 <TIM_ResetCallback+0xe4>)
 80096c0:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a15      	ldr	r2, [pc, #84]	@ (800971c <TIM_ResetCallback+0xe8>)
 80096c8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80096cc:	bf00      	nop
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr
 80096d8:	08002d29 	.word	0x08002d29
 80096dc:	08008981 	.word	0x08008981
 80096e0:	080089f9 	.word	0x080089f9
 80096e4:	08008a0d 	.word	0x08008a0d
 80096e8:	080089a9 	.word	0x080089a9
 80096ec:	080089bd 	.word	0x080089bd
 80096f0:	08008995 	.word	0x08008995
 80096f4:	080089d1 	.word	0x080089d1
 80096f8:	080089e5 	.word	0x080089e5
 80096fc:	08008a21 	.word	0x08008a21
 8009700:	08009975 	.word	0x08009975
 8009704:	08009989 	.word	0x08009989
 8009708:	0800999d 	.word	0x0800999d
 800970c:	080099b1 	.word	0x080099b1
 8009710:	080099c5 	.word	0x080099c5
 8009714:	080099d9 	.word	0x080099d9
 8009718:	080099ed 	.word	0x080099ed
 800971c:	08009a01 	.word	0x08009a01

08009720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009730:	2b01      	cmp	r3, #1
 8009732:	d101      	bne.n	8009738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009734:	2302      	movs	r3, #2
 8009736:	e074      	b.n	8009822 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2202      	movs	r2, #2
 8009744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a34      	ldr	r2, [pc, #208]	@ (8009830 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d009      	beq.n	8009776 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a33      	ldr	r2, [pc, #204]	@ (8009834 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d004      	beq.n	8009776 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a31      	ldr	r2, [pc, #196]	@ (8009838 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d108      	bne.n	8009788 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800977c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	68fa      	ldr	r2, [r7, #12]
 8009784:	4313      	orrs	r3, r2
 8009786:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800978e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	4313      	orrs	r3, r2
 800979c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	68fa      	ldr	r2, [r7, #12]
 80097a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a21      	ldr	r2, [pc, #132]	@ (8009830 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d022      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097b8:	d01d      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4a1f      	ldr	r2, [pc, #124]	@ (800983c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d018      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009840 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d013      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a1c      	ldr	r2, [pc, #112]	@ (8009844 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d00e      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a15      	ldr	r2, [pc, #84]	@ (8009834 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d009      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a18      	ldr	r2, [pc, #96]	@ (8009848 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d004      	beq.n	80097f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a11      	ldr	r2, [pc, #68]	@ (8009838 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d10c      	bne.n	8009810 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	4313      	orrs	r3, r2
 8009806:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68ba      	ldr	r2, [r7, #8]
 800980e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2201      	movs	r2, #1
 8009814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3714      	adds	r7, #20
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	40012c00 	.word	0x40012c00
 8009834:	40013400 	.word	0x40013400
 8009838:	40015000 	.word	0x40015000
 800983c:	40000400 	.word	0x40000400
 8009840:	40000800 	.word	0x40000800
 8009844:	40000c00 	.word	0x40000c00
 8009848:	40014000 	.word	0x40014000

0800984c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009856:	2300      	movs	r3, #0
 8009858:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009860:	2b01      	cmp	r3, #1
 8009862:	d101      	bne.n	8009868 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009864:	2302      	movs	r3, #2
 8009866:	e078      	b.n	800995a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	4313      	orrs	r3, r2
 800987c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	4313      	orrs	r3, r2
 800988a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	4313      	orrs	r3, r2
 8009898:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4313      	orrs	r3, r2
 80098a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	4313      	orrs	r3, r2
 80098b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	695b      	ldr	r3, [r3, #20]
 80098c0:	4313      	orrs	r3, r2
 80098c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098ce:	4313      	orrs	r3, r2
 80098d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	699b      	ldr	r3, [r3, #24]
 80098dc:	041b      	lsls	r3, r3, #16
 80098de:	4313      	orrs	r3, r2
 80098e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	69db      	ldr	r3, [r3, #28]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009968 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d009      	beq.n	800990e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a1b      	ldr	r2, [pc, #108]	@ (800996c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d004      	beq.n	800990e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a19      	ldr	r2, [pc, #100]	@ (8009970 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d11c      	bne.n	8009948 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009918:	051b      	lsls	r3, r3, #20
 800991a:	4313      	orrs	r3, r2
 800991c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	6a1b      	ldr	r3, [r3, #32]
 8009928:	4313      	orrs	r3, r2
 800992a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009936:	4313      	orrs	r3, r2
 8009938:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009944:	4313      	orrs	r3, r2
 8009946:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	3714      	adds	r7, #20
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr
 8009966:	bf00      	nop
 8009968:	40012c00 	.word	0x40012c00
 800996c:	40013400 	.word	0x40013400
 8009970:	40015000 	.word	0x40015000

08009974 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009990:	bf00      	nop
 8009992:	370c      	adds	r7, #12
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr

0800999c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b083      	sub	sp, #12
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009a08:	bf00      	nop
 8009a0a:	370c      	adds	r7, #12
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr

08009a14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d101      	bne.n	8009a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e050      	b.n	8009ac8 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d114      	bne.n	8009a5a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f000 fd5b 	bl	800a4f4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d103      	bne.n	8009a50 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	4a21      	ldr	r2, [pc, #132]	@ (8009ad0 <HAL_UART_Init+0xbc>)
 8009a4c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2224      	movs	r2, #36	@ 0x24
 8009a5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f022 0201 	bic.w	r2, r2, #1
 8009a70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d002      	beq.n	8009a80 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f001 f888 	bl	800ab90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 fd89 	bl	800a598 <UART_SetConfig>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d101      	bne.n	8009a90 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e01b      	b.n	8009ac8 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	685a      	ldr	r2, [r3, #4]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	689a      	ldr	r2, [r3, #8]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009aae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f042 0201 	orr.w	r2, r2, #1
 8009abe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f001 f907 	bl	800acd4 <UART_CheckIdleState>
 8009ac6:	4603      	mov	r3, r0
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3708      	adds	r7, #8
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	08003fed 	.word	0x08003fed

08009ad4 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b087      	sub	sp, #28
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	460b      	mov	r3, r1
 8009ade:	607a      	str	r2, [r7, #4]
 8009ae0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d109      	bne.n	8009b00 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009af2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8009afc:	2301      	movs	r3, #1
 8009afe:	e09c      	b.n	8009c3a <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b06:	2b20      	cmp	r3, #32
 8009b08:	d16c      	bne.n	8009be4 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8009b0a:	7afb      	ldrb	r3, [r7, #11]
 8009b0c:	2b0c      	cmp	r3, #12
 8009b0e:	d85e      	bhi.n	8009bce <HAL_UART_RegisterCallback+0xfa>
 8009b10:	a201      	add	r2, pc, #4	@ (adr r2, 8009b18 <HAL_UART_RegisterCallback+0x44>)
 8009b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b16:	bf00      	nop
 8009b18:	08009b4d 	.word	0x08009b4d
 8009b1c:	08009b57 	.word	0x08009b57
 8009b20:	08009b61 	.word	0x08009b61
 8009b24:	08009b6b 	.word	0x08009b6b
 8009b28:	08009b75 	.word	0x08009b75
 8009b2c:	08009b7f 	.word	0x08009b7f
 8009b30:	08009b89 	.word	0x08009b89
 8009b34:	08009b93 	.word	0x08009b93
 8009b38:	08009b9d 	.word	0x08009b9d
 8009b3c:	08009ba7 	.word	0x08009ba7
 8009b40:	08009bb1 	.word	0x08009bb1
 8009b44:	08009bbb 	.word	0x08009bbb
 8009b48:	08009bc5 	.word	0x08009bc5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8009b54:	e070      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8009b5e:	e06b      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8009b68:	e066      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8009b72:	e061      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8009b7c:	e05c      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	687a      	ldr	r2, [r7, #4]
 8009b82:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8009b86:	e057      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	687a      	ldr	r2, [r7, #4]
 8009b8c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8009b90:	e052      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8009b9a:	e04d      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8009ba4:	e048      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8009bae:	e043      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	687a      	ldr	r2, [r7, #4]
 8009bb4:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009bb8:	e03e      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009bc2:	e039      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	687a      	ldr	r2, [r7, #4]
 8009bc8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009bcc:	e034      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bd4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009bde:	2301      	movs	r3, #1
 8009be0:	75fb      	strb	r3, [r7, #23]
        break;
 8009be2:	e029      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d11a      	bne.n	8009c24 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8009bee:	7afb      	ldrb	r3, [r7, #11]
 8009bf0:	2b0b      	cmp	r3, #11
 8009bf2:	d002      	beq.n	8009bfa <HAL_UART_RegisterCallback+0x126>
 8009bf4:	2b0c      	cmp	r3, #12
 8009bf6:	d005      	beq.n	8009c04 <HAL_UART_RegisterCallback+0x130>
 8009bf8:	e009      	b.n	8009c0e <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009c02:	e019      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	687a      	ldr	r2, [r7, #4]
 8009c08:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009c0c:	e014      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c14:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	75fb      	strb	r3, [r7, #23]
        break;
 8009c22:	e009      	b.n	8009c38 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c2a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009c38:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	371c      	adds	r7, #28
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop

08009c48 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b08a      	sub	sp, #40	@ 0x28
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	4613      	mov	r3, r2
 8009c54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c5c:	2b20      	cmp	r3, #32
 8009c5e:	d137      	bne.n	8009cd0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d002      	beq.n	8009c6c <HAL_UART_Receive_DMA+0x24>
 8009c66:	88fb      	ldrh	r3, [r7, #6]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d101      	bne.n	8009c70 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e030      	b.n	8009cd2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2200      	movs	r2, #0
 8009c74:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a18      	ldr	r2, [pc, #96]	@ (8009cdc <HAL_UART_Receive_DMA+0x94>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d01f      	beq.n	8009cc0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d018      	beq.n	8009cc0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	e853 3f00 	ldrex	r3, [r3]
 8009c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	461a      	mov	r2, r3
 8009caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cac:	623b      	str	r3, [r7, #32]
 8009cae:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb0:	69f9      	ldr	r1, [r7, #28]
 8009cb2:	6a3a      	ldr	r2, [r7, #32]
 8009cb4:	e841 2300 	strex	r3, r2, [r1]
 8009cb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1e6      	bne.n	8009c8e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009cc0:	88fb      	ldrh	r3, [r7, #6]
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	68b9      	ldr	r1, [r7, #8]
 8009cc6:	68f8      	ldr	r0, [r7, #12]
 8009cc8:	f001 f91c 	bl	800af04 <UART_Start_Receive_DMA>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	e000      	b.n	8009cd2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009cd0:	2302      	movs	r3, #2
  }
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3728      	adds	r7, #40	@ 0x28
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	40008000 	.word	0x40008000

08009ce0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b0ba      	sub	sp, #232	@ 0xe8
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	69db      	ldr	r3, [r3, #28]
 8009cee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009d06:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009d0a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009d0e:	4013      	ands	r3, r2
 8009d10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009d14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d11b      	bne.n	8009d54 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d20:	f003 0320 	and.w	r3, r3, #32
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d015      	beq.n	8009d54 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d2c:	f003 0320 	and.w	r3, r3, #32
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d105      	bne.n	8009d40 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009d34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d009      	beq.n	8009d54 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 8312 	beq.w	800a36e <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	4798      	blx	r3
      }
      return;
 8009d52:	e30c      	b.n	800a36e <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009d54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f000 8129 	beq.w	8009fb0 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009d5e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009d62:	4b90      	ldr	r3, [pc, #576]	@ (8009fa4 <HAL_UART_IRQHandler+0x2c4>)
 8009d64:	4013      	ands	r3, r2
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d106      	bne.n	8009d78 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009d6a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009d6e:	4b8e      	ldr	r3, [pc, #568]	@ (8009fa8 <HAL_UART_IRQHandler+0x2c8>)
 8009d70:	4013      	ands	r3, r2
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 811c 	beq.w	8009fb0 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d7c:	f003 0301 	and.w	r3, r3, #1
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d011      	beq.n	8009da8 <HAL_UART_IRQHandler+0xc8>
 8009d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00b      	beq.n	8009da8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2201      	movs	r2, #1
 8009d96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9e:	f043 0201 	orr.w	r2, r3, #1
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dac:	f003 0302 	and.w	r3, r3, #2
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d011      	beq.n	8009dd8 <HAL_UART_IRQHandler+0xf8>
 8009db4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009db8:	f003 0301 	and.w	r3, r3, #1
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d00b      	beq.n	8009dd8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dce:	f043 0204 	orr.w	r2, r3, #4
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ddc:	f003 0304 	and.w	r3, r3, #4
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d011      	beq.n	8009e08 <HAL_UART_IRQHandler+0x128>
 8009de4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009de8:	f003 0301 	and.w	r3, r3, #1
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d00b      	beq.n	8009e08 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	2204      	movs	r2, #4
 8009df6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dfe:	f043 0202 	orr.w	r2, r3, #2
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009e08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e0c:	f003 0308 	and.w	r3, r3, #8
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d017      	beq.n	8009e44 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009e14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e18:	f003 0320 	and.w	r3, r3, #32
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d105      	bne.n	8009e2c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009e20:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009e24:	4b5f      	ldr	r3, [pc, #380]	@ (8009fa4 <HAL_UART_IRQHandler+0x2c4>)
 8009e26:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d00b      	beq.n	8009e44 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	2208      	movs	r2, #8
 8009e32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e3a:	f043 0208 	orr.w	r2, r3, #8
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d012      	beq.n	8009e76 <HAL_UART_IRQHandler+0x196>
 8009e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d00c      	beq.n	8009e76 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e6c:	f043 0220 	orr.w	r2, r3, #32
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f000 8278 	beq.w	800a372 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e86:	f003 0320 	and.w	r3, r3, #32
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d013      	beq.n	8009eb6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e92:	f003 0320 	and.w	r3, r3, #32
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d105      	bne.n	8009ea6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d007      	beq.n	8009eb6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d003      	beq.n	8009eb6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ebc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009eca:	2b40      	cmp	r3, #64	@ 0x40
 8009ecc:	d005      	beq.n	8009eda <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ed2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d058      	beq.n	8009f8c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f001 f8f9 	bl	800b0d2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009eea:	2b40      	cmp	r3, #64	@ 0x40
 8009eec:	d148      	bne.n	8009f80 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3308      	adds	r3, #8
 8009ef4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009efc:	e853 3f00 	ldrex	r3, [r3]
 8009f00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3308      	adds	r3, #8
 8009f16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009f26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009f2a:	e841 2300 	strex	r3, r2, [r1]
 8009f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009f32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1d9      	bne.n	8009eee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d017      	beq.n	8009f74 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f4a:	4a18      	ldr	r2, [pc, #96]	@ (8009fac <HAL_UART_IRQHandler+0x2cc>)
 8009f4c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f54:	4618      	mov	r0, r3
 8009f56:	f7fc f8c5 	bl	80060e4 <HAL_DMA_Abort_IT>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d01f      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009f6e:	4610      	mov	r0, r2
 8009f70:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f72:	e015      	b.n	8009fa0 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f7e:	e00f      	b.n	8009fa0 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f8a:	e009      	b.n	8009fa0 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009f9e:	e1e8      	b.n	800a372 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fa0:	bf00      	nop
    return;
 8009fa2:	e1e6      	b.n	800a372 <HAL_UART_IRQHandler+0x692>
 8009fa4:	10000001 	.word	0x10000001
 8009fa8:	04000120 	.word	0x04000120
 8009fac:	0800b39d 	.word	0x0800b39d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	f040 8176 	bne.w	800a2a6 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fbe:	f003 0310 	and.w	r3, r3, #16
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	f000 816f 	beq.w	800a2a6 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fcc:	f003 0310 	and.w	r3, r3, #16
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f000 8168 	beq.w	800a2a6 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2210      	movs	r2, #16
 8009fdc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fe8:	2b40      	cmp	r3, #64	@ 0x40
 8009fea:	f040 80dc 	bne.w	800a1a6 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009ffc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a000:	2b00      	cmp	r3, #0
 800a002:	f000 80b1 	beq.w	800a168 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a00c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a010:	429a      	cmp	r2, r3
 800a012:	f080 80a9 	bcs.w	800a168 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a01c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f003 0320 	and.w	r3, r3, #32
 800a02e:	2b00      	cmp	r3, #0
 800a030:	f040 8087 	bne.w	800a142 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a040:	e853 3f00 	ldrex	r3, [r3]
 800a044:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a04c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a050:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	461a      	mov	r2, r3
 800a05a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a05e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a062:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a066:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a06a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a06e:	e841 2300 	strex	r3, r2, [r1]
 800a072:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a076:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d1da      	bne.n	800a034 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3308      	adds	r3, #8
 800a084:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a086:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a088:	e853 3f00 	ldrex	r3, [r3]
 800a08c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a08e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a090:	f023 0301 	bic.w	r3, r3, #1
 800a094:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	3308      	adds	r3, #8
 800a09e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a0a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a0a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a0aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a0b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e1      	bne.n	800a07e <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	3308      	adds	r3, #8
 800a0c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0c4:	e853 3f00 	ldrex	r3, [r3]
 800a0c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a0ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a0d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	3308      	adds	r3, #8
 800a0da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a0de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a0e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a0e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a0e6:	e841 2300 	strex	r3, r2, [r1]
 800a0ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a0ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1e3      	bne.n	800a0ba <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2220      	movs	r2, #32
 800a0f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a108:	e853 3f00 	ldrex	r3, [r3]
 800a10c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a10e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a110:	f023 0310 	bic.w	r3, r3, #16
 800a114:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	461a      	mov	r2, r3
 800a11e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a122:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a124:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a126:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a128:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a12a:	e841 2300 	strex	r3, r2, [r1]
 800a12e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a132:	2b00      	cmp	r3, #0
 800a134:	d1e4      	bne.n	800a100 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7fb ff78 	bl	8006032 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2202      	movs	r2, #2
 800a146:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800a15a:	b292      	uxth	r2, r2
 800a15c:	1a8a      	subs	r2, r1, r2
 800a15e:	b292      	uxth	r2, r2
 800a160:	4611      	mov	r1, r2
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a166:	e106      	b.n	800a376 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a16e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a172:	429a      	cmp	r2, r3
 800a174:	f040 80ff 	bne.w	800a376 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f003 0320 	and.w	r3, r3, #32
 800a186:	2b20      	cmp	r3, #32
 800a188:	f040 80f5 	bne.w	800a376 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2202      	movs	r2, #2
 800a190:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a198:	687a      	ldr	r2, [r7, #4]
 800a19a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a19e:	4611      	mov	r1, r2
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	4798      	blx	r3
      return;
 800a1a4:	e0e7      	b.n	800a376 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f000 80d9 	beq.w	800a37a <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800a1c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	f000 80d4 	beq.w	800a37a <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1da:	e853 3f00 	ldrex	r3, [r3]
 800a1de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a1f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1fc:	e841 2300 	strex	r3, r2, [r1]
 800a200:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a204:	2b00      	cmp	r3, #0
 800a206:	d1e4      	bne.n	800a1d2 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	3308      	adds	r3, #8
 800a20e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a212:	e853 3f00 	ldrex	r3, [r3]
 800a216:	623b      	str	r3, [r7, #32]
   return(result);
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a21e:	f023 0301 	bic.w	r3, r3, #1
 800a222:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	3308      	adds	r3, #8
 800a22c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a230:	633a      	str	r2, [r7, #48]	@ 0x30
 800a232:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a234:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a238:	e841 2300 	strex	r3, r2, [r1]
 800a23c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a240:	2b00      	cmp	r3, #0
 800a242:	d1e1      	bne.n	800a208 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2220      	movs	r2, #32
 800a248:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2200      	movs	r2, #0
 800a256:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	e853 3f00 	ldrex	r3, [r3]
 800a264:	60fb      	str	r3, [r7, #12]
   return(result);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f023 0310 	bic.w	r3, r3, #16
 800a26c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	461a      	mov	r2, r3
 800a276:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a27a:	61fb      	str	r3, [r7, #28]
 800a27c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27e:	69b9      	ldr	r1, [r7, #24]
 800a280:	69fa      	ldr	r2, [r7, #28]
 800a282:	e841 2300 	strex	r3, r2, [r1]
 800a286:	617b      	str	r3, [r7, #20]
   return(result);
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d1e4      	bne.n	800a258 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2202      	movs	r2, #2
 800a292:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a29a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800a29e:	4611      	mov	r1, r2
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a2a4:	e069      	b.n	800a37a <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a2a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d010      	beq.n	800a2d4 <HAL_UART_IRQHandler+0x5f4>
 800a2b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d00a      	beq.n	800a2d4 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a2c6:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a2d2:	e055      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a2d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d014      	beq.n	800a30a <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a2e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d105      	bne.n	800a2f8 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a2ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d008      	beq.n	800a30a <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d03e      	beq.n	800a37e <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	4798      	blx	r3
    }
    return;
 800a308:	e039      	b.n	800a37e <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a30a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a30e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a312:	2b00      	cmp	r3, #0
 800a314:	d009      	beq.n	800a32a <HAL_UART_IRQHandler+0x64a>
 800a316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a31a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d003      	beq.n	800a32a <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f001 f84e 	bl	800b3c4 <UART_EndTransmit_IT>
    return;
 800a328:	e02a      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a32a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a32e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a332:	2b00      	cmp	r3, #0
 800a334:	d00b      	beq.n	800a34e <HAL_UART_IRQHandler+0x66e>
 800a336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a33a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d005      	beq.n	800a34e <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a34c:	e018      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a34e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a352:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a356:	2b00      	cmp	r3, #0
 800a358:	d012      	beq.n	800a380 <HAL_UART_IRQHandler+0x6a0>
 800a35a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	da0e      	bge.n	800a380 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a36c:	e008      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
      return;
 800a36e:	bf00      	nop
 800a370:	e006      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
    return;
 800a372:	bf00      	nop
 800a374:	e004      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
      return;
 800a376:	bf00      	nop
 800a378:	e002      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
      return;
 800a37a:	bf00      	nop
 800a37c:	e000      	b.n	800a380 <HAL_UART_IRQHandler+0x6a0>
    return;
 800a37e:	bf00      	nop
  }
}
 800a380:	37e8      	adds	r7, #232	@ 0xe8
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop

0800a388 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a390:	bf00      	nop
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a3a4:	bf00      	nop
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b083      	sub	sp, #12
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a3b8:	bf00      	nop
 800a3ba:	370c      	adds	r7, #12
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a3cc:	bf00      	nop
 800a3ce:	370c      	adds	r7, #12
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b083      	sub	sp, #12
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a3e0:	bf00      	nop
 800a3e2:	370c      	adds	r7, #12
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b083      	sub	sp, #12
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a3f4:	bf00      	nop
 800a3f6:	370c      	adds	r7, #12
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a408:	bf00      	nop
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr

0800a414 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a414:	b480      	push	{r7}
 800a416:	b083      	sub	sp, #12
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	460b      	mov	r3, r1
 800a41e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a420:	bf00      	nop
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a09      	ldr	r2, [pc, #36]	@ (800a460 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d009      	beq.n	800a454 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	695b      	ldr	r3, [r3, #20]
 800a446:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	683a      	ldr	r2, [r7, #0]
 800a450:	430a      	orrs	r2, r1
 800a452:	615a      	str	r2, [r3, #20]
  }
}
 800a454:	bf00      	nop
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr
 800a460:	40008000 	.word	0x40008000

0800a464 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a18      	ldr	r2, [pc, #96]	@ (800a4d4 <HAL_UART_EnableReceiverTimeout+0x70>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d027      	beq.n	800a4c6 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a47c:	2b20      	cmp	r3, #32
 800a47e:	d120      	bne.n	800a4c2 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a486:	2b01      	cmp	r3, #1
 800a488:	d101      	bne.n	800a48e <HAL_UART_EnableReceiverTimeout+0x2a>
 800a48a:	2302      	movs	r3, #2
 800a48c:	e01c      	b.n	800a4c8 <HAL_UART_EnableReceiverTimeout+0x64>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2201      	movs	r2, #1
 800a492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2224      	movs	r2, #36	@ 0x24
 800a49a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	685a      	ldr	r2, [r3, #4]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800a4ac:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2220      	movs	r2, #32
 800a4b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	e002      	b.n	800a4c8 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800a4c2:	2302      	movs	r3, #2
 800a4c4:	e000      	b.n	800a4c8 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
  }
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	370c      	adds	r7, #12
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr
 800a4d4:	40008000 	.word	0x40008000

0800a4d8 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b083      	sub	sp, #12
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	370c      	adds	r7, #12
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr
	...

0800a4f4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a1a      	ldr	r2, [pc, #104]	@ (800a568 <UART_InitCallbacksToDefault+0x74>)
 800a500:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a19      	ldr	r2, [pc, #100]	@ (800a56c <UART_InitCallbacksToDefault+0x78>)
 800a508:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a18      	ldr	r2, [pc, #96]	@ (800a570 <UART_InitCallbacksToDefault+0x7c>)
 800a510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a17      	ldr	r2, [pc, #92]	@ (800a574 <UART_InitCallbacksToDefault+0x80>)
 800a518:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	4a16      	ldr	r2, [pc, #88]	@ (800a578 <UART_InitCallbacksToDefault+0x84>)
 800a520:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4a15      	ldr	r2, [pc, #84]	@ (800a57c <UART_InitCallbacksToDefault+0x88>)
 800a528:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	4a14      	ldr	r2, [pc, #80]	@ (800a580 <UART_InitCallbacksToDefault+0x8c>)
 800a530:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	4a13      	ldr	r2, [pc, #76]	@ (800a584 <UART_InitCallbacksToDefault+0x90>)
 800a538:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	4a12      	ldr	r2, [pc, #72]	@ (800a588 <UART_InitCallbacksToDefault+0x94>)
 800a540:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	4a11      	ldr	r2, [pc, #68]	@ (800a58c <UART_InitCallbacksToDefault+0x98>)
 800a548:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	4a10      	ldr	r2, [pc, #64]	@ (800a590 <UART_InitCallbacksToDefault+0x9c>)
 800a550:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	4a0f      	ldr	r2, [pc, #60]	@ (800a594 <UART_InitCallbacksToDefault+0xa0>)
 800a558:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800a55c:	bf00      	nop
 800a55e:	370c      	adds	r7, #12
 800a560:	46bd      	mov	sp, r7
 800a562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a566:	4770      	bx	lr
 800a568:	0800a39d 	.word	0x0800a39d
 800a56c:	0800a389 	.word	0x0800a389
 800a570:	0800a3b1 	.word	0x0800a3b1
 800a574:	08002d15 	.word	0x08002d15
 800a578:	0800a3c5 	.word	0x0800a3c5
 800a57c:	0800a3d9 	.word	0x0800a3d9
 800a580:	0800a3ed 	.word	0x0800a3ed
 800a584:	0800a401 	.word	0x0800a401
 800a588:	0800b41f 	.word	0x0800b41f
 800a58c:	0800b433 	.word	0x0800b433
 800a590:	0800b447 	.word	0x0800b447
 800a594:	0800a415 	.word	0x0800a415

0800a598 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a59c:	b08c      	sub	sp, #48	@ 0x30
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	689a      	ldr	r2, [r3, #8]
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	691b      	ldr	r3, [r3, #16]
 800a5b0:	431a      	orrs	r2, r3
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	695b      	ldr	r3, [r3, #20]
 800a5b6:	431a      	orrs	r2, r3
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	69db      	ldr	r3, [r3, #28]
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681a      	ldr	r2, [r3, #0]
 800a5c6:	4baa      	ldr	r3, [pc, #680]	@ (800a870 <UART_SetConfig+0x2d8>)
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	697a      	ldr	r2, [r7, #20]
 800a5cc:	6812      	ldr	r2, [r2, #0]
 800a5ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5d0:	430b      	orrs	r3, r1
 800a5d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	68da      	ldr	r2, [r3, #12]
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	430a      	orrs	r2, r1
 800a5e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	699b      	ldr	r3, [r3, #24]
 800a5ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a9f      	ldr	r2, [pc, #636]	@ (800a874 <UART_SetConfig+0x2dc>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d004      	beq.n	800a604 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	6a1b      	ldr	r3, [r3, #32]
 800a5fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a600:	4313      	orrs	r3, r2
 800a602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a60e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	6812      	ldr	r2, [r2, #0]
 800a616:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a618:	430b      	orrs	r3, r1
 800a61a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a622:	f023 010f 	bic.w	r1, r3, #15
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	430a      	orrs	r2, r1
 800a630:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	4a90      	ldr	r2, [pc, #576]	@ (800a878 <UART_SetConfig+0x2e0>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d125      	bne.n	800a688 <UART_SetConfig+0xf0>
 800a63c:	4b8f      	ldr	r3, [pc, #572]	@ (800a87c <UART_SetConfig+0x2e4>)
 800a63e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a642:	f003 0303 	and.w	r3, r3, #3
 800a646:	2b03      	cmp	r3, #3
 800a648:	d81a      	bhi.n	800a680 <UART_SetConfig+0xe8>
 800a64a:	a201      	add	r2, pc, #4	@ (adr r2, 800a650 <UART_SetConfig+0xb8>)
 800a64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a650:	0800a661 	.word	0x0800a661
 800a654:	0800a671 	.word	0x0800a671
 800a658:	0800a669 	.word	0x0800a669
 800a65c:	0800a679 	.word	0x0800a679
 800a660:	2301      	movs	r3, #1
 800a662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a666:	e116      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a668:	2302      	movs	r3, #2
 800a66a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a66e:	e112      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a670:	2304      	movs	r3, #4
 800a672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a676:	e10e      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a678:	2308      	movs	r3, #8
 800a67a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a67e:	e10a      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a680:	2310      	movs	r3, #16
 800a682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a686:	e106      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a7c      	ldr	r2, [pc, #496]	@ (800a880 <UART_SetConfig+0x2e8>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d138      	bne.n	800a704 <UART_SetConfig+0x16c>
 800a692:	4b7a      	ldr	r3, [pc, #488]	@ (800a87c <UART_SetConfig+0x2e4>)
 800a694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a698:	f003 030c 	and.w	r3, r3, #12
 800a69c:	2b0c      	cmp	r3, #12
 800a69e:	d82d      	bhi.n	800a6fc <UART_SetConfig+0x164>
 800a6a0:	a201      	add	r2, pc, #4	@ (adr r2, 800a6a8 <UART_SetConfig+0x110>)
 800a6a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a6:	bf00      	nop
 800a6a8:	0800a6dd 	.word	0x0800a6dd
 800a6ac:	0800a6fd 	.word	0x0800a6fd
 800a6b0:	0800a6fd 	.word	0x0800a6fd
 800a6b4:	0800a6fd 	.word	0x0800a6fd
 800a6b8:	0800a6ed 	.word	0x0800a6ed
 800a6bc:	0800a6fd 	.word	0x0800a6fd
 800a6c0:	0800a6fd 	.word	0x0800a6fd
 800a6c4:	0800a6fd 	.word	0x0800a6fd
 800a6c8:	0800a6e5 	.word	0x0800a6e5
 800a6cc:	0800a6fd 	.word	0x0800a6fd
 800a6d0:	0800a6fd 	.word	0x0800a6fd
 800a6d4:	0800a6fd 	.word	0x0800a6fd
 800a6d8:	0800a6f5 	.word	0x0800a6f5
 800a6dc:	2300      	movs	r3, #0
 800a6de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6e2:	e0d8      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a6e4:	2302      	movs	r3, #2
 800a6e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ea:	e0d4      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a6ec:	2304      	movs	r3, #4
 800a6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6f2:	e0d0      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a6f4:	2308      	movs	r3, #8
 800a6f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6fa:	e0cc      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a6fc:	2310      	movs	r3, #16
 800a6fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a702:	e0c8      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a5e      	ldr	r2, [pc, #376]	@ (800a884 <UART_SetConfig+0x2ec>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d125      	bne.n	800a75a <UART_SetConfig+0x1c2>
 800a70e:	4b5b      	ldr	r3, [pc, #364]	@ (800a87c <UART_SetConfig+0x2e4>)
 800a710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a714:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a718:	2b30      	cmp	r3, #48	@ 0x30
 800a71a:	d016      	beq.n	800a74a <UART_SetConfig+0x1b2>
 800a71c:	2b30      	cmp	r3, #48	@ 0x30
 800a71e:	d818      	bhi.n	800a752 <UART_SetConfig+0x1ba>
 800a720:	2b20      	cmp	r3, #32
 800a722:	d00a      	beq.n	800a73a <UART_SetConfig+0x1a2>
 800a724:	2b20      	cmp	r3, #32
 800a726:	d814      	bhi.n	800a752 <UART_SetConfig+0x1ba>
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d002      	beq.n	800a732 <UART_SetConfig+0x19a>
 800a72c:	2b10      	cmp	r3, #16
 800a72e:	d008      	beq.n	800a742 <UART_SetConfig+0x1aa>
 800a730:	e00f      	b.n	800a752 <UART_SetConfig+0x1ba>
 800a732:	2300      	movs	r3, #0
 800a734:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a738:	e0ad      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a73a:	2302      	movs	r3, #2
 800a73c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a740:	e0a9      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a742:	2304      	movs	r3, #4
 800a744:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a748:	e0a5      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a74a:	2308      	movs	r3, #8
 800a74c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a750:	e0a1      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a752:	2310      	movs	r3, #16
 800a754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a758:	e09d      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a4a      	ldr	r2, [pc, #296]	@ (800a888 <UART_SetConfig+0x2f0>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d125      	bne.n	800a7b0 <UART_SetConfig+0x218>
 800a764:	4b45      	ldr	r3, [pc, #276]	@ (800a87c <UART_SetConfig+0x2e4>)
 800a766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a76a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a76e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a770:	d016      	beq.n	800a7a0 <UART_SetConfig+0x208>
 800a772:	2bc0      	cmp	r3, #192	@ 0xc0
 800a774:	d818      	bhi.n	800a7a8 <UART_SetConfig+0x210>
 800a776:	2b80      	cmp	r3, #128	@ 0x80
 800a778:	d00a      	beq.n	800a790 <UART_SetConfig+0x1f8>
 800a77a:	2b80      	cmp	r3, #128	@ 0x80
 800a77c:	d814      	bhi.n	800a7a8 <UART_SetConfig+0x210>
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d002      	beq.n	800a788 <UART_SetConfig+0x1f0>
 800a782:	2b40      	cmp	r3, #64	@ 0x40
 800a784:	d008      	beq.n	800a798 <UART_SetConfig+0x200>
 800a786:	e00f      	b.n	800a7a8 <UART_SetConfig+0x210>
 800a788:	2300      	movs	r3, #0
 800a78a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a78e:	e082      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a790:	2302      	movs	r3, #2
 800a792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a796:	e07e      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a798:	2304      	movs	r3, #4
 800a79a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79e:	e07a      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a7a0:	2308      	movs	r3, #8
 800a7a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7a6:	e076      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a7a8:	2310      	movs	r3, #16
 800a7aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ae:	e072      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a35      	ldr	r2, [pc, #212]	@ (800a88c <UART_SetConfig+0x2f4>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d12a      	bne.n	800a810 <UART_SetConfig+0x278>
 800a7ba:	4b30      	ldr	r3, [pc, #192]	@ (800a87c <UART_SetConfig+0x2e4>)
 800a7bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7c8:	d01a      	beq.n	800a800 <UART_SetConfig+0x268>
 800a7ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7ce:	d81b      	bhi.n	800a808 <UART_SetConfig+0x270>
 800a7d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d4:	d00c      	beq.n	800a7f0 <UART_SetConfig+0x258>
 800a7d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7da:	d815      	bhi.n	800a808 <UART_SetConfig+0x270>
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d003      	beq.n	800a7e8 <UART_SetConfig+0x250>
 800a7e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7e4:	d008      	beq.n	800a7f8 <UART_SetConfig+0x260>
 800a7e6:	e00f      	b.n	800a808 <UART_SetConfig+0x270>
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ee:	e052      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7f6:	e04e      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a7f8:	2304      	movs	r3, #4
 800a7fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7fe:	e04a      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a800:	2308      	movs	r3, #8
 800a802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a806:	e046      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a808:	2310      	movs	r3, #16
 800a80a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a80e:	e042      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a17      	ldr	r2, [pc, #92]	@ (800a874 <UART_SetConfig+0x2dc>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d13a      	bne.n	800a890 <UART_SetConfig+0x2f8>
 800a81a:	4b18      	ldr	r3, [pc, #96]	@ (800a87c <UART_SetConfig+0x2e4>)
 800a81c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a820:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a824:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a828:	d01a      	beq.n	800a860 <UART_SetConfig+0x2c8>
 800a82a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a82e:	d81b      	bhi.n	800a868 <UART_SetConfig+0x2d0>
 800a830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a834:	d00c      	beq.n	800a850 <UART_SetConfig+0x2b8>
 800a836:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a83a:	d815      	bhi.n	800a868 <UART_SetConfig+0x2d0>
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d003      	beq.n	800a848 <UART_SetConfig+0x2b0>
 800a840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a844:	d008      	beq.n	800a858 <UART_SetConfig+0x2c0>
 800a846:	e00f      	b.n	800a868 <UART_SetConfig+0x2d0>
 800a848:	2300      	movs	r3, #0
 800a84a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a84e:	e022      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a850:	2302      	movs	r3, #2
 800a852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a856:	e01e      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a858:	2304      	movs	r3, #4
 800a85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a85e:	e01a      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a860:	2308      	movs	r3, #8
 800a862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a866:	e016      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a868:	2310      	movs	r3, #16
 800a86a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a86e:	e012      	b.n	800a896 <UART_SetConfig+0x2fe>
 800a870:	cfff69f3 	.word	0xcfff69f3
 800a874:	40008000 	.word	0x40008000
 800a878:	40013800 	.word	0x40013800
 800a87c:	40021000 	.word	0x40021000
 800a880:	40004400 	.word	0x40004400
 800a884:	40004800 	.word	0x40004800
 800a888:	40004c00 	.word	0x40004c00
 800a88c:	40005000 	.word	0x40005000
 800a890:	2310      	movs	r3, #16
 800a892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4aae      	ldr	r2, [pc, #696]	@ (800ab54 <UART_SetConfig+0x5bc>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	f040 8097 	bne.w	800a9d0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a8a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a8a6:	2b08      	cmp	r3, #8
 800a8a8:	d823      	bhi.n	800a8f2 <UART_SetConfig+0x35a>
 800a8aa:	a201      	add	r2, pc, #4	@ (adr r2, 800a8b0 <UART_SetConfig+0x318>)
 800a8ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8b0:	0800a8d5 	.word	0x0800a8d5
 800a8b4:	0800a8f3 	.word	0x0800a8f3
 800a8b8:	0800a8dd 	.word	0x0800a8dd
 800a8bc:	0800a8f3 	.word	0x0800a8f3
 800a8c0:	0800a8e3 	.word	0x0800a8e3
 800a8c4:	0800a8f3 	.word	0x0800a8f3
 800a8c8:	0800a8f3 	.word	0x0800a8f3
 800a8cc:	0800a8f3 	.word	0x0800a8f3
 800a8d0:	0800a8eb 	.word	0x0800a8eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8d4:	f7fc fcf6 	bl	80072c4 <HAL_RCC_GetPCLK1Freq>
 800a8d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a8da:	e010      	b.n	800a8fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8dc:	4b9e      	ldr	r3, [pc, #632]	@ (800ab58 <UART_SetConfig+0x5c0>)
 800a8de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a8e0:	e00d      	b.n	800a8fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8e2:	f7fc fc81 	bl	80071e8 <HAL_RCC_GetSysClockFreq>
 800a8e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a8e8:	e009      	b.n	800a8fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a8ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a8f0:	e005      	b.n	800a8fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a8fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a900:	2b00      	cmp	r3, #0
 800a902:	f000 8130 	beq.w	800ab66 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a90a:	4a94      	ldr	r2, [pc, #592]	@ (800ab5c <UART_SetConfig+0x5c4>)
 800a90c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a910:	461a      	mov	r2, r3
 800a912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a914:	fbb3 f3f2 	udiv	r3, r3, r2
 800a918:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	4613      	mov	r3, r2
 800a920:	005b      	lsls	r3, r3, #1
 800a922:	4413      	add	r3, r2
 800a924:	69ba      	ldr	r2, [r7, #24]
 800a926:	429a      	cmp	r2, r3
 800a928:	d305      	bcc.n	800a936 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a930:	69ba      	ldr	r2, [r7, #24]
 800a932:	429a      	cmp	r2, r3
 800a934:	d903      	bls.n	800a93e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a936:	2301      	movs	r3, #1
 800a938:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a93c:	e113      	b.n	800ab66 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a940:	2200      	movs	r2, #0
 800a942:	60bb      	str	r3, [r7, #8]
 800a944:	60fa      	str	r2, [r7, #12]
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94a:	4a84      	ldr	r2, [pc, #528]	@ (800ab5c <UART_SetConfig+0x5c4>)
 800a94c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a950:	b29b      	uxth	r3, r3
 800a952:	2200      	movs	r2, #0
 800a954:	603b      	str	r3, [r7, #0]
 800a956:	607a      	str	r2, [r7, #4]
 800a958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a95c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a960:	f7f6 f898 	bl	8000a94 <__aeabi_uldivmod>
 800a964:	4602      	mov	r2, r0
 800a966:	460b      	mov	r3, r1
 800a968:	4610      	mov	r0, r2
 800a96a:	4619      	mov	r1, r3
 800a96c:	f04f 0200 	mov.w	r2, #0
 800a970:	f04f 0300 	mov.w	r3, #0
 800a974:	020b      	lsls	r3, r1, #8
 800a976:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a97a:	0202      	lsls	r2, r0, #8
 800a97c:	6979      	ldr	r1, [r7, #20]
 800a97e:	6849      	ldr	r1, [r1, #4]
 800a980:	0849      	lsrs	r1, r1, #1
 800a982:	2000      	movs	r0, #0
 800a984:	460c      	mov	r4, r1
 800a986:	4605      	mov	r5, r0
 800a988:	eb12 0804 	adds.w	r8, r2, r4
 800a98c:	eb43 0905 	adc.w	r9, r3, r5
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	2200      	movs	r2, #0
 800a996:	469a      	mov	sl, r3
 800a998:	4693      	mov	fp, r2
 800a99a:	4652      	mov	r2, sl
 800a99c:	465b      	mov	r3, fp
 800a99e:	4640      	mov	r0, r8
 800a9a0:	4649      	mov	r1, r9
 800a9a2:	f7f6 f877 	bl	8000a94 <__aeabi_uldivmod>
 800a9a6:	4602      	mov	r2, r0
 800a9a8:	460b      	mov	r3, r1
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a9ae:	6a3b      	ldr	r3, [r7, #32]
 800a9b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9b4:	d308      	bcc.n	800a9c8 <UART_SetConfig+0x430>
 800a9b6:	6a3b      	ldr	r3, [r7, #32]
 800a9b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9bc:	d204      	bcs.n	800a9c8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	6a3a      	ldr	r2, [r7, #32]
 800a9c4:	60da      	str	r2, [r3, #12]
 800a9c6:	e0ce      	b.n	800ab66 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a9ce:	e0ca      	b.n	800ab66 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	69db      	ldr	r3, [r3, #28]
 800a9d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9d8:	d166      	bne.n	800aaa8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a9da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a9de:	2b08      	cmp	r3, #8
 800a9e0:	d827      	bhi.n	800aa32 <UART_SetConfig+0x49a>
 800a9e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e8 <UART_SetConfig+0x450>)
 800a9e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e8:	0800aa0d 	.word	0x0800aa0d
 800a9ec:	0800aa15 	.word	0x0800aa15
 800a9f0:	0800aa1d 	.word	0x0800aa1d
 800a9f4:	0800aa33 	.word	0x0800aa33
 800a9f8:	0800aa23 	.word	0x0800aa23
 800a9fc:	0800aa33 	.word	0x0800aa33
 800aa00:	0800aa33 	.word	0x0800aa33
 800aa04:	0800aa33 	.word	0x0800aa33
 800aa08:	0800aa2b 	.word	0x0800aa2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa0c:	f7fc fc5a 	bl	80072c4 <HAL_RCC_GetPCLK1Freq>
 800aa10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa12:	e014      	b.n	800aa3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa14:	f7fc fc6c 	bl	80072f0 <HAL_RCC_GetPCLK2Freq>
 800aa18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa1a:	e010      	b.n	800aa3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa1c:	4b4e      	ldr	r3, [pc, #312]	@ (800ab58 <UART_SetConfig+0x5c0>)
 800aa1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa20:	e00d      	b.n	800aa3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa22:	f7fc fbe1 	bl	80071e8 <HAL_RCC_GetSysClockFreq>
 800aa26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa28:	e009      	b.n	800aa3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa30:	e005      	b.n	800aa3e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800aa32:	2300      	movs	r3, #0
 800aa34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa36:	2301      	movs	r3, #1
 800aa38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	f000 8090 	beq.w	800ab66 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa4a:	4a44      	ldr	r2, [pc, #272]	@ (800ab5c <UART_SetConfig+0x5c4>)
 800aa4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa50:	461a      	mov	r2, r3
 800aa52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa54:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa58:	005a      	lsls	r2, r3, #1
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	085b      	lsrs	r3, r3, #1
 800aa60:	441a      	add	r2, r3
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	685b      	ldr	r3, [r3, #4]
 800aa66:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa6c:	6a3b      	ldr	r3, [r7, #32]
 800aa6e:	2b0f      	cmp	r3, #15
 800aa70:	d916      	bls.n	800aaa0 <UART_SetConfig+0x508>
 800aa72:	6a3b      	ldr	r3, [r7, #32]
 800aa74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa78:	d212      	bcs.n	800aaa0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa7a:	6a3b      	ldr	r3, [r7, #32]
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	f023 030f 	bic.w	r3, r3, #15
 800aa82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa84:	6a3b      	ldr	r3, [r7, #32]
 800aa86:	085b      	lsrs	r3, r3, #1
 800aa88:	b29b      	uxth	r3, r3
 800aa8a:	f003 0307 	and.w	r3, r3, #7
 800aa8e:	b29a      	uxth	r2, r3
 800aa90:	8bfb      	ldrh	r3, [r7, #30]
 800aa92:	4313      	orrs	r3, r2
 800aa94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800aa96:	697b      	ldr	r3, [r7, #20]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	8bfa      	ldrh	r2, [r7, #30]
 800aa9c:	60da      	str	r2, [r3, #12]
 800aa9e:	e062      	b.n	800ab66 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aaa6:	e05e      	b.n	800ab66 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aaa8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aaac:	2b08      	cmp	r3, #8
 800aaae:	d828      	bhi.n	800ab02 <UART_SetConfig+0x56a>
 800aab0:	a201      	add	r2, pc, #4	@ (adr r2, 800aab8 <UART_SetConfig+0x520>)
 800aab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aab6:	bf00      	nop
 800aab8:	0800aadd 	.word	0x0800aadd
 800aabc:	0800aae5 	.word	0x0800aae5
 800aac0:	0800aaed 	.word	0x0800aaed
 800aac4:	0800ab03 	.word	0x0800ab03
 800aac8:	0800aaf3 	.word	0x0800aaf3
 800aacc:	0800ab03 	.word	0x0800ab03
 800aad0:	0800ab03 	.word	0x0800ab03
 800aad4:	0800ab03 	.word	0x0800ab03
 800aad8:	0800aafb 	.word	0x0800aafb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aadc:	f7fc fbf2 	bl	80072c4 <HAL_RCC_GetPCLK1Freq>
 800aae0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aae2:	e014      	b.n	800ab0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aae4:	f7fc fc04 	bl	80072f0 <HAL_RCC_GetPCLK2Freq>
 800aae8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aaea:	e010      	b.n	800ab0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aaec:	4b1a      	ldr	r3, [pc, #104]	@ (800ab58 <UART_SetConfig+0x5c0>)
 800aaee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aaf0:	e00d      	b.n	800ab0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aaf2:	f7fc fb79 	bl	80071e8 <HAL_RCC_GetSysClockFreq>
 800aaf6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aaf8:	e009      	b.n	800ab0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aafa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aafe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab00:	e005      	b.n	800ab0e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ab02:	2300      	movs	r3, #0
 800ab04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ab0c:	bf00      	nop
    }

    if (pclk != 0U)
 800ab0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d028      	beq.n	800ab66 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab18:	4a10      	ldr	r2, [pc, #64]	@ (800ab5c <UART_SetConfig+0x5c4>)
 800ab1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab22:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	085b      	lsrs	r3, r3, #1
 800ab2c:	441a      	add	r2, r3
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab36:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab38:	6a3b      	ldr	r3, [r7, #32]
 800ab3a:	2b0f      	cmp	r3, #15
 800ab3c:	d910      	bls.n	800ab60 <UART_SetConfig+0x5c8>
 800ab3e:	6a3b      	ldr	r3, [r7, #32]
 800ab40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab44:	d20c      	bcs.n	800ab60 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab46:	6a3b      	ldr	r3, [r7, #32]
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	60da      	str	r2, [r3, #12]
 800ab50:	e009      	b.n	800ab66 <UART_SetConfig+0x5ce>
 800ab52:	bf00      	nop
 800ab54:	40008000 	.word	0x40008000
 800ab58:	00f42400 	.word	0x00f42400
 800ab5c:	0800c430 	.word	0x0800c430
      }
      else
      {
        ret = HAL_ERROR;
 800ab60:	2301      	movs	r3, #1
 800ab62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	2201      	movs	r2, #1
 800ab72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ab82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3730      	adds	r7, #48	@ 0x30
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ab90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b083      	sub	sp, #12
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab9c:	f003 0308 	and.w	r3, r3, #8
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d00a      	beq.n	800abba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	430a      	orrs	r2, r1
 800abb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abbe:	f003 0301 	and.w	r3, r3, #1
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d00a      	beq.n	800abdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	430a      	orrs	r2, r1
 800abda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe0:	f003 0302 	and.w	r3, r3, #2
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d00a      	beq.n	800abfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	685b      	ldr	r3, [r3, #4]
 800abee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	430a      	orrs	r2, r1
 800abfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac02:	f003 0304 	and.w	r3, r3, #4
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00a      	beq.n	800ac20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	430a      	orrs	r2, r1
 800ac1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac24:	f003 0310 	and.w	r3, r3, #16
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d00a      	beq.n	800ac42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	689b      	ldr	r3, [r3, #8]
 800ac32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	430a      	orrs	r2, r1
 800ac40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac46:	f003 0320 	and.w	r3, r3, #32
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d00a      	beq.n	800ac64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	689b      	ldr	r3, [r3, #8]
 800ac54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	430a      	orrs	r2, r1
 800ac62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d01a      	beq.n	800aca6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	430a      	orrs	r2, r1
 800ac84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac8e:	d10a      	bne.n	800aca6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	430a      	orrs	r2, r1
 800aca4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d00a      	beq.n	800acc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	430a      	orrs	r2, r1
 800acc6:	605a      	str	r2, [r3, #4]
  }
}
 800acc8:	bf00      	nop
 800acca:	370c      	adds	r7, #12
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr

0800acd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b098      	sub	sp, #96	@ 0x60
 800acd8:	af02      	add	r7, sp, #8
 800acda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ace4:	f7f9 facc 	bl	8004280 <HAL_GetTick>
 800ace8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f003 0308 	and.w	r3, r3, #8
 800acf4:	2b08      	cmp	r3, #8
 800acf6:	d12f      	bne.n	800ad58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acf8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acfc:	9300      	str	r3, [sp, #0]
 800acfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad00:	2200      	movs	r2, #0
 800ad02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 f88e 	bl	800ae28 <UART_WaitOnFlagUntilTimeout>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d022      	beq.n	800ad58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad1a:	e853 3f00 	ldrex	r3, [r3]
 800ad1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad26:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad30:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad38:	e841 2300 	strex	r3, r2, [r1]
 800ad3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d1e6      	bne.n	800ad12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2220      	movs	r2, #32
 800ad48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad54:	2303      	movs	r3, #3
 800ad56:	e063      	b.n	800ae20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f003 0304 	and.w	r3, r3, #4
 800ad62:	2b04      	cmp	r3, #4
 800ad64:	d149      	bne.n	800adfa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ad6a:	9300      	str	r3, [sp, #0]
 800ad6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	f000 f857 	bl	800ae28 <UART_WaitOnFlagUntilTimeout>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d03c      	beq.n	800adfa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad88:	e853 3f00 	ldrex	r3, [r3]
 800ad8c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad8e:	6a3b      	ldr	r3, [r7, #32]
 800ad90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	461a      	mov	r2, r3
 800ad9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ada0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ada4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ada6:	e841 2300 	strex	r3, r2, [r1]
 800adaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800adac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d1e6      	bne.n	800ad80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	3308      	adds	r3, #8
 800adb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	e853 3f00 	ldrex	r3, [r3]
 800adc0:	60fb      	str	r3, [r7, #12]
   return(result);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f023 0301 	bic.w	r3, r3, #1
 800adc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	3308      	adds	r3, #8
 800add0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800add2:	61fa      	str	r2, [r7, #28]
 800add4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add6:	69b9      	ldr	r1, [r7, #24]
 800add8:	69fa      	ldr	r2, [r7, #28]
 800adda:	e841 2300 	strex	r3, r2, [r1]
 800adde:	617b      	str	r3, [r7, #20]
   return(result);
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d1e5      	bne.n	800adb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2220      	movs	r2, #32
 800adea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adf6:	2303      	movs	r3, #3
 800adf8:	e012      	b.n	800ae20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2220      	movs	r2, #32
 800adfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2220      	movs	r2, #32
 800ae06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2200      	movs	r2, #0
 800ae14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3758      	adds	r7, #88	@ 0x58
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	60b9      	str	r1, [r7, #8]
 800ae32:	603b      	str	r3, [r7, #0]
 800ae34:	4613      	mov	r3, r2
 800ae36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae38:	e04f      	b.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae40:	d04b      	beq.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae42:	f7f9 fa1d 	bl	8004280 <HAL_GetTick>
 800ae46:	4602      	mov	r2, r0
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	1ad3      	subs	r3, r2, r3
 800ae4c:	69ba      	ldr	r2, [r7, #24]
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	d302      	bcc.n	800ae58 <UART_WaitOnFlagUntilTimeout+0x30>
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d101      	bne.n	800ae5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae58:	2303      	movs	r3, #3
 800ae5a:	e04e      	b.n	800aefa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f003 0304 	and.w	r3, r3, #4
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d037      	beq.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	2b80      	cmp	r3, #128	@ 0x80
 800ae6e:	d034      	beq.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	2b40      	cmp	r3, #64	@ 0x40
 800ae74:	d031      	beq.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	69db      	ldr	r3, [r3, #28]
 800ae7c:	f003 0308 	and.w	r3, r3, #8
 800ae80:	2b08      	cmp	r3, #8
 800ae82:	d110      	bne.n	800aea6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2208      	movs	r2, #8
 800ae8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f000 f920 	bl	800b0d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2208      	movs	r2, #8
 800ae96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aea2:	2301      	movs	r3, #1
 800aea4:	e029      	b.n	800aefa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	69db      	ldr	r3, [r3, #28]
 800aeac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aeb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aeb4:	d111      	bne.n	800aeda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aebe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aec0:	68f8      	ldr	r0, [r7, #12]
 800aec2:	f000 f906 	bl	800b0d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2220      	movs	r2, #32
 800aeca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2200      	movs	r2, #0
 800aed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aed6:	2303      	movs	r3, #3
 800aed8:	e00f      	b.n	800aefa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	69da      	ldr	r2, [r3, #28]
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	4013      	ands	r3, r2
 800aee4:	68ba      	ldr	r2, [r7, #8]
 800aee6:	429a      	cmp	r2, r3
 800aee8:	bf0c      	ite	eq
 800aeea:	2301      	moveq	r3, #1
 800aeec:	2300      	movne	r3, #0
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	461a      	mov	r2, r3
 800aef2:	79fb      	ldrb	r3, [r7, #7]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d0a0      	beq.n	800ae3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aef8:	2300      	movs	r3, #0
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	3710      	adds	r7, #16
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
	...

0800af04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b096      	sub	sp, #88	@ 0x58
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	60b9      	str	r1, [r7, #8]
 800af0e:	4613      	mov	r3, r2
 800af10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	88fa      	ldrh	r2, [r7, #6]
 800af1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	2200      	movs	r2, #0
 800af24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2222      	movs	r2, #34	@ 0x22
 800af2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af36:	2b00      	cmp	r3, #0
 800af38:	d02d      	beq.n	800af96 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af40:	4a40      	ldr	r2, [pc, #256]	@ (800b044 <UART_Start_Receive_DMA+0x140>)
 800af42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af4a:	4a3f      	ldr	r2, [pc, #252]	@ (800b048 <UART_Start_Receive_DMA+0x144>)
 800af4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af54:	4a3d      	ldr	r2, [pc, #244]	@ (800b04c <UART_Start_Receive_DMA+0x148>)
 800af56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af5e:	2200      	movs	r2, #0
 800af60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	3324      	adds	r3, #36	@ 0x24
 800af6e:	4619      	mov	r1, r3
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af74:	461a      	mov	r2, r3
 800af76:	88fb      	ldrh	r3, [r7, #6]
 800af78:	f7fa ffe0 	bl	8005f3c <HAL_DMA_Start_IT>
 800af7c:	4603      	mov	r3, r0
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d009      	beq.n	800af96 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	2210      	movs	r2, #16
 800af86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2220      	movs	r2, #32
 800af8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800af92:	2301      	movs	r3, #1
 800af94:	e051      	b.n	800b03a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	691b      	ldr	r3, [r3, #16]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d018      	beq.n	800afd0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa6:	e853 3f00 	ldrex	r3, [r3]
 800afaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800afac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afb2:	657b      	str	r3, [r7, #84]	@ 0x54
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	461a      	mov	r2, r3
 800afba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afbe:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800afc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afc4:	e841 2300 	strex	r3, r2, [r1]
 800afc8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800afca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d1e6      	bne.n	800af9e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	3308      	adds	r3, #8
 800afd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afda:	e853 3f00 	ldrex	r3, [r3]
 800afde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800afe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe2:	f043 0301 	orr.w	r3, r3, #1
 800afe6:	653b      	str	r3, [r7, #80]	@ 0x50
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	3308      	adds	r3, #8
 800afee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aff0:	637a      	str	r2, [r7, #52]	@ 0x34
 800aff2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800aff6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aff8:	e841 2300 	strex	r3, r2, [r1]
 800affc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800affe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b000:	2b00      	cmp	r3, #0
 800b002:	d1e5      	bne.n	800afd0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	3308      	adds	r3, #8
 800b00a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	e853 3f00 	ldrex	r3, [r3]
 800b012:	613b      	str	r3, [r7, #16]
   return(result);
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b01a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	3308      	adds	r3, #8
 800b022:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b024:	623a      	str	r2, [r7, #32]
 800b026:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b028:	69f9      	ldr	r1, [r7, #28]
 800b02a:	6a3a      	ldr	r2, [r7, #32]
 800b02c:	e841 2300 	strex	r3, r2, [r1]
 800b030:	61bb      	str	r3, [r7, #24]
   return(result);
 800b032:	69bb      	ldr	r3, [r7, #24]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1e5      	bne.n	800b004 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3758      	adds	r7, #88	@ 0x58
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	0800b19f 	.word	0x0800b19f
 800b048:	0800b2d3 	.word	0x0800b2d3
 800b04c:	0800b319 	.word	0x0800b319

0800b050 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b050:	b480      	push	{r7}
 800b052:	b08f      	sub	sp, #60	@ 0x3c
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b05e:	6a3b      	ldr	r3, [r7, #32]
 800b060:	e853 3f00 	ldrex	r3, [r3]
 800b064:	61fb      	str	r3, [r7, #28]
   return(result);
 800b066:	69fb      	ldr	r3, [r7, #28]
 800b068:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b06c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	461a      	mov	r2, r3
 800b074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b076:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b078:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b07a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b07c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b07e:	e841 2300 	strex	r3, r2, [r1]
 800b082:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b086:	2b00      	cmp	r3, #0
 800b088:	d1e6      	bne.n	800b058 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	3308      	adds	r3, #8
 800b090:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	e853 3f00 	ldrex	r3, [r3]
 800b098:	60bb      	str	r3, [r7, #8]
   return(result);
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b0a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	3308      	adds	r3, #8
 800b0a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0aa:	61ba      	str	r2, [r7, #24]
 800b0ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ae:	6979      	ldr	r1, [r7, #20]
 800b0b0:	69ba      	ldr	r2, [r7, #24]
 800b0b2:	e841 2300 	strex	r3, r2, [r1]
 800b0b6:	613b      	str	r3, [r7, #16]
   return(result);
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d1e5      	bne.n	800b08a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2220      	movs	r2, #32
 800b0c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b0c6:	bf00      	nop
 800b0c8:	373c      	adds	r7, #60	@ 0x3c
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr

0800b0d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b0d2:	b480      	push	{r7}
 800b0d4:	b095      	sub	sp, #84	@ 0x54
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0e2:	e853 3f00 	ldrex	r3, [r3]
 800b0e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0f8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b100:	e841 2300 	strex	r3, r2, [r1]
 800b104:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d1e6      	bne.n	800b0da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	3308      	adds	r3, #8
 800b112:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b114:	6a3b      	ldr	r3, [r7, #32]
 800b116:	e853 3f00 	ldrex	r3, [r3]
 800b11a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b11c:	69fb      	ldr	r3, [r7, #28]
 800b11e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b122:	f023 0301 	bic.w	r3, r3, #1
 800b126:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	3308      	adds	r3, #8
 800b12e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b130:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b132:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b136:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b138:	e841 2300 	strex	r3, r2, [r1]
 800b13c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b140:	2b00      	cmp	r3, #0
 800b142:	d1e3      	bne.n	800b10c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d118      	bne.n	800b17e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	e853 3f00 	ldrex	r3, [r3]
 800b158:	60bb      	str	r3, [r7, #8]
   return(result);
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	f023 0310 	bic.w	r3, r3, #16
 800b160:	647b      	str	r3, [r7, #68]	@ 0x44
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	461a      	mov	r2, r3
 800b168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b16a:	61bb      	str	r3, [r7, #24]
 800b16c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16e:	6979      	ldr	r1, [r7, #20]
 800b170:	69ba      	ldr	r2, [r7, #24]
 800b172:	e841 2300 	strex	r3, r2, [r1]
 800b176:	613b      	str	r3, [r7, #16]
   return(result);
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d1e6      	bne.n	800b14c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2220      	movs	r2, #32
 800b182:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2200      	movs	r2, #0
 800b18a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b192:	bf00      	nop
 800b194:	3754      	adds	r7, #84	@ 0x54
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr

0800b19e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b19e:	b580      	push	{r7, lr}
 800b1a0:	b09c      	sub	sp, #112	@ 0x70
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1aa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f003 0320 	and.w	r3, r3, #32
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d171      	bne.n	800b29e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b1ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b1c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1ca:	e853 3f00 	ldrex	r3, [r3]
 800b1ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b1d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b1d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b1d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	461a      	mov	r2, r3
 800b1de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b1e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b1e2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b1e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b1e8:	e841 2300 	strex	r3, r2, [r1]
 800b1ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b1ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d1e6      	bne.n	800b1c2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	3308      	adds	r3, #8
 800b1fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1fe:	e853 3f00 	ldrex	r3, [r3]
 800b202:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b206:	f023 0301 	bic.w	r3, r3, #1
 800b20a:	667b      	str	r3, [r7, #100]	@ 0x64
 800b20c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	3308      	adds	r3, #8
 800b212:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b214:	647a      	str	r2, [r7, #68]	@ 0x44
 800b216:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b218:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b21a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b21c:	e841 2300 	strex	r3, r2, [r1]
 800b220:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1e5      	bne.n	800b1f4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b228:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	3308      	adds	r3, #8
 800b22e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b232:	e853 3f00 	ldrex	r3, [r3]
 800b236:	623b      	str	r3, [r7, #32]
   return(result);
 800b238:	6a3b      	ldr	r3, [r7, #32]
 800b23a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b23e:	663b      	str	r3, [r7, #96]	@ 0x60
 800b240:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	3308      	adds	r3, #8
 800b246:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b248:	633a      	str	r2, [r7, #48]	@ 0x30
 800b24a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b24e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b250:	e841 2300 	strex	r3, r2, [r1]
 800b254:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d1e5      	bne.n	800b228 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b25c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b25e:	2220      	movs	r2, #32
 800b260:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b264:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d118      	bne.n	800b29e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b26c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	e853 3f00 	ldrex	r3, [r3]
 800b278:	60fb      	str	r3, [r7, #12]
   return(result);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f023 0310 	bic.w	r3, r3, #16
 800b280:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b282:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	461a      	mov	r2, r3
 800b288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b28a:	61fb      	str	r3, [r7, #28]
 800b28c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b28e:	69b9      	ldr	r1, [r7, #24]
 800b290:	69fa      	ldr	r2, [r7, #28]
 800b292:	e841 2300 	strex	r3, r2, [r1]
 800b296:	617b      	str	r3, [r7, #20]
   return(result);
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1e6      	bne.n	800b26c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b29e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d109      	bne.n	800b2c0 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800b2ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2b2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b2b4:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b2b8:	4611      	mov	r1, r2
 800b2ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b2bc:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b2be:	e004      	b.n	800b2ca <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800b2c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b2c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b2c8:	4798      	blx	r3
}
 800b2ca:	bf00      	nop
 800b2cc:	3770      	adds	r7, #112	@ 0x70
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}

0800b2d2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b2d2:	b580      	push	{r7, lr}
 800b2d4:	b084      	sub	sp, #16
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2de:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d10b      	bne.n	800b306 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2f4:	68fa      	ldr	r2, [r7, #12]
 800b2f6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b2fa:	0852      	lsrs	r2, r2, #1
 800b2fc:	b292      	uxth	r2, r2
 800b2fe:	4611      	mov	r1, r2
 800b300:	68f8      	ldr	r0, [r7, #12]
 800b302:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b304:	e004      	b.n	800b310 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b30c:	68f8      	ldr	r0, [r7, #12]
 800b30e:	4798      	blx	r3
}
 800b310:	bf00      	nop
 800b312:	3710      	adds	r7, #16
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b086      	sub	sp, #24
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b324:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b32c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b334:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b340:	2b80      	cmp	r3, #128	@ 0x80
 800b342:	d109      	bne.n	800b358 <UART_DMAError+0x40>
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	2b21      	cmp	r3, #33	@ 0x21
 800b348:	d106      	bne.n	800b358 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	2200      	movs	r2, #0
 800b34e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b352:	6978      	ldr	r0, [r7, #20]
 800b354:	f7ff fe7c 	bl	800b050 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b362:	2b40      	cmp	r3, #64	@ 0x40
 800b364:	d109      	bne.n	800b37a <UART_DMAError+0x62>
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2b22      	cmp	r3, #34	@ 0x22
 800b36a:	d106      	bne.n	800b37a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	2200      	movs	r2, #0
 800b370:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b374:	6978      	ldr	r0, [r7, #20]
 800b376:	f7ff feac 	bl	800b0d2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b380:	f043 0210 	orr.w	r2, r3, #16
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b390:	6978      	ldr	r0, [r7, #20]
 800b392:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b394:	bf00      	nop
 800b396:	3718      	adds	r7, #24
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b084      	sub	sp, #16
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b3bc:	bf00      	nop
 800b3be:	3710      	adds	r7, #16
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b088      	sub	sp, #32
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	e853 3f00 	ldrex	r3, [r3]
 800b3d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b3e0:	61fb      	str	r3, [r7, #28]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	69fb      	ldr	r3, [r7, #28]
 800b3ea:	61bb      	str	r3, [r7, #24]
 800b3ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ee:	6979      	ldr	r1, [r7, #20]
 800b3f0:	69ba      	ldr	r2, [r7, #24]
 800b3f2:	e841 2300 	strex	r3, r2, [r1]
 800b3f6:	613b      	str	r3, [r7, #16]
   return(result);
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d1e6      	bne.n	800b3cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2220      	movs	r2, #32
 800b402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2200      	movs	r2, #0
 800b40a:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b416:	bf00      	nop
 800b418:	3720      	adds	r7, #32
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}

0800b41e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b41e:	b480      	push	{r7}
 800b420:	b083      	sub	sp, #12
 800b422:	af00      	add	r7, sp, #0
 800b424:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b426:	bf00      	nop
 800b428:	370c      	adds	r7, #12
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr

0800b432 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b432:	b480      	push	{r7}
 800b434:	b083      	sub	sp, #12
 800b436:	af00      	add	r7, sp, #0
 800b438:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b43a:	bf00      	nop
 800b43c:	370c      	adds	r7, #12
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr

0800b446 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b446:	b480      	push	{r7}
 800b448:	b083      	sub	sp, #12
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b44e:	bf00      	nop
 800b450:	370c      	adds	r7, #12
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr

0800b45a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b45a:	b480      	push	{r7}
 800b45c:	b085      	sub	sp, #20
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d101      	bne.n	800b470 <HAL_UARTEx_DisableFifoMode+0x16>
 800b46c:	2302      	movs	r3, #2
 800b46e:	e027      	b.n	800b4c0 <HAL_UARTEx_DisableFifoMode+0x66>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2201      	movs	r2, #1
 800b474:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2224      	movs	r2, #36	@ 0x24
 800b47c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	681a      	ldr	r2, [r3, #0]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f022 0201 	bic.w	r2, r2, #1
 800b496:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b49e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2220      	movs	r2, #32
 800b4b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4be:	2300      	movs	r3, #0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3714      	adds	r7, #20
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr

0800b4cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b084      	sub	sp, #16
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4dc:	2b01      	cmp	r3, #1
 800b4de:	d101      	bne.n	800b4e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b4e0:	2302      	movs	r3, #2
 800b4e2:	e02d      	b.n	800b540 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2224      	movs	r2, #36	@ 0x24
 800b4f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f022 0201 	bic.w	r2, r2, #1
 800b50a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	689b      	ldr	r3, [r3, #8]
 800b512:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	683a      	ldr	r2, [r7, #0]
 800b51c:	430a      	orrs	r2, r1
 800b51e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f000 f84f 	bl	800b5c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	68fa      	ldr	r2, [r7, #12]
 800b52c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2220      	movs	r2, #32
 800b532:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2200      	movs	r2, #0
 800b53a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b53e:	2300      	movs	r3, #0
}
 800b540:	4618      	mov	r0, r3
 800b542:	3710      	adds	r7, #16
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d101      	bne.n	800b560 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b55c:	2302      	movs	r3, #2
 800b55e:	e02d      	b.n	800b5bc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2201      	movs	r2, #1
 800b564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2224      	movs	r2, #36	@ 0x24
 800b56c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	681a      	ldr	r2, [r3, #0]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f022 0201 	bic.w	r2, r2, #1
 800b586:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	683a      	ldr	r2, [r7, #0]
 800b598:	430a      	orrs	r2, r1
 800b59a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 f811 	bl	800b5c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	68fa      	ldr	r2, [r7, #12]
 800b5a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2220      	movs	r2, #32
 800b5ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3710      	adds	r7, #16
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}

0800b5c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b085      	sub	sp, #20
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d108      	bne.n	800b5e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2201      	movs	r2, #1
 800b5e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b5e4:	e031      	b.n	800b64a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b5e6:	2308      	movs	r3, #8
 800b5e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b5ea:	2308      	movs	r3, #8
 800b5ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	0e5b      	lsrs	r3, r3, #25
 800b5f6:	b2db      	uxtb	r3, r3
 800b5f8:	f003 0307 	and.w	r3, r3, #7
 800b5fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	689b      	ldr	r3, [r3, #8]
 800b604:	0f5b      	lsrs	r3, r3, #29
 800b606:	b2db      	uxtb	r3, r3
 800b608:	f003 0307 	and.w	r3, r3, #7
 800b60c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b60e:	7bbb      	ldrb	r3, [r7, #14]
 800b610:	7b3a      	ldrb	r2, [r7, #12]
 800b612:	4911      	ldr	r1, [pc, #68]	@ (800b658 <UARTEx_SetNbDataToProcess+0x94>)
 800b614:	5c8a      	ldrb	r2, [r1, r2]
 800b616:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b61a:	7b3a      	ldrb	r2, [r7, #12]
 800b61c:	490f      	ldr	r1, [pc, #60]	@ (800b65c <UARTEx_SetNbDataToProcess+0x98>)
 800b61e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b620:	fb93 f3f2 	sdiv	r3, r3, r2
 800b624:	b29a      	uxth	r2, r3
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b62c:	7bfb      	ldrb	r3, [r7, #15]
 800b62e:	7b7a      	ldrb	r2, [r7, #13]
 800b630:	4909      	ldr	r1, [pc, #36]	@ (800b658 <UARTEx_SetNbDataToProcess+0x94>)
 800b632:	5c8a      	ldrb	r2, [r1, r2]
 800b634:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b638:	7b7a      	ldrb	r2, [r7, #13]
 800b63a:	4908      	ldr	r1, [pc, #32]	@ (800b65c <UARTEx_SetNbDataToProcess+0x98>)
 800b63c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b63e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b642:	b29a      	uxth	r2, r3
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b64a:	bf00      	nop
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr
 800b656:	bf00      	nop
 800b658:	0800c448 	.word	0x0800c448
 800b65c:	0800c450 	.word	0x0800c450

0800b660 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800b660:	b480      	push	{r7}
 800b662:	b085      	sub	sp, #20
 800b664:	af00      	add	r7, sp, #0
 800b666:	60f8      	str	r0, [r7, #12]
 800b668:	607b      	str	r3, [r7, #4]
 800b66a:	460b      	mov	r3, r1
 800b66c:	817b      	strh	r3, [r7, #10]
 800b66e:	4613      	mov	r3, r2
 800b670:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	897a      	ldrh	r2, [r7, #10]
 800b676:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	893a      	ldrh	r2, [r7, #8]
 800b67c:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	605a      	str	r2, [r3, #4]
}
 800b684:	bf00      	nop
 800b686:	3714      	adds	r7, #20
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <malloc>:
 800b690:	4b02      	ldr	r3, [pc, #8]	@ (800b69c <malloc+0xc>)
 800b692:	4601      	mov	r1, r0
 800b694:	6818      	ldr	r0, [r3, #0]
 800b696:	f000 b825 	b.w	800b6e4 <_malloc_r>
 800b69a:	bf00      	nop
 800b69c:	20000164 	.word	0x20000164

0800b6a0 <sbrk_aligned>:
 800b6a0:	b570      	push	{r4, r5, r6, lr}
 800b6a2:	4e0f      	ldr	r6, [pc, #60]	@ (800b6e0 <sbrk_aligned+0x40>)
 800b6a4:	460c      	mov	r4, r1
 800b6a6:	6831      	ldr	r1, [r6, #0]
 800b6a8:	4605      	mov	r5, r0
 800b6aa:	b911      	cbnz	r1, 800b6b2 <sbrk_aligned+0x12>
 800b6ac:	f000 f8ae 	bl	800b80c <_sbrk_r>
 800b6b0:	6030      	str	r0, [r6, #0]
 800b6b2:	4621      	mov	r1, r4
 800b6b4:	4628      	mov	r0, r5
 800b6b6:	f000 f8a9 	bl	800b80c <_sbrk_r>
 800b6ba:	1c43      	adds	r3, r0, #1
 800b6bc:	d103      	bne.n	800b6c6 <sbrk_aligned+0x26>
 800b6be:	f04f 34ff 	mov.w	r4, #4294967295
 800b6c2:	4620      	mov	r0, r4
 800b6c4:	bd70      	pop	{r4, r5, r6, pc}
 800b6c6:	1cc4      	adds	r4, r0, #3
 800b6c8:	f024 0403 	bic.w	r4, r4, #3
 800b6cc:	42a0      	cmp	r0, r4
 800b6ce:	d0f8      	beq.n	800b6c2 <sbrk_aligned+0x22>
 800b6d0:	1a21      	subs	r1, r4, r0
 800b6d2:	4628      	mov	r0, r5
 800b6d4:	f000 f89a 	bl	800b80c <_sbrk_r>
 800b6d8:	3001      	adds	r0, #1
 800b6da:	d1f2      	bne.n	800b6c2 <sbrk_aligned+0x22>
 800b6dc:	e7ef      	b.n	800b6be <sbrk_aligned+0x1e>
 800b6de:	bf00      	nop
 800b6e0:	20001b84 	.word	0x20001b84

0800b6e4 <_malloc_r>:
 800b6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6e8:	1ccd      	adds	r5, r1, #3
 800b6ea:	f025 0503 	bic.w	r5, r5, #3
 800b6ee:	3508      	adds	r5, #8
 800b6f0:	2d0c      	cmp	r5, #12
 800b6f2:	bf38      	it	cc
 800b6f4:	250c      	movcc	r5, #12
 800b6f6:	2d00      	cmp	r5, #0
 800b6f8:	4606      	mov	r6, r0
 800b6fa:	db01      	blt.n	800b700 <_malloc_r+0x1c>
 800b6fc:	42a9      	cmp	r1, r5
 800b6fe:	d904      	bls.n	800b70a <_malloc_r+0x26>
 800b700:	230c      	movs	r3, #12
 800b702:	6033      	str	r3, [r6, #0]
 800b704:	2000      	movs	r0, #0
 800b706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b70a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b7e0 <_malloc_r+0xfc>
 800b70e:	f000 f869 	bl	800b7e4 <__malloc_lock>
 800b712:	f8d8 3000 	ldr.w	r3, [r8]
 800b716:	461c      	mov	r4, r3
 800b718:	bb44      	cbnz	r4, 800b76c <_malloc_r+0x88>
 800b71a:	4629      	mov	r1, r5
 800b71c:	4630      	mov	r0, r6
 800b71e:	f7ff ffbf 	bl	800b6a0 <sbrk_aligned>
 800b722:	1c43      	adds	r3, r0, #1
 800b724:	4604      	mov	r4, r0
 800b726:	d158      	bne.n	800b7da <_malloc_r+0xf6>
 800b728:	f8d8 4000 	ldr.w	r4, [r8]
 800b72c:	4627      	mov	r7, r4
 800b72e:	2f00      	cmp	r7, #0
 800b730:	d143      	bne.n	800b7ba <_malloc_r+0xd6>
 800b732:	2c00      	cmp	r4, #0
 800b734:	d04b      	beq.n	800b7ce <_malloc_r+0xea>
 800b736:	6823      	ldr	r3, [r4, #0]
 800b738:	4639      	mov	r1, r7
 800b73a:	4630      	mov	r0, r6
 800b73c:	eb04 0903 	add.w	r9, r4, r3
 800b740:	f000 f864 	bl	800b80c <_sbrk_r>
 800b744:	4581      	cmp	r9, r0
 800b746:	d142      	bne.n	800b7ce <_malloc_r+0xea>
 800b748:	6821      	ldr	r1, [r4, #0]
 800b74a:	1a6d      	subs	r5, r5, r1
 800b74c:	4629      	mov	r1, r5
 800b74e:	4630      	mov	r0, r6
 800b750:	f7ff ffa6 	bl	800b6a0 <sbrk_aligned>
 800b754:	3001      	adds	r0, #1
 800b756:	d03a      	beq.n	800b7ce <_malloc_r+0xea>
 800b758:	6823      	ldr	r3, [r4, #0]
 800b75a:	442b      	add	r3, r5
 800b75c:	6023      	str	r3, [r4, #0]
 800b75e:	f8d8 3000 	ldr.w	r3, [r8]
 800b762:	685a      	ldr	r2, [r3, #4]
 800b764:	bb62      	cbnz	r2, 800b7c0 <_malloc_r+0xdc>
 800b766:	f8c8 7000 	str.w	r7, [r8]
 800b76a:	e00f      	b.n	800b78c <_malloc_r+0xa8>
 800b76c:	6822      	ldr	r2, [r4, #0]
 800b76e:	1b52      	subs	r2, r2, r5
 800b770:	d420      	bmi.n	800b7b4 <_malloc_r+0xd0>
 800b772:	2a0b      	cmp	r2, #11
 800b774:	d917      	bls.n	800b7a6 <_malloc_r+0xc2>
 800b776:	1961      	adds	r1, r4, r5
 800b778:	42a3      	cmp	r3, r4
 800b77a:	6025      	str	r5, [r4, #0]
 800b77c:	bf18      	it	ne
 800b77e:	6059      	strne	r1, [r3, #4]
 800b780:	6863      	ldr	r3, [r4, #4]
 800b782:	bf08      	it	eq
 800b784:	f8c8 1000 	streq.w	r1, [r8]
 800b788:	5162      	str	r2, [r4, r5]
 800b78a:	604b      	str	r3, [r1, #4]
 800b78c:	4630      	mov	r0, r6
 800b78e:	f000 f82f 	bl	800b7f0 <__malloc_unlock>
 800b792:	f104 000b 	add.w	r0, r4, #11
 800b796:	1d23      	adds	r3, r4, #4
 800b798:	f020 0007 	bic.w	r0, r0, #7
 800b79c:	1ac2      	subs	r2, r0, r3
 800b79e:	bf1c      	itt	ne
 800b7a0:	1a1b      	subne	r3, r3, r0
 800b7a2:	50a3      	strne	r3, [r4, r2]
 800b7a4:	e7af      	b.n	800b706 <_malloc_r+0x22>
 800b7a6:	6862      	ldr	r2, [r4, #4]
 800b7a8:	42a3      	cmp	r3, r4
 800b7aa:	bf0c      	ite	eq
 800b7ac:	f8c8 2000 	streq.w	r2, [r8]
 800b7b0:	605a      	strne	r2, [r3, #4]
 800b7b2:	e7eb      	b.n	800b78c <_malloc_r+0xa8>
 800b7b4:	4623      	mov	r3, r4
 800b7b6:	6864      	ldr	r4, [r4, #4]
 800b7b8:	e7ae      	b.n	800b718 <_malloc_r+0x34>
 800b7ba:	463c      	mov	r4, r7
 800b7bc:	687f      	ldr	r7, [r7, #4]
 800b7be:	e7b6      	b.n	800b72e <_malloc_r+0x4a>
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	685b      	ldr	r3, [r3, #4]
 800b7c4:	42a3      	cmp	r3, r4
 800b7c6:	d1fb      	bne.n	800b7c0 <_malloc_r+0xdc>
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	6053      	str	r3, [r2, #4]
 800b7cc:	e7de      	b.n	800b78c <_malloc_r+0xa8>
 800b7ce:	230c      	movs	r3, #12
 800b7d0:	6033      	str	r3, [r6, #0]
 800b7d2:	4630      	mov	r0, r6
 800b7d4:	f000 f80c 	bl	800b7f0 <__malloc_unlock>
 800b7d8:	e794      	b.n	800b704 <_malloc_r+0x20>
 800b7da:	6005      	str	r5, [r0, #0]
 800b7dc:	e7d6      	b.n	800b78c <_malloc_r+0xa8>
 800b7de:	bf00      	nop
 800b7e0:	20001b88 	.word	0x20001b88

0800b7e4 <__malloc_lock>:
 800b7e4:	4801      	ldr	r0, [pc, #4]	@ (800b7ec <__malloc_lock+0x8>)
 800b7e6:	f000 b84b 	b.w	800b880 <__retarget_lock_acquire_recursive>
 800b7ea:	bf00      	nop
 800b7ec:	20001cc8 	.word	0x20001cc8

0800b7f0 <__malloc_unlock>:
 800b7f0:	4801      	ldr	r0, [pc, #4]	@ (800b7f8 <__malloc_unlock+0x8>)
 800b7f2:	f000 b846 	b.w	800b882 <__retarget_lock_release_recursive>
 800b7f6:	bf00      	nop
 800b7f8:	20001cc8 	.word	0x20001cc8

0800b7fc <memset>:
 800b7fc:	4402      	add	r2, r0
 800b7fe:	4603      	mov	r3, r0
 800b800:	4293      	cmp	r3, r2
 800b802:	d100      	bne.n	800b806 <memset+0xa>
 800b804:	4770      	bx	lr
 800b806:	f803 1b01 	strb.w	r1, [r3], #1
 800b80a:	e7f9      	b.n	800b800 <memset+0x4>

0800b80c <_sbrk_r>:
 800b80c:	b538      	push	{r3, r4, r5, lr}
 800b80e:	4d06      	ldr	r5, [pc, #24]	@ (800b828 <_sbrk_r+0x1c>)
 800b810:	2300      	movs	r3, #0
 800b812:	4604      	mov	r4, r0
 800b814:	4608      	mov	r0, r1
 800b816:	602b      	str	r3, [r5, #0]
 800b818:	f7f7 fef2 	bl	8003600 <_sbrk>
 800b81c:	1c43      	adds	r3, r0, #1
 800b81e:	d102      	bne.n	800b826 <_sbrk_r+0x1a>
 800b820:	682b      	ldr	r3, [r5, #0]
 800b822:	b103      	cbz	r3, 800b826 <_sbrk_r+0x1a>
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	bd38      	pop	{r3, r4, r5, pc}
 800b828:	20001cc4 	.word	0x20001cc4

0800b82c <__errno>:
 800b82c:	4b01      	ldr	r3, [pc, #4]	@ (800b834 <__errno+0x8>)
 800b82e:	6818      	ldr	r0, [r3, #0]
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop
 800b834:	20000164 	.word	0x20000164

0800b838 <__libc_init_array>:
 800b838:	b570      	push	{r4, r5, r6, lr}
 800b83a:	4d0d      	ldr	r5, [pc, #52]	@ (800b870 <__libc_init_array+0x38>)
 800b83c:	4c0d      	ldr	r4, [pc, #52]	@ (800b874 <__libc_init_array+0x3c>)
 800b83e:	1b64      	subs	r4, r4, r5
 800b840:	10a4      	asrs	r4, r4, #2
 800b842:	2600      	movs	r6, #0
 800b844:	42a6      	cmp	r6, r4
 800b846:	d109      	bne.n	800b85c <__libc_init_array+0x24>
 800b848:	4d0b      	ldr	r5, [pc, #44]	@ (800b878 <__libc_init_array+0x40>)
 800b84a:	4c0c      	ldr	r4, [pc, #48]	@ (800b87c <__libc_init_array+0x44>)
 800b84c:	f000 fdb0 	bl	800c3b0 <_init>
 800b850:	1b64      	subs	r4, r4, r5
 800b852:	10a4      	asrs	r4, r4, #2
 800b854:	2600      	movs	r6, #0
 800b856:	42a6      	cmp	r6, r4
 800b858:	d105      	bne.n	800b866 <__libc_init_array+0x2e>
 800b85a:	bd70      	pop	{r4, r5, r6, pc}
 800b85c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b860:	4798      	blx	r3
 800b862:	3601      	adds	r6, #1
 800b864:	e7ee      	b.n	800b844 <__libc_init_array+0xc>
 800b866:	f855 3b04 	ldr.w	r3, [r5], #4
 800b86a:	4798      	blx	r3
 800b86c:	3601      	adds	r6, #1
 800b86e:	e7f2      	b.n	800b856 <__libc_init_array+0x1e>
 800b870:	0800c830 	.word	0x0800c830
 800b874:	0800c830 	.word	0x0800c830
 800b878:	0800c830 	.word	0x0800c830
 800b87c:	0800c834 	.word	0x0800c834

0800b880 <__retarget_lock_acquire_recursive>:
 800b880:	4770      	bx	lr

0800b882 <__retarget_lock_release_recursive>:
 800b882:	4770      	bx	lr

0800b884 <sqrtf>:
 800b884:	b508      	push	{r3, lr}
 800b886:	ed2d 8b02 	vpush	{d8}
 800b88a:	eeb0 8a40 	vmov.f32	s16, s0
 800b88e:	f000 f8a1 	bl	800b9d4 <__ieee754_sqrtf>
 800b892:	eeb4 8a48 	vcmp.f32	s16, s16
 800b896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b89a:	d60c      	bvs.n	800b8b6 <sqrtf+0x32>
 800b89c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b8bc <sqrtf+0x38>
 800b8a0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8a8:	d505      	bpl.n	800b8b6 <sqrtf+0x32>
 800b8aa:	f7ff ffbf 	bl	800b82c <__errno>
 800b8ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b8b2:	2321      	movs	r3, #33	@ 0x21
 800b8b4:	6003      	str	r3, [r0, #0]
 800b8b6:	ecbd 8b02 	vpop	{d8}
 800b8ba:	bd08      	pop	{r3, pc}
 800b8bc:	00000000 	.word	0x00000000

0800b8c0 <cosf>:
 800b8c0:	ee10 3a10 	vmov	r3, s0
 800b8c4:	b507      	push	{r0, r1, r2, lr}
 800b8c6:	4a1e      	ldr	r2, [pc, #120]	@ (800b940 <cosf+0x80>)
 800b8c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d806      	bhi.n	800b8de <cosf+0x1e>
 800b8d0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800b944 <cosf+0x84>
 800b8d4:	b003      	add	sp, #12
 800b8d6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8da:	f000 b87f 	b.w	800b9dc <__kernel_cosf>
 800b8de:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b8e2:	d304      	bcc.n	800b8ee <cosf+0x2e>
 800b8e4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b8e8:	b003      	add	sp, #12
 800b8ea:	f85d fb04 	ldr.w	pc, [sp], #4
 800b8ee:	4668      	mov	r0, sp
 800b8f0:	f000 f914 	bl	800bb1c <__ieee754_rem_pio2f>
 800b8f4:	f000 0003 	and.w	r0, r0, #3
 800b8f8:	2801      	cmp	r0, #1
 800b8fa:	d009      	beq.n	800b910 <cosf+0x50>
 800b8fc:	2802      	cmp	r0, #2
 800b8fe:	d010      	beq.n	800b922 <cosf+0x62>
 800b900:	b9b0      	cbnz	r0, 800b930 <cosf+0x70>
 800b902:	eddd 0a01 	vldr	s1, [sp, #4]
 800b906:	ed9d 0a00 	vldr	s0, [sp]
 800b90a:	f000 f867 	bl	800b9dc <__kernel_cosf>
 800b90e:	e7eb      	b.n	800b8e8 <cosf+0x28>
 800b910:	eddd 0a01 	vldr	s1, [sp, #4]
 800b914:	ed9d 0a00 	vldr	s0, [sp]
 800b918:	f000 f8b8 	bl	800ba8c <__kernel_sinf>
 800b91c:	eeb1 0a40 	vneg.f32	s0, s0
 800b920:	e7e2      	b.n	800b8e8 <cosf+0x28>
 800b922:	eddd 0a01 	vldr	s1, [sp, #4]
 800b926:	ed9d 0a00 	vldr	s0, [sp]
 800b92a:	f000 f857 	bl	800b9dc <__kernel_cosf>
 800b92e:	e7f5      	b.n	800b91c <cosf+0x5c>
 800b930:	eddd 0a01 	vldr	s1, [sp, #4]
 800b934:	ed9d 0a00 	vldr	s0, [sp]
 800b938:	2001      	movs	r0, #1
 800b93a:	f000 f8a7 	bl	800ba8c <__kernel_sinf>
 800b93e:	e7d3      	b.n	800b8e8 <cosf+0x28>
 800b940:	3f490fd8 	.word	0x3f490fd8
 800b944:	00000000 	.word	0x00000000

0800b948 <sinf>:
 800b948:	ee10 3a10 	vmov	r3, s0
 800b94c:	b507      	push	{r0, r1, r2, lr}
 800b94e:	4a1f      	ldr	r2, [pc, #124]	@ (800b9cc <sinf+0x84>)
 800b950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b954:	4293      	cmp	r3, r2
 800b956:	d807      	bhi.n	800b968 <sinf+0x20>
 800b958:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800b9d0 <sinf+0x88>
 800b95c:	2000      	movs	r0, #0
 800b95e:	b003      	add	sp, #12
 800b960:	f85d eb04 	ldr.w	lr, [sp], #4
 800b964:	f000 b892 	b.w	800ba8c <__kernel_sinf>
 800b968:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b96c:	d304      	bcc.n	800b978 <sinf+0x30>
 800b96e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b972:	b003      	add	sp, #12
 800b974:	f85d fb04 	ldr.w	pc, [sp], #4
 800b978:	4668      	mov	r0, sp
 800b97a:	f000 f8cf 	bl	800bb1c <__ieee754_rem_pio2f>
 800b97e:	f000 0003 	and.w	r0, r0, #3
 800b982:	2801      	cmp	r0, #1
 800b984:	d00a      	beq.n	800b99c <sinf+0x54>
 800b986:	2802      	cmp	r0, #2
 800b988:	d00f      	beq.n	800b9aa <sinf+0x62>
 800b98a:	b9c0      	cbnz	r0, 800b9be <sinf+0x76>
 800b98c:	eddd 0a01 	vldr	s1, [sp, #4]
 800b990:	ed9d 0a00 	vldr	s0, [sp]
 800b994:	2001      	movs	r0, #1
 800b996:	f000 f879 	bl	800ba8c <__kernel_sinf>
 800b99a:	e7ea      	b.n	800b972 <sinf+0x2a>
 800b99c:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9a0:	ed9d 0a00 	vldr	s0, [sp]
 800b9a4:	f000 f81a 	bl	800b9dc <__kernel_cosf>
 800b9a8:	e7e3      	b.n	800b972 <sinf+0x2a>
 800b9aa:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9ae:	ed9d 0a00 	vldr	s0, [sp]
 800b9b2:	2001      	movs	r0, #1
 800b9b4:	f000 f86a 	bl	800ba8c <__kernel_sinf>
 800b9b8:	eeb1 0a40 	vneg.f32	s0, s0
 800b9bc:	e7d9      	b.n	800b972 <sinf+0x2a>
 800b9be:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9c2:	ed9d 0a00 	vldr	s0, [sp]
 800b9c6:	f000 f809 	bl	800b9dc <__kernel_cosf>
 800b9ca:	e7f5      	b.n	800b9b8 <sinf+0x70>
 800b9cc:	3f490fd8 	.word	0x3f490fd8
 800b9d0:	00000000 	.word	0x00000000

0800b9d4 <__ieee754_sqrtf>:
 800b9d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b9d8:	4770      	bx	lr
	...

0800b9dc <__kernel_cosf>:
 800b9dc:	ee10 3a10 	vmov	r3, s0
 800b9e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b9e4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800b9e8:	eef0 6a40 	vmov.f32	s13, s0
 800b9ec:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b9f0:	d204      	bcs.n	800b9fc <__kernel_cosf+0x20>
 800b9f2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800b9f6:	ee17 2a90 	vmov	r2, s15
 800b9fa:	b342      	cbz	r2, 800ba4e <__kernel_cosf+0x72>
 800b9fc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ba00:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ba6c <__kernel_cosf+0x90>
 800ba04:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ba70 <__kernel_cosf+0x94>
 800ba08:	4a1a      	ldr	r2, [pc, #104]	@ (800ba74 <__kernel_cosf+0x98>)
 800ba0a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ba78 <__kernel_cosf+0x9c>
 800ba14:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ba18:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800ba7c <__kernel_cosf+0xa0>
 800ba1c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ba20:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800ba80 <__kernel_cosf+0xa4>
 800ba24:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ba28:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800ba84 <__kernel_cosf+0xa8>
 800ba2c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ba30:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ba34:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ba38:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ba3c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ba40:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba44:	d804      	bhi.n	800ba50 <__kernel_cosf+0x74>
 800ba46:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ba4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ba4e:	4770      	bx	lr
 800ba50:	4a0d      	ldr	r2, [pc, #52]	@ (800ba88 <__kernel_cosf+0xac>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	bf9a      	itte	ls
 800ba56:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ba5a:	ee07 3a10 	vmovls	s14, r3
 800ba5e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800ba62:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ba66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba6a:	e7ec      	b.n	800ba46 <__kernel_cosf+0x6a>
 800ba6c:	ad47d74e 	.word	0xad47d74e
 800ba70:	310f74f6 	.word	0x310f74f6
 800ba74:	3e999999 	.word	0x3e999999
 800ba78:	b493f27c 	.word	0xb493f27c
 800ba7c:	37d00d01 	.word	0x37d00d01
 800ba80:	bab60b61 	.word	0xbab60b61
 800ba84:	3d2aaaab 	.word	0x3d2aaaab
 800ba88:	3f480000 	.word	0x3f480000

0800ba8c <__kernel_sinf>:
 800ba8c:	ee10 3a10 	vmov	r3, s0
 800ba90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba94:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ba98:	d204      	bcs.n	800baa4 <__kernel_sinf+0x18>
 800ba9a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ba9e:	ee17 3a90 	vmov	r3, s15
 800baa2:	b35b      	cbz	r3, 800bafc <__kernel_sinf+0x70>
 800baa4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800baa8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bb00 <__kernel_sinf+0x74>
 800baac:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800bb04 <__kernel_sinf+0x78>
 800bab0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bab4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800bb08 <__kernel_sinf+0x7c>
 800bab8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800babc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800bb0c <__kernel_sinf+0x80>
 800bac0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bac4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800bb10 <__kernel_sinf+0x84>
 800bac8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800bacc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bad0:	b930      	cbnz	r0, 800bae0 <__kernel_sinf+0x54>
 800bad2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800bb14 <__kernel_sinf+0x88>
 800bad6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bada:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bade:	4770      	bx	lr
 800bae0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bae4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800bae8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800baec:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800baf0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800bb18 <__kernel_sinf+0x8c>
 800baf4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800baf8:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bafc:	4770      	bx	lr
 800bafe:	bf00      	nop
 800bb00:	2f2ec9d3 	.word	0x2f2ec9d3
 800bb04:	b2d72f34 	.word	0xb2d72f34
 800bb08:	3638ef1b 	.word	0x3638ef1b
 800bb0c:	b9500d01 	.word	0xb9500d01
 800bb10:	3c088889 	.word	0x3c088889
 800bb14:	be2aaaab 	.word	0xbe2aaaab
 800bb18:	3e2aaaab 	.word	0x3e2aaaab

0800bb1c <__ieee754_rem_pio2f>:
 800bb1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb1e:	ee10 6a10 	vmov	r6, s0
 800bb22:	4b88      	ldr	r3, [pc, #544]	@ (800bd44 <__ieee754_rem_pio2f+0x228>)
 800bb24:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800bb28:	429d      	cmp	r5, r3
 800bb2a:	b087      	sub	sp, #28
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	d805      	bhi.n	800bb3c <__ieee754_rem_pio2f+0x20>
 800bb30:	2300      	movs	r3, #0
 800bb32:	ed80 0a00 	vstr	s0, [r0]
 800bb36:	6043      	str	r3, [r0, #4]
 800bb38:	2000      	movs	r0, #0
 800bb3a:	e022      	b.n	800bb82 <__ieee754_rem_pio2f+0x66>
 800bb3c:	4b82      	ldr	r3, [pc, #520]	@ (800bd48 <__ieee754_rem_pio2f+0x22c>)
 800bb3e:	429d      	cmp	r5, r3
 800bb40:	d83a      	bhi.n	800bbb8 <__ieee754_rem_pio2f+0x9c>
 800bb42:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bb46:	2e00      	cmp	r6, #0
 800bb48:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800bd4c <__ieee754_rem_pio2f+0x230>
 800bb4c:	4a80      	ldr	r2, [pc, #512]	@ (800bd50 <__ieee754_rem_pio2f+0x234>)
 800bb4e:	f023 030f 	bic.w	r3, r3, #15
 800bb52:	dd18      	ble.n	800bb86 <__ieee754_rem_pio2f+0x6a>
 800bb54:	4293      	cmp	r3, r2
 800bb56:	ee70 7a47 	vsub.f32	s15, s0, s14
 800bb5a:	bf09      	itett	eq
 800bb5c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800bd54 <__ieee754_rem_pio2f+0x238>
 800bb60:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800bd58 <__ieee754_rem_pio2f+0x23c>
 800bb64:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800bd5c <__ieee754_rem_pio2f+0x240>
 800bb68:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800bb6c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800bb70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb74:	ed80 7a00 	vstr	s14, [r0]
 800bb78:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bb7c:	edc0 7a01 	vstr	s15, [r0, #4]
 800bb80:	2001      	movs	r0, #1
 800bb82:	b007      	add	sp, #28
 800bb84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb86:	4293      	cmp	r3, r2
 800bb88:	ee70 7a07 	vadd.f32	s15, s0, s14
 800bb8c:	bf09      	itett	eq
 800bb8e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800bd54 <__ieee754_rem_pio2f+0x238>
 800bb92:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800bd58 <__ieee754_rem_pio2f+0x23c>
 800bb96:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800bd5c <__ieee754_rem_pio2f+0x240>
 800bb9a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800bb9e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bba2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bba6:	ed80 7a00 	vstr	s14, [r0]
 800bbaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbae:	edc0 7a01 	vstr	s15, [r0, #4]
 800bbb2:	f04f 30ff 	mov.w	r0, #4294967295
 800bbb6:	e7e4      	b.n	800bb82 <__ieee754_rem_pio2f+0x66>
 800bbb8:	4b69      	ldr	r3, [pc, #420]	@ (800bd60 <__ieee754_rem_pio2f+0x244>)
 800bbba:	429d      	cmp	r5, r3
 800bbbc:	d873      	bhi.n	800bca6 <__ieee754_rem_pio2f+0x18a>
 800bbbe:	f000 f8dd 	bl	800bd7c <fabsf>
 800bbc2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800bd64 <__ieee754_rem_pio2f+0x248>
 800bbc6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bbca:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bbce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bbd6:	ee17 0a90 	vmov	r0, s15
 800bbda:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800bd4c <__ieee754_rem_pio2f+0x230>
 800bbde:	eea7 0a67 	vfms.f32	s0, s14, s15
 800bbe2:	281f      	cmp	r0, #31
 800bbe4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800bd58 <__ieee754_rem_pio2f+0x23c>
 800bbe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbec:	eeb1 6a47 	vneg.f32	s12, s14
 800bbf0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bbf4:	ee16 1a90 	vmov	r1, s13
 800bbf8:	dc09      	bgt.n	800bc0e <__ieee754_rem_pio2f+0xf2>
 800bbfa:	4a5b      	ldr	r2, [pc, #364]	@ (800bd68 <__ieee754_rem_pio2f+0x24c>)
 800bbfc:	1e47      	subs	r7, r0, #1
 800bbfe:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bc02:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800bc06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d107      	bne.n	800bc1e <__ieee754_rem_pio2f+0x102>
 800bc0e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800bc12:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800bc16:	2a08      	cmp	r2, #8
 800bc18:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800bc1c:	dc14      	bgt.n	800bc48 <__ieee754_rem_pio2f+0x12c>
 800bc1e:	6021      	str	r1, [r4, #0]
 800bc20:	ed94 7a00 	vldr	s14, [r4]
 800bc24:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bc28:	2e00      	cmp	r6, #0
 800bc2a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bc2e:	ed84 0a01 	vstr	s0, [r4, #4]
 800bc32:	daa6      	bge.n	800bb82 <__ieee754_rem_pio2f+0x66>
 800bc34:	eeb1 7a47 	vneg.f32	s14, s14
 800bc38:	eeb1 0a40 	vneg.f32	s0, s0
 800bc3c:	ed84 7a00 	vstr	s14, [r4]
 800bc40:	ed84 0a01 	vstr	s0, [r4, #4]
 800bc44:	4240      	negs	r0, r0
 800bc46:	e79c      	b.n	800bb82 <__ieee754_rem_pio2f+0x66>
 800bc48:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800bd54 <__ieee754_rem_pio2f+0x238>
 800bc4c:	eef0 6a40 	vmov.f32	s13, s0
 800bc50:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bc54:	ee70 7a66 	vsub.f32	s15, s0, s13
 800bc58:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bc5c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bd5c <__ieee754_rem_pio2f+0x240>
 800bc60:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800bc64:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800bc68:	ee15 2a90 	vmov	r2, s11
 800bc6c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800bc70:	1a5b      	subs	r3, r3, r1
 800bc72:	2b19      	cmp	r3, #25
 800bc74:	dc04      	bgt.n	800bc80 <__ieee754_rem_pio2f+0x164>
 800bc76:	edc4 5a00 	vstr	s11, [r4]
 800bc7a:	eeb0 0a66 	vmov.f32	s0, s13
 800bc7e:	e7cf      	b.n	800bc20 <__ieee754_rem_pio2f+0x104>
 800bc80:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800bd6c <__ieee754_rem_pio2f+0x250>
 800bc84:	eeb0 0a66 	vmov.f32	s0, s13
 800bc88:	eea6 0a25 	vfma.f32	s0, s12, s11
 800bc8c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800bc90:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800bd70 <__ieee754_rem_pio2f+0x254>
 800bc94:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bc98:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800bc9c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bca0:	ed84 7a00 	vstr	s14, [r4]
 800bca4:	e7bc      	b.n	800bc20 <__ieee754_rem_pio2f+0x104>
 800bca6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800bcaa:	d306      	bcc.n	800bcba <__ieee754_rem_pio2f+0x19e>
 800bcac:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bcb0:	edc0 7a01 	vstr	s15, [r0, #4]
 800bcb4:	edc0 7a00 	vstr	s15, [r0]
 800bcb8:	e73e      	b.n	800bb38 <__ieee754_rem_pio2f+0x1c>
 800bcba:	15ea      	asrs	r2, r5, #23
 800bcbc:	3a86      	subs	r2, #134	@ 0x86
 800bcbe:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800bcc2:	ee07 3a90 	vmov	s15, r3
 800bcc6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bcca:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800bd74 <__ieee754_rem_pio2f+0x258>
 800bcce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bcd2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcd6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800bcda:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bcde:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bce2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bce6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcea:	ed8d 7a04 	vstr	s14, [sp, #16]
 800bcee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bcf2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bcf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcfa:	edcd 7a05 	vstr	s15, [sp, #20]
 800bcfe:	d11e      	bne.n	800bd3e <__ieee754_rem_pio2f+0x222>
 800bd00:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800bd04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd08:	bf0c      	ite	eq
 800bd0a:	2301      	moveq	r3, #1
 800bd0c:	2302      	movne	r3, #2
 800bd0e:	491a      	ldr	r1, [pc, #104]	@ (800bd78 <__ieee754_rem_pio2f+0x25c>)
 800bd10:	9101      	str	r1, [sp, #4]
 800bd12:	2102      	movs	r1, #2
 800bd14:	9100      	str	r1, [sp, #0]
 800bd16:	a803      	add	r0, sp, #12
 800bd18:	4621      	mov	r1, r4
 800bd1a:	f000 f89d 	bl	800be58 <__kernel_rem_pio2f>
 800bd1e:	2e00      	cmp	r6, #0
 800bd20:	f6bf af2f 	bge.w	800bb82 <__ieee754_rem_pio2f+0x66>
 800bd24:	edd4 7a00 	vldr	s15, [r4]
 800bd28:	eef1 7a67 	vneg.f32	s15, s15
 800bd2c:	edc4 7a00 	vstr	s15, [r4]
 800bd30:	edd4 7a01 	vldr	s15, [r4, #4]
 800bd34:	eef1 7a67 	vneg.f32	s15, s15
 800bd38:	edc4 7a01 	vstr	s15, [r4, #4]
 800bd3c:	e782      	b.n	800bc44 <__ieee754_rem_pio2f+0x128>
 800bd3e:	2303      	movs	r3, #3
 800bd40:	e7e5      	b.n	800bd0e <__ieee754_rem_pio2f+0x1f2>
 800bd42:	bf00      	nop
 800bd44:	3f490fd8 	.word	0x3f490fd8
 800bd48:	4016cbe3 	.word	0x4016cbe3
 800bd4c:	3fc90f80 	.word	0x3fc90f80
 800bd50:	3fc90fd0 	.word	0x3fc90fd0
 800bd54:	37354400 	.word	0x37354400
 800bd58:	37354443 	.word	0x37354443
 800bd5c:	2e85a308 	.word	0x2e85a308
 800bd60:	43490f80 	.word	0x43490f80
 800bd64:	3f22f984 	.word	0x3f22f984
 800bd68:	0800c458 	.word	0x0800c458
 800bd6c:	2e85a300 	.word	0x2e85a300
 800bd70:	248d3132 	.word	0x248d3132
 800bd74:	43800000 	.word	0x43800000
 800bd78:	0800c4d8 	.word	0x0800c4d8

0800bd7c <fabsf>:
 800bd7c:	ee10 3a10 	vmov	r3, s0
 800bd80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd84:	ee00 3a10 	vmov	s0, r3
 800bd88:	4770      	bx	lr
	...

0800bd8c <scalbnf>:
 800bd8c:	ee10 3a10 	vmov	r3, s0
 800bd90:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bd94:	d02b      	beq.n	800bdee <scalbnf+0x62>
 800bd96:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800bd9a:	d302      	bcc.n	800bda2 <scalbnf+0x16>
 800bd9c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bda0:	4770      	bx	lr
 800bda2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800bda6:	d123      	bne.n	800bdf0 <scalbnf+0x64>
 800bda8:	4b24      	ldr	r3, [pc, #144]	@ (800be3c <scalbnf+0xb0>)
 800bdaa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800be40 <scalbnf+0xb4>
 800bdae:	4298      	cmp	r0, r3
 800bdb0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bdb4:	db17      	blt.n	800bde6 <scalbnf+0x5a>
 800bdb6:	ee10 3a10 	vmov	r3, s0
 800bdba:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bdbe:	3a19      	subs	r2, #25
 800bdc0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bdc4:	4288      	cmp	r0, r1
 800bdc6:	dd15      	ble.n	800bdf4 <scalbnf+0x68>
 800bdc8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800be44 <scalbnf+0xb8>
 800bdcc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800be48 <scalbnf+0xbc>
 800bdd0:	ee10 3a10 	vmov	r3, s0
 800bdd4:	eeb0 7a67 	vmov.f32	s14, s15
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	bfb8      	it	lt
 800bddc:	eef0 7a66 	vmovlt.f32	s15, s13
 800bde0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800bde4:	4770      	bx	lr
 800bde6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800be4c <scalbnf+0xc0>
 800bdea:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bdee:	4770      	bx	lr
 800bdf0:	0dd2      	lsrs	r2, r2, #23
 800bdf2:	e7e5      	b.n	800bdc0 <scalbnf+0x34>
 800bdf4:	4410      	add	r0, r2
 800bdf6:	28fe      	cmp	r0, #254	@ 0xfe
 800bdf8:	dce6      	bgt.n	800bdc8 <scalbnf+0x3c>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	dd06      	ble.n	800be0c <scalbnf+0x80>
 800bdfe:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800be02:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800be06:	ee00 3a10 	vmov	s0, r3
 800be0a:	4770      	bx	lr
 800be0c:	f110 0f16 	cmn.w	r0, #22
 800be10:	da09      	bge.n	800be26 <scalbnf+0x9a>
 800be12:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800be4c <scalbnf+0xc0>
 800be16:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800be50 <scalbnf+0xc4>
 800be1a:	ee10 3a10 	vmov	r3, s0
 800be1e:	eeb0 7a67 	vmov.f32	s14, s15
 800be22:	2b00      	cmp	r3, #0
 800be24:	e7d9      	b.n	800bdda <scalbnf+0x4e>
 800be26:	3019      	adds	r0, #25
 800be28:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800be2c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800be30:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800be54 <scalbnf+0xc8>
 800be34:	ee07 3a90 	vmov	s15, r3
 800be38:	e7d7      	b.n	800bdea <scalbnf+0x5e>
 800be3a:	bf00      	nop
 800be3c:	ffff3cb0 	.word	0xffff3cb0
 800be40:	4c000000 	.word	0x4c000000
 800be44:	7149f2ca 	.word	0x7149f2ca
 800be48:	f149f2ca 	.word	0xf149f2ca
 800be4c:	0da24260 	.word	0x0da24260
 800be50:	8da24260 	.word	0x8da24260
 800be54:	33000000 	.word	0x33000000

0800be58 <__kernel_rem_pio2f>:
 800be58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be5c:	ed2d 8b04 	vpush	{d8-d9}
 800be60:	b0d9      	sub	sp, #356	@ 0x164
 800be62:	4690      	mov	r8, r2
 800be64:	9001      	str	r0, [sp, #4]
 800be66:	4ab6      	ldr	r2, [pc, #728]	@ (800c140 <__kernel_rem_pio2f+0x2e8>)
 800be68:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800be6a:	f118 0f04 	cmn.w	r8, #4
 800be6e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800be72:	460f      	mov	r7, r1
 800be74:	f103 3bff 	add.w	fp, r3, #4294967295
 800be78:	db26      	blt.n	800bec8 <__kernel_rem_pio2f+0x70>
 800be7a:	f1b8 0203 	subs.w	r2, r8, #3
 800be7e:	bf48      	it	mi
 800be80:	f108 0204 	addmi.w	r2, r8, #4
 800be84:	10d2      	asrs	r2, r2, #3
 800be86:	1c55      	adds	r5, r2, #1
 800be88:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800be8a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800be8e:	00e8      	lsls	r0, r5, #3
 800be90:	eba2 060b 	sub.w	r6, r2, fp
 800be94:	9002      	str	r0, [sp, #8]
 800be96:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800be9a:	eb0a 0c0b 	add.w	ip, sl, fp
 800be9e:	ac1c      	add	r4, sp, #112	@ 0x70
 800bea0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800bea4:	2000      	movs	r0, #0
 800bea6:	4560      	cmp	r0, ip
 800bea8:	dd10      	ble.n	800becc <__kernel_rem_pio2f+0x74>
 800beaa:	a91c      	add	r1, sp, #112	@ 0x70
 800beac:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800beb0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800beb4:	2600      	movs	r6, #0
 800beb6:	4556      	cmp	r6, sl
 800beb8:	dc24      	bgt.n	800bf04 <__kernel_rem_pio2f+0xac>
 800beba:	f8dd e004 	ldr.w	lr, [sp, #4]
 800bebe:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800bec2:	4684      	mov	ip, r0
 800bec4:	2400      	movs	r4, #0
 800bec6:	e016      	b.n	800bef6 <__kernel_rem_pio2f+0x9e>
 800bec8:	2200      	movs	r2, #0
 800beca:	e7dc      	b.n	800be86 <__kernel_rem_pio2f+0x2e>
 800becc:	42c6      	cmn	r6, r0
 800bece:	bf5d      	ittte	pl
 800bed0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800bed4:	ee07 1a90 	vmovpl	s15, r1
 800bed8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800bedc:	eef0 7a47 	vmovmi.f32	s15, s14
 800bee0:	ece4 7a01 	vstmia	r4!, {s15}
 800bee4:	3001      	adds	r0, #1
 800bee6:	e7de      	b.n	800bea6 <__kernel_rem_pio2f+0x4e>
 800bee8:	ecfe 6a01 	vldmia	lr!, {s13}
 800beec:	ed3c 7a01 	vldmdb	ip!, {s14}
 800bef0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bef4:	3401      	adds	r4, #1
 800bef6:	455c      	cmp	r4, fp
 800bef8:	ddf6      	ble.n	800bee8 <__kernel_rem_pio2f+0x90>
 800befa:	ece9 7a01 	vstmia	r9!, {s15}
 800befe:	3601      	adds	r6, #1
 800bf00:	3004      	adds	r0, #4
 800bf02:	e7d8      	b.n	800beb6 <__kernel_rem_pio2f+0x5e>
 800bf04:	a908      	add	r1, sp, #32
 800bf06:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf0a:	9104      	str	r1, [sp, #16]
 800bf0c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800bf0e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800c14c <__kernel_rem_pio2f+0x2f4>
 800bf12:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800c148 <__kernel_rem_pio2f+0x2f0>
 800bf16:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800bf1a:	9203      	str	r2, [sp, #12]
 800bf1c:	4654      	mov	r4, sl
 800bf1e:	00a2      	lsls	r2, r4, #2
 800bf20:	9205      	str	r2, [sp, #20]
 800bf22:	aa58      	add	r2, sp, #352	@ 0x160
 800bf24:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800bf28:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800bf2c:	a944      	add	r1, sp, #272	@ 0x110
 800bf2e:	aa08      	add	r2, sp, #32
 800bf30:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800bf34:	4694      	mov	ip, r2
 800bf36:	4626      	mov	r6, r4
 800bf38:	2e00      	cmp	r6, #0
 800bf3a:	dc4c      	bgt.n	800bfd6 <__kernel_rem_pio2f+0x17e>
 800bf3c:	4628      	mov	r0, r5
 800bf3e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf42:	f7ff ff23 	bl	800bd8c <scalbnf>
 800bf46:	eeb0 8a40 	vmov.f32	s16, s0
 800bf4a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800bf4e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800bf52:	f000 f9e9 	bl	800c328 <floorf>
 800bf56:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800bf5a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bf5e:	2d00      	cmp	r5, #0
 800bf60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf64:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bf68:	ee17 9a90 	vmov	r9, s15
 800bf6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf70:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bf74:	dd41      	ble.n	800bffa <__kernel_rem_pio2f+0x1a2>
 800bf76:	f104 3cff 	add.w	ip, r4, #4294967295
 800bf7a:	a908      	add	r1, sp, #32
 800bf7c:	f1c5 0e08 	rsb	lr, r5, #8
 800bf80:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800bf84:	fa46 f00e 	asr.w	r0, r6, lr
 800bf88:	4481      	add	r9, r0
 800bf8a:	fa00 f00e 	lsl.w	r0, r0, lr
 800bf8e:	1a36      	subs	r6, r6, r0
 800bf90:	f1c5 0007 	rsb	r0, r5, #7
 800bf94:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800bf98:	4106      	asrs	r6, r0
 800bf9a:	2e00      	cmp	r6, #0
 800bf9c:	dd3c      	ble.n	800c018 <__kernel_rem_pio2f+0x1c0>
 800bf9e:	f04f 0e00 	mov.w	lr, #0
 800bfa2:	f109 0901 	add.w	r9, r9, #1
 800bfa6:	4670      	mov	r0, lr
 800bfa8:	4574      	cmp	r4, lr
 800bfaa:	dc68      	bgt.n	800c07e <__kernel_rem_pio2f+0x226>
 800bfac:	2d00      	cmp	r5, #0
 800bfae:	dd03      	ble.n	800bfb8 <__kernel_rem_pio2f+0x160>
 800bfb0:	2d01      	cmp	r5, #1
 800bfb2:	d074      	beq.n	800c09e <__kernel_rem_pio2f+0x246>
 800bfb4:	2d02      	cmp	r5, #2
 800bfb6:	d07d      	beq.n	800c0b4 <__kernel_rem_pio2f+0x25c>
 800bfb8:	2e02      	cmp	r6, #2
 800bfba:	d12d      	bne.n	800c018 <__kernel_rem_pio2f+0x1c0>
 800bfbc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bfc0:	ee30 8a48 	vsub.f32	s16, s0, s16
 800bfc4:	b340      	cbz	r0, 800c018 <__kernel_rem_pio2f+0x1c0>
 800bfc6:	4628      	mov	r0, r5
 800bfc8:	9306      	str	r3, [sp, #24]
 800bfca:	f7ff fedf 	bl	800bd8c <scalbnf>
 800bfce:	9b06      	ldr	r3, [sp, #24]
 800bfd0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800bfd4:	e020      	b.n	800c018 <__kernel_rem_pio2f+0x1c0>
 800bfd6:	ee60 7a28 	vmul.f32	s15, s0, s17
 800bfda:	3e01      	subs	r6, #1
 800bfdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bfe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfe4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800bfe8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bfec:	ecac 0a01 	vstmia	ip!, {s0}
 800bff0:	ed30 0a01 	vldmdb	r0!, {s0}
 800bff4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bff8:	e79e      	b.n	800bf38 <__kernel_rem_pio2f+0xe0>
 800bffa:	d105      	bne.n	800c008 <__kernel_rem_pio2f+0x1b0>
 800bffc:	1e60      	subs	r0, r4, #1
 800bffe:	a908      	add	r1, sp, #32
 800c000:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c004:	11f6      	asrs	r6, r6, #7
 800c006:	e7c8      	b.n	800bf9a <__kernel_rem_pio2f+0x142>
 800c008:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c00c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c014:	da31      	bge.n	800c07a <__kernel_rem_pio2f+0x222>
 800c016:	2600      	movs	r6, #0
 800c018:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c020:	f040 8098 	bne.w	800c154 <__kernel_rem_pio2f+0x2fc>
 800c024:	1e60      	subs	r0, r4, #1
 800c026:	2200      	movs	r2, #0
 800c028:	4550      	cmp	r0, sl
 800c02a:	da4b      	bge.n	800c0c4 <__kernel_rem_pio2f+0x26c>
 800c02c:	2a00      	cmp	r2, #0
 800c02e:	d065      	beq.n	800c0fc <__kernel_rem_pio2f+0x2a4>
 800c030:	3c01      	subs	r4, #1
 800c032:	ab08      	add	r3, sp, #32
 800c034:	3d08      	subs	r5, #8
 800c036:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d0f8      	beq.n	800c030 <__kernel_rem_pio2f+0x1d8>
 800c03e:	4628      	mov	r0, r5
 800c040:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c044:	f7ff fea2 	bl	800bd8c <scalbnf>
 800c048:	1c63      	adds	r3, r4, #1
 800c04a:	aa44      	add	r2, sp, #272	@ 0x110
 800c04c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c14c <__kernel_rem_pio2f+0x2f4>
 800c050:	0099      	lsls	r1, r3, #2
 800c052:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c056:	4623      	mov	r3, r4
 800c058:	2b00      	cmp	r3, #0
 800c05a:	f280 80a9 	bge.w	800c1b0 <__kernel_rem_pio2f+0x358>
 800c05e:	4623      	mov	r3, r4
 800c060:	2b00      	cmp	r3, #0
 800c062:	f2c0 80c7 	blt.w	800c1f4 <__kernel_rem_pio2f+0x39c>
 800c066:	aa44      	add	r2, sp, #272	@ 0x110
 800c068:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c06c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c144 <__kernel_rem_pio2f+0x2ec>
 800c070:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800c074:	2000      	movs	r0, #0
 800c076:	1ae2      	subs	r2, r4, r3
 800c078:	e0b1      	b.n	800c1de <__kernel_rem_pio2f+0x386>
 800c07a:	2602      	movs	r6, #2
 800c07c:	e78f      	b.n	800bf9e <__kernel_rem_pio2f+0x146>
 800c07e:	f852 1b04 	ldr.w	r1, [r2], #4
 800c082:	b948      	cbnz	r0, 800c098 <__kernel_rem_pio2f+0x240>
 800c084:	b121      	cbz	r1, 800c090 <__kernel_rem_pio2f+0x238>
 800c086:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c08a:	f842 1c04 	str.w	r1, [r2, #-4]
 800c08e:	2101      	movs	r1, #1
 800c090:	f10e 0e01 	add.w	lr, lr, #1
 800c094:	4608      	mov	r0, r1
 800c096:	e787      	b.n	800bfa8 <__kernel_rem_pio2f+0x150>
 800c098:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c09c:	e7f5      	b.n	800c08a <__kernel_rem_pio2f+0x232>
 800c09e:	f104 3cff 	add.w	ip, r4, #4294967295
 800c0a2:	aa08      	add	r2, sp, #32
 800c0a4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c0a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c0ac:	a908      	add	r1, sp, #32
 800c0ae:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c0b2:	e781      	b.n	800bfb8 <__kernel_rem_pio2f+0x160>
 800c0b4:	f104 3cff 	add.w	ip, r4, #4294967295
 800c0b8:	aa08      	add	r2, sp, #32
 800c0ba:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c0be:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c0c2:	e7f3      	b.n	800c0ac <__kernel_rem_pio2f+0x254>
 800c0c4:	a908      	add	r1, sp, #32
 800c0c6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c0ca:	3801      	subs	r0, #1
 800c0cc:	430a      	orrs	r2, r1
 800c0ce:	e7ab      	b.n	800c028 <__kernel_rem_pio2f+0x1d0>
 800c0d0:	3201      	adds	r2, #1
 800c0d2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c0d6:	2e00      	cmp	r6, #0
 800c0d8:	d0fa      	beq.n	800c0d0 <__kernel_rem_pio2f+0x278>
 800c0da:	9905      	ldr	r1, [sp, #20]
 800c0dc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c0e0:	eb0d 0001 	add.w	r0, sp, r1
 800c0e4:	18e6      	adds	r6, r4, r3
 800c0e6:	a91c      	add	r1, sp, #112	@ 0x70
 800c0e8:	f104 0c01 	add.w	ip, r4, #1
 800c0ec:	384c      	subs	r0, #76	@ 0x4c
 800c0ee:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c0f2:	4422      	add	r2, r4
 800c0f4:	4562      	cmp	r2, ip
 800c0f6:	da04      	bge.n	800c102 <__kernel_rem_pio2f+0x2aa>
 800c0f8:	4614      	mov	r4, r2
 800c0fa:	e710      	b.n	800bf1e <__kernel_rem_pio2f+0xc6>
 800c0fc:	9804      	ldr	r0, [sp, #16]
 800c0fe:	2201      	movs	r2, #1
 800c100:	e7e7      	b.n	800c0d2 <__kernel_rem_pio2f+0x27a>
 800c102:	9903      	ldr	r1, [sp, #12]
 800c104:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c108:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c10c:	9105      	str	r1, [sp, #20]
 800c10e:	ee07 1a90 	vmov	s15, r1
 800c112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c116:	2400      	movs	r4, #0
 800c118:	ece6 7a01 	vstmia	r6!, {s15}
 800c11c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800c120:	46b1      	mov	r9, r6
 800c122:	455c      	cmp	r4, fp
 800c124:	dd04      	ble.n	800c130 <__kernel_rem_pio2f+0x2d8>
 800c126:	ece0 7a01 	vstmia	r0!, {s15}
 800c12a:	f10c 0c01 	add.w	ip, ip, #1
 800c12e:	e7e1      	b.n	800c0f4 <__kernel_rem_pio2f+0x29c>
 800c130:	ecfe 6a01 	vldmia	lr!, {s13}
 800c134:	ed39 7a01 	vldmdb	r9!, {s14}
 800c138:	3401      	adds	r4, #1
 800c13a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c13e:	e7f0      	b.n	800c122 <__kernel_rem_pio2f+0x2ca>
 800c140:	0800c81c 	.word	0x0800c81c
 800c144:	0800c7f0 	.word	0x0800c7f0
 800c148:	43800000 	.word	0x43800000
 800c14c:	3b800000 	.word	0x3b800000
 800c150:	00000000 	.word	0x00000000
 800c154:	9b02      	ldr	r3, [sp, #8]
 800c156:	eeb0 0a48 	vmov.f32	s0, s16
 800c15a:	eba3 0008 	sub.w	r0, r3, r8
 800c15e:	f7ff fe15 	bl	800bd8c <scalbnf>
 800c162:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c148 <__kernel_rem_pio2f+0x2f0>
 800c166:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c16e:	db19      	blt.n	800c1a4 <__kernel_rem_pio2f+0x34c>
 800c170:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c14c <__kernel_rem_pio2f+0x2f4>
 800c174:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c178:	aa08      	add	r2, sp, #32
 800c17a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c17e:	3508      	adds	r5, #8
 800c180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c184:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c188:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c18c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c190:	ee10 3a10 	vmov	r3, s0
 800c194:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c198:	ee17 3a90 	vmov	r3, s15
 800c19c:	3401      	adds	r4, #1
 800c19e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c1a2:	e74c      	b.n	800c03e <__kernel_rem_pio2f+0x1e6>
 800c1a4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c1a8:	aa08      	add	r2, sp, #32
 800c1aa:	ee10 3a10 	vmov	r3, s0
 800c1ae:	e7f6      	b.n	800c19e <__kernel_rem_pio2f+0x346>
 800c1b0:	a808      	add	r0, sp, #32
 800c1b2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c1b6:	9001      	str	r0, [sp, #4]
 800c1b8:	ee07 0a90 	vmov	s15, r0
 800c1bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1c0:	3b01      	subs	r3, #1
 800c1c2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c1c6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c1ca:	ed62 7a01 	vstmdb	r2!, {s15}
 800c1ce:	e743      	b.n	800c058 <__kernel_rem_pio2f+0x200>
 800c1d0:	ecfc 6a01 	vldmia	ip!, {s13}
 800c1d4:	ecb5 7a01 	vldmia	r5!, {s14}
 800c1d8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c1dc:	3001      	adds	r0, #1
 800c1de:	4550      	cmp	r0, sl
 800c1e0:	dc01      	bgt.n	800c1e6 <__kernel_rem_pio2f+0x38e>
 800c1e2:	4290      	cmp	r0, r2
 800c1e4:	ddf4      	ble.n	800c1d0 <__kernel_rem_pio2f+0x378>
 800c1e6:	a858      	add	r0, sp, #352	@ 0x160
 800c1e8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c1ec:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c1f0:	3b01      	subs	r3, #1
 800c1f2:	e735      	b.n	800c060 <__kernel_rem_pio2f+0x208>
 800c1f4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c1f6:	2b02      	cmp	r3, #2
 800c1f8:	dc09      	bgt.n	800c20e <__kernel_rem_pio2f+0x3b6>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	dc27      	bgt.n	800c24e <__kernel_rem_pio2f+0x3f6>
 800c1fe:	d040      	beq.n	800c282 <__kernel_rem_pio2f+0x42a>
 800c200:	f009 0007 	and.w	r0, r9, #7
 800c204:	b059      	add	sp, #356	@ 0x164
 800c206:	ecbd 8b04 	vpop	{d8-d9}
 800c20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c20e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c210:	2b03      	cmp	r3, #3
 800c212:	d1f5      	bne.n	800c200 <__kernel_rem_pio2f+0x3a8>
 800c214:	aa30      	add	r2, sp, #192	@ 0xc0
 800c216:	1f0b      	subs	r3, r1, #4
 800c218:	4413      	add	r3, r2
 800c21a:	461a      	mov	r2, r3
 800c21c:	4620      	mov	r0, r4
 800c21e:	2800      	cmp	r0, #0
 800c220:	dc50      	bgt.n	800c2c4 <__kernel_rem_pio2f+0x46c>
 800c222:	4622      	mov	r2, r4
 800c224:	2a01      	cmp	r2, #1
 800c226:	dc5d      	bgt.n	800c2e4 <__kernel_rem_pio2f+0x48c>
 800c228:	ab30      	add	r3, sp, #192	@ 0xc0
 800c22a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800c22e:	440b      	add	r3, r1
 800c230:	2c01      	cmp	r4, #1
 800c232:	dc67      	bgt.n	800c304 <__kernel_rem_pio2f+0x4ac>
 800c234:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c238:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800c23c:	2e00      	cmp	r6, #0
 800c23e:	d167      	bne.n	800c310 <__kernel_rem_pio2f+0x4b8>
 800c240:	edc7 6a00 	vstr	s13, [r7]
 800c244:	ed87 7a01 	vstr	s14, [r7, #4]
 800c248:	edc7 7a02 	vstr	s15, [r7, #8]
 800c24c:	e7d8      	b.n	800c200 <__kernel_rem_pio2f+0x3a8>
 800c24e:	ab30      	add	r3, sp, #192	@ 0xc0
 800c250:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800c254:	440b      	add	r3, r1
 800c256:	4622      	mov	r2, r4
 800c258:	2a00      	cmp	r2, #0
 800c25a:	da24      	bge.n	800c2a6 <__kernel_rem_pio2f+0x44e>
 800c25c:	b34e      	cbz	r6, 800c2b2 <__kernel_rem_pio2f+0x45a>
 800c25e:	eef1 7a47 	vneg.f32	s15, s14
 800c262:	edc7 7a00 	vstr	s15, [r7]
 800c266:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800c26a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c26e:	aa31      	add	r2, sp, #196	@ 0xc4
 800c270:	2301      	movs	r3, #1
 800c272:	429c      	cmp	r4, r3
 800c274:	da20      	bge.n	800c2b8 <__kernel_rem_pio2f+0x460>
 800c276:	b10e      	cbz	r6, 800c27c <__kernel_rem_pio2f+0x424>
 800c278:	eef1 7a67 	vneg.f32	s15, s15
 800c27c:	edc7 7a01 	vstr	s15, [r7, #4]
 800c280:	e7be      	b.n	800c200 <__kernel_rem_pio2f+0x3a8>
 800c282:	ab30      	add	r3, sp, #192	@ 0xc0
 800c284:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800c150 <__kernel_rem_pio2f+0x2f8>
 800c288:	440b      	add	r3, r1
 800c28a:	2c00      	cmp	r4, #0
 800c28c:	da05      	bge.n	800c29a <__kernel_rem_pio2f+0x442>
 800c28e:	b10e      	cbz	r6, 800c294 <__kernel_rem_pio2f+0x43c>
 800c290:	eef1 7a67 	vneg.f32	s15, s15
 800c294:	edc7 7a00 	vstr	s15, [r7]
 800c298:	e7b2      	b.n	800c200 <__kernel_rem_pio2f+0x3a8>
 800c29a:	ed33 7a01 	vldmdb	r3!, {s14}
 800c29e:	3c01      	subs	r4, #1
 800c2a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2a4:	e7f1      	b.n	800c28a <__kernel_rem_pio2f+0x432>
 800c2a6:	ed73 7a01 	vldmdb	r3!, {s15}
 800c2aa:	3a01      	subs	r2, #1
 800c2ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c2b0:	e7d2      	b.n	800c258 <__kernel_rem_pio2f+0x400>
 800c2b2:	eef0 7a47 	vmov.f32	s15, s14
 800c2b6:	e7d4      	b.n	800c262 <__kernel_rem_pio2f+0x40a>
 800c2b8:	ecb2 7a01 	vldmia	r2!, {s14}
 800c2bc:	3301      	adds	r3, #1
 800c2be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2c2:	e7d6      	b.n	800c272 <__kernel_rem_pio2f+0x41a>
 800c2c4:	ed72 7a01 	vldmdb	r2!, {s15}
 800c2c8:	edd2 6a01 	vldr	s13, [r2, #4]
 800c2cc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c2d0:	3801      	subs	r0, #1
 800c2d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2d6:	ed82 7a00 	vstr	s14, [r2]
 800c2da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c2de:	edc2 7a01 	vstr	s15, [r2, #4]
 800c2e2:	e79c      	b.n	800c21e <__kernel_rem_pio2f+0x3c6>
 800c2e4:	ed73 7a01 	vldmdb	r3!, {s15}
 800c2e8:	edd3 6a01 	vldr	s13, [r3, #4]
 800c2ec:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c2f0:	3a01      	subs	r2, #1
 800c2f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2f6:	ed83 7a00 	vstr	s14, [r3]
 800c2fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c2fe:	edc3 7a01 	vstr	s15, [r3, #4]
 800c302:	e78f      	b.n	800c224 <__kernel_rem_pio2f+0x3cc>
 800c304:	ed33 7a01 	vldmdb	r3!, {s14}
 800c308:	3c01      	subs	r4, #1
 800c30a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c30e:	e78f      	b.n	800c230 <__kernel_rem_pio2f+0x3d8>
 800c310:	eef1 6a66 	vneg.f32	s13, s13
 800c314:	eeb1 7a47 	vneg.f32	s14, s14
 800c318:	edc7 6a00 	vstr	s13, [r7]
 800c31c:	ed87 7a01 	vstr	s14, [r7, #4]
 800c320:	eef1 7a67 	vneg.f32	s15, s15
 800c324:	e790      	b.n	800c248 <__kernel_rem_pio2f+0x3f0>
 800c326:	bf00      	nop

0800c328 <floorf>:
 800c328:	ee10 3a10 	vmov	r3, s0
 800c32c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c330:	3a7f      	subs	r2, #127	@ 0x7f
 800c332:	2a16      	cmp	r2, #22
 800c334:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c338:	dc2b      	bgt.n	800c392 <floorf+0x6a>
 800c33a:	2a00      	cmp	r2, #0
 800c33c:	da12      	bge.n	800c364 <floorf+0x3c>
 800c33e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c3a4 <floorf+0x7c>
 800c342:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c346:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c34e:	dd06      	ble.n	800c35e <floorf+0x36>
 800c350:	2b00      	cmp	r3, #0
 800c352:	da24      	bge.n	800c39e <floorf+0x76>
 800c354:	2900      	cmp	r1, #0
 800c356:	4b14      	ldr	r3, [pc, #80]	@ (800c3a8 <floorf+0x80>)
 800c358:	bf08      	it	eq
 800c35a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800c35e:	ee00 3a10 	vmov	s0, r3
 800c362:	4770      	bx	lr
 800c364:	4911      	ldr	r1, [pc, #68]	@ (800c3ac <floorf+0x84>)
 800c366:	4111      	asrs	r1, r2
 800c368:	420b      	tst	r3, r1
 800c36a:	d0fa      	beq.n	800c362 <floorf+0x3a>
 800c36c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800c3a4 <floorf+0x7c>
 800c370:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c374:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c37c:	ddef      	ble.n	800c35e <floorf+0x36>
 800c37e:	2b00      	cmp	r3, #0
 800c380:	bfbe      	ittt	lt
 800c382:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800c386:	fa40 f202 	asrlt.w	r2, r0, r2
 800c38a:	189b      	addlt	r3, r3, r2
 800c38c:	ea23 0301 	bic.w	r3, r3, r1
 800c390:	e7e5      	b.n	800c35e <floorf+0x36>
 800c392:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c396:	d3e4      	bcc.n	800c362 <floorf+0x3a>
 800c398:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c39c:	4770      	bx	lr
 800c39e:	2300      	movs	r3, #0
 800c3a0:	e7dd      	b.n	800c35e <floorf+0x36>
 800c3a2:	bf00      	nop
 800c3a4:	7149f2ca 	.word	0x7149f2ca
 800c3a8:	bf800000 	.word	0xbf800000
 800c3ac:	007fffff 	.word	0x007fffff

0800c3b0 <_init>:
 800c3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3b2:	bf00      	nop
 800c3b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3b6:	bc08      	pop	{r3}
 800c3b8:	469e      	mov	lr, r3
 800c3ba:	4770      	bx	lr

0800c3bc <_fini>:
 800c3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3be:	bf00      	nop
 800c3c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3c2:	bc08      	pop	{r3}
 800c3c4:	469e      	mov	lr, r3
 800c3c6:	4770      	bx	lr
