Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Apr 12 16:04:02 2024
| Host         : DQ-232647 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_8bit_timing_summary_routed.rpt -pb alu_8bit_timing_summary_routed.pb -rpx alu_8bit_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_8bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  140         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (140)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (288)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (140)
--------------------------
 There are 132 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: one/u1/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rst/u1/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: three/u1/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: two/u1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (288)
--------------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  304          inf        0.000                      0                  304           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.012ns  (logic 6.456ns (33.959%)  route 12.556ns (66.041%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.016 r  LED_OBUF[14]_inst_i_28/CO[2]
                         net (fo=2, routed)           0.976     5.992    LED_OBUF[14]_inst_i_28_n_1
    SLICE_X9Y7           LUT4 (Prop_lut4_I1_O)        0.310     6.302 f  LED_OBUF[14]_inst_i_21/O
                         net (fo=2, routed)           0.682     6.984    LED_OBUF[14]_inst_i_21_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.108 r  LED_OBUF[14]_inst_i_13/O
                         net (fo=2, routed)           1.136     8.243    LED_OBUF[14]_inst_i_13_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  LED_OBUF[14]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.367    LED_OBUF[14]_inst_i_17_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.010 r  LED_OBUF[14]_inst_i_9/O[3]
                         net (fo=1, routed)           0.668     9.678    ans0[14]
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.307     9.985 f  LED_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.658    10.643    LED_OBUF[14]_inst_i_4_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.767 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.730    15.497    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    19.012 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.012    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.887ns  (logic 6.559ns (34.730%)  route 12.327ns (65.270%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.016 r  LED_OBUF[14]_inst_i_28/CO[2]
                         net (fo=2, routed)           0.976     5.992    LED_OBUF[14]_inst_i_28_n_1
    SLICE_X9Y7           LUT4 (Prop_lut4_I1_O)        0.310     6.302 f  LED_OBUF[14]_inst_i_21/O
                         net (fo=2, routed)           0.682     6.984    LED_OBUF[14]_inst_i_21_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.108 r  LED_OBUF[14]_inst_i_13/O
                         net (fo=2, routed)           1.136     8.243    LED_OBUF[14]_inst_i_13_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  LED_OBUF[14]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.367    LED_OBUF[14]_inst_i_17_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.900 r  LED_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.900    LED_OBUF[14]_inst_i_9_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.119 r  LED_OBUF[15]_inst_i_12/O[0]
                         net (fo=1, routed)           0.432     9.552    ans0[15]
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.295     9.847 f  LED_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.436    10.283    LED_OBUF[15]_inst_i_7_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.407 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.959    15.365    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    18.887 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.887    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.830ns  (logic 6.377ns (33.868%)  route 12.453ns (66.132%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.016 r  LED_OBUF[14]_inst_i_28/CO[2]
                         net (fo=2, routed)           0.976     5.992    LED_OBUF[14]_inst_i_28_n_1
    SLICE_X9Y7           LUT4 (Prop_lut4_I1_O)        0.310     6.302 f  LED_OBUF[14]_inst_i_21/O
                         net (fo=2, routed)           0.682     6.984    LED_OBUF[14]_inst_i_21_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.108 r  LED_OBUF[14]_inst_i_13/O
                         net (fo=2, routed)           1.136     8.243    LED_OBUF[14]_inst_i_13_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.367 r  LED_OBUF[14]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.367    LED_OBUF[14]_inst_i_17_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.945 r  LED_OBUF[14]_inst_i_9/O[2]
                         net (fo=1, routed)           0.725     9.671    ans0[13]
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.301     9.972 f  LED_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.433    10.405    LED_OBUF[13]_inst_i_3_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.529 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.794    15.323    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.830 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.830    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.758ns  (logic 6.604ns (35.206%)  route 12.154ns (64.794%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.110 r  LED_OBUF[14]_inst_i_28/O[1]
                         net (fo=2, routed)           0.944     6.054    LED_OBUF[14]_inst_i_28_n_6
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.360 r  LED_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.763     7.124    LED_OBUF[10]_inst_i_23_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I3_O)        0.124     7.248 r  LED_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.828     8.076    LED_OBUF[10]_inst_i_8_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.200 r  LED_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.000     8.200    LED_OBUF[10]_inst_i_12_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.576 r  LED_OBUF[10]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.576    LED_OBUF[10]_inst_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.899 r  LED_OBUF[14]_inst_i_9/O[1]
                         net (fo=1, routed)           0.579     9.478    ans0[12]
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.306     9.784 f  LED_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.151     9.935    LED_OBUF[12]_inst_i_3_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.059 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.181    15.240    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    18.758 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.758    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.771ns  (logic 6.168ns (34.710%)  route 11.603ns (65.290%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.110 r  LED_OBUF[14]_inst_i_28/O[1]
                         net (fo=2, routed)           0.944     6.054    LED_OBUF[14]_inst_i_28_n_6
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.360 r  LED_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.763     7.124    LED_OBUF[10]_inst_i_23_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I3_O)        0.124     7.248 r  LED_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.828     8.076    LED_OBUF[10]_inst_i_8_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.200 r  LED_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.000     8.200    LED_OBUF[10]_inst_i_12_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.455 r  LED_OBUF[10]_inst_i_5/O[3]
                         net (fo=1, routed)           0.615     9.070    ans0[10]
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.307     9.377 f  LED_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.655    10.032    LED_OBUF[10]_inst_i_3_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.156 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.090    14.246    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    17.771 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.771    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.513ns  (logic 6.475ns (36.972%)  route 11.038ns (63.028%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.110 r  LED_OBUF[14]_inst_i_28/O[1]
                         net (fo=2, routed)           0.944     6.054    LED_OBUF[14]_inst_i_28_n_6
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.306     6.360 r  LED_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.763     7.124    LED_OBUF[10]_inst_i_23_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I3_O)        0.124     7.248 r  LED_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.828     8.076    LED_OBUF[10]_inst_i_8_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.200 r  LED_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.000     8.200    LED_OBUF[10]_inst_i_12_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.576 r  LED_OBUF[10]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.576    LED_OBUF[10]_inst_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.795 r  LED_OBUF[14]_inst_i_9/O[0]
                         net (fo=1, routed)           0.330     9.125    ans0[11]
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.295     9.420 f  LED_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.452     9.872    LED_OBUF[11]_inst_i_3_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.996 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.013    14.009    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    17.513 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.513    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.292ns  (logic 6.581ns (38.059%)  route 10.711ns (61.941%))
  Logic Levels:           12  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.006 r  LED_OBUF[14]_inst_i_28/O[0]
                         net (fo=2, routed)           0.776     5.783    LED_OBUF[14]_inst_i_28_n_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I2_O)        0.321     6.104 r  LED_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.169     6.272    LED_OBUF[10]_inst_i_24_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.326     6.598 r  LED_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.664     7.262    LED_OBUF[10]_inst_i_10_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.124     7.386 r  LED_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.386    LED_OBUF[10]_inst_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.964 r  LED_OBUF[10]_inst_i_5/O[2]
                         net (fo=1, routed)           0.927     8.891    ans0[9]
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.301     9.192 f  LED_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.263     9.455    LED_OBUF[9]_inst_i_3_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.579 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.205    13.784    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    17.292 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.292    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.363ns  (logic 6.358ns (41.385%)  route 9.005ns (58.615%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.787 r  LED_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.787    LED_OBUF[10]_inst_i_17_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.006 r  LED_OBUF[14]_inst_i_28/O[0]
                         net (fo=2, routed)           0.776     5.783    LED_OBUF[14]_inst_i_28_n_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I2_O)        0.321     6.104 r  LED_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.169     6.272    LED_OBUF[10]_inst_i_24_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.326     6.598 r  LED_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.664     7.262    LED_OBUF[10]_inst_i_10_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.124     7.386 r  LED_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.386    LED_OBUF[10]_inst_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.616 r  LED_OBUF[10]_inst_i_5/O[1]
                         net (fo=1, routed)           0.645     8.261    ans0[8]
    SLICE_X9Y4           LUT6 (Prop_lut6_I1_O)        0.306     8.567 r  LED_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.719    LED_OBUF[8]_inst_i_7_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.843 f  LED_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.944     9.787    LED_OBUF[8]_inst_i_3_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.911 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.949    11.859    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.363 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.363    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.798ns  (logic 5.686ns (38.422%)  route 9.112ns (61.578%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.689     3.145    input_b_reg_n_0_[2]
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.269 r  LED_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           1.018     4.287    LED_OBUF[10]_inst_i_27_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     4.411 r  LED_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.000     4.411    LED_OBUF[10]_inst_i_31_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.666 r  LED_OBUF[10]_inst_i_17/O[3]
                         net (fo=2, routed)           0.698     5.364    LED_OBUF[10]_inst_i_17_n_4
    SLICE_X9Y5           LUT4 (Prop_lut4_I2_O)        0.307     5.671 r  LED_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.887     6.558    LED_OBUF[10]_inst_i_11_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.682 r  LED_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.682    LED_OBUF[10]_inst_i_15_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.934 r  LED_OBUF[10]_inst_i_5/O[0]
                         net (fo=1, routed)           0.932     7.867    ans0[7]
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.295     8.162 r  LED_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.424    LED_OBUF[7]_inst_i_7_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.548 r  LED_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.807     9.355    LED_OBUF[7]_inst_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I4_O)        0.124     9.479 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.818    11.297    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.798 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.798    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.667ns  (logic 5.887ns (43.072%)  route 7.780ns (56.928%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  input_b_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  input_b_reg[2]/Q
                         net (fo=48, routed)          2.413     2.869    input_b_reg_n_0_[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.993 r  LED_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.526     3.519    LED_OBUF[2]_inst_i_18_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I5_O)        0.124     3.643 r  LED_OBUF[2]_inst_i_14/O
                         net (fo=1, routed)           0.000     3.643    LED_OBUF[2]_inst_i_14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.019 r  LED_OBUF[2]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.019    LED_OBUF[2]_inst_i_9_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.238 r  LED_OBUF[10]_inst_i_17/O[0]
                         net (fo=2, routed)           0.605     4.843    LED_OBUF[10]_inst_i_17_n_7
    SLICE_X8Y4           LUT2 (Prop_lut2_I0_O)        0.295     5.138 r  LED_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.000     5.138    LED_OBUF[10]_inst_i_20_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.368 r  LED_OBUF[10]_inst_i_7/O[1]
                         net (fo=1, routed)           0.524     5.892    ans0[4]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.306     6.198 r  LED_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.684     6.882    LED_OBUF[4]_inst_i_7_n_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.006 r  LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.938     7.944    LED_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     8.068 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.090    10.158    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.667 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.667    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst/nolabel_line12/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rst/nolabel_line13/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  rst/nolabel_line12/Q_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rst/nolabel_line12/Q_reg/Q
                         net (fo=2, routed)           0.185     0.326    rst/nolabel_line13/Q1
    SLICE_X0Y10          FDRE                                         r  rst/nolabel_line13/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one/nolabel_line12/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            one/nolabel_line13/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  one/nolabel_line12/Q_reg/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  one/nolabel_line12/Q_reg/Q
                         net (fo=4, routed)           0.181     0.345    one/nolabel_line13/Q1
    SLICE_X2Y12          FDRE                                         r  one/nolabel_line13/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three/nolabel_line12/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            three/nolabel_line13/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  three/nolabel_line12/Q_reg/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  three/nolabel_line12/Q_reg/Q
                         net (fo=2, routed)           0.182     0.346    three/nolabel_line13/Q1
    SLICE_X2Y14          FDRE                                         r  three/nolabel_line13/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 three/u1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            three/u1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  three/u1/clk_out_reg/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  three/u1/clk_out_reg/Q
                         net (fo=3, routed)           0.168     0.309    three/u1/clk_out_reg_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  three/u1/clk_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    three/u1/clk_out_i_1__1_n_0
    SLICE_X3Y16          FDRE                                         r  three/u1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 two/nolabel_line12/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            two/nolabel_line13/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.957%)  route 0.193ns (54.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  two/nolabel_line12/Q_reg/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  two/nolabel_line12/Q_reg/Q
                         net (fo=3, routed)           0.193     0.357    two/nolabel_line13/Q1_0
    SLICE_X2Y11          FDRE                                         r  two/nolabel_line13/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one/u1/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            one/u1/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE                         0.000     0.000 r  one/u1/count_reg[12]/C
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  one/u1/count_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    one/u1/count[12]
    SLICE_X7Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  one/u1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.369    one/u1/count0_carry__1_n_4
    SLICE_X7Y14          FDRE                                         r  one/u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one/u1/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            one/u1/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE                         0.000     0.000 r  one/u1/count_reg[16]/C
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  one/u1/count_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    one/u1/count[16]
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  one/u1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.369    one/u1/count0_carry__2_n_4
    SLICE_X7Y15          FDRE                                         r  one/u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one/u1/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            one/u1/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  one/u1/count_reg[20]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  one/u1/count_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    one/u1/count[20]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  one/u1/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.369    one/u1/count0_carry__3_n_4
    SLICE_X7Y16          FDRE                                         r  one/u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one/u1/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            one/u1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  one/u1/count_reg[4]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  one/u1/count_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    one/u1/count[4]
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  one/u1/count0_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    one/u1/count0_carry_n_4
    SLICE_X7Y12          FDRE                                         r  one/u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one/u1/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            one/u1/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE                         0.000     0.000 r  one/u1/count_reg[8]/C
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  one/u1/count_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    one/u1/count[8]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  one/u1/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.369    one/u1/count0_carry__0_n_4
    SLICE_X7Y13          FDRE                                         r  one/u1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------





