#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 14:38:51 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

*    --------------------------------------------------------------    *
*                        Template Revision : 5.1.0                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Two Port Ultra High Density and Performance Leakage Control Register File 128K Sync (Rev A02P1)     *
*            Technology: SMIC 12nm SFe P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
 
Memory Name                        : RF_2PUHD_256x128
Memory Size                        : 256 words x 128 bits
Column Mux Option                  : 2
Number Of Banks                    : 2
Operating Frequency range          : 943-1931 Mhz
Memory Area                        : 44.5440 x 158.2080 = 7047.2172 square microns
BIST Muxes & Comparator            : No
Scan Chains, SWT & Pipeline        : No
Redundancy                         : Yes
Low leakage                        : Yes
Bit-write                          : No
Timing Mode                        : DEFAULT
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : LOW
Bitcell Area                       : 0.0907 square microns
Dual Rail                          : No
Power Gating                       : No
Bias Control                       : Yes
Periphery Off Mode                 : No



 Symbol

                              _____________________________
                             |                             |
                         ----|ADRAi/ADRBi                  |
                         ----|DAi                          |
                         ----|WEA                          |
                         ----|MEA/MEB                      |
                         ----|CLK                          |
                         ----|RSCIN                        |
                         ----|RSCEN                        |
                         ----|RSCRST                       |
                         ----|RSCLK                        |
                             |                       RSCOUT|---
                         ----|FISO                         |
                             |                          QBi|---
                         ----|RME                          |
                         ----|RMi                          |
                         ----|TEST_RNM                     |
                         ----|LS                           |
                         ----|BC1                          |
                         ----|BC2                          |
                         ----|TEST1                        |
                         ----|TESTRWM                      |
                             |_____________________________|




Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to trade-off between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.72V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Compiler Modes:
           Compile time option to select between different Compiler modes given below.
           LT       : ASAP (bare bone memory)
           LR       : LT + Redundancy
           IT-Lite  : LT + Scan chains + SWT + Pipeline
           ST-Lite  : LR + Scan chains + SWT + Pipeline
           IT       : IT-Lite + BIST Muxes + Comparator
           ST       : ST-Lite + BIST Muxes + Comparator
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


Port Name     Pin Capacitance   Description 
---------     ---------------   -----------

Output Ports:
RSCOUT           0.003 pf      Reconfiguration register Scan Output. This is the pin used
                               to output the Reconfiguration register Scan bit. 

QB  [127:0]      0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.





Input Ports:
ADRA  [7:0]      0.001 pf      Address Input. Port A address input
                               is used to address the location to be
                               written during the write cycle.

DA  [127:0]      0.001 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WEA              0.002 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle.

MEA              0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLK              0.004 pf      Clock Input. This is the external clock for
                               the memory.

RSCIN            0.001 pf      Reconfiguration register Scan Input. This is the Input pin
                               used to input the Redundancy Scan bit. 

RSCEN            0.002 pf      Reconfiguration register Scan Enable Input. This is the Input
                               pin used to enable the Redundancy Scanning. 

RSCRST           0.002 pf      Reconfiguration register asynchronous Reset Input. This pin is used
                               for clearing the scan register.

RSCLK            0.002 pf      Scan Clock for Reconfiguration register.

FISO             0.002 pf      Reconfiguration register isolation.

RME              0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Enable Input.This selects 
                               between the default Read-Write margin setting, and the 
                               external pin Read-Write margin setting.

RM  [3:0]        0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Input. This input is used for
                               setting the Read-Write margin. It programs the
                               sense amp differential setting and allows
                               the trade-off between speed and robustness.
     
                               RM[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RM[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RM[3] pin is reserved for debug mode.
                               User should tie this pin to "logic 0" for functional mode.

TEST_RNM         0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

LS               0.006 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

BC1              0.002 pf      Biasing Level Adjust Input. Its setting gives a
                               smaller value of rise on vss-core voltage to give
                               enough head room for retention. This setting is
                               recommended for Vnom.

BC2              0.002 pf      Biasing Level Adjust Input. Its setting gives a
                               higher value of rise on vss-core voltage to give
                               enough head room for retention. This setting is 
                               recommended for Vnom + 10%.

ADRB  [7:0]      0.001 pf      Address Input. Port B address input
                               is used to address the location to be
                               read during the read cycle.

MEB              0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

TEST1            0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TESTRWM          0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test mode for read write margin control.




PIN CAPACITANCE
===============

#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#Pin Name         |ffgs_ccb0p88vn40c|tt0p8v25c|ssgs_ccw0p72v125c|ssgs_ccw0p72vn40c|ffgs_ccb0p88v125c|tt0p8v85c|ssgs_ccw0p72v0c|ffgs_ccb0p88v0c|tt0p9v25c|tt0p9v85c|ssgs_ccw0p81v125c|ssgs_ccw0p81vn40c|ssgs_ccw0p81v0c|ffgs_ccb0p99vn40c|ffgs_ccb0p99v125c|ffgs_ccb0p99v0c|ffgs0p88v125c|ffgs0p99v125c#
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#ADRA  [7:0]      |0.000837         |0.000832 |0.000824         |0.000799         |0.000836         |0.000836 |0.000805       |0.000838       |0.000869 |0.000870 |0.000860         |0.000844         |0.000848       |0.000869         |0.000861         |0.000869       |0.000883     |0.000909     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#DA  [127:0]      |0.000678         |0.000697 |0.000723         |0.000707         |0.000684         |0.000700 |0.000710       |0.000679       |0.000718 |0.000720 |0.000743         |0.000731         |0.000732       |0.000700         |0.000699         |0.000699       |0.000732     |0.000750     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WEA              |0.001648         |0.001719 |0.001744         |0.001719         |0.001635         |0.001721 |0.001722       |0.001641       |0.001773 |0.001772 |0.001801         |0.001786         |0.001786       |0.001692         |0.001669         |0.001682       |0.001801     |0.001844     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#MEA              |0.001392         |0.001485 |0.001541         |0.001495         |0.001385         |0.001493 |0.001502       |0.001384       |0.001545 |0.001547 |0.001605         |0.001577         |0.001580       |0.001432         |0.001412         |0.001424       |0.001573     |0.001619     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLK              |0.003757         |0.003813 |0.003848         |0.003807         |0.003652         |0.003803 |0.003811       |0.003726       |0.003956 |0.003931 |0.003987         |0.003988         |0.003981       |0.003878         |0.003742         |0.003839       |0.003987     |0.004091     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCIN            |0.001424         |0.001507 |0.001593         |0.001588         |0.001424         |0.001505 |0.001589       |0.001422       |0.001527 |0.001527 |0.001614         |0.001609         |0.001606       |0.001445         |0.001428         |0.001442       |0.001542     |0.001557     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCEN            |0.002041         |0.002170 |0.002306         |0.002327         |0.002008         |0.002155 |0.002324       |0.002031       |0.002189 |0.002177 |0.002330         |0.002347         |0.002342       |0.002063         |0.002018         |0.002054       |0.002184     |0.002197     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCRST           |0.001845         |0.001967 |0.002099         |0.002100         |0.001834         |0.001965 |0.002099       |0.001840       |0.001983 |0.001980 |0.002114         |0.002117         |0.002114       |0.001860         |0.001841         |0.001856       |0.001992     |0.002004     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCLK            |0.001725         |0.001813 |0.001913         |0.001915         |0.001714         |0.001806 |0.001916       |0.001721       |0.001837 |0.001834 |0.001941         |0.001941         |0.001938       |0.001751         |0.001726         |0.001746       |0.001848     |0.001867     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#FISO             |0.001616         |0.001683 |0.001763         |0.001753         |0.001619         |0.001683 |0.001755       |0.001614       |0.001712 |0.001713 |0.001792         |0.001782         |0.001781       |0.001646         |0.001637         |0.001644       |0.001731     |0.001755     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RME              |0.003188         |0.003304 |0.003438         |0.003400         |0.003196         |0.003311 |0.003402       |0.003186       |0.003381 |0.003383 |0.003512         |0.003481         |0.003484       |0.003265         |0.003254         |0.003258       |0.003425     |0.003488     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RM  [3:0]        |0.001539         |0.001643 |0.001766         |0.001745         |0.001548         |0.001648 |0.001747       |0.001540       |0.001674 |0.001676 |0.001798         |0.001780         |0.001782       |0.001568         |0.001568         |0.001566       |0.001692     |0.001714     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST_RNM         |0.002000         |0.002000 |0.002000         |0.002000         |0.002000         |0.002000 |0.002000       |0.002000       |0.002000 |0.002000 |0.002000         |0.002000         |0.002000       |0.002000         |0.002000         |0.002000       |0.002000     |0.002000     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#LS               |0.005530         |0.005940 |0.006136         |0.006283         |0.005304         |0.005868 |0.006249       |0.005468       |0.006016 |0.005935 |0.006190         |0.006362         |0.006313       |0.005582         |0.005343         |0.005513       |0.005924     |0.005964     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC1              |0.001548         |0.001622 |0.001701         |0.001676         |0.001544         |0.001626 |0.001681       |0.001546       |0.001658 |0.001659 |0.001736         |0.001717         |0.001721       |0.001580         |0.001568         |0.001575       |0.001676     |0.001705     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC2              |0.001548         |0.001622 |0.001701         |0.001676         |0.001544         |0.001626 |0.001681       |0.001546       |0.001658 |0.001659 |0.001736         |0.001717         |0.001721       |0.001580         |0.001568         |0.001575       |0.001676     |0.001705     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#ADRB  [7:0]      |0.000837         |0.000832 |0.000824         |0.000799         |0.000836         |0.000836 |0.000805       |0.000838       |0.000869 |0.000870 |0.000860         |0.000844         |0.000848       |0.000869         |0.000861         |0.000869       |0.000883     |0.000909     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#MEB              |0.001392         |0.001485 |0.001541         |0.001495         |0.001385         |0.001493 |0.001502       |0.001384       |0.001545 |0.001547 |0.001605         |0.001577         |0.001580       |0.001432         |0.001412         |0.001424       |0.001573     |0.001619     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1            |0.002434         |0.002636 |0.002800         |0.002792         |0.002413         |0.002632 |0.002789       |0.002423       |0.002682 |0.002679 |0.002854         |0.002846         |0.002846       |0.002473         |0.002444         |0.002459       |0.002701     |0.002742     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TESTRWM          |0.002000         |0.002000 |0.002000         |0.002000         |0.002000         |0.002000 |0.002000       |0.002000       |0.002000 |0.002000 |0.002000         |0.002000         |0.002000       |0.002000         |0.002000         |0.002000       |0.002000     |0.002000     #
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#

Note: The above capacitance values are in "pf"


TABLE 1:Logic Truth Table (Memory Function Truth Table)



#==============+=====+====+====+===+=========+=================#
# Function     |CLK  |MEB |MEA |WEA|DA       |QB               #
#              |     |    |    |   |         |                 #
#==============+=====+====+====+===+=========+=================#
#  Idle        |L    |X   |X   |X  |X        |Q-1              #
#--------------+-----+----+----+---+---------+-----------------#
#  Disabled    |H    |L   |L   |X  |X        |Q-1              #
#--------------+-----+----+----+---+---------+-----------------#
# Read-only*   |H    |H   |L   |X  |X        |Q                #
#--------------+-----+----+----+---+---------+-----------------#
# Read-only**  |H    |H   |X   |L  |X        |Q                #
#--------------+-----+----+----+---+---------+-----------------#
# Write-only   |H    |L   |H   |H  |Data-in  |Q-1              #
#--------------+-----+----+----+---+---------+-----------------#
# Read-Write   |H    |H   |H   |H  |Data-in  |Q                #
#==============+=====+====+====+===+=========+=================#


Note:

Q-1  :  Remain the same state from previous cycle
Q    :  Output with no clk latency
Negedge(1->0) of RSCRST(FISO=0) is necessary prior to start of normal memory operation(read/write).
*    :  MEA Disabled
**   :  WEA Disabled


Functional Options :

 1. The output can be flow-through or registered with one read clock latency.

Logic Truth Table(Power Mode)
=============================

#===============+=======+=====+======+=====+===================================#
# Mode          |MEA    |LS   |RM3   |QB   |Comments                           #
#===============+=======+=====+======+=====+===================================#
# Normal        |0/1    |0    |0*    |Q-1  |Normal mode                        #
#---------------+-------+-----+------+-----+-----------------------------------#
# Light Sleep   |0/1    |1    |0/1   |Q-1  |Xdec power gate,source bias        #
#===============+=======+=====+======+=====+===================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 


Logic Truth Table(TEST MODE)
=============================

#===================+=======+====+======+======#
# Function          |CLK    |MEA |WEA   |MEB   #
#===================+=======+====+======+======#
# TEST1 mode (write)|H      |H   |H     |L     #
#-------------------+-------+----+------+------#
# TEST1 mode (Read) |H      |L   |L     |H     #
#-------------------+-------+----+------+------#
# TESTRWM mode      |H      |H   |H     |H     #
#===================+=======+====+======+======#


Note:

READ operation is followed by WRITE operation in the same clock cycle.
READ operation finishes before WRITE operation begins.
Because Read and Write operations are not happening in parallel, there is no contention.



Logic Truth Table (Redundancy Scan Mode)
=========================================

#============+=======+=======+============+=====+=========+======#
# Function   |RSCLK  |RSCEN  |RSCIN       |ME   |RSCRST   |FISO  #
#============+=======+=======+============+=====+=========+======#
# Normal     |X      |X      |X           |H    |X        |H     #
#------------+-------+-------+------------+-----+---------+------#
# Normal     |X*     |X      |X           |H    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Normal     |X      |L      |X           |H    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Scan       |L->H   |H      |Fuse_Data   |X    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Reset      |X      |X      |X           |X    |H        |L     #
#============+=======+=======+============+=====+=========+======#

Note: *RSCLK is not running and is held at either H or L.

Two-port Memory Contention 
==========================

#==========+=========+======+======+========+============+=================#
#Write-Port|Read-Port|ADDA  |ADDB  |DA      |QB          |Memory State     #
#----------+---------+------+------+--------+------------+-----------------#
# Write    | Read    |add[n]|add[n]|Data_in |Current     |Next Mem[add[n]] #
#          |         |      |      |        |Mem[add[n]] | = Data_in       #
#----------+---------+------+------+--------+------------+-----------------#
# No Access| Read    |X     |add[n]|X       |Current     |No Change        #
#          |         |      |      |        |Mem[add[n]] |                 #
#----------+---------+------+------+--------+------------+-----------------#
# Write    |No Access|add[n]|X     |Data_in |Q-1         |Next Mem[add[n]] #
#          |         |      |      |        |            | = Data_in       #
#==========+=========+======+======+========+============+=================#

RM3 Pin Logic Truth Table
========================

#==================+======#
# Mode             |RM3   #
#==================+======#
# Functional       |0*    #
#------------------+------#
# Light Sleep (LS) |0/1   #
#==================+======#


* In the above table RM3 should be set to zero in Functional mode.

Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In NC
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     NC
read            High            -               Violation       -               CEM     X
write           High            -               Violation       -               CEM     NC
write           High            -               Violation       Violation       CEM     NC
write           High            Violation       -               -               CCL     NC
write           High            Violation       -               Violation       CCL     NC
write           High            Violation       Violation       -               CEM     NC
write           High            Violation       Violation       Violation       CEM     NC
read            Violation       -               -               -               CEM     X
write           Violation       -               -               -               CEM     NC
read/write      Low              -               -               -               NC      NC

Clock violations:


Mode            Violation              ME          Memory  Q
read/write      Clock Cycle Width      Low/High    CEM     X
read/write      Clock High Pulse Width Low/High    CEM     X
read/write      Clock Low Pulse Width  Low/High    CEM     X


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.



Operating Conditions
====================

#===================+==============+============+================#
# PVT corner        |Process       |Voltage(v)  |Temperature(C)  #
#===================+==============+============+================#
# ffgs_ccb0p88vn40c |FFGS_CCB      |0.88        |-40             #
#-------------------+--------------+------------+----------------#
# tt0p8v25c         |TT            |0.8         |25              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v125c |SSGS_CCW      |0.72        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72vn40c |SSGS_CCW      |0.72        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v125c |FFGS_CCB      |0.88        |125             #
#-------------------+--------------+------------+----------------#
# tt0p8v85c         |TT            |0.8         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v0c   |SSGS_CCW      |0.72        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v0c   |FFGS_CCB      |0.88        |0               #
#-------------------+--------------+------------+----------------#
# tt0p9v25c         |TT            |0.9         |25              #
#-------------------+--------------+------------+----------------#
# tt0p9v85c         |TT            |0.9         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v125c |SSGS_CCW      |0.81        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81vn40c |SSGS_CCW      |0.81        |-40             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v0c   |SSGS_CCW      |0.81        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99vn40c |FFGS_CCB      |0.99        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v125c |FFGS_CCB      |0.99        |125             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v0c   |FFGS_CCB      |0.99        |0               #
#-------------------+--------------+------------+----------------#
# ffgs0p88v125c     |FFGS          |0.88        |125             #
#-------------------+--------------+------------+----------------#
# ffgs0p99v125c     |FFGS          |0.99        |125             #
#===================+==============+============+================#

 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.
 

Look Up Table (7x7)
===================

#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.050| 0.100| 0.200| 0.500| 0.750| 1.000#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.020| 0.050| 0.100| 0.250| 0.300| 0.350#
#==========================+======+======+======+======+======+======+======#


 
Read and Write Cycle Timing
=======================================

#====================================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description                        |Symbol      |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#====================================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# CLK Low Cycle Width(TEST1 = 0)     |       Tcl  |   Min.  |0.079             |0.106     |0.135             |0.144             |0.083             |0.101     |0.143           |0.080           |0.088     |0.088     |0.113             |0.113             |0.113           |0.068             |0.074             |0.070           |0.084         |0.076         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Low Cycle Width(TEST1 = 1)     |  Tcltest1  |   Min.  |0.134             |0.173     |0.225             |0.232             |0.144             |0.174     |0.232           |0.136           |0.148     |0.152     |0.192             |0.187             |0.187           |0.118             |0.131             |0.121           |0.147         |0.133         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1 = 0)    |       Tch  |   Min.  |0.051             |0.067     |0.088             |0.095             |0.054             |0.067     |0.092           |0.052           |0.057     |0.058     |0.074             |0.075             |0.075           |0.045             |0.049             |0.046           |0.057         |0.053         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1 = 1)    |  Tchtest1  |   Min.  |0.302             |0.390     |0.512             |0.533             |0.328             |0.392     |0.531           |0.307           |0.333     |0.343     |0.433             |0.423             |0.425           |0.265             |0.303             |0.274           |0.334         |0.303         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Cycle Time(RME = 0)            |       Tcc  |   Min.  |0.589             |0.760     |1.006             |1.061             |0.643             |0.764     |1.052           |0.604           |0.648     |0.662     |0.841             |0.833             |0.833           |0.518             |0.589             |0.536           |0.647         |0.590         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCRST High Cycle Width            |     Trrst  |   Min.  |0.101             |0.132     |0.182             |0.193             |0.108             |0.133     |0.191           |0.103           |0.112     |0.115     |0.150             |0.149             |0.150           |0.088             |0.098             |0.091           |0.113         |0.102         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Low Cycle Width              |    Trclkl  |   Min.  |0.322             |0.435     |0.598             |0.656             |0.335             |0.431     |0.643           |0.326           |0.361     |0.366     |0.490             |0.501             |0.500           |0.278             |0.300             |0.283           |0.353         |0.316         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK High Cycle Width             |    Trclkh  |   Min.  |0.129             |0.174     |0.239             |0.262             |0.134             |0.172     |0.257           |0.130           |0.144     |0.147     |0.196             |0.200             |0.200           |0.111             |0.120             |0.113           |0.141         |0.126         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Cycle Time                   |    Trclkc  |   Min.  |0.450             |0.608     |0.837             |0.918             |0.470             |0.603     |0.901           |0.457           |0.505     |0.513     |0.685             |0.701             |0.700           |0.389             |0.420             |0.396           |0.495         |0.443         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK to RSCOUT Delay              | Trclkrout  |   Max.  |0.126             |0.170     |0.234             |0.258             |0.131             |0.169     |0.253           |0.128           |0.141     |0.143     |0.192             |0.197             |0.196           |0.109             |0.117             |0.111           |0.138         |0.124         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# QB hold time after                 | Tcqtest1x  |   Min.  |0.091             |0.116     |0.155             |0.161             |0.098             |0.117     |0.160           |0.093           |0.100     |0.102     |0.131             |0.129             |0.128           |0.080             |0.090             |0.082           |0.100         |0.091         #
# CLK rises(TEST1 = 1)               |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK rise to QB Delay(RME=0;TEST1=0)|       Tcq  |   Max.  |0.256             |0.326     |0.431             |0.454             |0.279             |0.327     |0.445           |0.260           |0.276     |0.284     |0.367             |0.358             |0.361           |0.225             |0.255             |0.233           |0.282         |0.258         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# QB hold time after                 |      Tcqx  |   Min.  |0.179             |0.232     |0.313             |0.332             |0.193             |0.232     |0.330           |0.182           |0.196     |0.200     |0.261             |0.261             |0.261           |0.157             |0.175             |0.162           |0.197         |0.178         #
# CLK rises (RME=0;TEST1=0)          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK fall to QB Delay(TEST1 = 1)    |  Tcqtest1  |   Max.  |0.134             |0.169     |0.225             |0.232             |0.144             |0.170     |0.232           |0.136           |0.146     |0.149     |0.192             |0.187             |0.187           |0.118             |0.131             |0.121           |0.147         |0.133         # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS active to memory                |      Tlsi  |   Max.  |0.219             |0.333     |0.384             |0.401             |0.243             |0.288     |0.397           |0.228           |0.299     |0.251     |0.321             |0.315             |0.317           |0.196             |0.224             |0.204           |0.250         |0.228         #
# low-leakage state                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR setup time                     |       Tac  |   Min.  |0.081             |0.099     |0.130             |0.134             |0.087             |0.100     |0.131           |0.083           |0.086     |0.088     |0.110             |0.106             |0.107           |0.073             |0.080             |0.075           |0.085         |0.079         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR hold time                      |      Tcax  |   Min.  |0.073             |0.090     |0.119             |0.121             |0.078             |0.090     |0.122           |0.074           |0.077     |0.079     |0.101             |0.101             |0.099           |0.066             |0.072             |0.067           |0.079         |0.072         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# DA setup time                      |       Tdc  |   Min.  |0.012             |0.019     |0.028             |0.025             |0.014             |0.019     |0.027           |0.012           |0.014     |0.015     |0.022             |0.018             |0.020           |0.010             |0.013             |0.010           |0.015         |0.015         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# DA hold time                       |      Tcdx  |   Min.  |0.100             |0.124     |0.165             |0.166             |0.114             |0.128     |0.165           |0.104           |0.109     |0.113     |0.142             |0.134             |0.136           |0.092             |0.106             |0.097           |0.115         |0.106         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WEA setup time                     |       Twc  |   Min.  |0.066             |0.086     |0.113             |0.120             |0.069             |0.083     |0.119           |0.067           |0.072     |0.072     |0.095             |0.094             |0.094           |0.057             |0.062             |0.058           |0.070         |0.064         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WEA hold time                      |      Tcwx  |   Min.  |0.015             |0.023     |0.033             |0.032             |0.016             |0.022     |0.031           |0.015           |0.018     |0.019     |0.027             |0.028             |0.026           |0.014             |0.015             |0.013           |0.019         |0.018         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME setup time                      |       Tmc  |   Min.  |0.122             |0.158     |0.212             |0.228             |0.128             |0.157     |0.222           |0.124           |0.132     |0.134     |0.174             |0.175             |0.175           |0.106             |0.116             |0.109           |0.130         |0.118         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME hold time                       |      Tcmx  |   Min.  |0.044             |0.056     |0.076             |0.078             |0.050             |0.058     |0.076           |0.046           |0.050     |0.051     |0.064             |0.058             |0.062           |0.041             |0.044             |0.042           |0.050         |0.045         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN setup time                   |     Trinc  |   Min.  |0.055             |0.070     |0.093             |0.096             |0.061             |0.071     |0.094           |0.057           |0.061     |0.062     |0.079             |0.076             |0.076           |0.050             |0.056             |0.051           |0.062         |0.057         #
# before RSCLK rises                 |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN hold time                    |    Tcrinx  |   Min.  |0.093             |0.125     |0.174             |0.182             |0.100             |0.126     |0.181           |0.096           |0.106     |0.108     |0.144             |0.142             |0.141           |0.082             |0.091             |0.084           |0.107         |0.095         #
# after RSCLK rises                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN setup time                   |     Trenc  |   Min.  |0.055             |0.070     |0.093             |0.096             |0.061             |0.071     |0.094           |0.057           |0.061     |0.062     |0.079             |0.076             |0.076           |0.050             |0.056             |0.051           |0.062         |0.057         #
# before RSCLK rises                 |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN hold time                    |    Tcrenx  |   Min.  |0.093             |0.125     |0.174             |0.182             |0.100             |0.126     |0.181           |0.096           |0.106     |0.108     |0.144             |0.142             |0.141           |0.082             |0.091             |0.084           |0.107         |0.095         #
# after RSCLK rises                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO setup time                    |     Trenc  |   Min.  |0.055             |0.070     |0.093             |0.096             |0.061             |0.071     |0.094           |0.057           |0.061     |0.062     |0.079             |0.076             |0.076           |0.050             |0.056             |0.051           |0.062         |0.057         #
# before RSCLK rises                 |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO hold time                     |    Tcrenx  |   Min.  |0.093             |0.125     |0.174             |0.182             |0.100             |0.126     |0.181           |0.096           |0.106     |0.108     |0.144             |0.142             |0.141           |0.082             |0.091             |0.084           |0.107         |0.095         #
# after RSCLK rises                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME setup time                     |     Trmec  |   Min.  |0.168             |0.224     |0.307             |0.323             |0.180             |0.224     |0.317           |0.171           |0.187     |0.192     |0.251             |0.248             |0.249           |0.147             |0.163             |0.151           |0.186         |0.167         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME hold time                      |    Tcrmex  |   Min.  |0.043             |0.050     |0.063             |0.061             |0.048             |0.051     |0.062           |0.044           |0.044     |0.046     |0.054             |0.051             |0.052           |0.039             |0.044             |0.041           |0.046         |0.043         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0]  setup time                |      Trmc  |   Min.  |0.168             |0.224     |0.307             |0.323             |0.180             |0.224     |0.317           |0.171           |0.187     |0.192     |0.251             |0.248             |0.249           |0.147             |0.163             |0.151           |0.186         |0.167         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2]  setup time                  |     Trm2c  |   Min.  |-0.015            |-0.012    |-0.011            |-0.012            |-0.016            |-0.013    |-0.012          |-0.016          |-0.013    |-0.013    |-0.011            |-0.012            |-0.011          |-0.015            |-0.016            |-0.016          |-0.013        |-0.014        #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3]  setup time                  |     Trm3c  |   Min.  |0.244             |0.316     |0.423             |0.456             |0.257             |0.313     |0.445           |0.247           |0.264     |0.268     |0.348             |0.351             |0.350           |0.212             |0.232             |0.218           |0.259         |0.235         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0] hold time                  |     Tcrmx  |   Min.  |0.043             |0.050     |0.063             |0.061             |0.048             |0.051     |0.062           |0.044           |0.044     |0.046     |0.054             |0.051             |0.052           |0.039             |0.044             |0.041           |0.046         |0.043         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2] hold time                    |    Tcrm2x  |   Min.  |0.033             |0.034     |0.040             |0.038             |0.037             |0.036     |0.037           |0.034           |0.032     |0.033     |0.035             |0.033             |0.034           |0.031             |0.034             |0.033           |0.033         |0.032         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3] hold time                    |    Tcrm3x  |   Min.  |0.589             |0.745     |1.006             |1.061             |0.643             |0.749     |1.052           |0.604           |0.635     |0.649     |0.841             |0.833             |0.833           |0.518             |0.589             |0.536           |0.647         |0.590         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM setup time                |    Ttrnmc  |   Min.  |0.122             |0.158     |0.212             |0.228             |0.128             |0.157     |0.222           |0.124           |0.132     |0.134     |0.174             |0.175             |0.175           |0.106             |0.116             |0.109           |0.130         |0.118         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM hold time                 |   Tctrnmx  |   Min.  |0.589             |0.745     |1.006             |1.061             |0.643             |0.749     |1.052           |0.604           |0.635     |0.649     |0.841             |0.833             |0.833           |0.518             |0.589             |0.536           |0.647         |0.590         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS rise setup time                 |     Trlsc  |   Min.  |0.032             |0.037     |0.053             |0.056             |0.034             |0.038     |0.055           |0.033           |0.031     |0.033     |0.044             |0.042             |0.043           |0.028             |0.032             |0.029           |0.033         |0.030         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS fall setup time                 |     Tflsc  |   Min.  |0.110             |0.147     |0.226             |0.195             |0.141             |0.163     |0.202           |0.118           |0.134     |0.150     |0.196             |0.168             |0.179           |0.103             |0.130             |0.108           |0.154         |0.145         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS hold time                       |      Tlsx  |   Min.  |0.091             |0.117     |0.163             |0.167             |0.098             |0.119     |0.166           |0.093           |0.100     |0.102     |0.135             |0.131             |0.133           |0.080             |0.089             |0.083           |0.101         |0.091         #
# after CLK rises                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC1 setup time                     |     Tbc1c  |   Min.  |0.069             |0.137     |0.159             |0.157             |0.078             |0.109     |0.160           |0.072           |0.124     |0.097     |0.133             |0.127             |0.128           |0.061             |0.070             |0.064           |0.093         |0.084         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC2 setup time                     |     Tbc2c  |   Min.  |0.060             |0.135     |0.135             |0.138             |0.068             |0.095     |0.140           |0.064           |0.123     |0.084     |0.116             |0.112             |0.113           |0.053             |0.062             |0.055           |0.083         |0.075         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1 setup time                   |      TT1C  |   Min.  |0.122             |0.158     |0.212             |0.228             |0.128             |0.157     |0.222           |0.124           |0.132     |0.134     |0.174             |0.175             |0.175           |0.106             |0.116             |0.109           |0.130         |0.118         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1 hold time                    |     TCT1X  |   Min.  |0.556             |0.702     |0.949             |1.001             |0.608             |0.708     |0.993           |0.571           |0.599     |0.613     |0.794             |0.786             |0.786           |0.490             |0.558             |0.507           |0.611         |0.558         #
# after CLK falls                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TESTRWM setup time                 |    Ttrwmc  |   Min.  |0.122             |0.158     |0.212             |0.228             |0.128             |0.157     |0.222           |0.124           |0.132     |0.134     |0.174             |0.175             |0.175           |0.106             |0.116             |0.109           |0.130         |0.118         #
# before CLK rises                   |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TESTRWM hold time                  |   Tctrwmx  |   Min.  |0.510             |0.642     |0.871             |0.916             |0.560             |0.650     |0.909           |0.524           |0.549     |0.563     |0.727             |0.720             |0.720           |0.450             |0.515             |0.467           |0.562         |0.513         #
# after CLK falls                    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery             |Trenclkrec  |   Min.  |3.062             |4.117     |5.697             |6.085             |3.233             |4.126     |5.993           |3.107           |3.421     |3.481     |4.679             |4.676             |4.668           |2.647             |2.912             |2.701           |3.415         |3.070         #
# w.r.t Posedge CLK                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery            |Trrstrclkrec|   Min.  |2.976             |4.003     |5.540             |5.910             |3.145             |4.013     |5.822           |3.019           |3.327     |3.387     |4.552             |4.545             |4.536           |2.572             |2.834             |2.625           |3.325         |2.991         #
# w.r.t Posedge RSCLK                |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery            |Trrstclkrec |   Min.  |3.019             |4.052     |5.601             |5.973             |3.190             |4.062     |5.885           |3.062           |3.370     |3.431     |4.605             |4.597             |4.588           |2.611             |2.875             |2.665           |3.368         |3.030         #
# w.r.t Posedge CLK                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery             |Trclkclkrec |   Min.  |3.062             |4.117     |5.697             |6.085             |3.233             |4.126     |5.993           |3.107           |3.421     |3.481     |4.679             |4.676             |4.668           |2.647             |2.912             |2.701           |3.415         |3.070         #
# w.r.t Posedge CLK                  |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#

Note: In the above table, only those pin names contain suffix which either exist for
      only one port or have a timing arc specific to a port.


Read and Write Cycle Timing based on RME & RM pins
===================================================

#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Condition               |Description       |Symbol        |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 01XX |CLK Cycle Time    |Tccfaster     |Min.     |0.568             |0.733     |0.970             |1.023             |0.620             |0.737     |1.014           |0.583           |0.625     |0.639     |0.811             |0.803             |0.803           |0.500             |0.568             |0.517           |0.624         |0.569         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfaster     |Max.     |0.242             |0.306     |0.407             |0.421             |0.263             |0.308     |0.420           |0.248           |0.262     |0.270     |0.344             |0.340             |0.341           |0.214             |0.242             |0.221           |0.266         |0.243         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfasterx    |Min.     |0.111             |0.144     |0.194             |0.205             |0.120             |0.144     |0.204           |0.113           |0.122     |0.124     |0.162             |0.162             |0.162           |0.098             |0.109             |0.101           |0.123         |0.111         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0011 |CLK Cycle Time    |Tccfast       |Min.     |0.578             |0.746     |0.988             |1.042             |0.631             |0.750     |1.033           |0.593           |0.636     |0.650     |0.826             |0.818             |0.818           |0.509             |0.578             |0.526           |0.635         |0.579         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfast       |Max.     |0.244             |0.310     |0.411             |0.426             |0.266             |0.311     |0.424           |0.250           |0.265     |0.273     |0.347             |0.343             |0.344           |0.216             |0.245             |0.224           |0.269         |0.245         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfastx      |Min.     |0.142             |0.184     |0.247             |0.261             |0.153             |0.184     |0.260           |0.145           |0.156     |0.159     |0.206             |0.206             |0.206           |0.125             |0.139             |0.129           |0.156         |0.141         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0010 |CLK Cycle Time    |Tccdef        |Min.     |0.589             |0.760     |1.006             |1.061             |0.643             |0.764     |1.052           |0.604           |0.648     |0.662     |0.841             |0.833             |0.833           |0.518             |0.589             |0.536           |0.647         |0.590         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqdef        |Max.     |0.256             |0.326     |0.431             |0.454             |0.279             |0.327     |0.445           |0.260           |0.276     |0.284     |0.367             |0.358             |0.361           |0.225             |0.255             |0.233           |0.282         |0.258         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqdefx       |Min.     |0.179             |0.232     |0.313             |0.332             |0.193             |0.232     |0.330           |0.182           |0.196     |0.200     |0.261             |0.261             |0.261           |0.157             |0.175             |0.162           |0.197         |0.178         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0001 |CLK Cycle Time    |Tccslow       |Min.     |0.654             |0.855     |1.137             |1.181             |0.725             |0.864     |1.177           |0.677           |0.728     |0.748     |0.945             |0.923             |0.929           |0.582             |0.669             |0.598           |0.733         |0.672         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqslow       |Max.     |0.274             |0.348     |0.465             |0.485             |0.298             |0.350     |0.483           |0.279           |0.297     |0.306     |0.394             |0.384             |0.386           |0.241             |0.275             |0.249           |0.304         |0.275         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqslowx      |Min.     |0.192             |0.248     |0.338             |0.352             |0.206             |0.248     |0.357           |0.196           |0.211     |0.216     |0.280             |0.280             |0.280           |0.169             |0.189             |0.173           |0.213         |0.191         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0000 |CLK Cycle Time    |Tccvddmin     |Min.     |0.768             |1.015     |1.360             |1.427             |0.860             |1.023     |1.408           |0.787           |0.855     |0.883     |1.127             |1.097             |1.098           |0.677             |0.782             |0.701           |0.870         |0.788         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqvddmin     |Max.     |0.293             |0.373     |0.507             |0.524             |0.320             |0.377     |0.519           |0.302           |0.319     |0.330     |0.424             |0.414             |0.422           |0.258             |0.294             |0.266           |0.327         |0.297         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqvddminx    |Min.     |0.207             |0.269     |0.372             |0.388             |0.225             |0.271     |0.387           |0.215           |0.230     |0.236     |0.307             |0.305             |0.310           |0.182             |0.205             |0.188           |0.232         |0.209         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#



Note:

1.   The data in the above table are specified with no additional load
     on the output pin. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)


 Here, value of Ktd is as per the table below.

#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description             |Symbol| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Slope ns/pf in the      | Ktd  |0.765             |0.963     |1.248             |1.295             |0.820             |0.971     |1.291           |0.781           |0.829     |0.848     |1.060             |1.039             |1.049           |0.676             |0.747             |0.694           |0.836         |0.761         #
# extrinsic delay         |      |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#



2.  Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.

3.   Tcq in the above table is CLK to Q Delay in Functional
    mode.

4.  The timing in the above table are with TEST1=L.

5.  The timing numbers in above table are in nanoseconds.

6.  There is a removal check corresponding to each recovery check in above 
    table with same timing Symbol.


Read Cycle Timing Waveform
========================

                 |<------------- Tcc  ------------->|
                 |                                  |
    ____________ |<---- Tcl  -->  | _______________ |
 CLK            \|                |/               \|
                 \_______________/|<--- Tch  ------>|\_____________
                      |           |                 | 
                      |<- Tac   ->|                 |
     ________________ | __________|_________   _____________________ 
 ADRB                \|/          |         \|/
     ________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
                                  |<-- Tcq  ->|                       
                |                 |<->|       |                        
                |                Tcqx |       |                        
           _____|_____________________|_______|________________________  
          / / / /                     |\ / \ \|/                       
 QB  ----x-x-x-x DATA VALID Q(i-1)      x-x-x-x DATA VALID Qi   
          \_\_\_\______________________/_\_/_/|\_______________________ 
                | 
        | 
        |<-------- Tmc ---------->|
        | ________________________|______________ |                    
 MEB    |/                        |              \|                   
     __/|                         |<---- Tcmx --->|\_________________
 MEA or WEA     
  __  
    \ 
     \_________________________________________________________________ 
 

================================================================

 

Write Cycle Timing Waveform
========================

                 |<------------ Tcc  -------------->|
                 |                                  | 
    ____________ |<---- Tcl  ---->| _______________ |
 CLK            \|                |/               \|
                 \_______________/|                 |\_____________ 
                      |           |                 | 
                      |<- Tac   ->|<----- Tch  ---->|
    _________________ | __________|_________   _____________________ 
 ADRA                \|/          |         \|/
    _________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
                                  | 
                         _________|_________ 
 WEA                   |/         |         \|
    __________________/|<- Twc  ->|<- Tcwx ->|\____________________
                                  | 
                        |<-Tdc  ->|<---->|Tcdx 
    ____________|_______|_________|______|___________________________ 
                |\ / \ \|/        |      \ \ \ \ 
 DA  -------------x-x-x-x DATA VALID      x-x-x-x---------
    _____________/_\_/_/|\________|______/_/_/_/_____________________ 
                |<---- Tmc  ----->|
                | ________________|______________ |            |     | 
 MEA            |/                |              \|
      _________/|                 |<----Tcmx  --->|\_________________
                                  | 
 MEB      
  __  
    \ 
     \_________________________________________________________________ 
      _________________________________________________________________________ 
         \ / \ / 
QB        x-x-x DATA VALID Qi-1
      ___/_\_/_\_______________________________________________________________ 
 
 



Read Write Cycle Timing Waveform
================================

               |<---------- Tcc  ------------>|
               |                              | 
 CLK          
    __________ |              | _____________ |               | _____________ |
              \|              |/             \|               |/             \|
               \_____________/|               |\_____________/|               |\ 
                              |               |               | 
                    |<-Tac  ->|<---- Tch  --->|
    _______________ | ________|_________   _____________________ 
 ADRA              \|/        |         \|/
    _______________/|\________|_________/|\_____________________ 
                              |          | 
                              |<- Tcax ->|
    _______________ | ________|_________   _____________________ 
 ADRB              \|/        |         \|/
    _______________/|\________|_________/|\_____________________ 
                              |          | 
 WEA                   
                     _________|_________ 
                    |/        |         \|
    _______________/|<-Twc  ->|<- Tcwx ->|\____________________
                              | 
 DA  
                    |<-Tdc  ->|<---->|Tcdx 
    ________|_______|_________|______|________________________ 
            |\ / \ \|/        |      \ \ \ \ 
     ---------x-x-x-x DATA-IN VALID   x-x-x-x---------
    _________/_\_/_/|\________|______/_/_/_/__________________ 
 MEA            
                |<-- Tmc  --->|
                | ____________|___________ |
                |/            |           \|
      _________/|             |<--Tcmx  -->|\_____________
                | ____________|___________ |
                |/            |           \|
      _________/|             |            |\_____________
 MEB      
 
                                                       Tcqx ->|  |<-
 QB                           |          |                    |<--Tcq -->|
      ________________________|__|_______|____________________|__|_______|__________ 
                                 |\ / \ \|/                      |\ / \ \|/ 
          DATA VALID Q(i-1)        x-x-x-x    DATA VALID Qi        x-x-x-x   DATA-IN
      ___________________________|/_\_/_/|\______________________|/_\_/_/|\_________ 
 

Note: Here ADRB = ADRA, and output DATA-IN read on second clock is the
data written in memory on previous cycle.
 



Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the MEA/MEB pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.

Normal Powerup Redundancy Scan Timing
==================================

                       |<-Trrstclkrec-->|                          
                          Trrstrclkrec        
                       |<-------------->|                           
                                    Trenc                | Tcrenx|Trenclkrec
          |<-Trrst  -->|        |<----->|                |<----->|<---->|
          | __________ |        |       |                |       |      | 
RSCRST    |/          \|        |       |                |       |      |
_________/|            |\_______|_______|________________|_______|______| 
                                |       |                |       |      | 
                                | ______|________________|______ |      | 
RSCEN                           |/      |                |      \|      |
_______________________________/|       |                |       |\_____| 
                                |       |                |       |      | 
                                        | _____          | _____ |      | 
CLK                                     |/     \         |/     \|      |/
_______________________________________/|       \__***__/|       |\____/| 
                                        |                |       | 
                                        | _____          | _____ | 
RSCLK                                   |/     \         |/     \|
_______________________________________/|       \__***__/|       |\______ 
                                        |                | 
                                      __|________________|____ 
RSCIN                               |/  |                |    \|
___________________________________/|   |                |     |\______ 
                                    |   |                |     | 
                                --->|   |<---       ---->|     |<---- 
                                    Trinc                Tcrinx 
 
                                        |  | ________ 
RSCOUT                                  |  |/
________________________________________|_/| 
                                    --->|  |<--- 
                                       Trclkrout 
 
 
FISO     
_________________________________________________________________________ 
 


=====================================================================


TESTRWM Mode

 TESTRWM mode - Bypasses the read-write interlock,the margin between
  Read and Write cycles can be controlled


              ___________________________________ 
             /                                   \ 
            /                                     \ 
 MEA    ___/                                       \___
 
              ___________________________________ 
             /                                   \ 
            /                                     \ 
 MEB    ___/                                       \___
 
              ______________________________________ 
             /                                      \ 
            /                                        \ 
 TESTRWM___/                                          \___
                ________             ________ 
               /        \           /        \ 
              /          \         /          \ 
 CLK   ______/           |\_______/            \_______
             |           | 
             |   ____    |           ____ 
             |  /    \   |          /    \ 
            \_//      \  |         /      \ 
 RCLK   ______/        \__________/        \_____
                         |  
                         |   ____               ____ 
                         |  /    \             /    \ 
                        \_//      \           /      \ 
 WCLK   __________________/        \_________/        \_____
 


============================================

Peak Current Information
========================
ffgs_ccb0p88vn40c PWL_READ  (0.000000ns 0.000735mA 0.117825ns 0.000735mA 0.352604ns 0.000735mA 0.471299ns 79.433681mA 0.550429ns 0.000735mA )
 
ffgs_ccb0p88vn40c PWL_WRITE  (0.000000ns 0.000735mA 0.117825ns 0.000735mA 0.365858ns 0.000735mA 0.471299ns 97.692397mA 0.541594ns 0.000735mA )
 
ffgs_ccb0p88vn40c PWL_LS_WAKEUP (0.000000ns 0.000698mA 0.113610ns 0.000698mA 0.365133ns 0.000698mA 0.454438ns 21.273702mA 0.499090ns 0.000698mA )
 
tt0p8v25c  PWL_READ  (0.000000ns 0.004123mA 0.149063ns 0.004123mA 0.458941ns 0.004123mA 0.596254ns 58.833535mA 0.687795ns 0.004123mA )
 
tt0p8v25c  PWL_WRITE  (0.000000ns 0.004123mA 0.149063ns 0.004123mA 0.477281ns 0.004123mA 0.596254ns 75.609009mA 0.675569ns 0.004123mA )
 
tt0p8v25c  PWL_LS_WAKEUP (0.000000ns 0.002876mA 0.143725ns 0.002876mA 0.476325ns 0.002876mA 0.574899ns 16.644829mA 0.624187ns 0.002876mA )
 
ssgs_ccw0p72v125c PWL_READ  (0.000000ns 0.098765mA 0.201174ns 0.098765mA 0.633842ns 0.098765mA 0.804695ns 40.411036mA 0.918597ns 0.098765mA )
 
ssgs_ccw0p72v125c PWL_WRITE  (0.000000ns 0.098765mA 0.201174ns 0.098765mA 0.660536ns 0.098765mA 0.804695ns 54.589752mA 0.900801ns 0.098765mA )
 
ssgs_ccw0p72v125c PWL_LS_WAKEUP (0.000000ns 0.068419mA 0.193957ns 0.068419mA 0.660201ns 0.068419mA 0.775830ns 12.853622mA 0.833645ns 0.068419mA )
 
ssgs_ccw0p72vn40c PWL_READ  (0.000000ns 0.000161mA 0.212187ns 0.000161mA 0.678311ns 0.000161mA 0.848747ns 40.411036mA 0.962371ns 0.000161mA )
 
ssgs_ccw0p72vn40c PWL_WRITE  (0.000000ns 0.000161mA 0.212187ns 0.000161mA 0.704849ns 0.000161mA 0.848747ns 54.589752mA 0.944680ns 0.000161mA )
 
ssgs_ccw0p72vn40c PWL_LS_WAKEUP (0.000000ns 0.000153mA 0.204564ns 0.000153mA 0.703242ns 0.000153mA 0.818257ns 12.853622mA 0.875765ns 0.000153mA )
 
ffgs_ccb0p88v125c PWL_READ  (0.000000ns 0.404248mA 0.128573ns 0.404248mA 0.394992ns 0.404248mA 0.514293ns 79.433681mA 0.593827ns 0.404248mA )
 
ffgs_ccb0p88v125c PWL_WRITE  (0.000000ns 0.404248mA 0.128573ns 0.404248mA 0.408414ns 0.404248mA 0.514293ns 97.692397mA 0.584878ns 0.404248mA )
 
ffgs_ccb0p88v125c PWL_LS_WAKEUP (0.000000ns 0.309608mA 0.123974ns 0.309608mA 0.405276ns 0.309608mA 0.495897ns 21.273702mA 0.541207ns 0.309608mA )
 
tt0p8v85c  PWL_READ  (0.000000ns 0.050619mA 0.149837ns 0.050619mA 0.461928ns 0.050619mA 0.599349ns 58.833535mA 0.690963ns 0.050619mA )
 
tt0p8v85c  PWL_WRITE  (0.000000ns 0.050619mA 0.149837ns 0.050619mA 0.480302ns 0.050619mA 0.599349ns 75.609009mA 0.678713ns 0.050619mA )
 
tt0p8v85c  PWL_LS_WAKEUP (0.000000ns 0.036296mA 0.144475ns 0.036296mA 0.479128ns 0.036296mA 0.577902ns 16.644829mA 0.627288ns 0.036296mA )
 
ssgs_ccw0p72v0c PWL_READ  (0.000000ns 0.000545mA 0.210416ns 0.000545mA 0.671225ns 0.000545mA 0.841663ns 40.411036mA 0.955288ns 0.000545mA )
 
ssgs_ccw0p72v0c PWL_WRITE  (0.000000ns 0.000545mA 0.210416ns 0.000545mA 0.697763ns 0.000545mA 0.841663ns 54.589752mA 0.937596ns 0.000545mA )
 
ssgs_ccw0p72v0c PWL_LS_WAKEUP (0.000000ns 0.000460mA 0.202836ns 0.000460mA 0.696327ns 0.000460mA 0.811345ns 12.853622mA 0.868854ns 0.000460mA )
 
ffgs_ccb0p88v0c PWL_READ  (0.000000ns 0.003415mA 0.120860ns 0.003415mA 0.364741ns 0.003415mA 0.483440ns 79.433681mA 0.562573ns 0.003415mA )
 
ffgs_ccb0p88v0c PWL_WRITE  (0.000000ns 0.003415mA 0.120860ns 0.003415mA 0.377996ns 0.003415mA 0.483440ns 97.692397mA 0.553736ns 0.003415mA )
 
ffgs_ccb0p88v0c PWL_LS_WAKEUP (0.000000ns 0.002669mA 0.116538ns 0.002669mA 0.376839ns 0.002669mA 0.466152ns 21.273702mA 0.510808ns 0.002669mA )
 
tt0p9v25c  PWL_READ  (0.000000ns 0.005575mA 0.127045ns 0.005575mA 0.389477ns 0.005575mA 0.508179ns 81.238992mA 0.587313ns 0.005575mA )
 
tt0p9v25c  PWL_WRITE  (0.000000ns 0.005575mA 0.127045ns 0.005575mA 0.402732ns 0.005575mA 0.508179ns 99.912679mA 0.578476ns 0.005575mA )
 
tt0p9v25c  PWL_LS_WAKEUP (0.000000ns 0.004125mA 0.122498ns 0.004125mA 0.400674ns 0.004125mA 0.489993ns 21.757195mA 0.534652ns 0.004125mA )
 
tt0p9v85c  PWL_READ  (0.000000ns 0.062424mA 0.129893ns 0.062424mA 0.400788ns 0.062424mA 0.519573ns 81.238992mA 0.598763ns 0.062424mA )
 
tt0p9v85c  PWL_WRITE  (0.000000ns 0.062424mA 0.129893ns 0.062424mA 0.414066ns 0.062424mA 0.519573ns 99.912679mA 0.589910ns 0.062424mA )
 
tt0p9v85c  PWL_LS_WAKEUP (0.000000ns 0.046604mA 0.125247ns 0.046604mA 0.411497ns 0.046604mA 0.500990ns 21.757195mA 0.545737ns 0.046604mA )
 
ssgs_ccw0p81v125c PWL_READ  (0.000000ns 0.117208mA 0.168185ns 0.117208mA 0.535167ns 0.117208mA 0.672741ns 59.568954mA 0.764457ns 0.117208mA )
 
ssgs_ccw0p81v125c PWL_WRITE  (0.000000ns 0.117208mA 0.168185ns 0.117208mA 0.553592ns 0.117208mA 0.672741ns 76.554121mA 0.752174ns 0.117208mA )
 
ssgs_ccw0p81v125c PWL_LS_WAKEUP (0.000000ns 0.084587mA 0.162159ns 0.084587mA 0.549581ns 0.084587mA 0.648635ns 16.852890mA 0.698163ns 0.084587mA )
 
ssgs_ccw0p81vn40c PWL_READ  (0.000000ns 0.000263mA 0.166548ns 0.000263mA 0.528890ns 0.000263mA 0.666194ns 59.568954mA 0.757730ns 0.000263mA )
 
ssgs_ccw0p81vn40c PWL_WRITE  (0.000000ns 0.000263mA 0.166548ns 0.000263mA 0.547227ns 0.000263mA 0.666194ns 76.554121mA 0.745505ns 0.000263mA )
 
ssgs_ccw0p81vn40c PWL_LS_WAKEUP (0.000000ns 0.000250mA 0.160558ns 0.000250mA 0.543672ns 0.000250mA 0.642231ns 16.852890mA 0.691511ns 0.000250mA )
 
ssgs_ccw0p81v0c PWL_READ  (0.000000ns 0.000738mA 0.166607ns 0.000738mA 0.529122ns 0.000738mA 0.666426ns 59.568954mA 0.757963ns 0.000738mA )
 
ssgs_ccw0p81v0c PWL_WRITE  (0.000000ns 0.000738mA 0.166607ns 0.000738mA 0.547458ns 0.000738mA 0.666426ns 76.554121mA 0.745738ns 0.000738mA )
 
ssgs_ccw0p81v0c PWL_LS_WAKEUP (0.000000ns 0.000649mA 0.160617ns 0.000649mA 0.543906ns 0.000649mA 0.642468ns 16.852890mA 0.691748ns 0.000649mA )
 
ffgs_ccb0p99vn40c PWL_READ  (0.000000ns 0.002259mA 0.103617ns 0.002259mA 0.295770ns 0.002259mA 0.414467ns 89.362891mA 0.493598ns 0.002259mA )
 
ffgs_ccb0p99vn40c PWL_WRITE  (0.000000ns 0.002259mA 0.103617ns 0.002259mA 0.309024ns 0.002259mA 0.414467ns 109.903947mA 0.484762ns 0.002259mA )
 
ffgs_ccb0p99vn40c PWL_LS_WAKEUP (0.000000ns 0.002130mA 0.099922ns 0.002130mA 0.310378ns 0.002130mA 0.399687ns 23.932915mA 0.444342ns 0.002130mA )
 
ffgs_ccb0p99v125c PWL_READ  (0.000000ns 0.576002mA 0.117799ns 0.576002mA 0.351734ns 0.576002mA 0.471198ns 89.362891mA 0.550840ns 0.576002mA )
 
ffgs_ccb0p99v125c PWL_WRITE  (0.000000ns 0.576002mA 0.117799ns 0.576002mA 0.365202ns 0.576002mA 0.471198ns 109.903947mA 0.541862ns 0.576002mA )
 
ffgs_ccb0p99v125c PWL_LS_WAKEUP (0.000000ns 0.457518mA 0.113585ns 0.457518mA 0.363300ns 0.457518mA 0.454342ns 23.932915mA 0.499863ns 0.457518mA )
 
ffgs_ccb0p99v0c PWL_READ  (0.000000ns 0.006741mA 0.107232ns 0.006741mA 0.310225ns 0.006741mA 0.428928ns 89.362891mA 0.508063ns 0.006741mA )
 
ffgs_ccb0p99v0c PWL_WRITE  (0.000000ns 0.006741mA 0.107232ns 0.006741mA 0.323481ns 0.006741mA 0.428928ns 109.903947mA 0.499226ns 0.006741mA )
 
ffgs_ccb0p99v0c PWL_LS_WAKEUP (0.000000ns 0.005730mA 0.103402ns 0.005730mA 0.324286ns 0.005730mA 0.413609ns 23.932915mA 0.458271ns 0.005730mA )
 
ffgs0p88v125c PWL_READ  (0.000000ns 0.403247mA 0.129330ns 0.403247mA 0.398019ns 0.403247mA 0.517318ns 79.433681mA 0.596851ns 0.403247mA )
 
ffgs0p88v125c PWL_WRITE  (0.000000ns 0.403247mA 0.129330ns 0.403247mA 0.411441ns 0.403247mA 0.517318ns 97.692397mA 0.587904ns 0.403247mA )
 
ffgs0p88v125c PWL_LS_WAKEUP (0.000000ns 0.308580mA 0.124700ns 0.308580mA 0.408186ns 0.308580mA 0.498802ns 21.273702mA 0.544110ns 0.308580mA )
 
ffgs0p99v125c PWL_READ  (0.000000ns 0.575623mA 0.117920ns 0.575623mA 0.352217ns 0.575623mA 0.471680ns 89.362891mA 0.551322ns 0.575623mA )
 
ffgs0p99v125c PWL_WRITE  (0.000000ns 0.575623mA 0.117920ns 0.575623mA 0.365685ns 0.575623mA 0.471680ns 109.903947mA 0.542344ns 0.575623mA )
 
ffgs0p99v125c PWL_LS_WAKEUP (0.000000ns 0.457128mA 0.113701ns 0.457128mA 0.363763ns 0.457128mA 0.454803ns 23.932915mA 0.500324ns 0.457128mA )
 



Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   15.886180                  #
#--------------+------------------------------#
# VDDF         |   0.087102                   #
#==============+==============================#

Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.


Power Dissipation
===================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |6.210e-01              |2.500e+00          |5.363e+01              |1.116e-01              |2.891e+02              |3.133e+01          |3.433e-01            |2.480e+00            |3.973e+00          |4.479e+01          |7.380e+01              |2.043e-01              |5.401e-01            |2.134e+00              |4.764e+02              |5.873e+00            |2.882e+02          |4.760e+02          #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |7.057e-01              |3.125e+00          |7.449e+01              |1.550e-01              |3.285e+02              |3.916e+01          |4.768e-01            |2.818e+00            |4.415e+00          |4.977e+01          |9.111e+01              |2.522e-01              |6.668e-01            |2.156e+00              |4.812e+02              |5.932e+00            |3.275e+02          |4.808e+02          #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Power Dissipation(Reconfiguration register)
===========================================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |5.841e-04              |3.814e-03          |7.563e-02              |7.001e-05              |4.055e-01              |4.625e-02          |3.611e-04            |3.613e-03            |5.137e-03          |5.667e-02          |8.925e-02              |1.293e-04              |5.075e-04            |1.762e-03              |5.013e-01              |6.427e-03            |4.053e-01          |5.009e-01          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |6.637e-04              |4.767e-03          |1.050e-01              |9.724e-05              |4.608e-01              |5.781e-02          |5.015e-04            |4.106e-03            |5.707e-03          |6.297e-02          |1.102e-01              |1.596e-04              |6.265e-04            |1.780e-03              |5.063e-01              |6.492e-03            |4.605e-01          |5.060e-01          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#



Typical Power cycle
===================


#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner            |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Description           |  RD       |  WR       |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD       |  WR       |  RD     |  WR     |  RD      |  WR      |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Power per frequency   |3.245e+00  |3.108e+00  |2.531e+00|2.468e+00|1.932e+00  |1.934e+00  |1.932e+00  |1.934e+00  |3.245e+00  |3.108e+00  |2.531e+00|2.468e+00|1.932e+00 |1.934e+00 |3.245e+00 |3.108e+00 |3.394e+00|3.251e+00|3.394e+00|3.251e+00|2.594e+00  |2.530e+00  |2.594e+00  |2.530e+00  |2.594e+00 |2.530e+00 |4.107e+00  |3.933e+00  |4.107e+00  |3.933e+00  |4.107e+00 |3.933e+00 |3.245e+00|3.108e+00|4.107e+00|3.933e+00#
# (uW/MHz) per port     |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Current per frequency |3.687e+00  |3.532e+00  |3.163e+00|3.084e+00|2.684e+00  |2.686e+00  |2.684e+00  |2.686e+00  |3.687e+00  |3.532e+00  |3.163e+00|3.084e+00|2.684e+00 |2.686e+00 |3.687e+00 |3.532e+00 |3.771e+00|3.612e+00|3.771e+00|3.612e+00|3.203e+00  |3.123e+00  |3.203e+00  |3.123e+00  |3.203e+00 |3.123e+00 |4.148e+00  |3.973e+00  |4.148e+00  |3.973e+00  |4.148e+00 |3.973e+00 |3.687e+00|3.532e+00|4.148e+00|3.973e+00#
# (uA/MHz) per port     |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#






Power Control Pins Current 
==========================

#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner                 |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Rise Power per frequency   |9.420e-01              |7.452e-01          |6.044e-01              |6.044e-01              |9.420e-01              |7.452e-01          |6.044e-01            |9.420e-01            |9.853e-01          |9.853e-01          |7.640e-01              |7.640e-01              |7.640e-01            |1.192e+00              |1.192e+00              |1.192e+00            |9.420e-01          |1.192e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Rise Current per frequency |1.070e+00              |9.315e-01          |8.395e-01              |8.395e-01              |1.070e+00              |9.315e-01          |8.395e-01            |1.070e+00            |1.095e+00          |1.095e+00          |9.432e-01              |9.432e-01              |9.432e-01            |1.204e+00              |1.204e+00              |1.204e+00            |1.070e+00          |1.204e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Power per frequency   |1.254e+00              |9.843e-01          |7.983e-01              |7.983e-01              |1.254e+00              |9.843e-01          |7.983e-01            |1.254e+00            |1.311e+00          |1.311e+00          |1.009e+00              |1.009e+00              |1.009e+00            |1.587e+00              |1.587e+00              |1.587e+00            |1.254e+00          |1.587e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Current per frequency |1.425e+00              |1.230e+00          |1.109e+00              |1.109e+00              |1.425e+00              |1.230e+00          |1.109e+00            |1.425e+00            |1.457e+00          |1.457e+00          |1.246e+00              |1.246e+00              |1.246e+00            |1.603e+00              |1.603e+00              |1.603e+00            |1.425e+00          |1.603e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Peak Current               |2.127e+04              |1.664e+04          |1.285e+04              |1.285e+04              |2.127e+04              |1.664e+04          |1.285e+04            |2.127e+04            |2.176e+04          |2.176e+04          |1.685e+04              |1.685e+04              |1.685e+04            |2.393e+04              |2.393e+04              |2.393e+04            |2.127e+04          |2.393e+04          #
# (uA) LS                    |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#





 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
