/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LE */
.set LE__0__DR, CYREG_GPIO_PRT1_DR
.set LE__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LE__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LE__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LE__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LE__0__HSIOM_MASK, 0x00F00000
.set LE__0__HSIOM_SHIFT, 20
.set LE__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LE__0__INTR, CYREG_GPIO_PRT1_INTR
.set LE__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LE__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LE__0__MASK, 0x20
.set LE__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LE__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LE__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LE__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LE__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LE__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LE__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LE__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LE__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LE__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LE__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LE__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LE__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LE__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LE__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LE__0__PC, CYREG_GPIO_PRT1_PC
.set LE__0__PC2, CYREG_GPIO_PRT1_PC2
.set LE__0__PORT, 1
.set LE__0__PS, CYREG_GPIO_PRT1_PS
.set LE__0__SHIFT, 5
.set LE__DR, CYREG_GPIO_PRT1_DR
.set LE__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LE__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LE__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LE__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LE__INTR, CYREG_GPIO_PRT1_INTR
.set LE__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LE__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LE__MASK, 0x20
.set LE__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LE__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LE__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LE__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LE__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LE__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LE__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LE__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LE__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LE__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LE__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LE__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LE__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LE__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LE__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LE__PC, CYREG_GPIO_PRT1_PC
.set LE__PC2, CYREG_GPIO_PRT1_PC2
.set LE__PORT, 1
.set LE__PS, CYREG_GPIO_PRT1_PS
.set LE__SHIFT, 5

/* PWM */
.set PWM__0__DR, CYREG_GPIO_PRT0_DR
.set PWM__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PWM__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PWM__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PWM__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWM__0__HSIOM_MASK, 0x0000000F
.set PWM__0__HSIOM_SHIFT, 0
.set PWM__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM__0__INTR, CYREG_GPIO_PRT0_INTR
.set PWM__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PWM__0__MASK, 0x01
.set PWM__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PWM__0__OUT_SEL_SHIFT, 0
.set PWM__0__OUT_SEL_VAL, 0
.set PWM__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM__0__PC, CYREG_GPIO_PRT0_PC
.set PWM__0__PC2, CYREG_GPIO_PRT0_PC2
.set PWM__0__PORT, 0
.set PWM__0__PS, CYREG_GPIO_PRT0_PS
.set PWM__0__SHIFT, 0
.set PWM__DR, CYREG_GPIO_PRT0_DR
.set PWM__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set PWM__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set PWM__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set PWM__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM__INTR, CYREG_GPIO_PRT0_INTR
.set PWM__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set PWM__INTSTAT, CYREG_GPIO_PRT0_INTR
.set PWM__MASK, 0x01
.set PWM__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM__PC, CYREG_GPIO_PRT0_PC
.set PWM__PC2, CYREG_GPIO_PRT0_PC2
.set PWM__PORT, 0
.set PWM__PS, CYREG_GPIO_PRT0_PS
.set PWM__SHIFT, 0
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL3
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A02
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A12
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D02
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D12
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F02
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F12
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A03
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A13
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D03
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D13
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F03
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F13
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* STB */
.set STB__0__DR, CYREG_GPIO_PRT3_DR
.set STB__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set STB__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set STB__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set STB__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set STB__0__HSIOM_MASK, 0xF0000000
.set STB__0__HSIOM_SHIFT, 28
.set STB__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set STB__0__INTR, CYREG_GPIO_PRT3_INTR
.set STB__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set STB__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set STB__0__MASK, 0x80
.set STB__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set STB__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set STB__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set STB__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set STB__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set STB__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set STB__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set STB__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set STB__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set STB__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set STB__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set STB__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set STB__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set STB__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set STB__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set STB__0__PC, CYREG_GPIO_PRT3_PC
.set STB__0__PC2, CYREG_GPIO_PRT3_PC2
.set STB__0__PORT, 3
.set STB__0__PS, CYREG_GPIO_PRT3_PS
.set STB__0__SHIFT, 7
.set STB__DR, CYREG_GPIO_PRT3_DR
.set STB__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set STB__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set STB__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set STB__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set STB__INTR, CYREG_GPIO_PRT3_INTR
.set STB__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set STB__INTSTAT, CYREG_GPIO_PRT3_INTR
.set STB__MASK, 0x80
.set STB__PA__CFG0, CYREG_UDB_PA3_CFG0
.set STB__PA__CFG1, CYREG_UDB_PA3_CFG1
.set STB__PA__CFG10, CYREG_UDB_PA3_CFG10
.set STB__PA__CFG11, CYREG_UDB_PA3_CFG11
.set STB__PA__CFG12, CYREG_UDB_PA3_CFG12
.set STB__PA__CFG13, CYREG_UDB_PA3_CFG13
.set STB__PA__CFG14, CYREG_UDB_PA3_CFG14
.set STB__PA__CFG2, CYREG_UDB_PA3_CFG2
.set STB__PA__CFG3, CYREG_UDB_PA3_CFG3
.set STB__PA__CFG4, CYREG_UDB_PA3_CFG4
.set STB__PA__CFG5, CYREG_UDB_PA3_CFG5
.set STB__PA__CFG6, CYREG_UDB_PA3_CFG6
.set STB__PA__CFG7, CYREG_UDB_PA3_CFG7
.set STB__PA__CFG8, CYREG_UDB_PA3_CFG8
.set STB__PA__CFG9, CYREG_UDB_PA3_CFG9
.set STB__PC, CYREG_GPIO_PRT3_PC
.set STB__PC2, CYREG_GPIO_PRT3_PC2
.set STB__PORT, 3
.set STB__PS, CYREG_GPIO_PRT3_PS
.set STB__SHIFT, 7

/* STG */
.set STG__0__DR, CYREG_GPIO_PRT3_DR
.set STG__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set STG__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set STG__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set STG__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set STG__0__HSIOM_MASK, 0x0F000000
.set STG__0__HSIOM_SHIFT, 24
.set STG__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set STG__0__INTR, CYREG_GPIO_PRT3_INTR
.set STG__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set STG__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set STG__0__MASK, 0x40
.set STG__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set STG__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set STG__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set STG__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set STG__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set STG__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set STG__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set STG__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set STG__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set STG__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set STG__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set STG__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set STG__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set STG__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set STG__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set STG__0__PC, CYREG_GPIO_PRT3_PC
.set STG__0__PC2, CYREG_GPIO_PRT3_PC2
.set STG__0__PORT, 3
.set STG__0__PS, CYREG_GPIO_PRT3_PS
.set STG__0__SHIFT, 6
.set STG__DR, CYREG_GPIO_PRT3_DR
.set STG__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set STG__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set STG__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set STG__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set STG__INTR, CYREG_GPIO_PRT3_INTR
.set STG__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set STG__INTSTAT, CYREG_GPIO_PRT3_INTR
.set STG__MASK, 0x40
.set STG__PA__CFG0, CYREG_UDB_PA3_CFG0
.set STG__PA__CFG1, CYREG_UDB_PA3_CFG1
.set STG__PA__CFG10, CYREG_UDB_PA3_CFG10
.set STG__PA__CFG11, CYREG_UDB_PA3_CFG11
.set STG__PA__CFG12, CYREG_UDB_PA3_CFG12
.set STG__PA__CFG13, CYREG_UDB_PA3_CFG13
.set STG__PA__CFG14, CYREG_UDB_PA3_CFG14
.set STG__PA__CFG2, CYREG_UDB_PA3_CFG2
.set STG__PA__CFG3, CYREG_UDB_PA3_CFG3
.set STG__PA__CFG4, CYREG_UDB_PA3_CFG4
.set STG__PA__CFG5, CYREG_UDB_PA3_CFG5
.set STG__PA__CFG6, CYREG_UDB_PA3_CFG6
.set STG__PA__CFG7, CYREG_UDB_PA3_CFG7
.set STG__PA__CFG8, CYREG_UDB_PA3_CFG8
.set STG__PA__CFG9, CYREG_UDB_PA3_CFG9
.set STG__PC, CYREG_GPIO_PRT3_PC
.set STG__PC2, CYREG_GPIO_PRT3_PC2
.set STG__PORT, 3
.set STG__PS, CYREG_GPIO_PRT3_PS
.set STG__SHIFT, 6

/* STR */
.set STR__0__DR, CYREG_GPIO_PRT2_DR
.set STR__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set STR__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set STR__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set STR__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set STR__0__HSIOM_MASK, 0x0F000000
.set STR__0__HSIOM_SHIFT, 24
.set STR__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set STR__0__INTR, CYREG_GPIO_PRT2_INTR
.set STR__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set STR__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set STR__0__MASK, 0x40
.set STR__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set STR__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set STR__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set STR__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set STR__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set STR__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set STR__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set STR__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set STR__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set STR__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set STR__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set STR__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set STR__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set STR__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set STR__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set STR__0__PC, CYREG_GPIO_PRT2_PC
.set STR__0__PC2, CYREG_GPIO_PRT2_PC2
.set STR__0__PORT, 2
.set STR__0__PS, CYREG_GPIO_PRT2_PS
.set STR__0__SHIFT, 6
.set STR__DR, CYREG_GPIO_PRT2_DR
.set STR__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set STR__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set STR__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set STR__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set STR__INTR, CYREG_GPIO_PRT2_INTR
.set STR__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set STR__INTSTAT, CYREG_GPIO_PRT2_INTR
.set STR__MASK, 0x40
.set STR__PA__CFG0, CYREG_UDB_PA2_CFG0
.set STR__PA__CFG1, CYREG_UDB_PA2_CFG1
.set STR__PA__CFG10, CYREG_UDB_PA2_CFG10
.set STR__PA__CFG11, CYREG_UDB_PA2_CFG11
.set STR__PA__CFG12, CYREG_UDB_PA2_CFG12
.set STR__PA__CFG13, CYREG_UDB_PA2_CFG13
.set STR__PA__CFG14, CYREG_UDB_PA2_CFG14
.set STR__PA__CFG2, CYREG_UDB_PA2_CFG2
.set STR__PA__CFG3, CYREG_UDB_PA2_CFG3
.set STR__PA__CFG4, CYREG_UDB_PA2_CFG4
.set STR__PA__CFG5, CYREG_UDB_PA2_CFG5
.set STR__PA__CFG6, CYREG_UDB_PA2_CFG6
.set STR__PA__CFG7, CYREG_UDB_PA2_CFG7
.set STR__PA__CFG8, CYREG_UDB_PA2_CFG8
.set STR__PA__CFG9, CYREG_UDB_PA2_CFG9
.set STR__PC, CYREG_GPIO_PRT2_PC
.set STR__PC2, CYREG_GPIO_PRT2_PC2
.set STR__PORT, 2
.set STR__PS, CYREG_GPIO_PRT2_PS
.set STR__SHIFT, 6

/* mosi */
.set mosi__0__DR, CYREG_GPIO_PRT1_DR
.set mosi__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set mosi__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set mosi__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set mosi__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set mosi__0__HSIOM_GPIO, 0
.set mosi__0__HSIOM_I2C, 14
.set mosi__0__HSIOM_I2C_SDA, 14
.set mosi__0__HSIOM_MASK, 0x000F0000
.set mosi__0__HSIOM_SHIFT, 16
.set mosi__0__HSIOM_SPI, 15
.set mosi__0__HSIOM_SPI_MOSI, 15
.set mosi__0__HSIOM_UART, 9
.set mosi__0__HSIOM_UART_RX, 9
.set mosi__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set mosi__0__INTR, CYREG_GPIO_PRT1_INTR
.set mosi__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set mosi__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set mosi__0__MASK, 0x10
.set mosi__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set mosi__0__OUT_SEL_SHIFT, 8
.set mosi__0__OUT_SEL_VAL, -1
.set mosi__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set mosi__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set mosi__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set mosi__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set mosi__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set mosi__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set mosi__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set mosi__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set mosi__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set mosi__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set mosi__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set mosi__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set mosi__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set mosi__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set mosi__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set mosi__0__PC, CYREG_GPIO_PRT1_PC
.set mosi__0__PC2, CYREG_GPIO_PRT1_PC2
.set mosi__0__PORT, 1
.set mosi__0__PS, CYREG_GPIO_PRT1_PS
.set mosi__0__SHIFT, 4
.set mosi__DR, CYREG_GPIO_PRT1_DR
.set mosi__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set mosi__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set mosi__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set mosi__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set mosi__INTR, CYREG_GPIO_PRT1_INTR
.set mosi__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set mosi__INTSTAT, CYREG_GPIO_PRT1_INTR
.set mosi__MASK, 0x10
.set mosi__PA__CFG0, CYREG_UDB_PA1_CFG0
.set mosi__PA__CFG1, CYREG_UDB_PA1_CFG1
.set mosi__PA__CFG10, CYREG_UDB_PA1_CFG10
.set mosi__PA__CFG11, CYREG_UDB_PA1_CFG11
.set mosi__PA__CFG12, CYREG_UDB_PA1_CFG12
.set mosi__PA__CFG13, CYREG_UDB_PA1_CFG13
.set mosi__PA__CFG14, CYREG_UDB_PA1_CFG14
.set mosi__PA__CFG2, CYREG_UDB_PA1_CFG2
.set mosi__PA__CFG3, CYREG_UDB_PA1_CFG3
.set mosi__PA__CFG4, CYREG_UDB_PA1_CFG4
.set mosi__PA__CFG5, CYREG_UDB_PA1_CFG5
.set mosi__PA__CFG6, CYREG_UDB_PA1_CFG6
.set mosi__PA__CFG7, CYREG_UDB_PA1_CFG7
.set mosi__PA__CFG8, CYREG_UDB_PA1_CFG8
.set mosi__PA__CFG9, CYREG_UDB_PA1_CFG9
.set mosi__PC, CYREG_GPIO_PRT1_PC
.set mosi__PC2, CYREG_GPIO_PRT1_PC2
.set mosi__PORT, 1
.set mosi__PS, CYREG_GPIO_PRT1_PS
.set mosi__SHIFT, 4

/* sclk */
.set sclk__0__DR, CYREG_GPIO_PRT1_DR
.set sclk__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set sclk__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set sclk__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set sclk__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set sclk__0__HSIOM_GPIO, 0
.set sclk__0__HSIOM_MASK, 0xF0000000
.set sclk__0__HSIOM_SHIFT, 28
.set sclk__0__HSIOM_SPI, 15
.set sclk__0__HSIOM_SPI_CLK, 15
.set sclk__0__HSIOM_UART, 9
.set sclk__0__HSIOM_UART_CTS, 9
.set sclk__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set sclk__0__INTR, CYREG_GPIO_PRT1_INTR
.set sclk__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set sclk__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set sclk__0__MASK, 0x80
.set sclk__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set sclk__0__OUT_SEL_SHIFT, 14
.set sclk__0__OUT_SEL_VAL, -1
.set sclk__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set sclk__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set sclk__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set sclk__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set sclk__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set sclk__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set sclk__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set sclk__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set sclk__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set sclk__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set sclk__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set sclk__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set sclk__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set sclk__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set sclk__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set sclk__0__PC, CYREG_GPIO_PRT1_PC
.set sclk__0__PC2, CYREG_GPIO_PRT1_PC2
.set sclk__0__PORT, 1
.set sclk__0__PS, CYREG_GPIO_PRT1_PS
.set sclk__0__SHIFT, 7
.set sclk__DR, CYREG_GPIO_PRT1_DR
.set sclk__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set sclk__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set sclk__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set sclk__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set sclk__INTR, CYREG_GPIO_PRT1_INTR
.set sclk__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set sclk__INTSTAT, CYREG_GPIO_PRT1_INTR
.set sclk__MASK, 0x80
.set sclk__PA__CFG0, CYREG_UDB_PA1_CFG0
.set sclk__PA__CFG1, CYREG_UDB_PA1_CFG1
.set sclk__PA__CFG10, CYREG_UDB_PA1_CFG10
.set sclk__PA__CFG11, CYREG_UDB_PA1_CFG11
.set sclk__PA__CFG12, CYREG_UDB_PA1_CFG12
.set sclk__PA__CFG13, CYREG_UDB_PA1_CFG13
.set sclk__PA__CFG14, CYREG_UDB_PA1_CFG14
.set sclk__PA__CFG2, CYREG_UDB_PA1_CFG2
.set sclk__PA__CFG3, CYREG_UDB_PA1_CFG3
.set sclk__PA__CFG4, CYREG_UDB_PA1_CFG4
.set sclk__PA__CFG5, CYREG_UDB_PA1_CFG5
.set sclk__PA__CFG6, CYREG_UDB_PA1_CFG6
.set sclk__PA__CFG7, CYREG_UDB_PA1_CFG7
.set sclk__PA__CFG8, CYREG_UDB_PA1_CFG8
.set sclk__PA__CFG9, CYREG_UDB_PA1_CFG9
.set sclk__PC, CYREG_GPIO_PRT1_PC
.set sclk__PC2, CYREG_GPIO_PRT1_PC2
.set sclk__PORT, 1
.set sclk__PS, CYREG_GPIO_PRT1_PS
.set sclk__SHIFT, 7

/* SPI_1 */
.set SPI_1_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_1_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SPI_1_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SPI_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_1_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SPI_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_1_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SPI_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_1_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SPI_1_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SPI_1_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SPI_1_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SPI_1_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SPI_1_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SPI_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_1_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000042
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_1__PA_DIV_ID, 0x000000FF

/* CapSense */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x0000000F
.set CapSense_Cmod__0__HSIOM_SHIFT, 0
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x01
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 0
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x01
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 0
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x01
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 0
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD_PWM
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x10000
.set CapSense_ISR__INTC_NUMBER, 16
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set CapSense_SampleClk__DIV_ID, 0x00000040
.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF
.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set CapSense_SenseClk__DIV_ID, 0x00000041
.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__0__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__0__HSIOM_SHIFT, 4
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__0__MASK, 0x02
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__0__PORT, 2
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__0__SHIFT, 1
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__1__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__1__HSIOM_SHIFT, 20
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__1__MASK, 0x20
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__1__PORT, 2
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__1__SHIFT, 5
.set CapSense_Sns__Button0__BTN__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Button0__BTN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Button0__BTN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Button0__BTN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Button0__BTN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button0__BTN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button0__BTN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button0__BTN__MASK, 0x02
.set CapSense_Sns__Button0__BTN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Button0__BTN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Button0__BTN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Button0__BTN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Button0__BTN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Button0__BTN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Button0__BTN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Button0__BTN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Button0__BTN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Button0__BTN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Button0__BTN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Button0__BTN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Button0__BTN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Button0__BTN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Button0__BTN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Button0__BTN__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Button0__BTN__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Button0__BTN__PORT, 2
.set CapSense_Sns__Button0__BTN__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Button0__BTN__SHIFT, 1
.set CapSense_Sns__Button1__BTN__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Button1__BTN__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Button1__BTN__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Button1__BTN__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Button1__BTN__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button1__BTN__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Button1__BTN__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Button1__BTN__MASK, 0x20
.set CapSense_Sns__Button1__BTN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Button1__BTN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Button1__BTN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Button1__BTN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Button1__BTN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Button1__BTN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Button1__BTN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Button1__BTN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Button1__BTN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Button1__BTN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Button1__BTN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Button1__BTN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Button1__BTN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Button1__BTN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Button1__BTN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Button1__BTN__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Button1__BTN__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Button1__BTN__PORT, 2
.set CapSense_Sns__Button1__BTN__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Button1__BTN__SHIFT, 5
.set CapSense_Sns__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__PORT, 2
.set CapSense_Sns__PS, CYREG_GPIO_PRT2_PS

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
