module fsk (
    input clk,  // clock
    input rst,  // reset
    output out[8]
  ) {
  
  dff counter[2](.clk(clk), .rst(rst));
  eight_bit_adder adder; 
  const Y_VALUES = {4d2, 4d7, 4d12};

  always {
    adder.y = Y_VALUES[counter.q];
    if (counter.q == 2b10){
    	counter.d = 2b00;
    }
    else{
    	counter.d = counter.q + 1;
    }
    
    adder.cin = b0;
    
    adder.x = counter.q;
    
    out = adder.s;
    
  }
}
