[0x0002] - 77E00000 - Opc: IntOff, Mode: NoOperands, D:, S1:, S2:
PRINT STMT
[0x0003] - 042A0000 - Opc: MOV, Mode: MvImmReg, D:ROutAddr, S1:, S2:
[0x0004] - 00000001 - Imm
[0x0005] - 04320000 - Opc: MOV, Mode: MvImmReg, D:RC, S1:, S2:
[0x0006] - 00000005 - Imm
[0x0007] - 51C13A00 - Opc: CMP, Mode: RegReg, D:, S1:RC, S2:zero
[0x0008] - C3000000 - Opc: JE, Mode: JAbsAddr, D:, S1:, S2:
[0x0009] - 03E00000 - Opc: NOP, Mode: NoOperands, D:, S1:, S2:
[0x000A] - 05ECA000 - Opc: MOV, Mode: MvLowRegIndReg, D:ROutData, S1:ROutAddr, S2:
[0x000B] - 6A820000 - Opc: OUT, Mode: Byte, D:port Char, S1:, S2:
[0x000C] - 46532000 - Opc: SUB, Mode: MathRIR, D:RC, S1:RC, S2:
[0x000D] - 00000001 - Imm
[0x000E] - 424AA000 - Opc: ADD, Mode: MathRIR, D:ROutAddr, S1:ROutAddr, S2:
[0x000F] - 00000001 - Imm
[0x0010] - 83000000 - Opc: JMP, Mode: JAbsAddr, D:, S1:, S2:
[0x0011] - 00000007 - Imm
[0x0012] - 73E00000 - Opc: IntOn, Mode: NoOperands, D:, S1:, S2:
WHILE STATEMENT CONDITION:
[0x0013] - 04C20000 - Opc: MOV, Mode: MvMemReg, D:RM1, S1:, S2:
[0x0014] - 00000008 - Imm
[0x0015] - 0B802000 - Opc: PUSH, Mode: SingleReg, D:, S1:RM1, S2:
[0x0016] - 04240000 - Opc: MOV, Mode: MvImmReg, D:RM2, S1:, S2:
[0x0017] - 00000001 - Imm
[0x0018] - 0F820000 - Opc: POP, Mode: SingleReg, D:RM1, S1:, S2:
[0x0019] - 51C02400 - Opc: CMP, Mode: RegReg, D:, S1:RM1, S2:RM2
[0x001A] - C7000000 - Opc: JNE, Mode: JAbsAddr, D:, S1:, S2:
[0x001B] - 03E00000 - Opc: NOP, Mode: NoOperands, D:, S1:, S2:
WHILE STMT BODY:
[0x001C] - 83000000 - Opc: JMP, Mode: JAbsAddr, D:, S1:, S2:
[0x001D] - 00000013 - Imm
 # END OF WHILE STMT
[0x001E] - 1BE00000 - Opc: HALT, Mode: NoOperands, D:, S1:, S2:
INTERRUPTION 1 STMT
READ_CHAR EXPR
[0x001F] - 62820000 - Opc: IN, Mode: Byte, D:port Char, S1:, S2:
[0x0020] - 04410000 - Opc: MOV, Mode: MvRegLowMem, D:, S1:RInData, S2:
[0x0021] - 00000015 - Imm
[0x0022] - 04C20000 - Opc: MOV, Mode: MvMemReg, D:RM1, S1:, S2:
[0x0023] - 0000000C - Imm
[0x0024] - 0B802000 - Opc: PUSH, Mode: SingleReg, D:, S1:RM1, S2:
[0x0025] - 04240000 - Opc: MOV, Mode: MvImmReg, D:RM2, S1:, S2:
[0x0026] - 00000001 - Imm
[0x0027] - 0F820000 - Opc: POP, Mode: SingleReg, D:RM1, S1:, S2:
[0x0028] - 42002400 - Opc: ADD, Mode: MathRRR, D:RA, S1:RM1, S2:RM2
[0x0029] - 04E00000 - Opc: MOV, Mode: MvRegMem, D:, S1:RA, S2:
[0x002A] - 0000000C - Imm
PRINT STMT
[0x002B] - 04CA0000 - Opc: MOV, Mode: MvMemReg, D:ROutAddr, S1:, S2:
[0x002C] - 00000018 - Imm
[0x002D] - 0472A000 - Opc: MOV, Mode: MvRegIndReg, D:RC, S1:ROutAddr, S2:
[0x002E] - 8D732000 - Opc: AND, Mode: ImmReg, D:RC, S1:RC, S2:
[0x002F] - 000000FF - Imm
[0x0030] - 424AA000 - Opc: ADD, Mode: MathRIR, D:ROutAddr, S1:ROutAddr, S2:
[0x0031] - 00000001 - Imm
[0x0032] - 51C13A00 - Opc: CMP, Mode: RegReg, D:, S1:RC, S2:zero
[0x0033] - C3000000 - Opc: JE, Mode: JAbsAddr, D:, S1:, S2:
[0x0034] - 03E00000 - Opc: NOP, Mode: NoOperands, D:, S1:, S2:
[0x0035] - 05ECA000 - Opc: MOV, Mode: MvLowRegIndReg, D:ROutData, S1:ROutAddr, S2:
[0x0036] - 6A820000 - Opc: OUT, Mode: Byte, D:port Char, S1:, S2:
[0x0037] - 46532000 - Opc: SUB, Mode: MathRIR, D:RC, S1:RC, S2:
[0x0038] - 00000001 - Imm
[0x0039] - 424AA000 - Opc: ADD, Mode: MathRIR, D:ROutAddr, S1:ROutAddr, S2:
[0x003A] - 00000001 - Imm
[0x003B] - 83000000 - Opc: JMP, Mode: JAbsAddr, D:, S1:, S2:
[0x003C] - 00000032 - Imm
IF STATEMENT CONDITION:
[0x003D] - 04C20000 - Opc: MOV, Mode: MvMemReg, D:RM1, S1:, S2:
[0x003E] - 0000000C - Imm
[0x003F] - 0B802000 - Opc: PUSH, Mode: SingleReg, D:, S1:RM1, S2:
[0x0040] - 04C40000 - Opc: MOV, Mode: MvMemReg, D:RM2, S1:, S2:
[0x0041] - 00000010 - Imm
[0x0042] - 0F820000 - Opc: POP, Mode: SingleReg, D:RM1, S1:, S2:
[0x0043] - 51C02400 - Opc: CMP, Mode: RegReg, D:, S1:RM1, S2:RM2
[0x0044] - CF000000 - Opc: JL, Mode: JAbsAddr, D:, S1:, S2:
[0x0045] - 00000000 - Imm
IF STMT CONSEQUENCE:
[0x0046] - 04200000 - Opc: MOV, Mode: MvImmReg, D:RA, S1:, S2:
[0x0047] - 00000000 - Imm
[0x0048] - 04E00000 - Opc: MOV, Mode: MvRegMem, D:, S1:RA, S2:
[0x0049] - 00000008 - Imm
[0x004A] - 93E20000 - Opc: IRet, Mode: NoOperands, D:RM1, S1:, S2:
