# Onur Mutlu

[Carnegie Mellon - Computer Architecture 2015 - Onur Mutlu][1]

## Lessons

Las clases (o lecturas) importantes son la 9, 10, 11 (Habla de ROB), 12 (Habla
de Tomasulo), 13, 17 y 18 (la 28 habla de Coherencia de Cach√© (minuto 1:05:20) y
la 29 habla de Snooping Protocols y MESI entre otras cosas).

- L1. Introduction and Basics
- L2. Fundamental Concepts and ISA
- L3. ISA Tradeoffs
- L4. ISA Tradeoffs (cont.) & MIPS ISA
- L5. Intro to Microarchitecture: Single-Cycle
- L6. Multi-Cycle and Microprogrammed Microarchitectures
- L7. Pipelining
- L8. Pipelining II: Data and Control Dependence Handling
- L9. **Branch Prediction I**
- L10. **Branch Handling and Branch Prediction II**
- L11. **Precise Exceptions, State Maintenance, State Recovery**
- L12. **Out-of-Order Execution**
- L13. **Out-of-Order Execution and Data Flow**
- L14. SIMD Processing (Vector and Array Processors)
- L15. GPUs, VLIW, DAE
- L16. Static Instruction Scheduling
- L17. **Memory Hierarchy and Caches**
- L18. **Caches, Caches, Caches**
- L19. High Performance Caches
- L20. Virtual Memory
- L21. Main Memory
- L22. Memory Controllers
- L23. Memory Management
- L24. Simulation and Memory Latency Tolerance
- L25. Prefetching
- L26. More Prefetching and Emerging Memory Technologies
- L27. Multiprocessors
- L28. Memory Consistency and Cache Coherence
- L29. Cache Coherence
- L30. In-Memory Processing
- L31. Predictable Performance
- L32. Heterogeneous Systems

[1]: http://www.archive.ece.cmu.edu/~ece447/s15/doku.php?id=schedule