{"vcs1":{"timestamp_begin":1682294285.600772521, "rt":0.54, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1682294286.212967631, "rt":0.49, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1682294286.761477035, "rt":0.32, "ut":0.10, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682294285.221073455}
{"VCS_COMP_START_TIME": 1682294285.221073455}
{"VCS_COMP_END_TIME": 1682294287.163985511}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
