{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 11:31:46 2013 " "Info: Processing started: Mon Oct 14 11:31:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg register register_AC\[15\] 144.34 MHz 6.928 ns Internal " "Info: Clock \"clock\" has Internal fmax of 144.34 MHz between source memory \"altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"register_AC\[15\]\" (period= 6.928 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.683 ns + Longest memory register " "Info: + Longest memory to register delay is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X52_Y30 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y30; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[1\] 2 MEM M4K_X52_Y30 4 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y30; Fanout = 4; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.275 ns) 3.922 ns Add1~6 3 COMB LCCOMB_X50_Y30_N4 2 " "Info: 3: + IC(0.654 ns) + CELL(0.275 ns) = 3.922 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.929 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[1] Add1~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.393 ns) 4.571 ns Add1~8 4 COMB LCCOMB_X50_Y30_N20 2 " "Info: 4: + IC(0.256 ns) + CELL(0.393 ns) = 4.571 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.649 ns" { Add1~6 Add1~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.642 ns Add1~11 5 COMB LCCOMB_X50_Y30_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.642 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~8 Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.713 ns Add1~14 6 COMB LCCOMB_X50_Y30_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.713 ns; Loc. = LCCOMB_X50_Y30_N24; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.784 ns Add1~17 7 COMB LCCOMB_X50_Y30_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.784 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.855 ns Add1~20 8 COMB LCCOMB_X50_Y30_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.855 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 2; COMB Node = 'Add1~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.001 ns Add1~23 9 COMB LCCOMB_X50_Y30_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 5.001 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~20 Add1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.072 ns Add1~26 10 COMB LCCOMB_X50_Y29_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.072 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~23 Add1~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.143 ns Add1~29 11 COMB LCCOMB_X50_Y29_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.143 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~26 Add1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.214 ns Add1~32 12 COMB LCCOMB_X50_Y29_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.214 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 2; COMB Node = 'Add1~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~29 Add1~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.285 ns Add1~35 13 COMB LCCOMB_X50_Y29_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.285 ns; Loc. = LCCOMB_X50_Y29_N6; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~32 Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.356 ns Add1~38 14 COMB LCCOMB_X50_Y29_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.356 ns; Loc. = LCCOMB_X50_Y29_N8; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~35 Add1~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.427 ns Add1~41 15 COMB LCCOMB_X50_Y29_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.427 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~38 Add1~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.498 ns Add1~44 16 COMB LCCOMB_X50_Y29_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.498 ns; Loc. = LCCOMB_X50_Y29_N12; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~41 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.657 ns Add1~47 17 COMB LCCOMB_X50_Y29_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 5.657 ns; Loc. = LCCOMB_X50_Y29_N14; Fanout = 1; COMB Node = 'Add1~47'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~44 Add1~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.067 ns Add1~49 18 COMB LCCOMB_X50_Y29_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.067 ns; Loc. = LCCOMB_X50_Y29_N16; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~47 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 6.599 ns Selector8~0 19 COMB LCCOMB_X50_Y29_N30 1 " "Info: 19: + IC(0.257 ns) + CELL(0.275 ns) = 6.599 ns; Loc. = LCCOMB_X50_Y29_N30; Fanout = 1; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.532 ns" { Add1~49 Selector8~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.683 ns register_AC\[15\] 20 REG LCFF_X50_Y29_N31 3 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 6.683 ns; Loc. = LCFF_X50_Y29_N31; Fanout = 3; REG Node = 'register_AC\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector8~0 register_AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.516 ns ( 82.54 % ) " "Info: Total cell delay = 5.516 ns ( 82.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 17.46 % ) " "Info: Total interconnect delay = 1.167 ns ( 17.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.683 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[1] Add1~6 Add1~8 Add1~11 Add1~14 Add1~17 Add1~20 Add1~23 Add1~26 Add1~29 Add1~32 Add1~35 Add1~38 Add1~41 Add1~44 Add1~47 Add1~49 Selector8~0 register_AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.683 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[1] {} Add1~6 {} Add1~8 {} Add1~11 {} Add1~14 {} Add1~17 {} Add1~20 {} Add1~23 {} Add1~26 {} Add1~29 {} Add1~32 {} Add1~35 {} Add1~38 {} Add1~41 {} Add1~44 {} Add1~47 {} Add1~49 {} Selector8~0 {} register_AC[15] {} } { 0.000ns 0.000ns 0.654ns 0.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.072 ns - Smallest " "Info: - Smallest clock skew is -0.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.651 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns register_AC\[15\] 3 REG LCFF_X50_Y29_N31 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X50_Y29_N31; Fanout = 3; REG Node = 'register_AC\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.534 ns" { clock~clkctrl register_AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { clock clock~clkctrl register_AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.651 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[15] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.723 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.661 ns) 2.723 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X52_Y30 16 " "Info: 3: + IC(0.945 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X52_Y30; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.96 % ) " "Info: Total cell delay = 1.660 ns ( 60.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 39.04 % ) " "Info: Total interconnect delay = 1.063 ns ( 39.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.723 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.723 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { clock clock~clkctrl register_AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.651 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[15] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.723 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.723 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.683 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[1] Add1~6 Add1~8 Add1~11 Add1~14 Add1~17 Add1~20 Add1~23 Add1~26 Add1~29 Add1~32 Add1~35 Add1~38 Add1~41 Add1~44 Add1~47 Add1~49 Selector8~0 register_AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.683 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[1] {} Add1~6 {} Add1~8 {} Add1~11 {} Add1~14 {} Add1~17 {} Add1~20 {} Add1~23 {} Add1~26 {} Add1~29 {} Add1~32 {} Add1~35 {} Add1~38 {} Add1~41 {} Add1~44 {} Add1~47 {} Add1~49 {} Selector8~0 {} register_AC[15] {} } { 0.000ns 0.000ns 0.654ns 0.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { clock clock~clkctrl register_AC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.651 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[15] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.723 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.723 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register_AC\[8\] reset clock 2.888 ns register " "Info: tsu for register \"register_AC\[8\]\" (data pin = \"reset\", clock pin = \"clock\") is 2.888 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.576 ns + Longest pin register " "Info: + Longest pin to register delay is 5.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(0.275 ns) 3.930 ns register_AC\[0\]~0 2 COMB LCCOMB_X49_Y30_N2 16 " "Info: 2: + IC(2.656 ns) + CELL(0.275 ns) = 3.930 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 16; COMB Node = 'register_AC\[0\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { reset register_AC[0]~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.660 ns) 5.576 ns register_AC\[8\] 3 REG LCFF_X51_Y29_N1 4 " "Info: 3: + IC(0.986 ns) + CELL(0.660 ns) = 5.576 ns; Loc. = LCFF_X51_Y29_N1; Fanout = 4; REG Node = 'register_AC\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.646 ns" { register_AC[0]~0 register_AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 34.68 % ) " "Info: Total cell delay = 1.934 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.642 ns ( 65.32 % ) " "Info: Total interconnect delay = 3.642 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.576 ns" { reset register_AC[0]~0 register_AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.576 ns" { reset {} reset~combout {} register_AC[0]~0 {} register_AC[8] {} } { 0.000ns 0.000ns 2.656ns 0.986ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns register_AC\[8\] 3 REG LCFF_X51_Y29_N1 4 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X51_Y29_N1; Fanout = 4; REG Node = 'register_AC\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { clock~clkctrl register_AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.652 ns" { clock clock~clkctrl register_AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.652 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[8] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.576 ns" { reset register_AC[0]~0 register_AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.576 ns" { reset {} reset~combout {} register_AC[0]~0 {} register_AC[8] {} } { 0.000ns 0.000ns 2.656ns 0.986ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.652 ns" { clock clock~clkctrl register_AC[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.652 ns" { clock {} clock~combout {} clock~clkctrl {} register_AC[8] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock memory_data_register_out\[15\] altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 10.690 ns memory " "Info: tco from clock \"clock\" to destination pin \"memory_data_register_out\[15\]\" through memory \"altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg\" is 10.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.723 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.661 ns) 2.723 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X52_Y30 16 " "Info: 3: + IC(0.945 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X52_Y30; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.606 ns" { clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.96 % ) " "Info: Total cell delay = 1.660 ns ( 60.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 39.04 % ) " "Info: Total interconnect delay = 1.063 ns ( 39.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.723 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.723 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.758 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X52_Y30 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y30; Fanout = 16; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[15\] 2 MEM M4K_X52_Y30 4 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y30; Fanout = 4; MEM Node = 'altsyncram:memory\|altsyncram_6mk3:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_6mk3.tdf" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/db/altsyncram_6mk3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(2.652 ns) 7.758 ns memory_data_register_out\[15\] 3 PIN PIN_F25 0 " "Info: 3: + IC(2.113 ns) + CELL(2.652 ns) = 7.758 ns; Loc. = PIN_F25; Fanout = 0; PIN Node = 'memory_data_register_out\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.765 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[15] memory_data_register_out[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.645 ns ( 72.76 % ) " "Info: Total cell delay = 5.645 ns ( 72.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 27.24 % ) " "Info: Total interconnect delay = 2.113 ns ( 27.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.758 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[15] memory_data_register_out[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.758 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[15] {} memory_data_register_out[15] {} } { 0.000ns 0.000ns 2.113ns } { 0.000ns 2.993ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.723 ns" { clock clock~clkctrl altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.723 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.758 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[15] memory_data_register_out[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.758 ns" { altsyncram:memory|altsyncram_6mk3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:memory|altsyncram_6mk3:auto_generated|q_a[15] {} memory_data_register_out[15] {} } { 0.000ns 0.000ns 2.113ns } { 0.000ns 2.993ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "memory_write reset clock -0.942 ns register " "Info: th for register \"memory_write\" (data pin = \"reset\", clock pin = \"clock\") is -0.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.659 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 92 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 92; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns memory_write 3 REG LCFF_X51_Y30_N23 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X51_Y30_N23; Fanout = 3; REG Node = 'memory_write'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { clock~clkctrl memory_write } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.659 ns" { clock clock~clkctrl memory_write } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.659 ns" { clock {} clock~combout {} clock~clkctrl {} memory_write {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.867 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(0.150 ns) 3.783 ns memory_write~1 2 COMB LCCOMB_X51_Y30_N22 1 " "Info: 2: + IC(2.634 ns) + CELL(0.150 ns) = 3.783 ns; Loc. = LCCOMB_X51_Y30_N22; Fanout = 1; COMB Node = 'memory_write~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.784 ns" { reset memory_write~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.867 ns memory_write 3 REG LCFF_X51_Y30_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.867 ns; Loc. = LCFF_X51_Y30_N23; Fanout = 3; REG Node = 'memory_write'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_write~1 memory_write } "NODE_NAME" } } { "scomp.vhd" "" { Text "//codex2/kafkapa/My Documents/Desktop/scomp/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 31.89 % ) " "Info: Total cell delay = 1.233 ns ( 31.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.634 ns ( 68.11 % ) " "Info: Total interconnect delay = 2.634 ns ( 68.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.867 ns" { reset memory_write~1 memory_write } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.867 ns" { reset {} reset~combout {} memory_write~1 {} memory_write {} } { 0.000ns 0.000ns 2.634ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.659 ns" { clock clock~clkctrl memory_write } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.659 ns" { clock {} clock~combout {} clock~clkctrl {} memory_write {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.867 ns" { reset memory_write~1 memory_write } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.867 ns" { reset {} reset~combout {} memory_write~1 {} memory_write {} } { 0.000ns 0.000ns 2.634ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 11:31:48 2013 " "Info: Processing ended: Mon Oct 14 11:31:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
