Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 23:39:14 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_display_controller_control_sets_placed.rpt
| Design       : test_display_controller
| Device       : xc7a100ti
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               | U_DISPLAY/AND_70[7]_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG |               | U_DISPLAY/CntOut[0]         |                1 |              1 |
|  CLK_IBUF_BUFG |               | U_DISPLAY/CntOut[2]         |                1 |              2 |
|  CLK_IBUF_BUFG |               | U_DISPLAY/CntOut[1]         |                2 |              4 |
|  CLK_IBUF_BUFG |               |                             |                2 |              8 |
|  CLK_IBUF_BUFG |               | RST_IBUF                    |                4 |             14 |
|  CLK_IBUF_BUFG | LOAD          | RST_IBUF                    |               13 |             32 |
+----------------+---------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


