clk_gen_sim_0.sv,systemverilog,xil_defaultlib,../../../../BRAM.srcs/sources_1/ip/clk_gen_sim_0/hdl/clk_gen_sim_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
