{:input (genetic.crossover/dumb-crossover 1214129221 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))) (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire3_36, \\wire4_:missing , wire5_49, wire6_53, wire7_17, wire9_35, wire10_39, wire11_40, wire12_17, wire15_52, \\wire:missing_46_47_50_33_57_43_28 , \\wire54_:missing , \\wire55_:missing , \\wire56_:missing , \\wire59_:missing , \\wire60_:missing , \\wire:missing_61_80_91_75_83 , wire62_17, wire63_84\n, wire65_88, wire66_90, wire67_17, wire68_17);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire10_39;\n  wire wire10_39;\n  output wire11_40;\n  wire wire11_40;\n  output wire12_17;\n  wire wire12_17;\n  output wire15_52;\n  wire wire15_52;\n  wire wire18_17;\n  wire wire18_28;\n  wire wire19_17;\n  wire \\wire19_:missing ;\n  wire wire20_30;\n  wire wire20_32;\n  wire wire20_33;\n  wire wire21_17;\n  wire wire22_17;\n  wire wire22_36;\n  wire wire23_17;\n  wire wire23_38;\n  wire wire24_17;\n  wire \\wire24_:missing ;\n  wire wire25_42;\n  wire wire25_43;\n  wire \\wire25_:missing ;\n  wire wire26_17;\n  wire \\wire26_:missing ;\n  wire \\wire27_:missing ;\n  wire wire30_31;\n  input wire3_36;\n  wire wire3_36;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire wire51_52;\n  input \\wire54_:missing ;\n  wire \\wire54_:missing ;\n  input \\wire55_:missing ;\n  wire \\wire55_:missing ;\n  input \\wire56_:missing ;\n  wire \\wire56_:missing ;\n  wire wire57_86;\n  input \\wire59_:missing ;\n  wire \\wire59_:missing ;\n  input wire5_49;\n  wire wire5_49;\n  input \\wire60_:missing ;\n  wire \\wire60_:missing ;\n  output wire62_17;\n  wire wire62_17;\n  output wire63_84;\n  wire wire63_84;\n  output wire65_88;\n  wire wire65_88;\n  output wire66_90;\n  wire wire66_90;\n  output wire67_17;\n  wire wire67_17;\n  output wire68_17;\n  wire wire68_17;\n  wire wire69;\n  input wire6_53;\n  wire wire6_53;\n  wire wire72_17;\n  wire wire73_17;\n  wire wire73_89;\n  wire wire73_91;\n  wire \\wire76_:missing ;\n  wire wire78_79;\n  output wire7_17;\n  wire wire7_17;\n  wire wire81_82;\n  wire wire83_29;\n  wire wire83_34;\n  wire wire83_35;\n  wire wire83_37;\n  wire wire83_38;\n  wire wire83_39;\n  wire wire83_40;\n  wire wire83_41;\n  wire wire83_42;\n  wire wire83_44;\n  wire wire83_45;\n  wire wire83_48;\n  wire wire83_51;\n  wire wire83_74;\n  wire wire83_76;\n  wire wire83_78;\n  wire wire83_81;\n  wire wire83_84;\n  wire wire83_87;\n  wire wire83_92;\n  wire wire83_93;\n  wire wire87_88;\n  wire wire89_90;\n  wire \\wire94_:missing ;\n  output wire9_35;\n  wire wire9_35;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_46 ;\n  input \\wire:missing_46_47_50_33_57_43_28 ;\n  wire \\wire:missing_46_47_50_33_57_43_28 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_53 ;\n  input \\wire:missing_61_80_91_75_83 ;\n  wire \\wire:missing_61_80_91_75_83 ;\n  wire \\wire:missing_77 ;\n  wire \\wire:missing_80 ;\n  wire \\wire:missing_82 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire18_28, wire18_17 };\n  assign \\wire19_:missing  = 4'h8 >> { \\wire:missing_edge , wire19_17 };\n  assign wire20_30 = 4'h8 >> { wire20_33, wire20_32 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire72_17, wire72_17 };\n  assign wire73_89 = 4'h8 >> { wire73_91, wire73_17 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire21_17, wire21_17 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire22_17, wire22_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire23_17, wire23_38 };\n  assign \\wire24_:missing  = 4'h8 >> { wire24_17, wire24_17 };\n  assign \\wire25_:missing  = 4'h8 >> { wire25_43, wire25_42 };\n  assign \\wire26_:missing  = 4'h8 >> { \\wire:missing_edge , wire26_17 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire12_17 = 1'h0;\n  assign wire69 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire94_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire83_93;\n  assign \\wire:missing_edge  = wire83_92;\n  assign wire73_91 = \\wire:missing_61_80_91_75_83 ;\n  assign wire66_90 = wire89_90;\n  assign wire89_90 = wire73_89;\n  assign wire65_88 = wire87_88;\n  assign wire87_88 = wire83_87;\n  assign \\wire:missing_edge  = wire57_86;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire63_84 = wire83_84;\n  assign wire83_29 = \\wire:missing_61_80_91_75_83 ;\n  assign \\wire:missing_82  = wire81_82;\n  assign wire81_82 = wire83_81;\n  assign \\wire:missing_80  = \\wire:missing_61_80_91_75_83 ;\n  assign \\wire:missing_edge  = wire78_79;\n  assign wire78_79 = wire83_78;\n  assign \\wire:missing_77  = \\wire:missing_edge ;\n  assign \\wire76_:missing  = wire83_76;\n  assign \\wire:missing_edge  = \\wire:missing_61_80_91_75_83 ;\n  assign \\wire:missing_edge  = wire83_74;\n  assign \\wire:missing_53  = wire6_53;\n  assign wire15_52 = wire51_52;\n  assign wire51_52 = wire83_51;\n  assign \\wire:missing_50  = \\wire:missing_46_47_50_33_57_43_28 ;\n  assign \\wire:missing_49  = wire5_49;\n  assign \\wire:missing_edge  = wire83_48;\n  assign \\wire:missing_edge  = \\wire:missing_46_47_50_33_57_43_28 ;\n  assign \\wire:missing_46  = \\wire:missing_46_47_50_33_57_43_28 ;\n  assign \\wire:missing_edge  = wire83_45;\n  assign \\wire:missing_edge  = wire83_44;\n  assign wire25_43 = \\wire:missing_46_47_50_33_57_43_28 ;\n  assign wire25_42 = wire83_42;\n  assign \\wire:missing_41  = wire83_41;\n  assign wire11_40 = wire83_40;\n  assign wire10_39 = wire83_39;\n  assign wire23_38 = wire83_38;\n  assign \\wire:missing_37  = wire83_37;\n  assign wire22_36 = wire3_36;\n  assign wire9_35 = wire83_35;\n  assign \\wire:missing_edge  = wire83_34;\n  assign wire20_33 = \\wire:missing_46_47_50_33_57_43_28 ;\n  assign wire20_32 = \\wire:missing_edge ;\n  assign \\wire:missing_31  = wire30_31;\n  assign wire30_31 = wire20_30;\n  assign \\wire:missing_29  = wire83_29;\n  assign wire18_28 = \\wire:missing_46_47_50_33_57_43_28 ;\n  assign \\wire27_:missing  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:3.1-187.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire3_36, \\wire4_:missing , wire5_49, wire6_53, wire7_17, wire9_35, wire10_39, wire11_40, wire12_17, wire15_52, \\wire:missing_46_47_50_33_57_43_28 , \\wire54_:missing , \\wire55_:missing , \\wire56_:missing , \\wire59_:missing , \\wire60_:missing , \\wire:missing_61_80_91_75_83 , wire62_17, wire63_84\n, wire65_88, wire66_90, wire67_17, wire68_17);\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:6.9-6.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:8.10-8.19\" *)\n  output wire10_39;\n  wire wire10_39;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:10.10-10.19\" *)\n  output wire11_40;\n  wire wire11_40;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:12.10-12.19\" *)\n  output wire12_17;\n  wire wire12_17;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:14.10-14.19\" *)\n  output wire15_52;\n  wire wire15_52;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:17.8-17.17\" *)\n  wire wire18_28;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:20.8-20.17\" *)\n  wire wire20_30;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:21.8-21.17\" *)\n  wire wire20_32;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:22.8-22.17\" *)\n  wire wire20_33;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:25.8-25.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire22_36;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:31.8-31.17\" *)\n  wire wire25_43;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:35.8-35.24\" *)\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:36.8-36.17\" *)\n  wire wire30_31;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:37.9-37.17\" *)\n  input wire3_36;\n  wire wire3_36;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:39.9-39.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:41.8-41.17\" *)\n  wire wire51_52;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:42.9-42.25\" *)\n  input \\wire54_:missing ;\n  wire \\wire54_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:44.9-44.25\" *)\n  input \\wire55_:missing ;\n  wire \\wire55_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:46.9-46.25\" *)\n  input \\wire56_:missing ;\n  wire \\wire56_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:48.8-48.17\" *)\n  wire wire57_86;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:49.9-49.25\" *)\n  input \\wire59_:missing ;\n  wire \\wire59_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:51.9-51.17\" *)\n  input wire5_49;\n  wire wire5_49;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:53.9-53.25\" *)\n  input \\wire60_:missing ;\n  wire \\wire60_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:55.10-55.19\" *)\n  output wire62_17;\n  wire wire62_17;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:57.10-57.19\" *)\n  output wire63_84;\n  wire wire63_84;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:59.10-59.19\" *)\n  output wire65_88;\n  wire wire65_88;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:61.10-61.19\" *)\n  output wire66_90;\n  wire wire66_90;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:63.10-63.19\" *)\n  output wire67_17;\n  wire wire67_17;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:65.10-65.19\" *)\n  output wire68_17;\n  wire wire68_17;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:67.8-67.14\" *)\n  wire wire69;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:68.9-68.17\" *)\n  input wire6_53;\n  wire wire6_53;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:71.8-71.17\" *)\n  wire wire73_17;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:72.8-72.17\" *)\n  wire wire73_89;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:73.8-73.17\" *)\n  wire wire73_91;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:75.8-75.17\" *)\n  wire wire78_79;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:76.10-76.18\" *)\n  output wire7_17;\n  wire wire7_17;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:79.8-79.17\" *)\n  wire wire83_29;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:80.8-80.17\" *)\n  wire wire83_34;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:81.8-81.17\" *)\n  wire wire83_35;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:84.8-84.17\" *)\n  wire wire83_39;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:85.8-85.17\" *)\n  wire wire83_40;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:88.8-88.17\" *)\n  wire wire83_44;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:89.8-89.17\" *)\n  wire wire83_45;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:90.8-90.17\" *)\n  wire wire83_48;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:91.8-91.17\" *)\n  wire wire83_51;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:92.8-92.17\" *)\n  wire wire83_74;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:94.8-94.17\" *)\n  wire wire83_78;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:96.8-96.17\" *)\n  wire wire83_84;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:97.8-97.17\" *)\n  wire wire83_87;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:98.8-98.17\" *)\n  wire wire83_92;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:99.8-99.17\" *)\n  wire wire83_93;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:100.8-100.17\" *)\n  wire wire87_88;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:101.8-101.17\" *)\n  wire wire89_90;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:102.8-102.24\" *)\n  wire \\wire94_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:103.10-103.18\" *)\n  output wire9_35;\n  wire wire9_35;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:105.8-105.24\" *)\n  wire \\wire:missing_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:106.8-106.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:109.8-109.24\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:110.9-110.43\" *)\n  input \\wire:missing_46_47_50_33_57_43_28 ;\n  wire \\wire:missing_46_47_50_33_57_43_28 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:112.8-112.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:113.8-113.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:114.8-114.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:115.9-115.37\" *)\n  input \\wire:missing_61_80_91_75_83 ;\n  wire \\wire:missing_61_80_91_75_83 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:117.8-117.24\" *)\n  wire \\wire:missing_77 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:118.8-118.24\" *)\n  wire \\wire:missing_80 ;\n  (* src = \"/tmp/fuzzmount745B5940/E4D87A87.v:120.9-120.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_39 = 1'hx;\n  assign wire11_40 = 1'hx;\n  assign wire12_17 = 1'h0;\n  assign wire15_52 = 1'hx;\n  assign wire18_28 = 1'h0;\n  assign wire20_30 = 1'h0;\n  assign wire20_32 = 1'h0;\n  assign wire20_33 = 1'h0;\n  assign wire22_36 = wire3_36;\n  assign wire25_43 = 1'h0;\n  assign \\wire27_:missing  = 1'h0;\n  assign wire30_31 = 1'h0;\n  assign wire51_52 = 1'hx;\n  assign wire57_86 = 1'h0;\n  assign wire62_17 = 1'hx;\n  assign wire63_84 = 1'hx;\n  assign wire65_88 = 1'hx;\n  assign wire66_90 = 1'hx;\n  assign wire67_17 = 1'hx;\n  assign wire68_17 = 1'hx;\n  assign wire69 = 1'h0;\n  assign wire73_17 = 1'hx;\n  assign wire73_89 = 1'hx;\n  assign wire73_91 = 1'h0;\n  assign wire78_79 = 1'h0;\n  assign wire7_17 = 1'hx;\n  assign wire83_29 = 1'h0;\n  assign wire83_34 = 1'h0;\n  assign wire83_35 = 1'hx;\n  assign wire83_39 = 1'hx;\n  assign wire83_40 = 1'hx;\n  assign wire83_44 = 1'h0;\n  assign wire83_45 = 1'h0;\n  assign wire83_48 = 1'h0;\n  assign wire83_51 = 1'hx;\n  assign wire83_74 = 1'h0;\n  assign wire83_78 = 1'h0;\n  assign wire83_84 = 1'hx;\n  assign wire83_87 = 1'hx;\n  assign wire83_92 = 1'h0;\n  assign wire83_93 = 1'h0;\n  assign wire87_88 = 1'hx;\n  assign wire89_90 = 1'hx;\n  assign \\wire94_:missing  = 1'h0;\n  assign wire9_35 = 1'hx;\n  assign \\wire:missing_29  = 1'h0;\n  assign \\wire:missing_31  = 1'h0;\n  assign \\wire:missing_46  = 1'h0;\n  assign \\wire:missing_46_47_50_33_57_43_28  = 1'h0;\n  assign \\wire:missing_49  = wire5_49;\n  assign \\wire:missing_50  = 1'h0;\n  assign \\wire:missing_53  = wire6_53;\n  assign \\wire:missing_61_80_91_75_83  = 1'h0;\n  assign \\wire:missing_77  = 1'h0;\n  assign \\wire:missing_80  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  0:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r/src/top.v'.\nSBY  0:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] Copy '/tmp/fuzzmount745B5940/E4D87A87.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r/src/E4D87A87.v'.\nSBY  0:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] Copy '/tmp/fuzzmount745B5940/E4D87A87.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r/src/E4D87A87.post.v'.\nSBY  0:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: abc pdr\nSBY  0:02:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: /tmp/fuzzmount745B5940/top.v:51: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/E4D87A87.v:129$121_Y [0] between cell $shr$/tmp/fuzzmount745B5940/E4D87A87.v:129$121.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/E4D87A87.v:128$120_Y [0] between cell $shr$/tmp/fuzzmount745B5940/E4D87A87.v:128$120.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/E4D87A87.v:127$119_Y [0] between cell $shr$/tmp/fuzzmount745B5940/E4D87A87.v:127$119.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/E4D87A87.v:125$117_Y [0] between cell $shr$/tmp/fuzzmount745B5940/E4D87A87.v:125$117.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/E4D87A87.v:122$114_Y [0] between cell $shr$/tmp/fuzzmount745B5940/E4D87A87.v:122$114.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire9_35 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire7_17 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire68_17 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire67_17 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire65_88 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire63_84 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire62_17 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire15_52 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire11_40 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire10_39 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire presynth.\\wire73_17 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\y_post_7 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\y_pre_7 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:02:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:02:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] base: finished (returncode=0)\nSBY  0:02:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire9_35 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire7_17 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire68_17 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire67_17 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire65_88 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire63_84 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire62_17 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire15_52 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire11_40 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire10_39 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire presynth.\\wire73_17 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\y_post_7 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\y_pre_7 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:02:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] aig: finished (returncode=0)\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: Warning: The network has no constraints.\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: finished (returncode=0)\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] engine_0: Status returned by engine: FAIL\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r'.\nSBY  0:02:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsmhy786r] DONE (FAIL, rc=2)\n", :err ""}}}