$date
	Sun Oct 23 05:49:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#29303
b10000 !
1"
#29306
b10000 &
b10000 %
1$
#29307
0"
#29310
b1000 &
b1000 %
#29314
b100 &
b100 %
#29318
b10 &
b10 %
#29322
b1 &
b1 %
1#
#29326
b0 &
0#
b0 %
0$
#1028425
b10111 !
1"
#1028426
b10111 &
b10111 %
1$
#1028427
0"
#1028430
b1000110 &
b1000110 %
#1028434
b100011 &
b100011 %
#1028438
b1101010 &
b1101010 %
#1028442
b110101 &
b110101 %
#1028446
b10100000 &
b10100000 %
#1028450
b1010000 &
b1010000 %
#1028454
b101000 &
b101000 %
#1028458
b10100 &
b10100 %
#1028462
b1010 &
b1010 %
#1028466
b101 &
b101 %
#1028470
b10000 &
b10000 %
#1028474
b1000 &
b1000 %
#1028478
b100 &
b100 %
#1028482
b10 &
b10 %
#1028486
b1 &
1#
b1 %
#1028490
b0 &
b0 %
0#
0$
#2048596
b110 !
1"
#2048598
b110 &
b110 %
1$
#2048599
0"
#2048602
b11 &
b11 %
#2048606
b1010 &
b1010 %
#2048610
b101 &
b101 %
#2048614
b10000 &
b10000 %
#2048618
b1000 &
b1000 %
#2048622
b100 &
b100 %
#2048626
b10 &
b10 %
#2048630
b1 &
1#
b1 %
#2048634
b0 &
b0 %
0#
0$
#4500012
