v 20121123 2
C 40000 40000 0 0 0 title-B.sym
N 42000 50100 52000 50100 4
N 42800 48800 45000 48800 4
N 45800 48800 48100 48800 4
N 46400 48800 46400 50100 4
N 48900 48800 50200 48800 4
N 52800 50100 54200 50100 4
{
T 52800 50100 5 10 0 1 0 0 1
netname=load1
}
N 41600 47200 52000 47200 4
{
T 43600 47200 5 10 0 1 0 0 1
netname=battery2
}
C 45000 45400 1 270 1 pmos-3.sym
{
T 45500 46000 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 45800 45300 5 10 1 1 180 2 1
refdes=Q13
T 44300 46000 5 10 1 1 0 0 1
value=SUD50P04-08-GE3
T 45000 45400 5 10 0 0 0 0 1
footprint=TO-252-HSbg
}
N 45800 45900 48100 45900 4
N 46400 45900 46400 47200 4
N 48300 45400 48300 45000 4
N 47500 45000 48300 45000 4
N 48900 45900 50200 45900 4
N 52800 47200 53600 47200 4
{
T 52800 47200 5 10 0 1 0 0 1
netname=load1
}
N 42000 44500 52100 44500 4
C 45000 42700 1 270 1 pmos-3.sym
{
T 45500 43300 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 45800 42600 5 10 1 1 180 2 1
refdes=Q16
T 44300 43300 5 10 1 1 0 0 1
value=SUD50P04-08-GE3
T 45000 42700 5 10 0 0 0 0 1
footprint=TO-252-HSbg
}
N 45800 43200 48200 43200 4
N 46500 43200 46500 44500 4
N 48400 42700 48400 42300 4
N 47600 42300 48400 42300 4
N 49000 43200 50200 43200 4
N 52900 44500 53600 44500 4
{
T 52900 44500 5 10 0 1 0 0 1
netname=load1
}
N 42800 41000 42800 48800 4
N 42800 43200 45000 43200 4
N 45000 45900 42800 45900 4
N 45200 45400 45200 45000 4
N 44400 45000 45200 45000 4
N 45200 42700 45200 42300 4
N 44400 42300 45200 42300 4
N 52300 44000 52300 43600 4
N 51500 43600 52300 43600 4
N 52200 46700 52200 46300 4
N 51400 46300 52200 46300 4
N 52200 49600 52200 49200 4
N 51400 49200 52200 49200 4
T 51700 40900 9 10 1 0 0 0 1
BMS Switch MOSFET Switches
N 53600 44500 53600 50100 4
{
T 53600 44500 5 10 0 1 0 0 1
netname=load1
}
N 53600 50100 53600 47200 4
{
T 53600 50100 5 10 0 1 0 0 1
netname=load1
}
N 50200 43200 50200 48800 4
{
T 50200 46200 5 10 0 1 0 0 1
netname=load2
}
C 45000 48300 1 270 1 pmos-3.sym
{
T 45500 48900 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 45800 48200 5 10 1 1 180 2 1
refdes=Q10
T 44300 48900 5 10 1 1 0 0 1
value=SUD50P04-08-GE3
T 45000 48300 5 10 0 0 0 0 1
footprint=TO-252-HSbg
}
C 44700 47900 1 270 1 resistor-1.sym
{
T 45100 48200 5 10 0 0 90 2 1
device=RESISTOR
T 44300 48400 5 10 1 1 180 6 1
refdes=R10
T 44700 47900 5 10 0 0 0 0 1
footprint=R025
T 44300 48000 5 10 1 1 0 0 1
value=1K
}
N 45200 48300 45200 47900 4
N 44400 47900 45200 47900 4
N 48300 48300 48300 47900 4
N 47500 47900 48300 47900 4
N 42800 41000 45100 41000 4
N 49100 41000 49100 42000 4
N 49100 42000 54300 42000 4
C 46000 40800 1 0 1 schottky-1.sym
{
T 45678 41472 5 10 0 0 0 6 1
device=DIODE
T 45659 41632 5 10 0 1 0 6 1
footprint=TO220ACS
T 46000 40500 5 10 1 1 0 6 1
value=MBR1645
T 45600 41300 5 10 1 1 0 6 1
refdes=D7
}
N 46000 41000 49100 41000 4
N 55100 48000 50200 48000 4
N 42000 50100 42000 47900 4
{
T 42000 49700 5 10 0 1 0 0 1
netname=battery1
}
N 42000 47900 41600 47900 4
N 41600 46500 42000 46500 4
N 42000 46500 42000 44500 4
N 54200 50100 54200 48800 4
{
T 54200 50100 5 10 0 1 0 0 1
netname=load1
}
N 54200 48800 55100 48800 4
{
T 54200 48800 5 10 0 1 0 0 1
netname=load1
}
N 54300 42000 54300 47300 4
N 54300 47300 55100 47300 4
C 52000 49600 1 270 1 pmos-3.sym
{
T 52500 50200 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 53200 49700 5 10 1 1 180 2 1
refdes=Q12
T 51500 50200 5 10 1 1 0 0 1
value=SQD45P03-12-GE3
T 52000 49600 5 10 0 0 0 0 1
footprint=TO-252-HSsm
}
C 52000 46700 1 270 1 pmos-3.sym
{
T 52500 47300 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 53200 46800 5 10 1 1 180 2 1
refdes=Q15
T 51500 47300 5 10 1 1 0 0 1
value=SQD45P03-12-GE3
T 52000 46700 5 10 0 0 0 0 1
footprint=TO-252-HSsm
}
C 52100 44000 1 270 1 pmos-3.sym
{
T 52600 44600 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 53300 44100 5 10 1 1 180 2 1
refdes=Q18
T 51600 44600 5 10 1 1 0 0 1
value=SQD45P03-12-GE3
T 52100 44000 5 10 0 0 0 0 1
footprint=TO-252-HSsm
}
C 44700 45000 1 270 1 resistor-1.sym
{
T 45100 45300 5 10 0 0 90 2 1
device=RESISTOR
T 44300 45500 5 10 1 1 180 6 1
refdes=R13
T 44700 45000 5 10 0 0 0 0 1
footprint=R025
T 44400 45100 5 10 1 1 0 0 1
value=1K
}
C 44700 42300 1 270 1 resistor-1.sym
{
T 45100 42600 5 10 0 0 90 2 1
device=RESISTOR
T 44300 42800 5 10 1 1 180 6 1
refdes=R16
T 44700 42300 5 10 0 0 0 0 1
footprint=R025
T 44300 42400 5 10 1 1 0 0 1
value=1K
}
C 47800 47900 1 270 1 resistor-1.sym
{
T 48200 48200 5 10 0 0 90 2 1
device=RESISTOR
T 47400 48400 5 10 1 1 180 6 1
refdes=R11
T 47800 47900 5 10 0 0 0 0 1
footprint=R025
T 47400 48000 5 10 1 1 0 0 1
value=1K
}
C 47800 45000 1 270 1 resistor-1.sym
{
T 48200 45300 5 10 0 0 90 2 1
device=RESISTOR
T 47400 45500 5 10 1 1 180 6 1
refdes=R14
T 47800 45000 5 10 0 0 0 0 1
footprint=R025
T 47400 45100 5 10 1 1 0 0 1
value=1K
}
C 47900 42300 1 270 1 resistor-1.sym
{
T 48300 42600 5 10 0 0 90 2 1
device=RESISTOR
T 47500 42800 5 10 1 1 180 6 1
refdes=R17
T 47900 42300 5 10 0 0 0 0 1
footprint=R025
T 47500 42400 5 10 1 1 0 0 1
value=1K
}
C 51700 49200 1 270 1 resistor-1.sym
{
T 52100 49500 5 10 0 0 90 2 1
device=RESISTOR
T 51300 49700 5 10 1 1 180 6 1
refdes=R12
T 51700 49200 5 10 0 0 0 0 1
footprint=R025
T 51300 49300 5 10 1 1 0 0 1
value=1K
}
C 51700 46300 1 270 1 resistor-1.sym
{
T 52100 46600 5 10 0 0 90 2 1
device=RESISTOR
T 51300 46800 5 10 1 1 180 6 1
refdes=R15
T 51700 46300 5 10 0 0 0 0 1
footprint=R025
T 51300 46400 5 10 1 1 0 0 1
value=1K
}
C 51800 43600 1 270 1 resistor-1.sym
{
T 52200 43900 5 10 0 0 90 2 1
device=RESISTOR
T 51400 44100 5 10 1 1 180 6 1
refdes=R18
T 51800 43600 5 10 0 0 0 0 1
footprint=R025
T 51400 43700 5 10 1 1 0 0 1
value=1K
}
C 41600 48000 1 180 0 output-2.sym
{
T 40700 47800 5 10 0 0 180 0 1
net=Battery1:1
T 41400 47300 5 10 0 0 180 0 1
device=none
T 41300 48200 5 10 1 1 180 1 1
value=Battery1
}
C 41600 47300 1 180 0 output-2.sym
{
T 40700 47100 5 10 0 0 180 0 1
net=Battery2:1
T 41400 46600 5 10 0 0 180 0 1
device=none
T 41300 47500 5 10 1 1 180 1 1
value=Battery2
}
C 41600 46600 1 180 0 output-2.sym
{
T 40700 46400 5 10 0 0 180 0 1
net=Battery3:1
T 41400 45900 5 10 0 0 180 0 1
device=none
T 41300 46800 5 10 1 1 180 1 1
value=Battery3
}
C 55100 48900 1 180 1 output-2.sym
{
T 56000 48700 5 10 0 0 180 6 1
net=Load1:1
T 55300 48200 5 10 0 0 180 6 1
device=none
T 55400 49100 5 10 1 1 180 7 1
value=Load1
}
C 55100 48100 1 180 1 output-2.sym
{
T 56000 47900 5 10 0 0 180 6 1
net=Load2:1
T 55300 47400 5 10 0 0 180 6 1
device=none
T 55400 48300 5 10 1 1 180 7 1
value=Load2
}
C 55100 47400 1 180 1 output-2.sym
{
T 56000 47200 5 10 0 0 180 6 1
net=Panel:1
T 55300 46700 5 10 0 0 180 6 1
device=none
T 55400 47600 5 10 1 1 180 7 1
value=Panel1
}
T 50100 40100 9 10 1 0 0 0 1
3
T 51800 40100 9 10 1 0 0 0 1
3
T 54200 40100 9 10 1 0 0 0 1
K. W. Sarkies
T 54600 40400 9 10 1 0 0 0 1
1.0
C 43000 47800 1 0 0 input-2.sym
{
T 43000 48000 5 10 0 0 0 0 1
net=B1M1:1
T 43600 48500 5 10 0 0 0 0 1
device=none
T 43500 48100 5 10 1 1 180 7 1
value=B1M1
}
C 43000 44900 1 0 0 input-2.sym
{
T 43000 45100 5 10 0 0 0 0 1
net=B2M1:1
T 43600 45600 5 10 0 0 0 0 1
device=none
T 43500 45200 5 10 1 1 180 7 1
value=B2M1
}
C 43000 42200 1 0 0 input-2.sym
{
T 43000 42400 5 10 0 0 0 0 1
net=B3M1:1
T 43600 42900 5 10 0 0 0 0 1
device=none
T 43500 42500 5 10 1 1 180 7 1
value=B3M1
}
C 46100 47800 1 0 0 input-2.sym
{
T 46100 48000 5 10 0 0 0 0 1
net=B1L2:1
T 46700 48500 5 10 0 0 0 0 1
device=none
T 46600 48100 5 10 1 1 180 7 1
value=B1L2
}
C 50000 49100 1 0 0 input-2.sym
{
T 50000 49300 5 10 0 0 0 0 1
net=B1L1:1
T 50600 49800 5 10 0 0 0 0 1
device=none
T 50500 49400 5 10 1 1 180 7 1
value=B1L1
}
C 50000 46200 1 0 0 input-2.sym
{
T 50000 46400 5 10 0 0 0 0 1
net=B2L1:1
T 50600 46900 5 10 0 0 0 0 1
device=none
T 50500 46500 5 10 1 1 180 7 1
value=B2L1
}
C 50100 43500 1 0 0 input-2.sym
{
T 50100 43700 5 10 0 0 0 0 1
net=B3L1:1
T 50700 44200 5 10 0 0 0 0 1
device=none
T 50600 43800 5 10 1 1 180 7 1
value=B3L1
}
C 46200 42200 1 0 0 input-2.sym
{
T 46200 42400 5 10 0 0 0 0 1
net=B3L2:1
T 46800 42900 5 10 0 0 0 0 1
device=none
T 46700 42500 5 10 1 1 180 7 1
value=B3L2
}
C 46100 44900 1 0 0 input-2.sym
{
T 46100 45100 5 10 0 0 0 0 1
net=B2L2:1
T 46700 45600 5 10 0 0 0 0 1
device=none
T 46600 45200 5 10 1 1 180 7 1
value=B2L2
}
C 41500 43100 1 0 1 gnd-1.sym
C 40500 43300 1 0 0 terminal-1.sym
{
T 40810 44050 5 10 0 0 0 0 1
device=terminal
T 40750 43350 5 10 1 1 0 6 1
refdes=TG1
T 40500 43300 5 10 0 0 0 0 1
footprint=Pad_Fat_1
}
C 45500 49500 1 0 0 terminal-1.sym
{
T 45810 50250 5 10 0 0 0 0 1
device=terminal
T 45750 49550 5 10 1 1 0 6 1
refdes=TB1
T 45500 49500 5 10 0 0 0 0 1
footprint=Pad_Fat_1
}
C 45500 46600 1 0 0 terminal-1.sym
{
T 45810 47350 5 10 0 0 0 0 1
device=terminal
T 45750 46650 5 10 1 1 0 6 1
refdes=TB2
T 45500 46600 5 10 0 0 0 0 1
footprint=Pad_Fat_1
}
C 45600 43900 1 0 0 terminal-1.sym
{
T 45910 44650 5 10 0 0 0 0 1
device=terminal
T 45850 43950 5 10 1 1 0 6 1
refdes=TB3
T 45600 43900 5 10 0 0 0 0 1
footprint=Pad_Fat_1
}
C 55100 50000 1 0 1 terminal-1.sym
{
T 54790 50750 5 10 0 0 0 6 1
device=terminal
T 54850 50050 5 10 1 1 0 0 1
refdes=TL1
T 55100 50000 5 10 0 0 0 6 1
footprint=Pad_Fat_1
}
C 51100 45300 1 0 1 terminal-1.sym
{
T 50790 46050 5 10 0 0 0 6 1
device=terminal
T 50850 45350 5 10 1 1 0 0 1
refdes=TL2
T 51100 45300 5 10 0 0 0 6 1
footprint=Pad_Fat_1
}
C 55200 46200 1 0 1 terminal-1.sym
{
T 54890 46950 5 10 0 0 0 6 1
device=terminal
T 54950 46250 5 10 1 1 0 0 1
refdes=TM1
T 55200 46200 5 10 0 0 0 6 1
footprint=Pad_Fat_1
}
C 48100 48300 1 270 1 pmos-3.sym
{
T 48600 48900 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 49300 48400 5 10 1 1 180 2 1
refdes=Q11
T 47600 48900 5 10 1 1 0 0 1
value=SQD45P03-12-GE3
T 48100 48300 5 10 0 0 0 0 1
footprint=TO-252-HSsm
}
C 48100 45400 1 270 1 pmos-3.sym
{
T 48600 46000 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 49300 45500 5 10 1 1 180 2 1
refdes=Q14
T 47600 46000 5 10 1 1 0 0 1
value=SQD45P03-12-GE3
T 48100 45400 5 10 0 0 0 0 1
footprint=TO-252-HSsm
}
C 48200 42700 1 270 1 pmos-3.sym
{
T 48700 43300 5 10 0 0 90 2 1
device=PMOS_TRANSISTOR
T 49400 42800 5 10 1 1 180 2 1
refdes=Q17
T 47700 43300 5 10 1 1 0 0 1
value=SQD45P03-12-GE3
T 48200 42700 5 10 0 0 0 0 1
footprint=TO-252-HSsm
}
