// Seed: 258806159
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    output supply0 id_11
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  assign id_2#(
      .id_1(1),
      .id_1(1),
      .id_1(!1),
      .id_0(-1),
      .id_1({1, 1 | -1'b0}),
      .id_1(1),
      .id_1(1),
      .id_1(1),
      .id_1(1)
  ) = id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
