#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 24 20:13:44 2024
# Process ID: 1173164
# Current directory: /home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1
# Command line: vivado -log design_2_seq_probe_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_seq_probe_wrapper_0_0.tcl
# Log file: /home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/design_2_seq_probe_wrapper_0_0.vds
# Journal file: /home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/vivado.jou
# Running On: duncan-Ub22, OS: Linux, CPU Frequency: 1864.276 MHz, CPU Physical cores: 16, Host memory: 16688 MB
#-----------------------------------------------------------
source design_2_seq_probe_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.543 ; gain = 121.992 ; free physical = 3869 ; free virtual = 14423
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_seq_probe_wrapper_0_0
Command: synth_design -top design_2_seq_probe_wrapper_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1173226
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/duncan/QCS/QCS.srcs/sources_1/new/divider.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.082 ; gain = 368.797 ; free physical = 2838 ; free virtual = 13394
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_seq_probe_wrapper_0_0' [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_seq_probe_wrapper_0_0/synth/design_2_seq_probe_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_wrapper' [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/hdl/seq_probe_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'seq_probe' [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/synth/seq_probe.v:13]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_c_counter_binary_0_0' [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/.Xil/Vivado-1173164-duncan-Ub22/realtime/seq_probe_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_c_counter_binary_0_0' (0#1) [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/.Xil/Vivado-1173164-duncan-Ub22/realtime/seq_probe_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_divider_0_0' [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/.Xil/Vivado-1173164-duncan-Ub22/realtime/seq_probe_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_divider_0_0' (0#1) [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/.Xil/Vivado-1173164-duncan-Ub22/realtime/seq_probe_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seq_probe_encoding_sequencer_0_0' [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/.Xil/Vivado-1173164-duncan-Ub22/realtime/seq_probe_encoding_sequencer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_encoding_sequencer_0_0' (0#1) [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/.Xil/Vivado-1173164-duncan-Ub22/realtime/seq_probe_encoding_sequencer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/synth/seq_probe.v:13]
INFO: [Synth 8-6155] done synthesizing module 'seq_probe_wrapper' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/hdl/seq_probe_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_seq_probe_wrapper_0_0' (0#1) [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_seq_probe_wrapper_0_0/synth/design_2_seq_probe_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.020 ; gain = 437.734 ; free physical = 2765 ; free virtual = 13322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.863 ; gain = 452.578 ; free physical = 2765 ; free virtual = 13322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2911.863 ; gain = 452.578 ; free physical = 2765 ; free virtual = 13322
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.863 ; gain = 0.000 ; free physical = 2765 ; free virtual = 13322
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0_in_context.xdc] for cell 'inst/seq_probe_i/c_counter_binary_0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0_in_context.xdc] for cell 'inst/seq_probe_i/c_counter_binary_0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0_in_context.xdc] for cell 'inst/seq_probe_i/encoding_sequencer_0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0_in_context.xdc] for cell 'inst/seq_probe_i/encoding_sequencer_0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/seq_probe_divider_0_0/seq_probe_divider_0_0_in_context.xdc] for cell 'inst/seq_probe_i/divider_0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/seq_probe_divider_0_0/seq_probe_divider_0_0_in_context.xdc] for cell 'inst/seq_probe_i/divider_0'
Parsing XDC File [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.789 ; gain = 0.000 ; free physical = 2771 ; free virtual = 13327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2960.789 ; gain = 0.000 ; free physical = 2772 ; free virtual = 13329
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2762 ; free virtual = 13320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2762 ; free virtual = 13320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i/encoding_sequencer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seq_probe_i/divider_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2762 ; free virtual = 13320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2762 ; free virtual = 13320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2768 ; free virtual = 13326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2799 ; free virtual = 13357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2799 ; free virtual = 13357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2799 ; free virtual = 13357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |seq_probe_c_counter_binary_0_0   |         1|
|2     |seq_probe_divider_0_0            |         1|
|3     |seq_probe_encoding_sequencer_0_0 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |seq_probe_c_counter_binary_0   |     1|
|2     |seq_probe_divider_0            |     1|
|3     |seq_probe_encoding_sequencer_0 |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2960.789 ; gain = 452.578 ; free physical = 2798 ; free virtual = 13356
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.789 ; gain = 501.504 ; free physical = 2798 ; free virtual = 13356
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.789 ; gain = 0.000 ; free physical = 2798 ; free virtual = 13356
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.789 ; gain = 0.000 ; free physical = 3068 ; free virtual = 13626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 93c924e
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2960.789 ; gain = 771.453 ; free physical = 3068 ; free virtual = 13626
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2526.619; main = 2217.669; forked = 360.872
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3894.938; main = 2928.777; forked = 966.160
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/design_2_seq_probe_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_seq_probe_wrapper_0_0, cache-ID = 310268cc9a3d12f0
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/design_2_seq_probe_wrapper_0_0_synth_1/design_2_seq_probe_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_seq_probe_wrapper_0_0_utilization_synth.rpt -pb design_2_seq_probe_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 20:14:26 2024...
