#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Aug 31 13:36:35 2025
# Process ID: 3607215
# Current directory: /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: hacc-gpu1, OS: Linux, CPU Frequency: 2479.492 MHz, CPU Physical cores: 2, Host memory: 540928 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 32993
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/new/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7vx485tffg1761-2 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3607772
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3006.008 ; gain = 368.801 ; free physical = 346543 ; free virtual = 445841
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.570; parent = 2062.653; children = 124.917
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3974.359; parent = 3011.949; children = 962.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bfs' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs.v:10]
INFO: [Synth 8-6157] synthesizing module 'bfs_queue_RAM_1WNR_BRAM_1R1W' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_queue_RAM_1WNR_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bfs_queue_RAM_1WNR_BRAM_1R1W' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_queue_RAM_1WNR_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bfs_mux_21_64_1_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_mux_21_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bfs_mux_21_64_1_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_mux_21_64_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bfs_mul_7ns_9ns_15_1_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_mul_7ns_9ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bfs_mul_7ns_9ns_15_1_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_mul_7ns_9ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bfs_urem_7ns_3ns_7_11_seq_1' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_urem_7ns_3ns_7_11_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'bfs_urem_7ns_3ns_7_11_seq_1_divseq' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_urem_7ns_3ns_7_11_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bfs_urem_7ns_3ns_7_11_seq_1_divseq' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_urem_7ns_3ns_7_11_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bfs_urem_7ns_3ns_7_11_seq_1' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_urem_7ns_3ns_7_11_seq_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'bfs' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3624/hdl/verilog/bfs_urem_7ns_3ns_7_11_seq_1.v:149]
WARNING: [Synth 8-7129] Port reset in module bfs_queue_RAM_1WNR_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3082.914 ; gain = 445.707 ; free physical = 345687 ; free virtual = 444987
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.570; parent = 2062.653; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.328; parent = 3082.918; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3097.758 ; gain = 460.551 ; free physical = 345729 ; free virtual = 445029
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.570; parent = 2062.653; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4060.172; parent = 3097.762; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3097.758 ; gain = 460.551 ; free physical = 345825 ; free virtual = 445125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.570; parent = 2062.653; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4060.172; parent = 3097.762; children = 962.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3097.758 ; gain = 0.000 ; free physical = 345770 ; free virtual = 445070
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/bfs_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/bfs_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.477 ; gain = 0.000 ; free physical = 344321 ; free virtual = 443662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3261.477 ; gain = 0.000 ; free physical = 344322 ; free virtual = 443667
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 342770 ; free virtual = 441972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.730; parent = 2076.479; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 342729 ; free virtual = 441931
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.730; parent = 2076.479; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 342715 ; free virtual = 441918
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.730; parent = 2076.479; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 342397 ; free virtual = 441601
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.730; parent = 2076.479; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               56 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	               8K Bit	(128 X 64 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 1     
	  22 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 339119 ; free virtual = 438650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.730; parent = 2076.479; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bfs_queue_RAM_1WNR_BRAM_1R1W: | ram_reg    | 128 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|bfs_queue_RAM_1WNR_BRAM_1R1W: | ram_reg    | 128 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 338037 ; free virtual = 437469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2300.184; parent = 2176.703; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bfs_queue_RAM_1WNR_BRAM_1R1W: | ram_reg    | 128 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|bfs_queue_RAM_1WNR_BRAM_1R1W: | ram_reg    | 128 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/queue_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/queue_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 338862 ; free virtual = 438356
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.702; parent = 2180.971; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 336966 ; free virtual = 436239
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.702; parent = 2180.971; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 336874 ; free virtual = 436141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.702; parent = 2180.971; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 336753 ; free virtual = 436020
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.702; parent = 2180.971; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bfs_mul_7ns_9ns_15_1_1 | A*B         | 8      | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |DSP48E1  |     1|
|3     |LUT1     |     4|
|4     |LUT2     |    18|
|5     |LUT3     |   564|
|6     |LUT4     |   172|
|7     |LUT5     |   103|
|8     |LUT6     |    33|
|9     |RAMB36E1 |     2|
|10    |FDRE     |   676|
|11    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 336674 ; free virtual = 435941
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.702; parent = 2180.971; children = 125.039
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4191.875; parent = 3229.465; children = 962.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3261.477 ; gain = 460.551 ; free physical = 336612 ; free virtual = 435880
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3261.477 ; gain = 624.270 ; free physical = 336494 ; free virtual = 435763
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.477 ; gain = 0.000 ; free physical = 336372 ; free virtual = 435641
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_0_hls_inst_0' is not ideal for floorplanning, since the cellview 'bfs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.477 ; gain = 0.000 ; free physical = 335470 ; free virtual = 434740
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9e93e7a1
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3261.477 ; gain = 1093.887 ; free physical = 335578 ; free virtual = 434848
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 6d8de4905138377f
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 13:37:17 2025...
