|wts_for_cartridge
clk => clk.IN1
slot_nreset => slot_nreset.IN1
slot_nint << slot_nint.DB_MAX_OUTPUT_PORT_TYPE
slot_a[0] => slot_a[0].IN1
slot_a[1] => slot_a[1].IN1
slot_a[2] => slot_a[2].IN1
slot_a[3] => slot_a[3].IN1
slot_a[4] => slot_a[4].IN1
slot_a[5] => slot_a[5].IN1
slot_a[6] => slot_a[6].IN1
slot_a[7] => slot_a[7].IN1
slot_a[8] => slot_a[8].IN1
slot_a[9] => slot_a[9].IN1
slot_a[10] => slot_a[10].IN1
slot_a[11] => slot_a[11].IN1
slot_a[12] => slot_a[12].IN1
slot_a[13] => slot_a[13].IN1
slot_a[14] => slot_a[14].IN1
slot_d[0] <> wts_core:u_wts_core.d
slot_d[0] <> slot_d[0]
slot_d[1] <> wts_core:u_wts_core.d
slot_d[1] <> slot_d[1]
slot_d[2] <> wts_core:u_wts_core.d
slot_d[2] <> slot_d[2]
slot_d[3] <> wts_core:u_wts_core.d
slot_d[3] <> slot_d[3]
slot_d[4] <> wts_core:u_wts_core.d
slot_d[4] <> slot_d[4]
slot_d[5] <> wts_core:u_wts_core.d
slot_d[5] <> slot_d[5]
slot_d[6] <> wts_core:u_wts_core.d
slot_d[6] <> slot_d[6]
slot_d[7] <> wts_core:u_wts_core.d
slot_d[7] <> slot_d[7]
slot_nsltsl => mem_ncs.IN1
slot_nsltsl => slot_d.IN0
slot_nsltsl => w_wrreq.IN1
slot_nsltsl => w_rdreq.IN1
slot_nmerq => w_wrreq.IN1
slot_nmerq => w_rdreq.IN1
slot_nrd => ff_nrd1.DATAIN
slot_nrd => slot_d.IN1
slot_nwr => ff_nwr1.DATAIN
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => left_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
sw_mono => right_out.OUTPUTSELECT
mem_ncs << mem_ncs.DB_MAX_OUTPUT_PORT_TYPE
mem_a[0] << wts_core:u_wts_core.mem_a
mem_a[1] << wts_core:u_wts_core.mem_a
mem_a[2] << wts_core:u_wts_core.mem_a
mem_a[3] << wts_core:u_wts_core.mem_a
mem_a[4] << wts_core:u_wts_core.mem_a
mem_a[5] << wts_core:u_wts_core.mem_a
mem_a[6] << wts_core:u_wts_core.mem_a
mem_a[7] << wts_core:u_wts_core.mem_a
left_out[0] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[1] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[2] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[3] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[4] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[5] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[6] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[7] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[8] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[9] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[10] << left_out.DB_MAX_OUTPUT_PORT_TYPE
left_out[11] << left_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[0] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[1] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[2] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[3] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[4] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[5] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[6] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[7] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[8] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[9] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[10] << right_out.DB_MAX_OUTPUT_PORT_TYPE
right_out[11] << right_out.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core
nreset => nreset.IN3
clk => clk.IN3
wrreq => wrreq.IN1
rdreq => rdreq.IN1
wr_active => wr_active.IN1
rd_active => rd_active.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= wts_register:u_wts_register.rddata
q[1] <= wts_register:u_wts_register.rddata
q[2] <= wts_register:u_wts_register.rddata
q[3] <= wts_register:u_wts_register.rddata
q[4] <= wts_register:u_wts_register.rddata
q[5] <= wts_register:u_wts_register.rddata
q[6] <= wts_register:u_wts_register.rddata
q[7] <= wts_register:u_wts_register.rddata
nint <= wts_timer:u_wts_timer.nint
mem_ncs <= wts_register:u_wts_register.ext_memory_nactive
mem_a[0] <= wts_register:u_wts_register.ext_memory_address
mem_a[1] <= wts_register:u_wts_register.ext_memory_address
mem_a[2] <= wts_register:u_wts_register.ext_memory_address
mem_a[3] <= wts_register:u_wts_register.ext_memory_address
mem_a[4] <= wts_register:u_wts_register.ext_memory_address
mem_a[5] <= wts_register:u_wts_register.ext_memory_address
mem_a[6] <= wts_register:u_wts_register.ext_memory_address
mem_a[7] <= wts_register:u_wts_register.ext_memory_address
left_out[0] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[1] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[2] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[3] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[4] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[5] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[6] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[7] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[8] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[9] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[10] <= wts_channel_mixer:u_wts_channel_mixer.left_out
left_out[11] <= wts_channel_mixer:u_wts_channel_mixer.left_out
right_out[0] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[1] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[2] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[3] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[4] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[5] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[6] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[7] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[8] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[9] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[10] <= wts_channel_mixer:u_wts_channel_mixer.right_out
right_out[11] <= wts_channel_mixer:u_wts_channel_mixer.right_out


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer
nreset => nreset.IN12
clk => clk.IN14
ch_a0_key_on => ch_a0_key_on.IN2
ch_a0_key_release => ch_a0_key_release.IN1
ch_a0_key_off => ch_a0_key_off.IN1
ch_b0_key_on => ch_b0_key_on.IN2
ch_b0_key_release => ch_b0_key_release.IN1
ch_b0_key_off => ch_b0_key_off.IN1
ch_c0_key_on => ch_c0_key_on.IN2
ch_c0_key_release => ch_c0_key_release.IN1
ch_c0_key_off => ch_c0_key_off.IN1
ch_d0_key_on => ch_d0_key_on.IN2
ch_d0_key_release => ch_d0_key_release.IN1
ch_d0_key_off => ch_d0_key_off.IN1
ch_e0_key_on => ch_e0_key_on.IN2
ch_e0_key_release => ch_e0_key_release.IN1
ch_e0_key_off => ch_e0_key_off.IN1
ch_a1_key_on => ch_a1_key_on.IN2
ch_a1_key_release => ch_a1_key_release.IN1
ch_a1_key_off => ch_a1_key_off.IN1
ch_b1_key_on => ch_b1_key_on.IN2
ch_b1_key_release => ch_b1_key_release.IN1
ch_b1_key_off => ch_b1_key_off.IN1
ch_c1_key_on => ch_c1_key_on.IN2
ch_c1_key_release => ch_c1_key_release.IN1
ch_c1_key_off => ch_c1_key_off.IN1
ch_d1_key_on => ch_d1_key_on.IN2
ch_d1_key_release => ch_d1_key_release.IN1
ch_d1_key_off => ch_d1_key_off.IN1
ch_e1_key_on => ch_e1_key_on.IN2
ch_e1_key_release => ch_e1_key_release.IN1
ch_e1_key_off => ch_e1_key_off.IN1
sram_id[0] => ff_sram_id[0].DATAIN
sram_id[1] => ff_sram_id[1].DATAIN
sram_id[2] => ff_sram_id[2].DATAIN
sram_id[3] => ff_sram_id[3].DATAIN
sram_a[0] => ff_sram_a[0].DATAIN
sram_a[1] => ff_sram_a[1].DATAIN
sram_a[2] => ff_sram_a[2].DATAIN
sram_a[3] => ff_sram_a[3].DATAIN
sram_a[4] => ff_sram_a[4].DATAIN
sram_a[5] => ff_sram_a[5].DATAIN
sram_a[6] => ff_sram_a[6].DATAIN
sram_d[0] => ff_sram_d.DATAB
sram_d[1] => ff_sram_d.DATAB
sram_d[2] => ff_sram_d.DATAB
sram_d[3] => ff_sram_d.DATAB
sram_d[4] => ff_sram_d.DATAB
sram_d[5] => ff_sram_d.DATAB
sram_d[6] => ff_sram_d.DATAB
sram_d[7] => ff_sram_d.DATAB
sram_oe => ff_sram_oe.OUTPUTSELECT
sram_oe => always2.IN0
sram_we => ff_sram_we.OUTPUTSELECT
sram_we => always2.IN1
sram_q[0] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= sram_q.DB_MAX_OUTPUT_PORT_TYPE
sram_q_en <= ff_sram_q_en.DB_MAX_OUTPUT_PORT_TYPE
left_out[0] <= ff_left_out[0].DB_MAX_OUTPUT_PORT_TYPE
left_out[1] <= ff_left_out[1].DB_MAX_OUTPUT_PORT_TYPE
left_out[2] <= ff_left_out[2].DB_MAX_OUTPUT_PORT_TYPE
left_out[3] <= ff_left_out[3].DB_MAX_OUTPUT_PORT_TYPE
left_out[4] <= ff_left_out[4].DB_MAX_OUTPUT_PORT_TYPE
left_out[5] <= ff_left_out[5].DB_MAX_OUTPUT_PORT_TYPE
left_out[6] <= ff_left_out[6].DB_MAX_OUTPUT_PORT_TYPE
left_out[7] <= ff_left_out[7].DB_MAX_OUTPUT_PORT_TYPE
left_out[8] <= ff_left_out[8].DB_MAX_OUTPUT_PORT_TYPE
left_out[9] <= ff_left_out[9].DB_MAX_OUTPUT_PORT_TYPE
left_out[10] <= ff_left_out[10].DB_MAX_OUTPUT_PORT_TYPE
left_out[11] <= ff_left_out[11].DB_MAX_OUTPUT_PORT_TYPE
right_out[0] <= ff_right_out[0].DB_MAX_OUTPUT_PORT_TYPE
right_out[1] <= ff_right_out[1].DB_MAX_OUTPUT_PORT_TYPE
right_out[2] <= ff_right_out[2].DB_MAX_OUTPUT_PORT_TYPE
right_out[3] <= ff_right_out[3].DB_MAX_OUTPUT_PORT_TYPE
right_out[4] <= ff_right_out[4].DB_MAX_OUTPUT_PORT_TYPE
right_out[5] <= ff_right_out[5].DB_MAX_OUTPUT_PORT_TYPE
right_out[6] <= ff_right_out[6].DB_MAX_OUTPUT_PORT_TYPE
right_out[7] <= ff_right_out[7].DB_MAX_OUTPUT_PORT_TYPE
right_out[8] <= ff_right_out[8].DB_MAX_OUTPUT_PORT_TYPE
right_out[9] <= ff_right_out[9].DB_MAX_OUTPUT_PORT_TYPE
right_out[10] <= ff_right_out[10].DB_MAX_OUTPUT_PORT_TYPE
right_out[11] <= ff_right_out[11].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[0] => Selector3.IN123
reg_volume_a0[1] => Selector2.IN123
reg_volume_a0[2] => Selector1.IN123
reg_volume_a0[3] => Selector0.IN123
reg_enable_a0[0] => Selector9.IN123
reg_enable_a0[1] => Selector8.IN123
reg_noise_enable_a0 => reg_noise_enable_a0.IN1
reg_ar_a0[0] => reg_ar_a0[0].IN1
reg_ar_a0[1] => reg_ar_a0[1].IN1
reg_ar_a0[2] => reg_ar_a0[2].IN1
reg_ar_a0[3] => reg_ar_a0[3].IN1
reg_ar_a0[4] => reg_ar_a0[4].IN1
reg_ar_a0[5] => reg_ar_a0[5].IN1
reg_ar_a0[6] => reg_ar_a0[6].IN1
reg_ar_a0[7] => reg_ar_a0[7].IN1
reg_ar_a0[8] => reg_ar_a0[8].IN1
reg_ar_a0[9] => reg_ar_a0[9].IN1
reg_ar_a0[10] => reg_ar_a0[10].IN1
reg_ar_a0[11] => reg_ar_a0[11].IN1
reg_dr_a0[0] => reg_dr_a0[0].IN1
reg_dr_a0[1] => reg_dr_a0[1].IN1
reg_dr_a0[2] => reg_dr_a0[2].IN1
reg_dr_a0[3] => reg_dr_a0[3].IN1
reg_dr_a0[4] => reg_dr_a0[4].IN1
reg_dr_a0[5] => reg_dr_a0[5].IN1
reg_dr_a0[6] => reg_dr_a0[6].IN1
reg_dr_a0[7] => reg_dr_a0[7].IN1
reg_dr_a0[8] => reg_dr_a0[8].IN1
reg_dr_a0[9] => reg_dr_a0[9].IN1
reg_dr_a0[10] => reg_dr_a0[10].IN1
reg_dr_a0[11] => reg_dr_a0[11].IN1
reg_sr_a0[0] => reg_sr_a0[0].IN1
reg_sr_a0[1] => reg_sr_a0[1].IN1
reg_sr_a0[2] => reg_sr_a0[2].IN1
reg_sr_a0[3] => reg_sr_a0[3].IN1
reg_sr_a0[4] => reg_sr_a0[4].IN1
reg_sr_a0[5] => reg_sr_a0[5].IN1
reg_sr_a0[6] => reg_sr_a0[6].IN1
reg_sr_a0[7] => reg_sr_a0[7].IN1
reg_sr_a0[8] => reg_sr_a0[8].IN1
reg_sr_a0[9] => reg_sr_a0[9].IN1
reg_sr_a0[10] => reg_sr_a0[10].IN1
reg_sr_a0[11] => reg_sr_a0[11].IN1
reg_rr_a0[0] => reg_rr_a0[0].IN1
reg_rr_a0[1] => reg_rr_a0[1].IN1
reg_rr_a0[2] => reg_rr_a0[2].IN1
reg_rr_a0[3] => reg_rr_a0[3].IN1
reg_rr_a0[4] => reg_rr_a0[4].IN1
reg_rr_a0[5] => reg_rr_a0[5].IN1
reg_rr_a0[6] => reg_rr_a0[6].IN1
reg_rr_a0[7] => reg_rr_a0[7].IN1
reg_rr_a0[8] => reg_rr_a0[8].IN1
reg_rr_a0[9] => reg_rr_a0[9].IN1
reg_rr_a0[10] => reg_rr_a0[10].IN1
reg_rr_a0[11] => reg_rr_a0[11].IN1
reg_sl_a0[0] => reg_sl_a0[0].IN1
reg_sl_a0[1] => reg_sl_a0[1].IN1
reg_sl_a0[2] => reg_sl_a0[2].IN1
reg_sl_a0[3] => reg_sl_a0[3].IN1
reg_sl_a0[4] => reg_sl_a0[4].IN1
reg_sl_a0[5] => reg_sl_a0[5].IN1
reg_sl_a0[6] => reg_sl_a0[6].IN1
reg_wave_length_a0[0] => reg_wave_length_a0[0].IN1
reg_wave_length_a0[1] => reg_wave_length_a0[1].IN1
reg_frequency_count_a0[0] => reg_frequency_count_a0[0].IN1
reg_frequency_count_a0[1] => reg_frequency_count_a0[1].IN1
reg_frequency_count_a0[2] => reg_frequency_count_a0[2].IN1
reg_frequency_count_a0[3] => reg_frequency_count_a0[3].IN1
reg_frequency_count_a0[4] => reg_frequency_count_a0[4].IN1
reg_frequency_count_a0[5] => reg_frequency_count_a0[5].IN1
reg_frequency_count_a0[6] => reg_frequency_count_a0[6].IN1
reg_frequency_count_a0[7] => reg_frequency_count_a0[7].IN1
reg_frequency_count_a0[8] => reg_frequency_count_a0[8].IN1
reg_frequency_count_a0[9] => reg_frequency_count_a0[9].IN1
reg_frequency_count_a0[10] => reg_frequency_count_a0[10].IN1
reg_frequency_count_a0[11] => reg_frequency_count_a0[11].IN1
reg_noise_frequency_a0[0] => reg_noise_frequency_a0[0].IN1
reg_noise_frequency_a0[1] => reg_noise_frequency_a0[1].IN1
reg_noise_frequency_a0[2] => reg_noise_frequency_a0[2].IN1
reg_noise_frequency_a0[3] => reg_noise_frequency_a0[3].IN1
reg_noise_frequency_a0[4] => reg_noise_frequency_a0[4].IN1
reg_volume_b0[0] => Selector3.IN124
reg_volume_b0[1] => Selector2.IN124
reg_volume_b0[2] => Selector1.IN124
reg_volume_b0[3] => Selector0.IN124
reg_enable_b0[0] => Selector9.IN124
reg_enable_b0[1] => Selector8.IN124
reg_noise_enable_b0 => reg_noise_enable_b0.IN1
reg_ar_b0[0] => reg_ar_b0[0].IN1
reg_ar_b0[1] => reg_ar_b0[1].IN1
reg_ar_b0[2] => reg_ar_b0[2].IN1
reg_ar_b0[3] => reg_ar_b0[3].IN1
reg_ar_b0[4] => reg_ar_b0[4].IN1
reg_ar_b0[5] => reg_ar_b0[5].IN1
reg_ar_b0[6] => reg_ar_b0[6].IN1
reg_ar_b0[7] => reg_ar_b0[7].IN1
reg_ar_b0[8] => reg_ar_b0[8].IN1
reg_ar_b0[9] => reg_ar_b0[9].IN1
reg_ar_b0[10] => reg_ar_b0[10].IN1
reg_ar_b0[11] => reg_ar_b0[11].IN1
reg_dr_b0[0] => reg_dr_b0[0].IN1
reg_dr_b0[1] => reg_dr_b0[1].IN1
reg_dr_b0[2] => reg_dr_b0[2].IN1
reg_dr_b0[3] => reg_dr_b0[3].IN1
reg_dr_b0[4] => reg_dr_b0[4].IN1
reg_dr_b0[5] => reg_dr_b0[5].IN1
reg_dr_b0[6] => reg_dr_b0[6].IN1
reg_dr_b0[7] => reg_dr_b0[7].IN1
reg_dr_b0[8] => reg_dr_b0[8].IN1
reg_dr_b0[9] => reg_dr_b0[9].IN1
reg_dr_b0[10] => reg_dr_b0[10].IN1
reg_dr_b0[11] => reg_dr_b0[11].IN1
reg_sr_b0[0] => reg_sr_b0[0].IN1
reg_sr_b0[1] => reg_sr_b0[1].IN1
reg_sr_b0[2] => reg_sr_b0[2].IN1
reg_sr_b0[3] => reg_sr_b0[3].IN1
reg_sr_b0[4] => reg_sr_b0[4].IN1
reg_sr_b0[5] => reg_sr_b0[5].IN1
reg_sr_b0[6] => reg_sr_b0[6].IN1
reg_sr_b0[7] => reg_sr_b0[7].IN1
reg_sr_b0[8] => reg_sr_b0[8].IN1
reg_sr_b0[9] => reg_sr_b0[9].IN1
reg_sr_b0[10] => reg_sr_b0[10].IN1
reg_sr_b0[11] => reg_sr_b0[11].IN1
reg_rr_b0[0] => reg_rr_b0[0].IN1
reg_rr_b0[1] => reg_rr_b0[1].IN1
reg_rr_b0[2] => reg_rr_b0[2].IN1
reg_rr_b0[3] => reg_rr_b0[3].IN1
reg_rr_b0[4] => reg_rr_b0[4].IN1
reg_rr_b0[5] => reg_rr_b0[5].IN1
reg_rr_b0[6] => reg_rr_b0[6].IN1
reg_rr_b0[7] => reg_rr_b0[7].IN1
reg_rr_b0[8] => reg_rr_b0[8].IN1
reg_rr_b0[9] => reg_rr_b0[9].IN1
reg_rr_b0[10] => reg_rr_b0[10].IN1
reg_rr_b0[11] => reg_rr_b0[11].IN1
reg_sl_b0[0] => reg_sl_b0[0].IN1
reg_sl_b0[1] => reg_sl_b0[1].IN1
reg_sl_b0[2] => reg_sl_b0[2].IN1
reg_sl_b0[3] => reg_sl_b0[3].IN1
reg_sl_b0[4] => reg_sl_b0[4].IN1
reg_sl_b0[5] => reg_sl_b0[5].IN1
reg_sl_b0[6] => reg_sl_b0[6].IN1
reg_wave_length_b0[0] => reg_wave_length_b0[0].IN1
reg_wave_length_b0[1] => reg_wave_length_b0[1].IN1
reg_frequency_count_b0[0] => reg_frequency_count_b0[0].IN1
reg_frequency_count_b0[1] => reg_frequency_count_b0[1].IN1
reg_frequency_count_b0[2] => reg_frequency_count_b0[2].IN1
reg_frequency_count_b0[3] => reg_frequency_count_b0[3].IN1
reg_frequency_count_b0[4] => reg_frequency_count_b0[4].IN1
reg_frequency_count_b0[5] => reg_frequency_count_b0[5].IN1
reg_frequency_count_b0[6] => reg_frequency_count_b0[6].IN1
reg_frequency_count_b0[7] => reg_frequency_count_b0[7].IN1
reg_frequency_count_b0[8] => reg_frequency_count_b0[8].IN1
reg_frequency_count_b0[9] => reg_frequency_count_b0[9].IN1
reg_frequency_count_b0[10] => reg_frequency_count_b0[10].IN1
reg_frequency_count_b0[11] => reg_frequency_count_b0[11].IN1
reg_noise_frequency_b0[0] => reg_noise_frequency_b0[0].IN1
reg_noise_frequency_b0[1] => reg_noise_frequency_b0[1].IN1
reg_noise_frequency_b0[2] => reg_noise_frequency_b0[2].IN1
reg_noise_frequency_b0[3] => reg_noise_frequency_b0[3].IN1
reg_noise_frequency_b0[4] => reg_noise_frequency_b0[4].IN1
reg_volume_c0[0] => Selector3.IN125
reg_volume_c0[1] => Selector2.IN125
reg_volume_c0[2] => Selector1.IN125
reg_volume_c0[3] => Selector0.IN125
reg_enable_c0[0] => Selector9.IN125
reg_enable_c0[1] => Selector8.IN125
reg_noise_enable_c0 => reg_noise_enable_c0.IN1
reg_ar_c0[0] => reg_ar_c0[0].IN1
reg_ar_c0[1] => reg_ar_c0[1].IN1
reg_ar_c0[2] => reg_ar_c0[2].IN1
reg_ar_c0[3] => reg_ar_c0[3].IN1
reg_ar_c0[4] => reg_ar_c0[4].IN1
reg_ar_c0[5] => reg_ar_c0[5].IN1
reg_ar_c0[6] => reg_ar_c0[6].IN1
reg_ar_c0[7] => reg_ar_c0[7].IN1
reg_ar_c0[8] => reg_ar_c0[8].IN1
reg_ar_c0[9] => reg_ar_c0[9].IN1
reg_ar_c0[10] => reg_ar_c0[10].IN1
reg_ar_c0[11] => reg_ar_c0[11].IN1
reg_dr_c0[0] => reg_dr_c0[0].IN1
reg_dr_c0[1] => reg_dr_c0[1].IN1
reg_dr_c0[2] => reg_dr_c0[2].IN1
reg_dr_c0[3] => reg_dr_c0[3].IN1
reg_dr_c0[4] => reg_dr_c0[4].IN1
reg_dr_c0[5] => reg_dr_c0[5].IN1
reg_dr_c0[6] => reg_dr_c0[6].IN1
reg_dr_c0[7] => reg_dr_c0[7].IN1
reg_dr_c0[8] => reg_dr_c0[8].IN1
reg_dr_c0[9] => reg_dr_c0[9].IN1
reg_dr_c0[10] => reg_dr_c0[10].IN1
reg_dr_c0[11] => reg_dr_c0[11].IN1
reg_sr_c0[0] => reg_sr_c0[0].IN1
reg_sr_c0[1] => reg_sr_c0[1].IN1
reg_sr_c0[2] => reg_sr_c0[2].IN1
reg_sr_c0[3] => reg_sr_c0[3].IN1
reg_sr_c0[4] => reg_sr_c0[4].IN1
reg_sr_c0[5] => reg_sr_c0[5].IN1
reg_sr_c0[6] => reg_sr_c0[6].IN1
reg_sr_c0[7] => reg_sr_c0[7].IN1
reg_sr_c0[8] => reg_sr_c0[8].IN1
reg_sr_c0[9] => reg_sr_c0[9].IN1
reg_sr_c0[10] => reg_sr_c0[10].IN1
reg_sr_c0[11] => reg_sr_c0[11].IN1
reg_rr_c0[0] => reg_rr_c0[0].IN1
reg_rr_c0[1] => reg_rr_c0[1].IN1
reg_rr_c0[2] => reg_rr_c0[2].IN1
reg_rr_c0[3] => reg_rr_c0[3].IN1
reg_rr_c0[4] => reg_rr_c0[4].IN1
reg_rr_c0[5] => reg_rr_c0[5].IN1
reg_rr_c0[6] => reg_rr_c0[6].IN1
reg_rr_c0[7] => reg_rr_c0[7].IN1
reg_rr_c0[8] => reg_rr_c0[8].IN1
reg_rr_c0[9] => reg_rr_c0[9].IN1
reg_rr_c0[10] => reg_rr_c0[10].IN1
reg_rr_c0[11] => reg_rr_c0[11].IN1
reg_sl_c0[0] => reg_sl_c0[0].IN1
reg_sl_c0[1] => reg_sl_c0[1].IN1
reg_sl_c0[2] => reg_sl_c0[2].IN1
reg_sl_c0[3] => reg_sl_c0[3].IN1
reg_sl_c0[4] => reg_sl_c0[4].IN1
reg_sl_c0[5] => reg_sl_c0[5].IN1
reg_sl_c0[6] => reg_sl_c0[6].IN1
reg_wave_length_c0[0] => reg_wave_length_c0[0].IN1
reg_wave_length_c0[1] => reg_wave_length_c0[1].IN1
reg_frequency_count_c0[0] => reg_frequency_count_c0[0].IN1
reg_frequency_count_c0[1] => reg_frequency_count_c0[1].IN1
reg_frequency_count_c0[2] => reg_frequency_count_c0[2].IN1
reg_frequency_count_c0[3] => reg_frequency_count_c0[3].IN1
reg_frequency_count_c0[4] => reg_frequency_count_c0[4].IN1
reg_frequency_count_c0[5] => reg_frequency_count_c0[5].IN1
reg_frequency_count_c0[6] => reg_frequency_count_c0[6].IN1
reg_frequency_count_c0[7] => reg_frequency_count_c0[7].IN1
reg_frequency_count_c0[8] => reg_frequency_count_c0[8].IN1
reg_frequency_count_c0[9] => reg_frequency_count_c0[9].IN1
reg_frequency_count_c0[10] => reg_frequency_count_c0[10].IN1
reg_frequency_count_c0[11] => reg_frequency_count_c0[11].IN1
reg_noise_frequency_c0[0] => reg_noise_frequency_c0[0].IN1
reg_noise_frequency_c0[1] => reg_noise_frequency_c0[1].IN1
reg_noise_frequency_c0[2] => reg_noise_frequency_c0[2].IN1
reg_noise_frequency_c0[3] => reg_noise_frequency_c0[3].IN1
reg_noise_frequency_c0[4] => reg_noise_frequency_c0[4].IN1
reg_volume_d0[0] => Selector3.IN126
reg_volume_d0[1] => Selector2.IN126
reg_volume_d0[2] => Selector1.IN126
reg_volume_d0[3] => Selector0.IN126
reg_enable_d0[0] => Selector9.IN126
reg_enable_d0[1] => Selector8.IN126
reg_noise_enable_d0 => reg_noise_enable_d0.IN1
reg_ar_d0[0] => reg_ar_d0[0].IN1
reg_ar_d0[1] => reg_ar_d0[1].IN1
reg_ar_d0[2] => reg_ar_d0[2].IN1
reg_ar_d0[3] => reg_ar_d0[3].IN1
reg_ar_d0[4] => reg_ar_d0[4].IN1
reg_ar_d0[5] => reg_ar_d0[5].IN1
reg_ar_d0[6] => reg_ar_d0[6].IN1
reg_ar_d0[7] => reg_ar_d0[7].IN1
reg_ar_d0[8] => reg_ar_d0[8].IN1
reg_ar_d0[9] => reg_ar_d0[9].IN1
reg_ar_d0[10] => reg_ar_d0[10].IN1
reg_ar_d0[11] => reg_ar_d0[11].IN1
reg_dr_d0[0] => reg_dr_d0[0].IN1
reg_dr_d0[1] => reg_dr_d0[1].IN1
reg_dr_d0[2] => reg_dr_d0[2].IN1
reg_dr_d0[3] => reg_dr_d0[3].IN1
reg_dr_d0[4] => reg_dr_d0[4].IN1
reg_dr_d0[5] => reg_dr_d0[5].IN1
reg_dr_d0[6] => reg_dr_d0[6].IN1
reg_dr_d0[7] => reg_dr_d0[7].IN1
reg_dr_d0[8] => reg_dr_d0[8].IN1
reg_dr_d0[9] => reg_dr_d0[9].IN1
reg_dr_d0[10] => reg_dr_d0[10].IN1
reg_dr_d0[11] => reg_dr_d0[11].IN1
reg_sr_d0[0] => reg_sr_d0[0].IN1
reg_sr_d0[1] => reg_sr_d0[1].IN1
reg_sr_d0[2] => reg_sr_d0[2].IN1
reg_sr_d0[3] => reg_sr_d0[3].IN1
reg_sr_d0[4] => reg_sr_d0[4].IN1
reg_sr_d0[5] => reg_sr_d0[5].IN1
reg_sr_d0[6] => reg_sr_d0[6].IN1
reg_sr_d0[7] => reg_sr_d0[7].IN1
reg_sr_d0[8] => reg_sr_d0[8].IN1
reg_sr_d0[9] => reg_sr_d0[9].IN1
reg_sr_d0[10] => reg_sr_d0[10].IN1
reg_sr_d0[11] => reg_sr_d0[11].IN1
reg_rr_d0[0] => reg_rr_d0[0].IN1
reg_rr_d0[1] => reg_rr_d0[1].IN1
reg_rr_d0[2] => reg_rr_d0[2].IN1
reg_rr_d0[3] => reg_rr_d0[3].IN1
reg_rr_d0[4] => reg_rr_d0[4].IN1
reg_rr_d0[5] => reg_rr_d0[5].IN1
reg_rr_d0[6] => reg_rr_d0[6].IN1
reg_rr_d0[7] => reg_rr_d0[7].IN1
reg_rr_d0[8] => reg_rr_d0[8].IN1
reg_rr_d0[9] => reg_rr_d0[9].IN1
reg_rr_d0[10] => reg_rr_d0[10].IN1
reg_rr_d0[11] => reg_rr_d0[11].IN1
reg_sl_d0[0] => reg_sl_d0[0].IN1
reg_sl_d0[1] => reg_sl_d0[1].IN1
reg_sl_d0[2] => reg_sl_d0[2].IN1
reg_sl_d0[3] => reg_sl_d0[3].IN1
reg_sl_d0[4] => reg_sl_d0[4].IN1
reg_sl_d0[5] => reg_sl_d0[5].IN1
reg_sl_d0[6] => reg_sl_d0[6].IN1
reg_wave_length_d0[0] => reg_wave_length_d0[0].IN1
reg_wave_length_d0[1] => reg_wave_length_d0[1].IN1
reg_frequency_count_d0[0] => reg_frequency_count_d0[0].IN1
reg_frequency_count_d0[1] => reg_frequency_count_d0[1].IN1
reg_frequency_count_d0[2] => reg_frequency_count_d0[2].IN1
reg_frequency_count_d0[3] => reg_frequency_count_d0[3].IN1
reg_frequency_count_d0[4] => reg_frequency_count_d0[4].IN1
reg_frequency_count_d0[5] => reg_frequency_count_d0[5].IN1
reg_frequency_count_d0[6] => reg_frequency_count_d0[6].IN1
reg_frequency_count_d0[7] => reg_frequency_count_d0[7].IN1
reg_frequency_count_d0[8] => reg_frequency_count_d0[8].IN1
reg_frequency_count_d0[9] => reg_frequency_count_d0[9].IN1
reg_frequency_count_d0[10] => reg_frequency_count_d0[10].IN1
reg_frequency_count_d0[11] => reg_frequency_count_d0[11].IN1
reg_noise_frequency_d0[0] => reg_noise_frequency_d0[0].IN1
reg_noise_frequency_d0[1] => reg_noise_frequency_d0[1].IN1
reg_noise_frequency_d0[2] => reg_noise_frequency_d0[2].IN1
reg_noise_frequency_d0[3] => reg_noise_frequency_d0[3].IN1
reg_noise_frequency_d0[4] => reg_noise_frequency_d0[4].IN1
reg_volume_e0[0] => Selector3.IN127
reg_volume_e0[1] => Selector2.IN127
reg_volume_e0[2] => Selector1.IN127
reg_volume_e0[3] => Selector0.IN127
reg_enable_e0[0] => Selector9.IN127
reg_enable_e0[1] => Selector8.IN127
reg_noise_enable_e0 => reg_noise_enable_e0.IN1
reg_ar_e0[0] => reg_ar_e0[0].IN1
reg_ar_e0[1] => reg_ar_e0[1].IN1
reg_ar_e0[2] => reg_ar_e0[2].IN1
reg_ar_e0[3] => reg_ar_e0[3].IN1
reg_ar_e0[4] => reg_ar_e0[4].IN1
reg_ar_e0[5] => reg_ar_e0[5].IN1
reg_ar_e0[6] => reg_ar_e0[6].IN1
reg_ar_e0[7] => reg_ar_e0[7].IN1
reg_ar_e0[8] => reg_ar_e0[8].IN1
reg_ar_e0[9] => reg_ar_e0[9].IN1
reg_ar_e0[10] => reg_ar_e0[10].IN1
reg_ar_e0[11] => reg_ar_e0[11].IN1
reg_dr_e0[0] => reg_dr_e0[0].IN1
reg_dr_e0[1] => reg_dr_e0[1].IN1
reg_dr_e0[2] => reg_dr_e0[2].IN1
reg_dr_e0[3] => reg_dr_e0[3].IN1
reg_dr_e0[4] => reg_dr_e0[4].IN1
reg_dr_e0[5] => reg_dr_e0[5].IN1
reg_dr_e0[6] => reg_dr_e0[6].IN1
reg_dr_e0[7] => reg_dr_e0[7].IN1
reg_dr_e0[8] => reg_dr_e0[8].IN1
reg_dr_e0[9] => reg_dr_e0[9].IN1
reg_dr_e0[10] => reg_dr_e0[10].IN1
reg_dr_e0[11] => reg_dr_e0[11].IN1
reg_sr_e0[0] => reg_sr_e0[0].IN1
reg_sr_e0[1] => reg_sr_e0[1].IN1
reg_sr_e0[2] => reg_sr_e0[2].IN1
reg_sr_e0[3] => reg_sr_e0[3].IN1
reg_sr_e0[4] => reg_sr_e0[4].IN1
reg_sr_e0[5] => reg_sr_e0[5].IN1
reg_sr_e0[6] => reg_sr_e0[6].IN1
reg_sr_e0[7] => reg_sr_e0[7].IN1
reg_sr_e0[8] => reg_sr_e0[8].IN1
reg_sr_e0[9] => reg_sr_e0[9].IN1
reg_sr_e0[10] => reg_sr_e0[10].IN1
reg_sr_e0[11] => reg_sr_e0[11].IN1
reg_rr_e0[0] => reg_rr_e0[0].IN1
reg_rr_e0[1] => reg_rr_e0[1].IN1
reg_rr_e0[2] => reg_rr_e0[2].IN1
reg_rr_e0[3] => reg_rr_e0[3].IN1
reg_rr_e0[4] => reg_rr_e0[4].IN1
reg_rr_e0[5] => reg_rr_e0[5].IN1
reg_rr_e0[6] => reg_rr_e0[6].IN1
reg_rr_e0[7] => reg_rr_e0[7].IN1
reg_rr_e0[8] => reg_rr_e0[8].IN1
reg_rr_e0[9] => reg_rr_e0[9].IN1
reg_rr_e0[10] => reg_rr_e0[10].IN1
reg_rr_e0[11] => reg_rr_e0[11].IN1
reg_sl_e0[0] => reg_sl_e0[0].IN1
reg_sl_e0[1] => reg_sl_e0[1].IN1
reg_sl_e0[2] => reg_sl_e0[2].IN1
reg_sl_e0[3] => reg_sl_e0[3].IN1
reg_sl_e0[4] => reg_sl_e0[4].IN1
reg_sl_e0[5] => reg_sl_e0[5].IN1
reg_sl_e0[6] => reg_sl_e0[6].IN1
reg_wave_length_e0[0] => reg_wave_length_e0[0].IN1
reg_wave_length_e0[1] => reg_wave_length_e0[1].IN1
reg_frequency_count_e0[0] => reg_frequency_count_e0[0].IN1
reg_frequency_count_e0[1] => reg_frequency_count_e0[1].IN1
reg_frequency_count_e0[2] => reg_frequency_count_e0[2].IN1
reg_frequency_count_e0[3] => reg_frequency_count_e0[3].IN1
reg_frequency_count_e0[4] => reg_frequency_count_e0[4].IN1
reg_frequency_count_e0[5] => reg_frequency_count_e0[5].IN1
reg_frequency_count_e0[6] => reg_frequency_count_e0[6].IN1
reg_frequency_count_e0[7] => reg_frequency_count_e0[7].IN1
reg_frequency_count_e0[8] => reg_frequency_count_e0[8].IN1
reg_frequency_count_e0[9] => reg_frequency_count_e0[9].IN1
reg_frequency_count_e0[10] => reg_frequency_count_e0[10].IN1
reg_frequency_count_e0[11] => reg_frequency_count_e0[11].IN1
reg_noise_frequency_e0[0] => reg_noise_frequency_e0[0].IN1
reg_noise_frequency_e0[1] => reg_noise_frequency_e0[1].IN1
reg_noise_frequency_e0[2] => reg_noise_frequency_e0[2].IN1
reg_noise_frequency_e0[3] => reg_noise_frequency_e0[3].IN1
reg_noise_frequency_e0[4] => reg_noise_frequency_e0[4].IN1
reg_volume_a1[0] => Selector7.IN123
reg_volume_a1[1] => Selector6.IN123
reg_volume_a1[2] => Selector5.IN123
reg_volume_a1[3] => Selector4.IN123
reg_enable_a1[0] => Selector11.IN123
reg_enable_a1[1] => Selector10.IN123
reg_noise_enable_a1 => reg_noise_enable_a1.IN1
reg_ar_a1[0] => reg_ar_a1[0].IN1
reg_ar_a1[1] => reg_ar_a1[1].IN1
reg_ar_a1[2] => reg_ar_a1[2].IN1
reg_ar_a1[3] => reg_ar_a1[3].IN1
reg_ar_a1[4] => reg_ar_a1[4].IN1
reg_ar_a1[5] => reg_ar_a1[5].IN1
reg_ar_a1[6] => reg_ar_a1[6].IN1
reg_ar_a1[7] => reg_ar_a1[7].IN1
reg_ar_a1[8] => reg_ar_a1[8].IN1
reg_ar_a1[9] => reg_ar_a1[9].IN1
reg_ar_a1[10] => reg_ar_a1[10].IN1
reg_ar_a1[11] => reg_ar_a1[11].IN1
reg_dr_a1[0] => reg_dr_a1[0].IN1
reg_dr_a1[1] => reg_dr_a1[1].IN1
reg_dr_a1[2] => reg_dr_a1[2].IN1
reg_dr_a1[3] => reg_dr_a1[3].IN1
reg_dr_a1[4] => reg_dr_a1[4].IN1
reg_dr_a1[5] => reg_dr_a1[5].IN1
reg_dr_a1[6] => reg_dr_a1[6].IN1
reg_dr_a1[7] => reg_dr_a1[7].IN1
reg_dr_a1[8] => reg_dr_a1[8].IN1
reg_dr_a1[9] => reg_dr_a1[9].IN1
reg_dr_a1[10] => reg_dr_a1[10].IN1
reg_dr_a1[11] => reg_dr_a1[11].IN1
reg_sr_a1[0] => reg_sr_a1[0].IN1
reg_sr_a1[1] => reg_sr_a1[1].IN1
reg_sr_a1[2] => reg_sr_a1[2].IN1
reg_sr_a1[3] => reg_sr_a1[3].IN1
reg_sr_a1[4] => reg_sr_a1[4].IN1
reg_sr_a1[5] => reg_sr_a1[5].IN1
reg_sr_a1[6] => reg_sr_a1[6].IN1
reg_sr_a1[7] => reg_sr_a1[7].IN1
reg_sr_a1[8] => reg_sr_a1[8].IN1
reg_sr_a1[9] => reg_sr_a1[9].IN1
reg_sr_a1[10] => reg_sr_a1[10].IN1
reg_sr_a1[11] => reg_sr_a1[11].IN1
reg_rr_a1[0] => reg_rr_a1[0].IN1
reg_rr_a1[1] => reg_rr_a1[1].IN1
reg_rr_a1[2] => reg_rr_a1[2].IN1
reg_rr_a1[3] => reg_rr_a1[3].IN1
reg_rr_a1[4] => reg_rr_a1[4].IN1
reg_rr_a1[5] => reg_rr_a1[5].IN1
reg_rr_a1[6] => reg_rr_a1[6].IN1
reg_rr_a1[7] => reg_rr_a1[7].IN1
reg_rr_a1[8] => reg_rr_a1[8].IN1
reg_rr_a1[9] => reg_rr_a1[9].IN1
reg_rr_a1[10] => reg_rr_a1[10].IN1
reg_rr_a1[11] => reg_rr_a1[11].IN1
reg_sl_a1[0] => reg_sl_a1[0].IN1
reg_sl_a1[1] => reg_sl_a1[1].IN1
reg_sl_a1[2] => reg_sl_a1[2].IN1
reg_sl_a1[3] => reg_sl_a1[3].IN1
reg_sl_a1[4] => reg_sl_a1[4].IN1
reg_sl_a1[5] => reg_sl_a1[5].IN1
reg_sl_a1[6] => reg_sl_a1[6].IN1
reg_wave_length_a1[0] => reg_wave_length_a1[0].IN1
reg_wave_length_a1[1] => reg_wave_length_a1[1].IN1
reg_frequency_count_a1[0] => reg_frequency_count_a1[0].IN1
reg_frequency_count_a1[1] => reg_frequency_count_a1[1].IN1
reg_frequency_count_a1[2] => reg_frequency_count_a1[2].IN1
reg_frequency_count_a1[3] => reg_frequency_count_a1[3].IN1
reg_frequency_count_a1[4] => reg_frequency_count_a1[4].IN1
reg_frequency_count_a1[5] => reg_frequency_count_a1[5].IN1
reg_frequency_count_a1[6] => reg_frequency_count_a1[6].IN1
reg_frequency_count_a1[7] => reg_frequency_count_a1[7].IN1
reg_frequency_count_a1[8] => reg_frequency_count_a1[8].IN1
reg_frequency_count_a1[9] => reg_frequency_count_a1[9].IN1
reg_frequency_count_a1[10] => reg_frequency_count_a1[10].IN1
reg_frequency_count_a1[11] => reg_frequency_count_a1[11].IN1
reg_noise_frequency_a1[0] => reg_noise_frequency_a1[0].IN1
reg_noise_frequency_a1[1] => reg_noise_frequency_a1[1].IN1
reg_noise_frequency_a1[2] => reg_noise_frequency_a1[2].IN1
reg_noise_frequency_a1[3] => reg_noise_frequency_a1[3].IN1
reg_noise_frequency_a1[4] => reg_noise_frequency_a1[4].IN1
reg_volume_b1[0] => Selector7.IN124
reg_volume_b1[1] => Selector6.IN124
reg_volume_b1[2] => Selector5.IN124
reg_volume_b1[3] => Selector4.IN124
reg_enable_b1[0] => Selector11.IN124
reg_enable_b1[1] => Selector10.IN124
reg_noise_enable_b1 => reg_noise_enable_b1.IN1
reg_ar_b1[0] => reg_ar_b1[0].IN1
reg_ar_b1[1] => reg_ar_b1[1].IN1
reg_ar_b1[2] => reg_ar_b1[2].IN1
reg_ar_b1[3] => reg_ar_b1[3].IN1
reg_ar_b1[4] => reg_ar_b1[4].IN1
reg_ar_b1[5] => reg_ar_b1[5].IN1
reg_ar_b1[6] => reg_ar_b1[6].IN1
reg_ar_b1[7] => reg_ar_b1[7].IN1
reg_ar_b1[8] => reg_ar_b1[8].IN1
reg_ar_b1[9] => reg_ar_b1[9].IN1
reg_ar_b1[10] => reg_ar_b1[10].IN1
reg_ar_b1[11] => reg_ar_b1[11].IN1
reg_dr_b1[0] => reg_dr_b1[0].IN1
reg_dr_b1[1] => reg_dr_b1[1].IN1
reg_dr_b1[2] => reg_dr_b1[2].IN1
reg_dr_b1[3] => reg_dr_b1[3].IN1
reg_dr_b1[4] => reg_dr_b1[4].IN1
reg_dr_b1[5] => reg_dr_b1[5].IN1
reg_dr_b1[6] => reg_dr_b1[6].IN1
reg_dr_b1[7] => reg_dr_b1[7].IN1
reg_dr_b1[8] => reg_dr_b1[8].IN1
reg_dr_b1[9] => reg_dr_b1[9].IN1
reg_dr_b1[10] => reg_dr_b1[10].IN1
reg_dr_b1[11] => reg_dr_b1[11].IN1
reg_sr_b1[0] => reg_sr_b1[0].IN1
reg_sr_b1[1] => reg_sr_b1[1].IN1
reg_sr_b1[2] => reg_sr_b1[2].IN1
reg_sr_b1[3] => reg_sr_b1[3].IN1
reg_sr_b1[4] => reg_sr_b1[4].IN1
reg_sr_b1[5] => reg_sr_b1[5].IN1
reg_sr_b1[6] => reg_sr_b1[6].IN1
reg_sr_b1[7] => reg_sr_b1[7].IN1
reg_sr_b1[8] => reg_sr_b1[8].IN1
reg_sr_b1[9] => reg_sr_b1[9].IN1
reg_sr_b1[10] => reg_sr_b1[10].IN1
reg_sr_b1[11] => reg_sr_b1[11].IN1
reg_rr_b1[0] => reg_rr_b1[0].IN1
reg_rr_b1[1] => reg_rr_b1[1].IN1
reg_rr_b1[2] => reg_rr_b1[2].IN1
reg_rr_b1[3] => reg_rr_b1[3].IN1
reg_rr_b1[4] => reg_rr_b1[4].IN1
reg_rr_b1[5] => reg_rr_b1[5].IN1
reg_rr_b1[6] => reg_rr_b1[6].IN1
reg_rr_b1[7] => reg_rr_b1[7].IN1
reg_rr_b1[8] => reg_rr_b1[8].IN1
reg_rr_b1[9] => reg_rr_b1[9].IN1
reg_rr_b1[10] => reg_rr_b1[10].IN1
reg_rr_b1[11] => reg_rr_b1[11].IN1
reg_sl_b1[0] => reg_sl_b1[0].IN1
reg_sl_b1[1] => reg_sl_b1[1].IN1
reg_sl_b1[2] => reg_sl_b1[2].IN1
reg_sl_b1[3] => reg_sl_b1[3].IN1
reg_sl_b1[4] => reg_sl_b1[4].IN1
reg_sl_b1[5] => reg_sl_b1[5].IN1
reg_sl_b1[6] => reg_sl_b1[6].IN1
reg_wave_length_b1[0] => reg_wave_length_b1[0].IN1
reg_wave_length_b1[1] => reg_wave_length_b1[1].IN1
reg_frequency_count_b1[0] => reg_frequency_count_b1[0].IN1
reg_frequency_count_b1[1] => reg_frequency_count_b1[1].IN1
reg_frequency_count_b1[2] => reg_frequency_count_b1[2].IN1
reg_frequency_count_b1[3] => reg_frequency_count_b1[3].IN1
reg_frequency_count_b1[4] => reg_frequency_count_b1[4].IN1
reg_frequency_count_b1[5] => reg_frequency_count_b1[5].IN1
reg_frequency_count_b1[6] => reg_frequency_count_b1[6].IN1
reg_frequency_count_b1[7] => reg_frequency_count_b1[7].IN1
reg_frequency_count_b1[8] => reg_frequency_count_b1[8].IN1
reg_frequency_count_b1[9] => reg_frequency_count_b1[9].IN1
reg_frequency_count_b1[10] => reg_frequency_count_b1[10].IN1
reg_frequency_count_b1[11] => reg_frequency_count_b1[11].IN1
reg_noise_frequency_b1[0] => reg_noise_frequency_b1[0].IN1
reg_noise_frequency_b1[1] => reg_noise_frequency_b1[1].IN1
reg_noise_frequency_b1[2] => reg_noise_frequency_b1[2].IN1
reg_noise_frequency_b1[3] => reg_noise_frequency_b1[3].IN1
reg_noise_frequency_b1[4] => reg_noise_frequency_b1[4].IN1
reg_volume_c1[0] => Selector7.IN125
reg_volume_c1[1] => Selector6.IN125
reg_volume_c1[2] => Selector5.IN125
reg_volume_c1[3] => Selector4.IN125
reg_enable_c1[0] => Selector11.IN125
reg_enable_c1[1] => Selector10.IN125
reg_noise_enable_c1 => reg_noise_enable_c1.IN1
reg_ar_c1[0] => reg_ar_c1[0].IN1
reg_ar_c1[1] => reg_ar_c1[1].IN1
reg_ar_c1[2] => reg_ar_c1[2].IN1
reg_ar_c1[3] => reg_ar_c1[3].IN1
reg_ar_c1[4] => reg_ar_c1[4].IN1
reg_ar_c1[5] => reg_ar_c1[5].IN1
reg_ar_c1[6] => reg_ar_c1[6].IN1
reg_ar_c1[7] => reg_ar_c1[7].IN1
reg_ar_c1[8] => reg_ar_c1[8].IN1
reg_ar_c1[9] => reg_ar_c1[9].IN1
reg_ar_c1[10] => reg_ar_c1[10].IN1
reg_ar_c1[11] => reg_ar_c1[11].IN1
reg_dr_c1[0] => reg_dr_c1[0].IN1
reg_dr_c1[1] => reg_dr_c1[1].IN1
reg_dr_c1[2] => reg_dr_c1[2].IN1
reg_dr_c1[3] => reg_dr_c1[3].IN1
reg_dr_c1[4] => reg_dr_c1[4].IN1
reg_dr_c1[5] => reg_dr_c1[5].IN1
reg_dr_c1[6] => reg_dr_c1[6].IN1
reg_dr_c1[7] => reg_dr_c1[7].IN1
reg_dr_c1[8] => reg_dr_c1[8].IN1
reg_dr_c1[9] => reg_dr_c1[9].IN1
reg_dr_c1[10] => reg_dr_c1[10].IN1
reg_dr_c1[11] => reg_dr_c1[11].IN1
reg_sr_c1[0] => reg_sr_c1[0].IN1
reg_sr_c1[1] => reg_sr_c1[1].IN1
reg_sr_c1[2] => reg_sr_c1[2].IN1
reg_sr_c1[3] => reg_sr_c1[3].IN1
reg_sr_c1[4] => reg_sr_c1[4].IN1
reg_sr_c1[5] => reg_sr_c1[5].IN1
reg_sr_c1[6] => reg_sr_c1[6].IN1
reg_sr_c1[7] => reg_sr_c1[7].IN1
reg_sr_c1[8] => reg_sr_c1[8].IN1
reg_sr_c1[9] => reg_sr_c1[9].IN1
reg_sr_c1[10] => reg_sr_c1[10].IN1
reg_sr_c1[11] => reg_sr_c1[11].IN1
reg_rr_c1[0] => reg_rr_c1[0].IN1
reg_rr_c1[1] => reg_rr_c1[1].IN1
reg_rr_c1[2] => reg_rr_c1[2].IN1
reg_rr_c1[3] => reg_rr_c1[3].IN1
reg_rr_c1[4] => reg_rr_c1[4].IN1
reg_rr_c1[5] => reg_rr_c1[5].IN1
reg_rr_c1[6] => reg_rr_c1[6].IN1
reg_rr_c1[7] => reg_rr_c1[7].IN1
reg_rr_c1[8] => reg_rr_c1[8].IN1
reg_rr_c1[9] => reg_rr_c1[9].IN1
reg_rr_c1[10] => reg_rr_c1[10].IN1
reg_rr_c1[11] => reg_rr_c1[11].IN1
reg_sl_c1[0] => reg_sl_c1[0].IN1
reg_sl_c1[1] => reg_sl_c1[1].IN1
reg_sl_c1[2] => reg_sl_c1[2].IN1
reg_sl_c1[3] => reg_sl_c1[3].IN1
reg_sl_c1[4] => reg_sl_c1[4].IN1
reg_sl_c1[5] => reg_sl_c1[5].IN1
reg_sl_c1[6] => reg_sl_c1[6].IN1
reg_wave_length_c1[0] => reg_wave_length_c1[0].IN1
reg_wave_length_c1[1] => reg_wave_length_c1[1].IN1
reg_frequency_count_c1[0] => reg_frequency_count_c1[0].IN1
reg_frequency_count_c1[1] => reg_frequency_count_c1[1].IN1
reg_frequency_count_c1[2] => reg_frequency_count_c1[2].IN1
reg_frequency_count_c1[3] => reg_frequency_count_c1[3].IN1
reg_frequency_count_c1[4] => reg_frequency_count_c1[4].IN1
reg_frequency_count_c1[5] => reg_frequency_count_c1[5].IN1
reg_frequency_count_c1[6] => reg_frequency_count_c1[6].IN1
reg_frequency_count_c1[7] => reg_frequency_count_c1[7].IN1
reg_frequency_count_c1[8] => reg_frequency_count_c1[8].IN1
reg_frequency_count_c1[9] => reg_frequency_count_c1[9].IN1
reg_frequency_count_c1[10] => reg_frequency_count_c1[10].IN1
reg_frequency_count_c1[11] => reg_frequency_count_c1[11].IN1
reg_noise_frequency_c1[0] => reg_noise_frequency_c1[0].IN1
reg_noise_frequency_c1[1] => reg_noise_frequency_c1[1].IN1
reg_noise_frequency_c1[2] => reg_noise_frequency_c1[2].IN1
reg_noise_frequency_c1[3] => reg_noise_frequency_c1[3].IN1
reg_noise_frequency_c1[4] => reg_noise_frequency_c1[4].IN1
reg_volume_d1[0] => Selector7.IN126
reg_volume_d1[1] => Selector6.IN126
reg_volume_d1[2] => Selector5.IN126
reg_volume_d1[3] => Selector4.IN126
reg_enable_d1[0] => Selector11.IN126
reg_enable_d1[1] => Selector10.IN126
reg_noise_enable_d1 => reg_noise_enable_d1.IN1
reg_ar_d1[0] => reg_ar_d1[0].IN1
reg_ar_d1[1] => reg_ar_d1[1].IN1
reg_ar_d1[2] => reg_ar_d1[2].IN1
reg_ar_d1[3] => reg_ar_d1[3].IN1
reg_ar_d1[4] => reg_ar_d1[4].IN1
reg_ar_d1[5] => reg_ar_d1[5].IN1
reg_ar_d1[6] => reg_ar_d1[6].IN1
reg_ar_d1[7] => reg_ar_d1[7].IN1
reg_ar_d1[8] => reg_ar_d1[8].IN1
reg_ar_d1[9] => reg_ar_d1[9].IN1
reg_ar_d1[10] => reg_ar_d1[10].IN1
reg_ar_d1[11] => reg_ar_d1[11].IN1
reg_dr_d1[0] => reg_dr_d1[0].IN1
reg_dr_d1[1] => reg_dr_d1[1].IN1
reg_dr_d1[2] => reg_dr_d1[2].IN1
reg_dr_d1[3] => reg_dr_d1[3].IN1
reg_dr_d1[4] => reg_dr_d1[4].IN1
reg_dr_d1[5] => reg_dr_d1[5].IN1
reg_dr_d1[6] => reg_dr_d1[6].IN1
reg_dr_d1[7] => reg_dr_d1[7].IN1
reg_dr_d1[8] => reg_dr_d1[8].IN1
reg_dr_d1[9] => reg_dr_d1[9].IN1
reg_dr_d1[10] => reg_dr_d1[10].IN1
reg_dr_d1[11] => reg_dr_d1[11].IN1
reg_sr_d1[0] => reg_sr_d1[0].IN1
reg_sr_d1[1] => reg_sr_d1[1].IN1
reg_sr_d1[2] => reg_sr_d1[2].IN1
reg_sr_d1[3] => reg_sr_d1[3].IN1
reg_sr_d1[4] => reg_sr_d1[4].IN1
reg_sr_d1[5] => reg_sr_d1[5].IN1
reg_sr_d1[6] => reg_sr_d1[6].IN1
reg_sr_d1[7] => reg_sr_d1[7].IN1
reg_sr_d1[8] => reg_sr_d1[8].IN1
reg_sr_d1[9] => reg_sr_d1[9].IN1
reg_sr_d1[10] => reg_sr_d1[10].IN1
reg_sr_d1[11] => reg_sr_d1[11].IN1
reg_rr_d1[0] => reg_rr_d1[0].IN1
reg_rr_d1[1] => reg_rr_d1[1].IN1
reg_rr_d1[2] => reg_rr_d1[2].IN1
reg_rr_d1[3] => reg_rr_d1[3].IN1
reg_rr_d1[4] => reg_rr_d1[4].IN1
reg_rr_d1[5] => reg_rr_d1[5].IN1
reg_rr_d1[6] => reg_rr_d1[6].IN1
reg_rr_d1[7] => reg_rr_d1[7].IN1
reg_rr_d1[8] => reg_rr_d1[8].IN1
reg_rr_d1[9] => reg_rr_d1[9].IN1
reg_rr_d1[10] => reg_rr_d1[10].IN1
reg_rr_d1[11] => reg_rr_d1[11].IN1
reg_sl_d1[0] => reg_sl_d1[0].IN1
reg_sl_d1[1] => reg_sl_d1[1].IN1
reg_sl_d1[2] => reg_sl_d1[2].IN1
reg_sl_d1[3] => reg_sl_d1[3].IN1
reg_sl_d1[4] => reg_sl_d1[4].IN1
reg_sl_d1[5] => reg_sl_d1[5].IN1
reg_sl_d1[6] => reg_sl_d1[6].IN1
reg_wave_length_d1[0] => reg_wave_length_d1[0].IN1
reg_wave_length_d1[1] => reg_wave_length_d1[1].IN1
reg_frequency_count_d1[0] => reg_frequency_count_d1[0].IN1
reg_frequency_count_d1[1] => reg_frequency_count_d1[1].IN1
reg_frequency_count_d1[2] => reg_frequency_count_d1[2].IN1
reg_frequency_count_d1[3] => reg_frequency_count_d1[3].IN1
reg_frequency_count_d1[4] => reg_frequency_count_d1[4].IN1
reg_frequency_count_d1[5] => reg_frequency_count_d1[5].IN1
reg_frequency_count_d1[6] => reg_frequency_count_d1[6].IN1
reg_frequency_count_d1[7] => reg_frequency_count_d1[7].IN1
reg_frequency_count_d1[8] => reg_frequency_count_d1[8].IN1
reg_frequency_count_d1[9] => reg_frequency_count_d1[9].IN1
reg_frequency_count_d1[10] => reg_frequency_count_d1[10].IN1
reg_frequency_count_d1[11] => reg_frequency_count_d1[11].IN1
reg_noise_frequency_d1[0] => reg_noise_frequency_d1[0].IN1
reg_noise_frequency_d1[1] => reg_noise_frequency_d1[1].IN1
reg_noise_frequency_d1[2] => reg_noise_frequency_d1[2].IN1
reg_noise_frequency_d1[3] => reg_noise_frequency_d1[3].IN1
reg_noise_frequency_d1[4] => reg_noise_frequency_d1[4].IN1
reg_volume_e1[0] => Selector7.IN127
reg_volume_e1[1] => Selector6.IN127
reg_volume_e1[2] => Selector5.IN127
reg_volume_e1[3] => Selector4.IN127
reg_enable_e1[0] => Selector11.IN127
reg_enable_e1[1] => Selector10.IN127
reg_noise_enable_e1 => reg_noise_enable_e1.IN1
reg_ar_e1[0] => reg_ar_e1[0].IN1
reg_ar_e1[1] => reg_ar_e1[1].IN1
reg_ar_e1[2] => reg_ar_e1[2].IN1
reg_ar_e1[3] => reg_ar_e1[3].IN1
reg_ar_e1[4] => reg_ar_e1[4].IN1
reg_ar_e1[5] => reg_ar_e1[5].IN1
reg_ar_e1[6] => reg_ar_e1[6].IN1
reg_ar_e1[7] => reg_ar_e1[7].IN1
reg_ar_e1[8] => reg_ar_e1[8].IN1
reg_ar_e1[9] => reg_ar_e1[9].IN1
reg_ar_e1[10] => reg_ar_e1[10].IN1
reg_ar_e1[11] => reg_ar_e1[11].IN1
reg_dr_e1[0] => reg_dr_e1[0].IN1
reg_dr_e1[1] => reg_dr_e1[1].IN1
reg_dr_e1[2] => reg_dr_e1[2].IN1
reg_dr_e1[3] => reg_dr_e1[3].IN1
reg_dr_e1[4] => reg_dr_e1[4].IN1
reg_dr_e1[5] => reg_dr_e1[5].IN1
reg_dr_e1[6] => reg_dr_e1[6].IN1
reg_dr_e1[7] => reg_dr_e1[7].IN1
reg_dr_e1[8] => reg_dr_e1[8].IN1
reg_dr_e1[9] => reg_dr_e1[9].IN1
reg_dr_e1[10] => reg_dr_e1[10].IN1
reg_dr_e1[11] => reg_dr_e1[11].IN1
reg_sr_e1[0] => reg_sr_e1[0].IN1
reg_sr_e1[1] => reg_sr_e1[1].IN1
reg_sr_e1[2] => reg_sr_e1[2].IN1
reg_sr_e1[3] => reg_sr_e1[3].IN1
reg_sr_e1[4] => reg_sr_e1[4].IN1
reg_sr_e1[5] => reg_sr_e1[5].IN1
reg_sr_e1[6] => reg_sr_e1[6].IN1
reg_sr_e1[7] => reg_sr_e1[7].IN1
reg_sr_e1[8] => reg_sr_e1[8].IN1
reg_sr_e1[9] => reg_sr_e1[9].IN1
reg_sr_e1[10] => reg_sr_e1[10].IN1
reg_sr_e1[11] => reg_sr_e1[11].IN1
reg_rr_e1[0] => reg_rr_e1[0].IN1
reg_rr_e1[1] => reg_rr_e1[1].IN1
reg_rr_e1[2] => reg_rr_e1[2].IN1
reg_rr_e1[3] => reg_rr_e1[3].IN1
reg_rr_e1[4] => reg_rr_e1[4].IN1
reg_rr_e1[5] => reg_rr_e1[5].IN1
reg_rr_e1[6] => reg_rr_e1[6].IN1
reg_rr_e1[7] => reg_rr_e1[7].IN1
reg_rr_e1[8] => reg_rr_e1[8].IN1
reg_rr_e1[9] => reg_rr_e1[9].IN1
reg_rr_e1[10] => reg_rr_e1[10].IN1
reg_rr_e1[11] => reg_rr_e1[11].IN1
reg_sl_e1[0] => reg_sl_e1[0].IN1
reg_sl_e1[1] => reg_sl_e1[1].IN1
reg_sl_e1[2] => reg_sl_e1[2].IN1
reg_sl_e1[3] => reg_sl_e1[3].IN1
reg_sl_e1[4] => reg_sl_e1[4].IN1
reg_sl_e1[5] => reg_sl_e1[5].IN1
reg_sl_e1[6] => reg_sl_e1[6].IN1
reg_wave_length_e1[0] => reg_wave_length_e1[0].IN1
reg_wave_length_e1[1] => reg_wave_length_e1[1].IN1
reg_frequency_count_e1[0] => reg_frequency_count_e1[0].IN1
reg_frequency_count_e1[1] => reg_frequency_count_e1[1].IN1
reg_frequency_count_e1[2] => reg_frequency_count_e1[2].IN1
reg_frequency_count_e1[3] => reg_frequency_count_e1[3].IN1
reg_frequency_count_e1[4] => reg_frequency_count_e1[4].IN1
reg_frequency_count_e1[5] => reg_frequency_count_e1[5].IN1
reg_frequency_count_e1[6] => reg_frequency_count_e1[6].IN1
reg_frequency_count_e1[7] => reg_frequency_count_e1[7].IN1
reg_frequency_count_e1[8] => reg_frequency_count_e1[8].IN1
reg_frequency_count_e1[9] => reg_frequency_count_e1[9].IN1
reg_frequency_count_e1[10] => reg_frequency_count_e1[10].IN1
reg_frequency_count_e1[11] => reg_frequency_count_e1[11].IN1
reg_noise_frequency_e1[0] => reg_noise_frequency_e1[0].IN1
reg_noise_frequency_e1[1] => reg_noise_frequency_e1[1].IN1
reg_noise_frequency_e1[2] => reg_noise_frequency_e1[2].IN1
reg_noise_frequency_e1[3] => reg_noise_frequency_e1[3].IN1
reg_noise_frequency_e1[4] => reg_noise_frequency_e1[4].IN1
reg_timer1_channel[0] => Mux0.IN19
reg_timer1_channel[0] => Mux1.IN19
reg_timer1_channel[0] => Mux2.IN9
reg_timer1_channel[0] => Mux3.IN9
reg_timer1_channel[0] => Mux4.IN19
reg_timer1_channel[0] => Mux5.IN19
reg_timer1_channel[1] => Mux0.IN18
reg_timer1_channel[1] => Mux1.IN18
reg_timer1_channel[1] => Mux2.IN8
reg_timer1_channel[1] => Mux3.IN8
reg_timer1_channel[1] => Mux4.IN18
reg_timer1_channel[1] => Mux5.IN18
reg_timer1_channel[2] => Mux0.IN17
reg_timer1_channel[2] => Mux1.IN17
reg_timer1_channel[2] => Mux2.IN7
reg_timer1_channel[2] => Mux3.IN7
reg_timer1_channel[2] => Mux4.IN17
reg_timer1_channel[2] => Mux5.IN17
reg_timer1_channel[3] => Mux0.IN16
reg_timer1_channel[3] => Mux1.IN16
reg_timer1_channel[3] => Mux2.IN6
reg_timer1_channel[3] => Mux3.IN6
reg_timer1_channel[3] => Mux4.IN16
reg_timer1_channel[3] => Mux5.IN16
timer1_trigger <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
timer1_address[0] <= <GND>
timer1_address[1] <= <GND>
timer1_address[2] <= <GND>
timer1_address[3] <= <GND>
timer1_address[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
timer1_address[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
timer1_address[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[0] => Mux6.IN19
reg_timer2_channel[0] => Mux7.IN19
reg_timer2_channel[0] => Mux8.IN9
reg_timer2_channel[0] => Mux9.IN9
reg_timer2_channel[0] => Mux10.IN19
reg_timer2_channel[0] => Mux11.IN19
reg_timer2_channel[1] => Mux6.IN18
reg_timer2_channel[1] => Mux7.IN18
reg_timer2_channel[1] => Mux8.IN8
reg_timer2_channel[1] => Mux9.IN8
reg_timer2_channel[1] => Mux10.IN18
reg_timer2_channel[1] => Mux11.IN18
reg_timer2_channel[2] => Mux6.IN17
reg_timer2_channel[2] => Mux7.IN17
reg_timer2_channel[2] => Mux8.IN7
reg_timer2_channel[2] => Mux9.IN7
reg_timer2_channel[2] => Mux10.IN17
reg_timer2_channel[2] => Mux11.IN17
reg_timer2_channel[3] => Mux6.IN16
reg_timer2_channel[3] => Mux7.IN16
reg_timer2_channel[3] => Mux8.IN6
reg_timer2_channel[3] => Mux9.IN6
reg_timer2_channel[3] => Mux10.IN16
reg_timer2_channel[3] => Mux11.IN16
timer2_trigger <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
timer2_address[0] <= <GND>
timer2_address[1] <= <GND>
timer2_address[2] <= <GND>
timer2_address[3] <= <GND>
timer2_address[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
timer2_address[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
timer2_address[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a0
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a0|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a0|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a0|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b0
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b0|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b0|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b0|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c0
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c0|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c0|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c0|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d0
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d0|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d0|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d0|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e0
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e0|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e0|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e0|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a1
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a1|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a1|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_a1|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b1
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b1|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b1|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_b1|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c1
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c1|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c1|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_c1|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d1
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d1|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d1|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_d1|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e1
nreset => nreset.IN3
clk => clk.IN3
active => active.IN3
address_reset => address_reset.IN1
key_on => key_on.IN1
key_release => key_release.IN1
key_off => key_off.IN1
envelope[0] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= envelope.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[1] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[2] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[3] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[4] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[5] <= wts_tone_generator:u_tone_generator.wave_address
sram_a[6] <= wts_tone_generator:u_tone_generator.wave_address
half_timing <= wts_tone_generator:u_tone_generator.half_timing
reg_noise_enable => reg_noise_enable.IN1
reg_ar[0] => reg_ar[0].IN1
reg_ar[1] => reg_ar[1].IN1
reg_ar[2] => reg_ar[2].IN1
reg_ar[3] => reg_ar[3].IN1
reg_ar[4] => reg_ar[4].IN1
reg_ar[5] => reg_ar[5].IN1
reg_ar[6] => reg_ar[6].IN1
reg_ar[7] => reg_ar[7].IN1
reg_ar[8] => reg_ar[8].IN1
reg_ar[9] => reg_ar[9].IN1
reg_ar[10] => reg_ar[10].IN1
reg_ar[11] => reg_ar[11].IN1
reg_dr[0] => reg_dr[0].IN1
reg_dr[1] => reg_dr[1].IN1
reg_dr[2] => reg_dr[2].IN1
reg_dr[3] => reg_dr[3].IN1
reg_dr[4] => reg_dr[4].IN1
reg_dr[5] => reg_dr[5].IN1
reg_dr[6] => reg_dr[6].IN1
reg_dr[7] => reg_dr[7].IN1
reg_dr[8] => reg_dr[8].IN1
reg_dr[9] => reg_dr[9].IN1
reg_dr[10] => reg_dr[10].IN1
reg_dr[11] => reg_dr[11].IN1
reg_sr[0] => reg_sr[0].IN1
reg_sr[1] => reg_sr[1].IN1
reg_sr[2] => reg_sr[2].IN1
reg_sr[3] => reg_sr[3].IN1
reg_sr[4] => reg_sr[4].IN1
reg_sr[5] => reg_sr[5].IN1
reg_sr[6] => reg_sr[6].IN1
reg_sr[7] => reg_sr[7].IN1
reg_sr[8] => reg_sr[8].IN1
reg_sr[9] => reg_sr[9].IN1
reg_sr[10] => reg_sr[10].IN1
reg_sr[11] => reg_sr[11].IN1
reg_rr[0] => reg_rr[0].IN1
reg_rr[1] => reg_rr[1].IN1
reg_rr[2] => reg_rr[2].IN1
reg_rr[3] => reg_rr[3].IN1
reg_rr[4] => reg_rr[4].IN1
reg_rr[5] => reg_rr[5].IN1
reg_rr[6] => reg_rr[6].IN1
reg_rr[7] => reg_rr[7].IN1
reg_rr[8] => reg_rr[8].IN1
reg_rr[9] => reg_rr[9].IN1
reg_rr[10] => reg_rr[10].IN1
reg_rr[11] => reg_rr[11].IN1
reg_sl[0] => reg_sl[0].IN1
reg_sl[1] => reg_sl[1].IN1
reg_sl[2] => reg_sl[2].IN1
reg_sl[3] => reg_sl[3].IN1
reg_sl[4] => reg_sl[4].IN1
reg_sl[5] => reg_sl[5].IN1
reg_sl[6] => reg_sl[6].IN1
reg_wave_length[0] => reg_wave_length[0].IN1
reg_wave_length[1] => reg_wave_length[1].IN1
reg_frequency_count[0] => reg_frequency_count[0].IN1
reg_frequency_count[1] => reg_frequency_count[1].IN1
reg_frequency_count[2] => reg_frequency_count[2].IN1
reg_frequency_count[3] => reg_frequency_count[3].IN1
reg_frequency_count[4] => reg_frequency_count[4].IN1
reg_frequency_count[5] => reg_frequency_count[5].IN1
reg_frequency_count[6] => reg_frequency_count[6].IN1
reg_frequency_count[7] => reg_frequency_count[7].IN1
reg_frequency_count[8] => reg_frequency_count[8].IN1
reg_frequency_count[9] => reg_frequency_count[9].IN1
reg_frequency_count[10] => reg_frequency_count[10].IN1
reg_frequency_count[11] => reg_frequency_count[11].IN1
reg_noise_frequency_count[0] => reg_noise_frequency_count[0].IN1
reg_noise_frequency_count[1] => reg_noise_frequency_count[1].IN1
reg_noise_frequency_count[2] => reg_noise_frequency_count[2].IN1
reg_noise_frequency_count[3] => reg_noise_frequency_count[3].IN1
reg_noise_frequency_count[4] => reg_noise_frequency_count[4].IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e1|wts_noise_generator:u_noise_generator
nreset => ff_noise[0].PRESET
nreset => ff_noise[1].PRESET
nreset => ff_noise[2].PRESET
nreset => ff_noise[3].PRESET
nreset => ff_noise[4].PRESET
nreset => ff_noise[5].PRESET
nreset => ff_noise[6].PRESET
nreset => ff_noise[7].PRESET
nreset => ff_noise[8].PRESET
nreset => ff_noise[9].PRESET
nreset => ff_noise[10].PRESET
nreset => ff_noise[11].PRESET
nreset => ff_noise[12].PRESET
nreset => ff_noise[13].PRESET
nreset => ff_noise[14].PRESET
nreset => ff_noise[15].PRESET
nreset => ff_noise[16].PRESET
nreset => ff_noise[17].PRESET
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
clk => ff_noise[0].CLK
clk => ff_noise[1].CLK
clk => ff_noise[2].CLK
clk => ff_noise[3].CLK
clk => ff_noise[4].CLK
clk => ff_noise[5].CLK
clk => ff_noise[6].CLK
clk => ff_noise[7].CLK
clk => ff_noise[8].CLK
clk => ff_noise[9].CLK
clk => ff_noise[10].CLK
clk => ff_noise[11].CLK
clk => ff_noise[12].CLK
clk => ff_noise[13].CLK
clk => ff_noise[14].CLK
clk => ff_noise[15].CLK
clk => ff_noise[16].CLK
clk => ff_noise[17].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
active => always1.IN1
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_counter[0].ENA
enable => noise.IN1
noise <= noise.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count[0] => w_count_base[0].DATAB
reg_frequency_count[1] => w_count_base[1].DATAB
reg_frequency_count[2] => w_count_base[2].DATAB
reg_frequency_count[3] => w_count_base[3].DATAB
reg_frequency_count[4] => w_count_base[4].DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e1|wts_adsr_envelope_generator:u_adsr_envelope_generator
nreset => ff_counter[0].ACLR
nreset => ff_counter[1].ACLR
nreset => ff_counter[2].ACLR
nreset => ff_counter[3].ACLR
nreset => ff_counter[4].ACLR
nreset => ff_counter[5].ACLR
nreset => ff_counter[6].ACLR
nreset => ff_counter[7].ACLR
nreset => ff_counter[8].ACLR
nreset => ff_counter[9].ACLR
nreset => ff_counter[10].ACLR
nreset => ff_counter[11].ACLR
nreset => ff_counter[12].ACLR
nreset => ff_counter[13].ACLR
nreset => ff_counter[14].ACLR
nreset => ff_counter[15].ACLR
nreset => ff_level[0].ACLR
nreset => ff_level[1].ACLR
nreset => ff_level[2].ACLR
nreset => ff_level[3].ACLR
nreset => ff_level[4].ACLR
nreset => ff_level[5].ACLR
nreset => ff_level[6].ACLR
nreset => ff_level[7].ACLR
nreset => ff_state[0].ACLR
nreset => ff_state[1].ACLR
nreset => ff_state[2].ACLR
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
clk => ff_counter[0].CLK
clk => ff_counter[1].CLK
clk => ff_counter[2].CLK
clk => ff_counter[3].CLK
clk => ff_counter[4].CLK
clk => ff_counter[5].CLK
clk => ff_counter[6].CLK
clk => ff_counter[7].CLK
clk => ff_counter[8].CLK
clk => ff_counter[9].CLK
clk => ff_counter[10].CLK
clk => ff_counter[11].CLK
clk => ff_counter[12].CLK
clk => ff_counter[13].CLK
clk => ff_counter[14].CLK
clk => ff_counter[15].CLK
clk => ff_level[0].CLK
clk => ff_level[1].CLK
clk => ff_level[2].CLK
clk => ff_level[3].CLK
clk => ff_level[4].CLK
clk => ff_level[5].CLK
clk => ff_level[6].CLK
clk => ff_level[7].CLK
active => ff_level[7].ENA
active => ff_level[6].ENA
active => ff_level[5].ENA
active => ff_level[4].ENA
active => ff_level[3].ENA
active => ff_level[2].ENA
active => ff_level[1].ENA
active => ff_level[0].ENA
active => ff_counter[15].ENA
active => ff_counter[14].ENA
active => ff_counter[13].ENA
active => ff_counter[12].ENA
active => ff_counter[11].ENA
active => ff_counter[10].ENA
active => ff_counter[9].ENA
active => ff_counter[8].ENA
active => ff_counter[7].ENA
active => ff_counter[6].ENA
active => ff_counter[5].ENA
active => ff_counter[4].ENA
active => ff_counter[3].ENA
active => ff_counter[2].ENA
active => ff_counter[1].ENA
active => ff_state[0].ENA
active => ff_counter[0].ENA
active => ff_state[2].ENA
active => ff_state[1].ENA
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => ff_level.OUTPUTSELECT
key_on => always1.IN1
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_on => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_release => ff_state.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => ff_level.OUTPUTSELECT
key_off => w_note_end.IN1
envelope[0] <= ff_level[0].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= ff_level[1].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= ff_level[2].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= ff_level[3].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= ff_level[4].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= ff_level[5].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= ff_level[6].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= ff_level[7].DB_MAX_OUTPUT_PORT_TYPE
reg_ar[0] => Mux11.IN4
reg_ar[0] => Equal1.IN15
reg_ar[1] => Mux10.IN4
reg_ar[1] => Equal1.IN14
reg_ar[2] => Mux9.IN4
reg_ar[2] => Equal1.IN13
reg_ar[3] => Mux8.IN4
reg_ar[3] => Equal1.IN12
reg_ar[4] => Mux7.IN4
reg_ar[4] => Equal1.IN11
reg_ar[5] => Mux6.IN4
reg_ar[5] => Equal1.IN10
reg_ar[6] => Mux5.IN4
reg_ar[6] => Equal1.IN9
reg_ar[7] => Mux4.IN4
reg_ar[7] => Equal1.IN8
reg_ar[8] => Mux3.IN4
reg_ar[8] => Equal1.IN7
reg_ar[9] => Mux2.IN4
reg_ar[9] => Equal1.IN6
reg_ar[10] => Mux1.IN4
reg_ar[10] => Equal1.IN5
reg_ar[11] => Mux0.IN4
reg_ar[11] => Equal1.IN4
reg_dr[0] => Mux11.IN5
reg_dr[1] => Mux10.IN5
reg_dr[2] => Mux9.IN5
reg_dr[3] => Mux8.IN5
reg_dr[4] => Mux7.IN5
reg_dr[5] => Mux6.IN5
reg_dr[6] => Mux5.IN5
reg_dr[7] => Mux4.IN5
reg_dr[8] => Mux3.IN5
reg_dr[9] => Mux2.IN5
reg_dr[10] => Mux1.IN5
reg_dr[11] => Mux0.IN5
reg_sr[0] => Mux11.IN6
reg_sr[1] => Mux10.IN6
reg_sr[2] => Mux9.IN6
reg_sr[3] => Mux8.IN6
reg_sr[4] => Mux7.IN6
reg_sr[5] => Mux6.IN6
reg_sr[6] => Mux5.IN6
reg_sr[7] => Mux4.IN6
reg_sr[8] => Mux3.IN6
reg_sr[9] => Mux2.IN6
reg_sr[10] => Mux1.IN6
reg_sr[11] => Mux0.IN6
reg_rr[0] => Mux11.IN7
reg_rr[1] => Mux10.IN7
reg_rr[2] => Mux9.IN7
reg_rr[3] => Mux8.IN7
reg_rr[4] => Mux7.IN7
reg_rr[5] => Mux6.IN7
reg_rr[6] => Mux5.IN7
reg_rr[7] => Mux4.IN7
reg_rr[8] => Mux3.IN7
reg_rr[9] => Mux2.IN7
reg_rr[10] => Mux1.IN7
reg_rr[11] => Mux0.IN7
reg_sl[0] => Equal4.IN7
reg_sl[1] => Equal4.IN6
reg_sl[2] => Equal4.IN5
reg_sl[3] => Equal4.IN4
reg_sl[4] => Equal4.IN3
reg_sl[5] => Equal4.IN2
reg_sl[6] => Equal4.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_part:u_ch_e1|wts_tone_generator:u_tone_generator
nreset => ff_frequency_count[0].ACLR
nreset => ff_frequency_count[1].ACLR
nreset => ff_frequency_count[2].ACLR
nreset => ff_frequency_count[3].ACLR
nreset => ff_frequency_count[4].ACLR
nreset => ff_frequency_count[5].ACLR
nreset => ff_frequency_count[6].ACLR
nreset => ff_frequency_count[7].ACLR
nreset => ff_frequency_count[8].ACLR
nreset => ff_frequency_count[9].ACLR
nreset => ff_frequency_count[10].ACLR
nreset => ff_frequency_count[11].ACLR
nreset => ff_wave_address[0].ACLR
nreset => ff_wave_address[1].ACLR
nreset => ff_wave_address[2].ACLR
nreset => ff_wave_address[3].ACLR
nreset => ff_wave_address[4].ACLR
nreset => ff_wave_address[5].ACLR
nreset => ff_wave_address[6].ACLR
clk => ff_wave_address[0].CLK
clk => ff_wave_address[1].CLK
clk => ff_wave_address[2].CLK
clk => ff_wave_address[3].CLK
clk => ff_wave_address[4].CLK
clk => ff_wave_address[5].CLK
clk => ff_wave_address[6].CLK
clk => ff_frequency_count[0].CLK
clk => ff_frequency_count[1].CLK
clk => ff_frequency_count[2].CLK
clk => ff_frequency_count[3].CLK
clk => ff_frequency_count[4].CLK
clk => ff_frequency_count[5].CLK
clk => ff_frequency_count[6].CLK
clk => ff_frequency_count[7].CLK
clk => ff_frequency_count[8].CLK
clk => ff_frequency_count[9].CLK
clk => ff_frequency_count[10].CLK
clk => ff_frequency_count[11].CLK
active => ff_frequency_count[11].ENA
active => ff_frequency_count[10].ENA
active => ff_frequency_count[9].ENA
active => ff_frequency_count[8].ENA
active => ff_frequency_count[7].ENA
active => ff_frequency_count[6].ENA
active => ff_frequency_count[5].ENA
active => ff_frequency_count[4].ENA
active => ff_frequency_count[3].ENA
active => ff_frequency_count[2].ENA
active => ff_frequency_count[1].ENA
active => ff_frequency_count[0].ENA
active => ff_wave_address[6].ENA
active => ff_wave_address[5].ENA
active => ff_wave_address[4].ENA
active => ff_wave_address[3].ENA
active => ff_wave_address[2].ENA
active => ff_wave_address[1].ENA
active => ff_wave_address[0].ENA
address_reset => always0.IN1
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
address_reset => ff_wave_address.OUTPUTSELECT
wave_address[0] <= ff_wave_address[0].DB_MAX_OUTPUT_PORT_TYPE
wave_address[1] <= ff_wave_address[1].DB_MAX_OUTPUT_PORT_TYPE
wave_address[2] <= ff_wave_address[2].DB_MAX_OUTPUT_PORT_TYPE
wave_address[3] <= ff_wave_address[3].DB_MAX_OUTPUT_PORT_TYPE
wave_address[4] <= ff_wave_address[4].DB_MAX_OUTPUT_PORT_TYPE
wave_address[5] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
wave_address[6] <= w_address_mask.DB_MAX_OUTPUT_PORT_TYPE
half_timing <= half_timing.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length[0] => w_address_mask.IN1
reg_wave_length[0] => Equal1.IN1
reg_wave_length[0] => Equal3.IN0
reg_wave_length[1] => w_address_mask.IN1
reg_wave_length[1] => Equal1.IN0
reg_wave_length[1] => Equal3.IN1
reg_frequency_count[0] => ff_frequency_count.DATAB
reg_frequency_count[1] => ff_frequency_count.DATAB
reg_frequency_count[2] => ff_frequency_count.DATAB
reg_frequency_count[3] => ff_frequency_count.DATAB
reg_frequency_count[4] => ff_frequency_count.DATAB
reg_frequency_count[5] => ff_frequency_count.DATAB
reg_frequency_count[6] => ff_frequency_count.DATAB
reg_frequency_count[7] => ff_frequency_count.DATAB
reg_frequency_count[8] => ff_frequency_count.DATAB
reg_frequency_count[9] => ff_frequency_count.DATAB
reg_frequency_count[10] => ff_frequency_count.DATAB
reg_frequency_count[11] => ff_frequency_count.DATAB


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00
clk => ram_array.we_a.CLK
clk => ram_array.waddr_a[9].CLK
clk => ram_array.waddr_a[8].CLK
clk => ram_array.waddr_a[7].CLK
clk => ram_array.waddr_a[6].CLK
clk => ram_array.waddr_a[5].CLK
clk => ram_array.waddr_a[4].CLK
clk => ram_array.waddr_a[3].CLK
clk => ram_array.waddr_a[2].CLK
clk => ram_array.waddr_a[1].CLK
clk => ram_array.waddr_a[0].CLK
clk => ram_array.data_a[7].CLK
clk => ram_array.data_a[6].CLK
clk => ram_array.data_a[5].CLK
clk => ram_array.data_a[4].CLK
clk => ram_array.data_a[3].CLK
clk => ram_array.data_a[2].CLK
clk => ram_array.data_a[1].CLK
clk => ram_array.data_a[0].CLK
clk => ff_sram_q[0].CLK
clk => ff_sram_q[1].CLK
clk => ff_sram_q[2].CLK
clk => ff_sram_q[3].CLK
clk => ff_sram_q[4].CLK
clk => ff_sram_q[5].CLK
clk => ff_sram_q[6].CLK
clk => ff_sram_q[7].CLK
clk => ram_array.CLK0
sram_we => ram_array.we_a.DATAIN
sram_we => ff_sram_q[0].ENA
sram_we => ff_sram_q[1].ENA
sram_we => ff_sram_q[2].ENA
sram_we => ff_sram_q[3].ENA
sram_we => ff_sram_q[4].ENA
sram_we => ff_sram_q[5].ENA
sram_we => ff_sram_q[6].ENA
sram_we => ff_sram_q[7].ENA
sram_we => ram_array.WE
sram_a[0] => ram_array.waddr_a[0].DATAIN
sram_a[0] => ram_array.WADDR
sram_a[0] => ram_array.RADDR
sram_a[1] => ram_array.waddr_a[1].DATAIN
sram_a[1] => ram_array.WADDR1
sram_a[1] => ram_array.RADDR1
sram_a[2] => ram_array.waddr_a[2].DATAIN
sram_a[2] => ram_array.WADDR2
sram_a[2] => ram_array.RADDR2
sram_a[3] => ram_array.waddr_a[3].DATAIN
sram_a[3] => ram_array.WADDR3
sram_a[3] => ram_array.RADDR3
sram_a[4] => ram_array.waddr_a[4].DATAIN
sram_a[4] => ram_array.WADDR4
sram_a[4] => ram_array.RADDR4
sram_a[5] => ram_array.waddr_a[5].DATAIN
sram_a[5] => ram_array.WADDR5
sram_a[5] => ram_array.RADDR5
sram_a[6] => ram_array.waddr_a[6].DATAIN
sram_a[6] => ram_array.WADDR6
sram_a[6] => ram_array.RADDR6
sram_a[7] => ram_array.waddr_a[7].DATAIN
sram_a[7] => ram_array.WADDR7
sram_a[7] => ram_array.RADDR7
sram_a[8] => ram_array.waddr_a[8].DATAIN
sram_a[8] => ram_array.WADDR8
sram_a[8] => ram_array.RADDR8
sram_a[9] => ram_array.waddr_a[9].DATAIN
sram_a[9] => ram_array.WADDR9
sram_a[9] => ram_array.RADDR9
sram_d[0] => ram_array.data_a[0].DATAIN
sram_d[0] => ram_array.DATAIN
sram_d[1] => ram_array.data_a[1].DATAIN
sram_d[1] => ram_array.DATAIN1
sram_d[2] => ram_array.data_a[2].DATAIN
sram_d[2] => ram_array.DATAIN2
sram_d[3] => ram_array.data_a[3].DATAIN
sram_d[3] => ram_array.DATAIN3
sram_d[4] => ram_array.data_a[4].DATAIN
sram_d[4] => ram_array.DATAIN4
sram_d[5] => ram_array.data_a[5].DATAIN
sram_d[5] => ram_array.DATAIN5
sram_d[6] => ram_array.data_a[6].DATAIN
sram_d[6] => ram_array.DATAIN6
sram_d[7] => ram_array.data_a[7].DATAIN
sram_d[7] => ram_array.DATAIN7
sram_q[0] <= ff_sram_q[0].DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= ff_sram_q[1].DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= ff_sram_q[2].DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= ff_sram_q[3].DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= ff_sram_q[4].DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= ff_sram_q[5].DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= ff_sram_q[6].DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= ff_sram_q[7].DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10
clk => ram_array.we_a.CLK
clk => ram_array.waddr_a[9].CLK
clk => ram_array.waddr_a[8].CLK
clk => ram_array.waddr_a[7].CLK
clk => ram_array.waddr_a[6].CLK
clk => ram_array.waddr_a[5].CLK
clk => ram_array.waddr_a[4].CLK
clk => ram_array.waddr_a[3].CLK
clk => ram_array.waddr_a[2].CLK
clk => ram_array.waddr_a[1].CLK
clk => ram_array.waddr_a[0].CLK
clk => ram_array.data_a[7].CLK
clk => ram_array.data_a[6].CLK
clk => ram_array.data_a[5].CLK
clk => ram_array.data_a[4].CLK
clk => ram_array.data_a[3].CLK
clk => ram_array.data_a[2].CLK
clk => ram_array.data_a[1].CLK
clk => ram_array.data_a[0].CLK
clk => ff_sram_q[0].CLK
clk => ff_sram_q[1].CLK
clk => ff_sram_q[2].CLK
clk => ff_sram_q[3].CLK
clk => ff_sram_q[4].CLK
clk => ff_sram_q[5].CLK
clk => ff_sram_q[6].CLK
clk => ff_sram_q[7].CLK
clk => ram_array.CLK0
sram_we => ram_array.we_a.DATAIN
sram_we => ff_sram_q[0].ENA
sram_we => ff_sram_q[1].ENA
sram_we => ff_sram_q[2].ENA
sram_we => ff_sram_q[3].ENA
sram_we => ff_sram_q[4].ENA
sram_we => ff_sram_q[5].ENA
sram_we => ff_sram_q[6].ENA
sram_we => ff_sram_q[7].ENA
sram_we => ram_array.WE
sram_a[0] => ram_array.waddr_a[0].DATAIN
sram_a[0] => ram_array.WADDR
sram_a[0] => ram_array.RADDR
sram_a[1] => ram_array.waddr_a[1].DATAIN
sram_a[1] => ram_array.WADDR1
sram_a[1] => ram_array.RADDR1
sram_a[2] => ram_array.waddr_a[2].DATAIN
sram_a[2] => ram_array.WADDR2
sram_a[2] => ram_array.RADDR2
sram_a[3] => ram_array.waddr_a[3].DATAIN
sram_a[3] => ram_array.WADDR3
sram_a[3] => ram_array.RADDR3
sram_a[4] => ram_array.waddr_a[4].DATAIN
sram_a[4] => ram_array.WADDR4
sram_a[4] => ram_array.RADDR4
sram_a[5] => ram_array.waddr_a[5].DATAIN
sram_a[5] => ram_array.WADDR5
sram_a[5] => ram_array.RADDR5
sram_a[6] => ram_array.waddr_a[6].DATAIN
sram_a[6] => ram_array.WADDR6
sram_a[6] => ram_array.RADDR6
sram_a[7] => ram_array.waddr_a[7].DATAIN
sram_a[7] => ram_array.WADDR7
sram_a[7] => ram_array.RADDR7
sram_a[8] => ram_array.waddr_a[8].DATAIN
sram_a[8] => ram_array.WADDR8
sram_a[8] => ram_array.RADDR8
sram_a[9] => ram_array.waddr_a[9].DATAIN
sram_a[9] => ram_array.WADDR9
sram_a[9] => ram_array.RADDR9
sram_d[0] => ram_array.data_a[0].DATAIN
sram_d[0] => ram_array.DATAIN
sram_d[1] => ram_array.data_a[1].DATAIN
sram_d[1] => ram_array.DATAIN1
sram_d[2] => ram_array.data_a[2].DATAIN
sram_d[2] => ram_array.DATAIN2
sram_d[3] => ram_array.data_a[3].DATAIN
sram_d[3] => ram_array.DATAIN3
sram_d[4] => ram_array.data_a[4].DATAIN
sram_d[4] => ram_array.DATAIN4
sram_d[5] => ram_array.data_a[5].DATAIN
sram_d[5] => ram_array.DATAIN5
sram_d[6] => ram_array.data_a[6].DATAIN
sram_d[6] => ram_array.DATAIN6
sram_d[7] => ram_array.data_a[7].DATAIN
sram_d[7] => ram_array.DATAIN7
sram_q[0] <= ff_sram_q[0].DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= ff_sram_q[1].DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= ff_sram_q[2].DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= ff_sram_q[3].DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= ff_sram_q[4].DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= ff_sram_q[5].DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= ff_sram_q[6].DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= ff_sram_q[7].DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0
nreset => ff_channel[0].ACLR
nreset => ff_channel[1].ACLR
nreset => ff_channel[2].ACLR
nreset => ff_channel[3].ACLR
nreset => ff_channel[4].ACLR
nreset => ff_channel[5].ACLR
nreset => ff_channel[6].ACLR
nreset => ff_channel[7].ACLR
nreset => ff_channel_wave[0].ACLR
nreset => ff_channel_wave[1].ACLR
nreset => ff_channel_wave[2].ACLR
nreset => ff_channel_wave[3].ACLR
nreset => ff_channel_wave[4].ACLR
nreset => ff_channel_wave[5].ACLR
nreset => ff_channel_wave[6].ACLR
nreset => ff_channel_wave[7].ACLR
nreset => ff_envelope[0].ACLR
nreset => ff_envelope[1].ACLR
nreset => ff_envelope[2].ACLR
nreset => ff_envelope[3].ACLR
nreset => ff_envelope[4].ACLR
nreset => ff_envelope[5].ACLR
nreset => ff_envelope[6].ACLR
nreset => ff_envelope[7].ACLR
nreset => ff_wave[0].ACLR
nreset => ff_wave[1].ACLR
nreset => ff_wave[2].ACLR
nreset => ff_wave[3].ACLR
nreset => ff_wave[4].ACLR
nreset => ff_wave[5].ACLR
nreset => ff_wave[6].ACLR
nreset => ff_wave[7].ACLR
clk => ff_channel[0].CLK
clk => ff_channel[1].CLK
clk => ff_channel[2].CLK
clk => ff_channel[3].CLK
clk => ff_channel[4].CLK
clk => ff_channel[5].CLK
clk => ff_channel[6].CLK
clk => ff_channel[7].CLK
clk => ff_channel_wave[0].CLK
clk => ff_channel_wave[1].CLK
clk => ff_channel_wave[2].CLK
clk => ff_channel_wave[3].CLK
clk => ff_channel_wave[4].CLK
clk => ff_channel_wave[5].CLK
clk => ff_channel_wave[6].CLK
clk => ff_channel_wave[7].CLK
clk => ff_envelope[0].CLK
clk => ff_envelope[1].CLK
clk => ff_envelope[2].CLK
clk => ff_envelope[3].CLK
clk => ff_envelope[4].CLK
clk => ff_envelope[5].CLK
clk => ff_envelope[6].CLK
clk => ff_envelope[7].CLK
clk => ff_wave[0].CLK
clk => ff_wave[1].CLK
clk => ff_wave[2].CLK
clk => ff_wave[3].CLK
clk => ff_wave[4].CLK
clk => ff_wave[5].CLK
clk => ff_wave[6].CLK
clk => ff_wave[7].CLK
envelope[0] => ff_envelope[0].DATAIN
envelope[1] => ff_envelope[1].DATAIN
envelope[2] => ff_envelope[2].DATAIN
envelope[3] => ff_envelope[3].DATAIN
envelope[4] => ff_envelope[4].DATAIN
envelope[5] => ff_envelope[5].DATAIN
envelope[6] => ff_envelope[6].DATAIN
envelope[7] => ff_envelope[7].DATAIN
sram_q[0] => ff_wave[0].DATAIN
sram_q[1] => ff_wave[1].DATAIN
sram_q[2] => ff_wave[2].DATAIN
sram_q[3] => ff_wave[3].DATAIN
sram_q[4] => ff_wave[4].DATAIN
sram_q[5] => ff_wave[5].DATAIN
sram_q[6] => ff_wave[6].DATAIN
sram_q[7] => ff_wave[7].DATAIN
channel[0] <= ff_channel[0].DB_MAX_OUTPUT_PORT_TYPE
channel[1] <= ff_channel[1].DB_MAX_OUTPUT_PORT_TYPE
channel[2] <= ff_channel[2].DB_MAX_OUTPUT_PORT_TYPE
channel[3] <= ff_channel[3].DB_MAX_OUTPUT_PORT_TYPE
channel[4] <= ff_channel[4].DB_MAX_OUTPUT_PORT_TYPE
channel[5] <= ff_channel[5].DB_MAX_OUTPUT_PORT_TYPE
channel[6] <= ff_channel[6].DB_MAX_OUTPUT_PORT_TYPE
channel[7] <= ff_channel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_volume[0] => Mult1.IN4
reg_volume[1] => Mult1.IN3
reg_volume[2] => Mult1.IN2
reg_volume[3] => Mult1.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1
nreset => ff_channel[0].ACLR
nreset => ff_channel[1].ACLR
nreset => ff_channel[2].ACLR
nreset => ff_channel[3].ACLR
nreset => ff_channel[4].ACLR
nreset => ff_channel[5].ACLR
nreset => ff_channel[6].ACLR
nreset => ff_channel[7].ACLR
nreset => ff_channel_wave[0].ACLR
nreset => ff_channel_wave[1].ACLR
nreset => ff_channel_wave[2].ACLR
nreset => ff_channel_wave[3].ACLR
nreset => ff_channel_wave[4].ACLR
nreset => ff_channel_wave[5].ACLR
nreset => ff_channel_wave[6].ACLR
nreset => ff_channel_wave[7].ACLR
nreset => ff_envelope[0].ACLR
nreset => ff_envelope[1].ACLR
nreset => ff_envelope[2].ACLR
nreset => ff_envelope[3].ACLR
nreset => ff_envelope[4].ACLR
nreset => ff_envelope[5].ACLR
nreset => ff_envelope[6].ACLR
nreset => ff_envelope[7].ACLR
nreset => ff_wave[0].ACLR
nreset => ff_wave[1].ACLR
nreset => ff_wave[2].ACLR
nreset => ff_wave[3].ACLR
nreset => ff_wave[4].ACLR
nreset => ff_wave[5].ACLR
nreset => ff_wave[6].ACLR
nreset => ff_wave[7].ACLR
clk => ff_channel[0].CLK
clk => ff_channel[1].CLK
clk => ff_channel[2].CLK
clk => ff_channel[3].CLK
clk => ff_channel[4].CLK
clk => ff_channel[5].CLK
clk => ff_channel[6].CLK
clk => ff_channel[7].CLK
clk => ff_channel_wave[0].CLK
clk => ff_channel_wave[1].CLK
clk => ff_channel_wave[2].CLK
clk => ff_channel_wave[3].CLK
clk => ff_channel_wave[4].CLK
clk => ff_channel_wave[5].CLK
clk => ff_channel_wave[6].CLK
clk => ff_channel_wave[7].CLK
clk => ff_envelope[0].CLK
clk => ff_envelope[1].CLK
clk => ff_envelope[2].CLK
clk => ff_envelope[3].CLK
clk => ff_envelope[4].CLK
clk => ff_envelope[5].CLK
clk => ff_envelope[6].CLK
clk => ff_envelope[7].CLK
clk => ff_wave[0].CLK
clk => ff_wave[1].CLK
clk => ff_wave[2].CLK
clk => ff_wave[3].CLK
clk => ff_wave[4].CLK
clk => ff_wave[5].CLK
clk => ff_wave[6].CLK
clk => ff_wave[7].CLK
envelope[0] => ff_envelope[0].DATAIN
envelope[1] => ff_envelope[1].DATAIN
envelope[2] => ff_envelope[2].DATAIN
envelope[3] => ff_envelope[3].DATAIN
envelope[4] => ff_envelope[4].DATAIN
envelope[5] => ff_envelope[5].DATAIN
envelope[6] => ff_envelope[6].DATAIN
envelope[7] => ff_envelope[7].DATAIN
sram_q[0] => ff_wave[0].DATAIN
sram_q[1] => ff_wave[1].DATAIN
sram_q[2] => ff_wave[2].DATAIN
sram_q[3] => ff_wave[3].DATAIN
sram_q[4] => ff_wave[4].DATAIN
sram_q[5] => ff_wave[5].DATAIN
sram_q[6] => ff_wave[6].DATAIN
sram_q[7] => ff_wave[7].DATAIN
channel[0] <= ff_channel[0].DB_MAX_OUTPUT_PORT_TYPE
channel[1] <= ff_channel[1].DB_MAX_OUTPUT_PORT_TYPE
channel[2] <= ff_channel[2].DB_MAX_OUTPUT_PORT_TYPE
channel[3] <= ff_channel[3].DB_MAX_OUTPUT_PORT_TYPE
channel[4] <= ff_channel[4].DB_MAX_OUTPUT_PORT_TYPE
channel[5] <= ff_channel[5].DB_MAX_OUTPUT_PORT_TYPE
channel[6] <= ff_channel[6].DB_MAX_OUTPUT_PORT_TYPE
channel[7] <= ff_channel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_volume[0] => Mult1.IN4
reg_volume[1] => Mult1.IN3
reg_volume[2] => Mult1.IN2
reg_volume[3] => Mult1.IN1


|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer
nreset => ff_nint1_rd.PRESET
nreset => ff_timer1_address[0].ACLR
nreset => ff_timer1_address[1].ACLR
nreset => ff_timer1_address[2].ACLR
nreset => ff_timer1_address[3].ACLR
nreset => ff_timer1_address[4].ACLR
nreset => ff_timer1_address[5].ACLR
nreset => ff_timer1_address[6].ACLR
nreset => ff_nint1.PRESET
nreset => ff_nint2_rd.PRESET
nreset => ff_timer2_address[0].ACLR
nreset => ff_timer2_address[1].ACLR
nreset => ff_timer2_address[2].ACLR
nreset => ff_timer2_address[3].ACLR
nreset => ff_timer2_address[4].ACLR
nreset => ff_timer2_address[5].ACLR
nreset => ff_timer2_address[6].ACLR
nreset => ff_nint2.PRESET
clk => ff_nint2_rd.CLK
clk => ff_timer2_address[0].CLK
clk => ff_timer2_address[1].CLK
clk => ff_timer2_address[2].CLK
clk => ff_timer2_address[3].CLK
clk => ff_timer2_address[4].CLK
clk => ff_timer2_address[5].CLK
clk => ff_timer2_address[6].CLK
clk => ff_nint2.CLK
clk => ff_nint1_rd.CLK
clk => ff_timer1_address[0].CLK
clk => ff_timer1_address[1].CLK
clk => ff_timer1_address[2].CLK
clk => ff_timer1_address[3].CLK
clk => ff_timer1_address[4].CLK
clk => ff_timer1_address[5].CLK
clk => ff_timer1_address[6].CLK
clk => ff_nint1.CLK
timer1_trigger => always0.IN0
timer1_address[0] => ff_timer1_address.DATAB
timer1_address[1] => ff_timer1_address.DATAB
timer1_address[2] => ff_timer1_address.DATAB
timer1_address[3] => ff_timer1_address.DATAB
timer1_address[4] => ff_timer1_address.DATAB
timer1_address[5] => ff_timer1_address.DATAB
timer1_address[6] => ff_timer1_address.DATAB
reg_timer1_enable => always0.IN1
reg_timer1_clear => ff_nint1.OUTPUTSELECT
reg_timer1_clear => ff_nint1_rd.OUTPUTSELECT
reg_timer1_clear => ff_timer1_address[6].ENA
reg_timer1_clear => ff_timer1_address[5].ENA
reg_timer1_clear => ff_timer1_address[4].ENA
reg_timer1_clear => ff_timer1_address[3].ENA
reg_timer1_clear => ff_timer1_address[2].ENA
reg_timer1_clear => ff_timer1_address[1].ENA
reg_timer1_clear => ff_timer1_address[0].ENA
timer1_status[0] <= ff_timer1_address[0].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[1] <= ff_timer1_address[1].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[2] <= ff_timer1_address[2].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[3] <= ff_timer1_address[3].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[4] <= ff_timer1_address[4].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[5] <= ff_timer1_address[5].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[6] <= ff_timer1_address[6].DB_MAX_OUTPUT_PORT_TYPE
timer1_status[7] <= ff_nint1_rd.DB_MAX_OUTPUT_PORT_TYPE
timer2_trigger => always1.IN0
timer2_address[0] => ff_timer2_address.DATAB
timer2_address[1] => ff_timer2_address.DATAB
timer2_address[2] => ff_timer2_address.DATAB
timer2_address[3] => ff_timer2_address.DATAB
timer2_address[4] => ff_timer2_address.DATAB
timer2_address[5] => ff_timer2_address.DATAB
timer2_address[6] => ff_timer2_address.DATAB
reg_timer2_enable => always1.IN1
reg_timer2_clear => ff_nint2.OUTPUTSELECT
reg_timer2_clear => ff_nint2_rd.OUTPUTSELECT
reg_timer2_clear => ff_timer2_address[6].ENA
reg_timer2_clear => ff_timer2_address[5].ENA
reg_timer2_clear => ff_timer2_address[4].ENA
reg_timer2_clear => ff_timer2_address[3].ENA
reg_timer2_clear => ff_timer2_address[2].ENA
reg_timer2_clear => ff_timer2_address[1].ENA
reg_timer2_clear => ff_timer2_address[0].ENA
timer2_status[0] <= ff_timer2_address[0].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[1] <= ff_timer2_address[1].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[2] <= ff_timer2_address[2].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[3] <= ff_timer2_address[3].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[4] <= ff_timer2_address[4].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[5] <= ff_timer2_address[5].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[6] <= ff_timer2_address[6].DB_MAX_OUTPUT_PORT_TYPE
timer2_status[7] <= ff_nint2_rd.DB_MAX_OUTPUT_PORT_TYPE
nint <= nint.DB_MAX_OUTPUT_PORT_TYPE


|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register
nreset => reg_timer2_clear~reg0.ACLR
nreset => reg_timer2_enable~reg0.ACLR
nreset => reg_timer2_oneshot.ACLR
nreset => reg_timer2_channel[0]~reg0.ACLR
nreset => reg_timer2_channel[1]~reg0.ACLR
nreset => reg_timer2_channel[2]~reg0.ACLR
nreset => reg_timer2_channel[3]~reg0.ACLR
nreset => reg_timer1_clear~reg0.ACLR
nreset => reg_timer1_enable~reg0.ACLR
nreset => reg_timer1_oneshot.ACLR
nreset => reg_timer1_channel[0]~reg0.ACLR
nreset => reg_timer1_channel[1]~reg0.ACLR
nreset => reg_timer1_channel[2]~reg0.ACLR
nreset => reg_timer1_channel[3]~reg0.ACLR
nreset => ff_reg_noise_frequency_e1[0].ACLR
nreset => ff_reg_noise_frequency_e1[1].ACLR
nreset => ff_reg_noise_frequency_e1[2].ACLR
nreset => ff_reg_noise_frequency_e1[3].ACLR
nreset => ff_reg_noise_frequency_e1[4].ACLR
nreset => ff_reg_frequency_count_e1[0].ACLR
nreset => ff_reg_frequency_count_e1[1].ACLR
nreset => ff_reg_frequency_count_e1[2].ACLR
nreset => ff_reg_frequency_count_e1[3].ACLR
nreset => ff_reg_frequency_count_e1[4].ACLR
nreset => ff_reg_frequency_count_e1[5].ACLR
nreset => ff_reg_frequency_count_e1[6].ACLR
nreset => ff_reg_frequency_count_e1[7].ACLR
nreset => ff_reg_frequency_count_e1[8].ACLR
nreset => ff_reg_frequency_count_e1[9].ACLR
nreset => ff_reg_frequency_count_e1[10].ACLR
nreset => ff_reg_frequency_count_e1[11].ACLR
nreset => ff_reg_wave_length_e1[0].ACLR
nreset => ff_reg_wave_length_e1[1].ACLR
nreset => ff_reg_sl_e1[0].ACLR
nreset => ff_reg_sl_e1[1].ACLR
nreset => ff_reg_sl_e1[2].ACLR
nreset => ff_reg_sl_e1[3].ACLR
nreset => ff_reg_sl_e1[4].ACLR
nreset => ff_reg_sl_e1[5].ACLR
nreset => ff_reg_sl_e1[6].ACLR
nreset => ff_reg_rr_e1[0].ACLR
nreset => ff_reg_rr_e1[1].ACLR
nreset => ff_reg_rr_e1[2].ACLR
nreset => ff_reg_rr_e1[3].ACLR
nreset => ff_reg_rr_e1[4].ACLR
nreset => ff_reg_rr_e1[5].ACLR
nreset => ff_reg_rr_e1[6].ACLR
nreset => ff_reg_rr_e1[7].ACLR
nreset => ff_reg_rr_e1[8].ACLR
nreset => ff_reg_rr_e1[9].ACLR
nreset => ff_reg_rr_e1[10].ACLR
nreset => ff_reg_rr_e1[11].ACLR
nreset => ff_reg_sr_e1[0].ACLR
nreset => ff_reg_sr_e1[1].ACLR
nreset => ff_reg_sr_e1[2].ACLR
nreset => ff_reg_sr_e1[3].ACLR
nreset => ff_reg_sr_e1[4].ACLR
nreset => ff_reg_sr_e1[5].ACLR
nreset => ff_reg_sr_e1[6].ACLR
nreset => ff_reg_sr_e1[7].ACLR
nreset => ff_reg_sr_e1[8].ACLR
nreset => ff_reg_sr_e1[9].ACLR
nreset => ff_reg_sr_e1[10].ACLR
nreset => ff_reg_sr_e1[11].ACLR
nreset => ff_reg_dr_e1[0].ACLR
nreset => ff_reg_dr_e1[1].ACLR
nreset => ff_reg_dr_e1[2].ACLR
nreset => ff_reg_dr_e1[3].ACLR
nreset => ff_reg_dr_e1[4].ACLR
nreset => ff_reg_dr_e1[5].ACLR
nreset => ff_reg_dr_e1[6].ACLR
nreset => ff_reg_dr_e1[7].ACLR
nreset => ff_reg_dr_e1[8].ACLR
nreset => ff_reg_dr_e1[9].ACLR
nreset => ff_reg_dr_e1[10].ACLR
nreset => ff_reg_dr_e1[11].ACLR
nreset => ff_reg_ar_e1[0].ACLR
nreset => ff_reg_ar_e1[1].ACLR
nreset => ff_reg_ar_e1[2].ACLR
nreset => ff_reg_ar_e1[3].ACLR
nreset => ff_reg_ar_e1[4].ACLR
nreset => ff_reg_ar_e1[5].ACLR
nreset => ff_reg_ar_e1[6].ACLR
nreset => ff_reg_ar_e1[7].ACLR
nreset => ff_reg_ar_e1[8].ACLR
nreset => ff_reg_ar_e1[9].ACLR
nreset => ff_reg_ar_e1[10].ACLR
nreset => ff_reg_ar_e1[11].ACLR
nreset => ff_reg_clone_key_e1.PRESET
nreset => ff_reg_clone_wave_e1.PRESET
nreset => ff_reg_clone_noise_e1.PRESET
nreset => ff_reg_clone_adsr_e1.PRESET
nreset => ff_reg_clone_frequency_e1.PRESET
nreset => ff_reg_noise_enable_e1.ACLR
nreset => ff_reg_enable_e1[0].ACLR
nreset => ff_reg_enable_e1[1].ACLR
nreset => ff_reg_volume_e1[0].ACLR
nreset => ff_reg_volume_e1[1].ACLR
nreset => ff_reg_volume_e1[2].ACLR
nreset => ff_reg_volume_e1[3].ACLR
nreset => ff_reg_noise_frequency_d1[0].ACLR
nreset => ff_reg_noise_frequency_d1[1].ACLR
nreset => ff_reg_noise_frequency_d1[2].ACLR
nreset => ff_reg_noise_frequency_d1[3].ACLR
nreset => ff_reg_noise_frequency_d1[4].ACLR
nreset => ff_reg_frequency_count_d1[0].ACLR
nreset => ff_reg_frequency_count_d1[1].ACLR
nreset => ff_reg_frequency_count_d1[2].ACLR
nreset => ff_reg_frequency_count_d1[3].ACLR
nreset => ff_reg_frequency_count_d1[4].ACLR
nreset => ff_reg_frequency_count_d1[5].ACLR
nreset => ff_reg_frequency_count_d1[6].ACLR
nreset => ff_reg_frequency_count_d1[7].ACLR
nreset => ff_reg_frequency_count_d1[8].ACLR
nreset => ff_reg_frequency_count_d1[9].ACLR
nreset => ff_reg_frequency_count_d1[10].ACLR
nreset => ff_reg_frequency_count_d1[11].ACLR
nreset => ff_reg_wave_length_d1[0].ACLR
nreset => ff_reg_wave_length_d1[1].ACLR
nreset => ff_reg_sl_d1[0].ACLR
nreset => ff_reg_sl_d1[1].ACLR
nreset => ff_reg_sl_d1[2].ACLR
nreset => ff_reg_sl_d1[3].ACLR
nreset => ff_reg_sl_d1[4].ACLR
nreset => ff_reg_sl_d1[5].ACLR
nreset => ff_reg_sl_d1[6].ACLR
nreset => ff_reg_rr_d1[0].ACLR
nreset => ff_reg_rr_d1[1].ACLR
nreset => ff_reg_rr_d1[2].ACLR
nreset => ff_reg_rr_d1[3].ACLR
nreset => ff_reg_rr_d1[4].ACLR
nreset => ff_reg_rr_d1[5].ACLR
nreset => ff_reg_rr_d1[6].ACLR
nreset => ff_reg_rr_d1[7].ACLR
nreset => ff_reg_rr_d1[8].ACLR
nreset => ff_reg_rr_d1[9].ACLR
nreset => ff_reg_rr_d1[10].ACLR
nreset => ff_reg_rr_d1[11].ACLR
nreset => ff_reg_sr_d1[0].ACLR
nreset => ff_reg_sr_d1[1].ACLR
nreset => ff_reg_sr_d1[2].ACLR
nreset => ff_reg_sr_d1[3].ACLR
nreset => ff_reg_sr_d1[4].ACLR
nreset => ff_reg_sr_d1[5].ACLR
nreset => ff_reg_sr_d1[6].ACLR
nreset => ff_reg_sr_d1[7].ACLR
nreset => ff_reg_sr_d1[8].ACLR
nreset => ff_reg_sr_d1[9].ACLR
nreset => ff_reg_sr_d1[10].ACLR
nreset => ff_reg_sr_d1[11].ACLR
nreset => ff_reg_dr_d1[0].ACLR
nreset => ff_reg_dr_d1[1].ACLR
nreset => ff_reg_dr_d1[2].ACLR
nreset => ff_reg_dr_d1[3].ACLR
nreset => ff_reg_dr_d1[4].ACLR
nreset => ff_reg_dr_d1[5].ACLR
nreset => ff_reg_dr_d1[6].ACLR
nreset => ff_reg_dr_d1[7].ACLR
nreset => ff_reg_dr_d1[8].ACLR
nreset => ff_reg_dr_d1[9].ACLR
nreset => ff_reg_dr_d1[10].ACLR
nreset => ff_reg_dr_d1[11].ACLR
nreset => ff_reg_ar_d1[0].ACLR
nreset => ff_reg_ar_d1[1].ACLR
nreset => ff_reg_ar_d1[2].ACLR
nreset => ff_reg_ar_d1[3].ACLR
nreset => ff_reg_ar_d1[4].ACLR
nreset => ff_reg_ar_d1[5].ACLR
nreset => ff_reg_ar_d1[6].ACLR
nreset => ff_reg_ar_d1[7].ACLR
nreset => ff_reg_ar_d1[8].ACLR
nreset => ff_reg_ar_d1[9].ACLR
nreset => ff_reg_ar_d1[10].ACLR
nreset => ff_reg_ar_d1[11].ACLR
nreset => ff_reg_clone_key_d1.PRESET
nreset => ff_reg_clone_wave_d1.PRESET
nreset => ff_reg_clone_noise_d1.PRESET
nreset => ff_reg_clone_adsr_d1.PRESET
nreset => ff_reg_clone_frequency_d1.PRESET
nreset => ff_reg_noise_enable_d1.ACLR
nreset => ff_reg_enable_d1[0].ACLR
nreset => ff_reg_enable_d1[1].ACLR
nreset => ff_reg_volume_d1[0].ACLR
nreset => ff_reg_volume_d1[1].ACLR
nreset => ff_reg_volume_d1[2].ACLR
nreset => ff_reg_volume_d1[3].ACLR
nreset => ff_reg_noise_frequency_c1[0].ACLR
nreset => ff_reg_noise_frequency_c1[1].ACLR
nreset => ff_reg_noise_frequency_c1[2].ACLR
nreset => ff_reg_noise_frequency_c1[3].ACLR
nreset => ff_reg_noise_frequency_c1[4].ACLR
nreset => ff_reg_frequency_count_c1[0].ACLR
nreset => ff_reg_frequency_count_c1[1].ACLR
nreset => ff_reg_frequency_count_c1[2].ACLR
nreset => ff_reg_frequency_count_c1[3].ACLR
nreset => ff_reg_frequency_count_c1[4].ACLR
nreset => ff_reg_frequency_count_c1[5].ACLR
nreset => ff_reg_frequency_count_c1[6].ACLR
nreset => ff_reg_frequency_count_c1[7].ACLR
nreset => ff_reg_frequency_count_c1[8].ACLR
nreset => ff_reg_frequency_count_c1[9].ACLR
nreset => ff_reg_frequency_count_c1[10].ACLR
nreset => ff_reg_frequency_count_c1[11].ACLR
nreset => ff_reg_wave_length_c1[0].ACLR
nreset => ff_reg_wave_length_c1[1].ACLR
nreset => ff_reg_sl_c1[0].ACLR
nreset => ff_reg_sl_c1[1].ACLR
nreset => ff_reg_sl_c1[2].ACLR
nreset => ff_reg_sl_c1[3].ACLR
nreset => ff_reg_sl_c1[4].ACLR
nreset => ff_reg_sl_c1[5].ACLR
nreset => ff_reg_sl_c1[6].ACLR
nreset => ff_reg_rr_c1[0].ACLR
nreset => ff_reg_rr_c1[1].ACLR
nreset => ff_reg_rr_c1[2].ACLR
nreset => ff_reg_rr_c1[3].ACLR
nreset => ff_reg_rr_c1[4].ACLR
nreset => ff_reg_rr_c1[5].ACLR
nreset => ff_reg_rr_c1[6].ACLR
nreset => ff_reg_rr_c1[7].ACLR
nreset => ff_reg_rr_c1[8].ACLR
nreset => ff_reg_rr_c1[9].ACLR
nreset => ff_reg_rr_c1[10].ACLR
nreset => ff_reg_rr_c1[11].ACLR
nreset => ff_reg_sr_c1[0].ACLR
nreset => ff_reg_sr_c1[1].ACLR
nreset => ff_reg_sr_c1[2].ACLR
nreset => ff_reg_sr_c1[3].ACLR
nreset => ff_reg_sr_c1[4].ACLR
nreset => ff_reg_sr_c1[5].ACLR
nreset => ff_reg_sr_c1[6].ACLR
nreset => ff_reg_sr_c1[7].ACLR
nreset => ff_reg_sr_c1[8].ACLR
nreset => ff_reg_sr_c1[9].ACLR
nreset => ff_reg_sr_c1[10].ACLR
nreset => ff_reg_sr_c1[11].ACLR
nreset => ff_reg_dr_c1[0].ACLR
nreset => ff_reg_dr_c1[1].ACLR
nreset => ff_reg_dr_c1[2].ACLR
nreset => ff_reg_dr_c1[3].ACLR
nreset => ff_reg_dr_c1[4].ACLR
nreset => ff_reg_dr_c1[5].ACLR
nreset => ff_reg_dr_c1[6].ACLR
nreset => ff_reg_dr_c1[7].ACLR
nreset => ff_reg_dr_c1[8].ACLR
nreset => ff_reg_dr_c1[9].ACLR
nreset => ff_reg_dr_c1[10].ACLR
nreset => ff_reg_dr_c1[11].ACLR
nreset => ff_reg_ar_c1[0].ACLR
nreset => ff_reg_ar_c1[1].ACLR
nreset => ff_reg_ar_c1[2].ACLR
nreset => ff_reg_ar_c1[3].ACLR
nreset => ff_reg_ar_c1[4].ACLR
nreset => ff_reg_ar_c1[5].ACLR
nreset => ff_reg_ar_c1[6].ACLR
nreset => ff_reg_ar_c1[7].ACLR
nreset => ff_reg_ar_c1[8].ACLR
nreset => ff_reg_ar_c1[9].ACLR
nreset => ff_reg_ar_c1[10].ACLR
nreset => ff_reg_ar_c1[11].ACLR
nreset => ff_reg_clone_key_c1.PRESET
nreset => ff_reg_clone_wave_c1.PRESET
nreset => ff_reg_clone_noise_c1.PRESET
nreset => ff_reg_clone_adsr_c1.PRESET
nreset => ff_reg_clone_frequency_c1.PRESET
nreset => ff_reg_noise_enable_c1.ACLR
nreset => ff_reg_enable_c1[0].ACLR
nreset => ff_reg_enable_c1[1].ACLR
nreset => ff_reg_volume_c1[0].ACLR
nreset => ff_reg_volume_c1[1].ACLR
nreset => ff_reg_volume_c1[2].ACLR
nreset => ff_reg_volume_c1[3].ACLR
nreset => ff_reg_noise_frequency_b1[0].ACLR
nreset => ff_reg_noise_frequency_b1[1].ACLR
nreset => ff_reg_noise_frequency_b1[2].ACLR
nreset => ff_reg_noise_frequency_b1[3].ACLR
nreset => ff_reg_noise_frequency_b1[4].ACLR
nreset => ff_reg_frequency_count_b1[0].ACLR
nreset => ff_reg_frequency_count_b1[1].ACLR
nreset => ff_reg_frequency_count_b1[2].ACLR
nreset => ff_reg_frequency_count_b1[3].ACLR
nreset => ff_reg_frequency_count_b1[4].ACLR
nreset => ff_reg_frequency_count_b1[5].ACLR
nreset => ff_reg_frequency_count_b1[6].ACLR
nreset => ff_reg_frequency_count_b1[7].ACLR
nreset => ff_reg_frequency_count_b1[8].ACLR
nreset => ff_reg_frequency_count_b1[9].ACLR
nreset => ff_reg_frequency_count_b1[10].ACLR
nreset => ff_reg_frequency_count_b1[11].ACLR
nreset => ff_reg_wave_length_b1[0].ACLR
nreset => ff_reg_wave_length_b1[1].ACLR
nreset => ff_reg_sl_b1[0].ACLR
nreset => ff_reg_sl_b1[1].ACLR
nreset => ff_reg_sl_b1[2].ACLR
nreset => ff_reg_sl_b1[3].ACLR
nreset => ff_reg_sl_b1[4].ACLR
nreset => ff_reg_sl_b1[5].ACLR
nreset => ff_reg_sl_b1[6].ACLR
nreset => ff_reg_rr_b1[0].ACLR
nreset => ff_reg_rr_b1[1].ACLR
nreset => ff_reg_rr_b1[2].ACLR
nreset => ff_reg_rr_b1[3].ACLR
nreset => ff_reg_rr_b1[4].ACLR
nreset => ff_reg_rr_b1[5].ACLR
nreset => ff_reg_rr_b1[6].ACLR
nreset => ff_reg_rr_b1[7].ACLR
nreset => ff_reg_rr_b1[8].ACLR
nreset => ff_reg_rr_b1[9].ACLR
nreset => ff_reg_rr_b1[10].ACLR
nreset => ff_reg_rr_b1[11].ACLR
nreset => ff_reg_sr_b1[0].ACLR
nreset => ff_reg_sr_b1[1].ACLR
nreset => ff_reg_sr_b1[2].ACLR
nreset => ff_reg_sr_b1[3].ACLR
nreset => ff_reg_sr_b1[4].ACLR
nreset => ff_reg_sr_b1[5].ACLR
nreset => ff_reg_sr_b1[6].ACLR
nreset => ff_reg_sr_b1[7].ACLR
nreset => ff_reg_sr_b1[8].ACLR
nreset => ff_reg_sr_b1[9].ACLR
nreset => ff_reg_sr_b1[10].ACLR
nreset => ff_reg_sr_b1[11].ACLR
nreset => ff_reg_dr_b1[0].ACLR
nreset => ff_reg_dr_b1[1].ACLR
nreset => ff_reg_dr_b1[2].ACLR
nreset => ff_reg_dr_b1[3].ACLR
nreset => ff_reg_dr_b1[4].ACLR
nreset => ff_reg_dr_b1[5].ACLR
nreset => ff_reg_dr_b1[6].ACLR
nreset => ff_reg_dr_b1[7].ACLR
nreset => ff_reg_dr_b1[8].ACLR
nreset => ff_reg_dr_b1[9].ACLR
nreset => ff_reg_dr_b1[10].ACLR
nreset => ff_reg_dr_b1[11].ACLR
nreset => ff_reg_ar_b1[0].ACLR
nreset => ff_reg_ar_b1[1].ACLR
nreset => ff_reg_ar_b1[2].ACLR
nreset => ff_reg_ar_b1[3].ACLR
nreset => ff_reg_ar_b1[4].ACLR
nreset => ff_reg_ar_b1[5].ACLR
nreset => ff_reg_ar_b1[6].ACLR
nreset => ff_reg_ar_b1[7].ACLR
nreset => ff_reg_ar_b1[8].ACLR
nreset => ff_reg_ar_b1[9].ACLR
nreset => ff_reg_ar_b1[10].ACLR
nreset => ff_reg_ar_b1[11].ACLR
nreset => ff_reg_clone_key_b1.PRESET
nreset => ff_reg_clone_wave_b1.PRESET
nreset => ff_reg_clone_noise_b1.PRESET
nreset => ff_reg_clone_adsr_b1.PRESET
nreset => ff_reg_clone_frequency_b1.PRESET
nreset => ff_reg_noise_enable_b1.ACLR
nreset => ff_reg_enable_b1[0].ACLR
nreset => ff_reg_enable_b1[1].ACLR
nreset => ff_reg_volume_b1[0].ACLR
nreset => ff_reg_volume_b1[1].ACLR
nreset => ff_reg_volume_b1[2].ACLR
nreset => ff_reg_volume_b1[3].ACLR
nreset => ff_reg_noise_frequency_a1[0].ACLR
nreset => ff_reg_noise_frequency_a1[1].ACLR
nreset => ff_reg_noise_frequency_a1[2].ACLR
nreset => ff_reg_noise_frequency_a1[3].ACLR
nreset => ff_reg_noise_frequency_a1[4].ACLR
nreset => ff_reg_frequency_count_a1[0].ACLR
nreset => ff_reg_frequency_count_a1[1].ACLR
nreset => ff_reg_frequency_count_a1[2].ACLR
nreset => ff_reg_frequency_count_a1[3].ACLR
nreset => ff_reg_frequency_count_a1[4].ACLR
nreset => ff_reg_frequency_count_a1[5].ACLR
nreset => ff_reg_frequency_count_a1[6].ACLR
nreset => ff_reg_frequency_count_a1[7].ACLR
nreset => ff_reg_frequency_count_a1[8].ACLR
nreset => ff_reg_frequency_count_a1[9].ACLR
nreset => ff_reg_frequency_count_a1[10].ACLR
nreset => ff_reg_frequency_count_a1[11].ACLR
nreset => ff_reg_wave_length_a1[0].ACLR
nreset => ff_reg_wave_length_a1[1].ACLR
nreset => ff_reg_sl_a1[0].ACLR
nreset => ff_reg_sl_a1[1].ACLR
nreset => ff_reg_sl_a1[2].ACLR
nreset => ff_reg_sl_a1[3].ACLR
nreset => ff_reg_sl_a1[4].ACLR
nreset => ff_reg_sl_a1[5].ACLR
nreset => ff_reg_sl_a1[6].ACLR
nreset => ff_reg_rr_a1[0].ACLR
nreset => ff_reg_rr_a1[1].ACLR
nreset => ff_reg_rr_a1[2].ACLR
nreset => ff_reg_rr_a1[3].ACLR
nreset => ff_reg_rr_a1[4].ACLR
nreset => ff_reg_rr_a1[5].ACLR
nreset => ff_reg_rr_a1[6].ACLR
nreset => ff_reg_rr_a1[7].ACLR
nreset => ff_reg_rr_a1[8].ACLR
nreset => ff_reg_rr_a1[9].ACLR
nreset => ff_reg_rr_a1[10].ACLR
nreset => ff_reg_rr_a1[11].ACLR
nreset => ff_reg_sr_a1[0].ACLR
nreset => ff_reg_sr_a1[1].ACLR
nreset => ff_reg_sr_a1[2].ACLR
nreset => ff_reg_sr_a1[3].ACLR
nreset => ff_reg_sr_a1[4].ACLR
nreset => ff_reg_sr_a1[5].ACLR
nreset => ff_reg_sr_a1[6].ACLR
nreset => ff_reg_sr_a1[7].ACLR
nreset => ff_reg_sr_a1[8].ACLR
nreset => ff_reg_sr_a1[9].ACLR
nreset => ff_reg_sr_a1[10].ACLR
nreset => ff_reg_sr_a1[11].ACLR
nreset => ff_reg_dr_a1[0].ACLR
nreset => ff_reg_dr_a1[1].ACLR
nreset => ff_reg_dr_a1[2].ACLR
nreset => ff_reg_dr_a1[3].ACLR
nreset => ff_reg_dr_a1[4].ACLR
nreset => ff_reg_dr_a1[5].ACLR
nreset => ff_reg_dr_a1[6].ACLR
nreset => ff_reg_dr_a1[7].ACLR
nreset => ff_reg_dr_a1[8].ACLR
nreset => ff_reg_dr_a1[9].ACLR
nreset => ff_reg_dr_a1[10].ACLR
nreset => ff_reg_dr_a1[11].ACLR
nreset => ff_reg_ar_a1[0].ACLR
nreset => ff_reg_ar_a1[1].ACLR
nreset => ff_reg_ar_a1[2].ACLR
nreset => ff_reg_ar_a1[3].ACLR
nreset => ff_reg_ar_a1[4].ACLR
nreset => ff_reg_ar_a1[5].ACLR
nreset => ff_reg_ar_a1[6].ACLR
nreset => ff_reg_ar_a1[7].ACLR
nreset => ff_reg_ar_a1[8].ACLR
nreset => ff_reg_ar_a1[9].ACLR
nreset => ff_reg_ar_a1[10].ACLR
nreset => ff_reg_ar_a1[11].ACLR
nreset => ff_reg_clone_key_a1.PRESET
nreset => ff_reg_clone_wave_a1.PRESET
nreset => ff_reg_clone_noise_a1.PRESET
nreset => ff_reg_clone_adsr_a1.PRESET
nreset => ff_reg_clone_frequency_a1.PRESET
nreset => ff_reg_noise_enable_a1.ACLR
nreset => ff_reg_enable_a1[0].ACLR
nreset => ff_reg_enable_a1[1].ACLR
nreset => ff_reg_volume_a1[0].ACLR
nreset => ff_reg_volume_a1[1].ACLR
nreset => ff_reg_volume_a1[2].ACLR
nreset => ff_reg_volume_a1[3].ACLR
nreset => reg_noise_frequency_e0[0]~reg0.ACLR
nreset => reg_noise_frequency_e0[1]~reg0.ACLR
nreset => reg_noise_frequency_e0[2]~reg0.ACLR
nreset => reg_noise_frequency_e0[3]~reg0.ACLR
nreset => reg_noise_frequency_e0[4]~reg0.ACLR
nreset => reg_frequency_count_e0[0]~reg0.ACLR
nreset => reg_frequency_count_e0[1]~reg0.ACLR
nreset => reg_frequency_count_e0[2]~reg0.ACLR
nreset => reg_frequency_count_e0[3]~reg0.ACLR
nreset => reg_frequency_count_e0[4]~reg0.ACLR
nreset => reg_frequency_count_e0[5]~reg0.ACLR
nreset => reg_frequency_count_e0[6]~reg0.ACLR
nreset => reg_frequency_count_e0[7]~reg0.ACLR
nreset => reg_frequency_count_e0[8]~reg0.ACLR
nreset => reg_frequency_count_e0[9]~reg0.ACLR
nreset => reg_frequency_count_e0[10]~reg0.ACLR
nreset => reg_frequency_count_e0[11]~reg0.ACLR
nreset => reg_wave_length_e0[0]~reg0.ACLR
nreset => reg_wave_length_e0[1]~reg0.ACLR
nreset => reg_sl_e0[0]~reg0.ACLR
nreset => reg_sl_e0[1]~reg0.ACLR
nreset => reg_sl_e0[2]~reg0.ACLR
nreset => reg_sl_e0[3]~reg0.ACLR
nreset => reg_sl_e0[4]~reg0.ACLR
nreset => reg_sl_e0[5]~reg0.ACLR
nreset => reg_sl_e0[6]~reg0.ACLR
nreset => reg_rr_e0[0]~reg0.ACLR
nreset => reg_rr_e0[1]~reg0.ACLR
nreset => reg_rr_e0[2]~reg0.ACLR
nreset => reg_rr_e0[3]~reg0.ACLR
nreset => reg_rr_e0[4]~reg0.ACLR
nreset => reg_rr_e0[5]~reg0.ACLR
nreset => reg_rr_e0[6]~reg0.ACLR
nreset => reg_rr_e0[7]~reg0.ACLR
nreset => reg_rr_e0[8]~reg0.ACLR
nreset => reg_rr_e0[9]~reg0.ACLR
nreset => reg_rr_e0[10]~reg0.ACLR
nreset => reg_rr_e0[11]~reg0.ACLR
nreset => reg_sr_e0[0]~reg0.ACLR
nreset => reg_sr_e0[1]~reg0.ACLR
nreset => reg_sr_e0[2]~reg0.ACLR
nreset => reg_sr_e0[3]~reg0.ACLR
nreset => reg_sr_e0[4]~reg0.ACLR
nreset => reg_sr_e0[5]~reg0.ACLR
nreset => reg_sr_e0[6]~reg0.ACLR
nreset => reg_sr_e0[7]~reg0.ACLR
nreset => reg_sr_e0[8]~reg0.ACLR
nreset => reg_sr_e0[9]~reg0.ACLR
nreset => reg_sr_e0[10]~reg0.ACLR
nreset => reg_sr_e0[11]~reg0.ACLR
nreset => reg_dr_e0[0]~reg0.ACLR
nreset => reg_dr_e0[1]~reg0.ACLR
nreset => reg_dr_e0[2]~reg0.ACLR
nreset => reg_dr_e0[3]~reg0.ACLR
nreset => reg_dr_e0[4]~reg0.ACLR
nreset => reg_dr_e0[5]~reg0.ACLR
nreset => reg_dr_e0[6]~reg0.ACLR
nreset => reg_dr_e0[7]~reg0.ACLR
nreset => reg_dr_e0[8]~reg0.ACLR
nreset => reg_dr_e0[9]~reg0.ACLR
nreset => reg_dr_e0[10]~reg0.ACLR
nreset => reg_dr_e0[11]~reg0.ACLR
nreset => reg_ar_e0[0]~reg0.ACLR
nreset => reg_ar_e0[1]~reg0.ACLR
nreset => reg_ar_e0[2]~reg0.ACLR
nreset => reg_ar_e0[3]~reg0.ACLR
nreset => reg_ar_e0[4]~reg0.ACLR
nreset => reg_ar_e0[5]~reg0.ACLR
nreset => reg_ar_e0[6]~reg0.ACLR
nreset => reg_ar_e0[7]~reg0.ACLR
nreset => reg_ar_e0[8]~reg0.ACLR
nreset => reg_ar_e0[9]~reg0.ACLR
nreset => reg_ar_e0[10]~reg0.ACLR
nreset => reg_ar_e0[11]~reg0.ACLR
nreset => reg_noise_enable_e0~reg0.ACLR
nreset => reg_enable_e0[0]~reg0.ACLR
nreset => reg_enable_e0[1]~reg0.ACLR
nreset => reg_volume_e0[0]~reg0.ACLR
nreset => reg_volume_e0[1]~reg0.ACLR
nreset => reg_volume_e0[2]~reg0.ACLR
nreset => reg_volume_e0[3]~reg0.ACLR
nreset => reg_noise_frequency_d0[0]~reg0.ACLR
nreset => reg_noise_frequency_d0[1]~reg0.ACLR
nreset => reg_noise_frequency_d0[2]~reg0.ACLR
nreset => reg_noise_frequency_d0[3]~reg0.ACLR
nreset => reg_noise_frequency_d0[4]~reg0.ACLR
nreset => reg_frequency_count_d0[0]~reg0.ACLR
nreset => reg_frequency_count_d0[1]~reg0.ACLR
nreset => reg_frequency_count_d0[2]~reg0.ACLR
nreset => reg_frequency_count_d0[3]~reg0.ACLR
nreset => reg_frequency_count_d0[4]~reg0.ACLR
nreset => reg_frequency_count_d0[5]~reg0.ACLR
nreset => reg_frequency_count_d0[6]~reg0.ACLR
nreset => reg_frequency_count_d0[7]~reg0.ACLR
nreset => reg_frequency_count_d0[8]~reg0.ACLR
nreset => reg_frequency_count_d0[9]~reg0.ACLR
nreset => reg_frequency_count_d0[10]~reg0.ACLR
nreset => reg_frequency_count_d0[11]~reg0.ACLR
nreset => reg_wave_length_d0[0]~reg0.ACLR
nreset => reg_wave_length_d0[1]~reg0.ACLR
nreset => reg_sl_d0[0]~reg0.ACLR
nreset => reg_sl_d0[1]~reg0.ACLR
nreset => reg_sl_d0[2]~reg0.ACLR
nreset => reg_sl_d0[3]~reg0.ACLR
nreset => reg_sl_d0[4]~reg0.ACLR
nreset => reg_sl_d0[5]~reg0.ACLR
nreset => reg_sl_d0[6]~reg0.ACLR
nreset => reg_rr_d0[0]~reg0.ACLR
nreset => reg_rr_d0[1]~reg0.ACLR
nreset => reg_rr_d0[2]~reg0.ACLR
nreset => reg_rr_d0[3]~reg0.ACLR
nreset => reg_rr_d0[4]~reg0.ACLR
nreset => reg_rr_d0[5]~reg0.ACLR
nreset => reg_rr_d0[6]~reg0.ACLR
nreset => reg_rr_d0[7]~reg0.ACLR
nreset => reg_rr_d0[8]~reg0.ACLR
nreset => reg_rr_d0[9]~reg0.ACLR
nreset => reg_rr_d0[10]~reg0.ACLR
nreset => reg_rr_d0[11]~reg0.ACLR
nreset => reg_sr_d0[0]~reg0.ACLR
nreset => reg_sr_d0[1]~reg0.ACLR
nreset => reg_sr_d0[2]~reg0.ACLR
nreset => reg_sr_d0[3]~reg0.ACLR
nreset => reg_sr_d0[4]~reg0.ACLR
nreset => reg_sr_d0[5]~reg0.ACLR
nreset => reg_sr_d0[6]~reg0.ACLR
nreset => reg_sr_d0[7]~reg0.ACLR
nreset => reg_sr_d0[8]~reg0.ACLR
nreset => reg_sr_d0[9]~reg0.ACLR
nreset => reg_sr_d0[10]~reg0.ACLR
nreset => reg_sr_d0[11]~reg0.ACLR
nreset => reg_dr_d0[0]~reg0.ACLR
nreset => reg_dr_d0[1]~reg0.ACLR
nreset => reg_dr_d0[2]~reg0.ACLR
nreset => reg_dr_d0[3]~reg0.ACLR
nreset => reg_dr_d0[4]~reg0.ACLR
nreset => reg_dr_d0[5]~reg0.ACLR
nreset => reg_dr_d0[6]~reg0.ACLR
nreset => reg_dr_d0[7]~reg0.ACLR
nreset => reg_dr_d0[8]~reg0.ACLR
nreset => reg_dr_d0[9]~reg0.ACLR
nreset => reg_dr_d0[10]~reg0.ACLR
nreset => reg_dr_d0[11]~reg0.ACLR
nreset => reg_noise_enable_d0~reg0.ACLR
nreset => reg_enable_d0[0]~reg0.ACLR
nreset => reg_enable_d0[1]~reg0.ACLR
nreset => reg_volume_d0[0]~reg0.ACLR
nreset => reg_volume_d0[1]~reg0.ACLR
nreset => reg_volume_d0[2]~reg0.ACLR
nreset => reg_volume_d0[3]~reg0.ACLR
nreset => reg_noise_frequency_c0[0]~reg0.ACLR
nreset => reg_noise_frequency_c0[1]~reg0.ACLR
nreset => reg_noise_frequency_c0[2]~reg0.ACLR
nreset => reg_noise_frequency_c0[3]~reg0.ACLR
nreset => reg_noise_frequency_c0[4]~reg0.ACLR
nreset => reg_frequency_count_c0[0]~reg0.ACLR
nreset => reg_frequency_count_c0[1]~reg0.ACLR
nreset => reg_frequency_count_c0[2]~reg0.ACLR
nreset => reg_frequency_count_c0[3]~reg0.ACLR
nreset => reg_frequency_count_c0[4]~reg0.ACLR
nreset => reg_frequency_count_c0[5]~reg0.ACLR
nreset => reg_frequency_count_c0[6]~reg0.ACLR
nreset => reg_frequency_count_c0[7]~reg0.ACLR
nreset => reg_frequency_count_c0[8]~reg0.ACLR
nreset => reg_frequency_count_c0[9]~reg0.ACLR
nreset => reg_frequency_count_c0[10]~reg0.ACLR
nreset => reg_frequency_count_c0[11]~reg0.ACLR
nreset => reg_wave_length_c0[0]~reg0.ACLR
nreset => reg_wave_length_c0[1]~reg0.ACLR
nreset => reg_sl_c0[0]~reg0.ACLR
nreset => reg_sl_c0[1]~reg0.ACLR
nreset => reg_sl_c0[2]~reg0.ACLR
nreset => reg_sl_c0[3]~reg0.ACLR
nreset => reg_sl_c0[4]~reg0.ACLR
nreset => reg_sl_c0[5]~reg0.ACLR
nreset => reg_sl_c0[6]~reg0.ACLR
nreset => reg_rr_c0[0]~reg0.ACLR
nreset => reg_rr_c0[1]~reg0.ACLR
nreset => reg_rr_c0[2]~reg0.ACLR
nreset => reg_rr_c0[3]~reg0.ACLR
nreset => reg_rr_c0[4]~reg0.ACLR
nreset => reg_rr_c0[5]~reg0.ACLR
nreset => reg_rr_c0[6]~reg0.ACLR
nreset => reg_rr_c0[7]~reg0.ACLR
nreset => reg_rr_c0[8]~reg0.ACLR
nreset => reg_rr_c0[9]~reg0.ACLR
nreset => reg_rr_c0[10]~reg0.ACLR
nreset => reg_rr_c0[11]~reg0.ACLR
nreset => reg_sr_c0[0]~reg0.ACLR
nreset => reg_sr_c0[1]~reg0.ACLR
nreset => reg_sr_c0[2]~reg0.ACLR
nreset => reg_sr_c0[3]~reg0.ACLR
nreset => reg_sr_c0[4]~reg0.ACLR
nreset => reg_sr_c0[5]~reg0.ACLR
nreset => reg_sr_c0[6]~reg0.ACLR
nreset => reg_sr_c0[7]~reg0.ACLR
nreset => reg_sr_c0[8]~reg0.ACLR
nreset => reg_sr_c0[9]~reg0.ACLR
nreset => reg_sr_c0[10]~reg0.ACLR
nreset => reg_sr_c0[11]~reg0.ACLR
nreset => reg_dr_c0[0]~reg0.ACLR
nreset => reg_dr_c0[1]~reg0.ACLR
nreset => reg_dr_c0[2]~reg0.ACLR
nreset => reg_dr_c0[3]~reg0.ACLR
nreset => reg_dr_c0[4]~reg0.ACLR
nreset => reg_dr_c0[5]~reg0.ACLR
nreset => reg_dr_c0[6]~reg0.ACLR
nreset => reg_dr_c0[7]~reg0.ACLR
nreset => reg_dr_c0[8]~reg0.ACLR
nreset => reg_dr_c0[9]~reg0.ACLR
nreset => reg_dr_c0[10]~reg0.ACLR
nreset => reg_dr_c0[11]~reg0.ACLR
nreset => reg_ar_c0[0]~reg0.ACLR
nreset => reg_ar_c0[1]~reg0.ACLR
nreset => reg_ar_c0[2]~reg0.ACLR
nreset => reg_ar_c0[3]~reg0.ACLR
nreset => reg_ar_c0[4]~reg0.ACLR
nreset => reg_ar_c0[5]~reg0.ACLR
nreset => reg_ar_c0[6]~reg0.ACLR
nreset => reg_ar_c0[7]~reg0.ACLR
nreset => reg_ar_c0[8]~reg0.ACLR
nreset => reg_ar_c0[9]~reg0.ACLR
nreset => reg_ar_c0[10]~reg0.ACLR
nreset => reg_ar_c0[11]~reg0.ACLR
nreset => reg_noise_enable_c0~reg0.ACLR
nreset => reg_enable_c0[0]~reg0.ACLR
nreset => reg_enable_c0[1]~reg0.ACLR
nreset => reg_volume_c0[0]~reg0.ACLR
nreset => reg_volume_c0[1]~reg0.ACLR
nreset => reg_volume_c0[2]~reg0.ACLR
nreset => reg_volume_c0[3]~reg0.ACLR
nreset => reg_noise_frequency_b0[0]~reg0.ACLR
nreset => reg_noise_frequency_b0[1]~reg0.ACLR
nreset => reg_noise_frequency_b0[2]~reg0.ACLR
nreset => reg_noise_frequency_b0[3]~reg0.ACLR
nreset => reg_noise_frequency_b0[4]~reg0.ACLR
nreset => reg_frequency_count_b0[0]~reg0.ACLR
nreset => reg_frequency_count_b0[1]~reg0.ACLR
nreset => reg_frequency_count_b0[2]~reg0.ACLR
nreset => reg_frequency_count_b0[3]~reg0.ACLR
nreset => reg_frequency_count_b0[4]~reg0.ACLR
nreset => reg_frequency_count_b0[5]~reg0.ACLR
nreset => reg_frequency_count_b0[6]~reg0.ACLR
nreset => reg_frequency_count_b0[7]~reg0.ACLR
nreset => reg_frequency_count_b0[8]~reg0.ACLR
nreset => reg_frequency_count_b0[9]~reg0.ACLR
nreset => reg_frequency_count_b0[10]~reg0.ACLR
nreset => reg_frequency_count_b0[11]~reg0.ACLR
nreset => reg_wave_length_b0[0]~reg0.ACLR
nreset => reg_wave_length_b0[1]~reg0.ACLR
nreset => reg_sl_b0[0]~reg0.ACLR
nreset => reg_sl_b0[1]~reg0.ACLR
nreset => reg_sl_b0[2]~reg0.ACLR
nreset => reg_sl_b0[3]~reg0.ACLR
nreset => reg_sl_b0[4]~reg0.ACLR
nreset => reg_sl_b0[5]~reg0.ACLR
nreset => reg_sl_b0[6]~reg0.ACLR
nreset => reg_rr_b0[0]~reg0.ACLR
nreset => reg_rr_b0[1]~reg0.ACLR
nreset => reg_rr_b0[2]~reg0.ACLR
nreset => reg_rr_b0[3]~reg0.ACLR
nreset => reg_rr_b0[4]~reg0.ACLR
nreset => reg_rr_b0[5]~reg0.ACLR
nreset => reg_rr_b0[6]~reg0.ACLR
nreset => reg_rr_b0[7]~reg0.ACLR
nreset => reg_rr_b0[8]~reg0.ACLR
nreset => reg_rr_b0[9]~reg0.ACLR
nreset => reg_rr_b0[10]~reg0.ACLR
nreset => reg_rr_b0[11]~reg0.ACLR
nreset => reg_sr_b0[0]~reg0.ACLR
nreset => reg_sr_b0[1]~reg0.ACLR
nreset => reg_sr_b0[2]~reg0.ACLR
nreset => reg_sr_b0[3]~reg0.ACLR
nreset => reg_sr_b0[4]~reg0.ACLR
nreset => reg_sr_b0[5]~reg0.ACLR
nreset => reg_sr_b0[6]~reg0.ACLR
nreset => reg_sr_b0[7]~reg0.ACLR
nreset => reg_sr_b0[8]~reg0.ACLR
nreset => reg_sr_b0[9]~reg0.ACLR
nreset => reg_sr_b0[10]~reg0.ACLR
nreset => reg_sr_b0[11]~reg0.ACLR
nreset => reg_dr_b0[0]~reg0.ACLR
nreset => reg_dr_b0[1]~reg0.ACLR
nreset => reg_dr_b0[2]~reg0.ACLR
nreset => reg_dr_b0[3]~reg0.ACLR
nreset => reg_dr_b0[4]~reg0.ACLR
nreset => reg_dr_b0[5]~reg0.ACLR
nreset => reg_dr_b0[6]~reg0.ACLR
nreset => reg_dr_b0[7]~reg0.ACLR
nreset => reg_dr_b0[8]~reg0.ACLR
nreset => reg_dr_b0[9]~reg0.ACLR
nreset => reg_dr_b0[10]~reg0.ACLR
nreset => reg_dr_b0[11]~reg0.ACLR
nreset => reg_ar_b0[0]~reg0.ACLR
nreset => reg_ar_b0[1]~reg0.ACLR
nreset => reg_ar_b0[2]~reg0.ACLR
nreset => reg_ar_b0[3]~reg0.ACLR
nreset => reg_ar_b0[4]~reg0.ACLR
nreset => reg_ar_b0[5]~reg0.ACLR
nreset => reg_ar_b0[6]~reg0.ACLR
nreset => reg_ar_b0[7]~reg0.ACLR
nreset => reg_ar_b0[8]~reg0.ACLR
nreset => reg_ar_b0[9]~reg0.ACLR
nreset => reg_ar_b0[10]~reg0.ACLR
nreset => reg_ar_b0[11]~reg0.ACLR
nreset => reg_noise_enable_b0~reg0.ACLR
nreset => reg_enable_b0[0]~reg0.ACLR
nreset => reg_enable_b0[1]~reg0.ACLR
nreset => reg_volume_b0[0]~reg0.ACLR
nreset => reg_volume_b0[1]~reg0.ACLR
nreset => reg_volume_b0[2]~reg0.ACLR
nreset => reg_volume_b0[3]~reg0.ACLR
nreset => reg_noise_frequency_a0[0]~reg0.ACLR
nreset => reg_noise_frequency_a0[1]~reg0.ACLR
nreset => reg_noise_frequency_a0[2]~reg0.ACLR
nreset => reg_noise_frequency_a0[3]~reg0.ACLR
nreset => reg_noise_frequency_a0[4]~reg0.ACLR
nreset => reg_frequency_count_a0[0]~reg0.ACLR
nreset => reg_frequency_count_a0[1]~reg0.ACLR
nreset => reg_frequency_count_a0[2]~reg0.ACLR
nreset => reg_frequency_count_a0[3]~reg0.ACLR
nreset => reg_frequency_count_a0[4]~reg0.ACLR
nreset => reg_frequency_count_a0[5]~reg0.ACLR
nreset => reg_frequency_count_a0[6]~reg0.ACLR
nreset => reg_frequency_count_a0[7]~reg0.ACLR
nreset => reg_frequency_count_a0[8]~reg0.ACLR
nreset => reg_frequency_count_a0[9]~reg0.ACLR
nreset => reg_frequency_count_a0[10]~reg0.ACLR
nreset => reg_frequency_count_a0[11]~reg0.ACLR
nreset => reg_wave_length_a0[0]~reg0.ACLR
nreset => reg_wave_length_a0[1]~reg0.ACLR
nreset => reg_sl_a0[0]~reg0.ACLR
nreset => reg_sl_a0[1]~reg0.ACLR
nreset => reg_sl_a0[2]~reg0.ACLR
nreset => reg_sl_a0[3]~reg0.ACLR
nreset => reg_sl_a0[4]~reg0.ACLR
nreset => reg_sl_a0[5]~reg0.ACLR
nreset => reg_sl_a0[6]~reg0.ACLR
nreset => reg_rr_a0[0]~reg0.ACLR
nreset => reg_rr_a0[1]~reg0.ACLR
nreset => reg_rr_a0[2]~reg0.ACLR
nreset => reg_rr_a0[3]~reg0.ACLR
nreset => reg_rr_a0[4]~reg0.ACLR
nreset => reg_rr_a0[5]~reg0.ACLR
nreset => reg_rr_a0[6]~reg0.ACLR
nreset => reg_rr_a0[7]~reg0.ACLR
nreset => reg_rr_a0[8]~reg0.ACLR
nreset => reg_rr_a0[9]~reg0.ACLR
nreset => reg_rr_a0[10]~reg0.ACLR
nreset => reg_rr_a0[11]~reg0.ACLR
nreset => reg_sr_a0[0]~reg0.ACLR
nreset => reg_sr_a0[1]~reg0.ACLR
nreset => reg_sr_a0[2]~reg0.ACLR
nreset => reg_sr_a0[3]~reg0.ACLR
nreset => reg_sr_a0[4]~reg0.ACLR
nreset => reg_sr_a0[5]~reg0.ACLR
nreset => reg_sr_a0[6]~reg0.ACLR
nreset => reg_sr_a0[7]~reg0.ACLR
nreset => reg_sr_a0[8]~reg0.ACLR
nreset => reg_sr_a0[9]~reg0.ACLR
nreset => reg_sr_a0[10]~reg0.ACLR
nreset => reg_sr_a0[11]~reg0.ACLR
nreset => reg_dr_a0[0]~reg0.ACLR
nreset => reg_dr_a0[1]~reg0.ACLR
nreset => reg_dr_a0[2]~reg0.ACLR
nreset => reg_dr_a0[3]~reg0.ACLR
nreset => reg_dr_a0[4]~reg0.ACLR
nreset => reg_dr_a0[5]~reg0.ACLR
nreset => reg_dr_a0[6]~reg0.ACLR
nreset => reg_dr_a0[7]~reg0.ACLR
nreset => reg_dr_a0[8]~reg0.ACLR
nreset => reg_dr_a0[9]~reg0.ACLR
nreset => reg_dr_a0[10]~reg0.ACLR
nreset => reg_dr_a0[11]~reg0.ACLR
nreset => reg_ar_a0[0]~reg0.ACLR
nreset => reg_ar_a0[1]~reg0.ACLR
nreset => reg_ar_a0[2]~reg0.ACLR
nreset => reg_ar_a0[3]~reg0.ACLR
nreset => reg_ar_a0[4]~reg0.ACLR
nreset => reg_ar_a0[5]~reg0.ACLR
nreset => reg_ar_a0[6]~reg0.ACLR
nreset => reg_ar_a0[7]~reg0.ACLR
nreset => reg_ar_a0[8]~reg0.ACLR
nreset => reg_ar_a0[9]~reg0.ACLR
nreset => reg_ar_a0[10]~reg0.ACLR
nreset => reg_ar_a0[11]~reg0.ACLR
nreset => reg_noise_enable_a0~reg0.ACLR
nreset => reg_enable_a0[0]~reg0.ACLR
nreset => reg_enable_a0[1]~reg0.ACLR
nreset => reg_volume_a0[0]~reg0.ACLR
nreset => reg_volume_a0[1]~reg0.ACLR
nreset => reg_volume_a0[2]~reg0.ACLR
nreset => reg_volume_a0[3]~reg0.ACLR
nreset => ff_ch_e1_key_off.ACLR
nreset => ff_ch_e1_key_release.ACLR
nreset => ff_ch_e1_key_on.ACLR
nreset => ff_ch_d1_key_off.ACLR
nreset => ff_ch_d1_key_release.ACLR
nreset => ff_ch_d1_key_on.ACLR
nreset => ff_ch_c1_key_off.ACLR
nreset => ff_ch_c1_key_release.ACLR
nreset => ff_ch_c1_key_on.ACLR
nreset => ff_ch_b1_key_off.ACLR
nreset => ff_ch_b1_key_release.ACLR
nreset => ff_ch_b1_key_on.ACLR
nreset => ff_ch_a1_key_off.ACLR
nreset => ff_ch_a1_key_release.ACLR
nreset => ff_ch_a1_key_on.ACLR
nreset => ch_e0_key_off~reg0.ACLR
nreset => ch_e0_key_release~reg0.ACLR
nreset => ch_e0_key_on~reg0.ACLR
nreset => ch_d0_key_off~reg0.ACLR
nreset => ch_d0_key_release~reg0.ACLR
nreset => ch_d0_key_on~reg0.ACLR
nreset => ch_c0_key_off~reg0.ACLR
nreset => ch_c0_key_release~reg0.ACLR
nreset => ch_c0_key_on~reg0.ACLR
nreset => ch_b0_key_off~reg0.ACLR
nreset => ch_b0_key_release~reg0.ACLR
nreset => ch_b0_key_on~reg0.ACLR
nreset => ch_a0_key_off~reg0.ACLR
nreset => ch_a0_key_release~reg0.ACLR
nreset => ch_a0_key_on~reg0.ACLR
nreset => sram_we~reg0.ACLR
nreset => sram_oe~reg0.ACLR
nreset => sram_d[0]~reg0.ACLR
nreset => sram_d[1]~reg0.ACLR
nreset => sram_d[2]~reg0.ACLR
nreset => sram_d[3]~reg0.ACLR
nreset => sram_d[4]~reg0.ACLR
nreset => sram_d[5]~reg0.ACLR
nreset => sram_d[6]~reg0.ACLR
nreset => sram_d[7]~reg0.ACLR
nreset => sram_a[0]~reg0.ACLR
nreset => sram_a[1]~reg0.ACLR
nreset => sram_a[2]~reg0.ACLR
nreset => sram_a[3]~reg0.ACLR
nreset => sram_a[4]~reg0.ACLR
nreset => sram_a[5]~reg0.ACLR
nreset => sram_a[6]~reg0.ACLR
nreset => sram_id[0]~reg0.ACLR
nreset => sram_id[1]~reg0.ACLR
nreset => sram_id[2]~reg0.ACLR
nreset => sram_id[3]~reg0.ACLR
nreset => ext_memory_nactive~reg0.PRESET
nreset => reg_ram_mode3.ACLR
nreset => reg_ram_mode2.ACLR
nreset => reg_ram_mode1.ACLR
nreset => reg_ram_mode0.ACLR
nreset => reg_scci_enable.ACLR
nreset => reg_wts_enable.ACLR
nreset => reg_bank3[0].PRESET
nreset => reg_bank3[1].PRESET
nreset => reg_bank3[2].ACLR
nreset => reg_bank3[3].ACLR
nreset => reg_bank3[4].ACLR
nreset => reg_bank3[5].ACLR
nreset => reg_bank3[6].ACLR
nreset => reg_bank3[7].ACLR
nreset => reg_bank2[0].ACLR
nreset => reg_bank2[1].PRESET
nreset => reg_bank2[2].ACLR
nreset => reg_bank2[3].ACLR
nreset => reg_bank2[4].ACLR
nreset => reg_bank2[5].ACLR
nreset => reg_bank2[6].ACLR
nreset => reg_bank2[7].ACLR
nreset => reg_bank1[0].PRESET
nreset => reg_bank1[1].ACLR
nreset => reg_bank1[2].ACLR
nreset => reg_bank1[3].ACLR
nreset => reg_bank1[4].ACLR
nreset => reg_bank1[5].ACLR
nreset => reg_bank1[6].ACLR
nreset => reg_bank1[7].ACLR
nreset => reg_bank0[0].ACLR
nreset => reg_bank0[1].ACLR
nreset => reg_bank0[2].ACLR
nreset => reg_bank0[3].ACLR
nreset => reg_bank0[4].ACLR
nreset => reg_bank0[5].ACLR
nreset => reg_bank0[6].ACLR
nreset => reg_bank0[7].ACLR
clk => ff_sram_q[0].CLK
clk => ff_sram_q[1].CLK
clk => ff_sram_q[2].CLK
clk => ff_sram_q[3].CLK
clk => ff_sram_q[4].CLK
clk => ff_sram_q[5].CLK
clk => ff_sram_q[6].CLK
clk => ff_sram_q[7].CLK
clk => reg_timer2_clear~reg0.CLK
clk => reg_timer2_enable~reg0.CLK
clk => reg_timer2_oneshot.CLK
clk => reg_timer2_channel[0]~reg0.CLK
clk => reg_timer2_channel[1]~reg0.CLK
clk => reg_timer2_channel[2]~reg0.CLK
clk => reg_timer2_channel[3]~reg0.CLK
clk => reg_timer1_clear~reg0.CLK
clk => reg_timer1_enable~reg0.CLK
clk => reg_timer1_oneshot.CLK
clk => reg_timer1_channel[0]~reg0.CLK
clk => reg_timer1_channel[1]~reg0.CLK
clk => reg_timer1_channel[2]~reg0.CLK
clk => reg_timer1_channel[3]~reg0.CLK
clk => ff_reg_noise_frequency_e1[0].CLK
clk => ff_reg_noise_frequency_e1[1].CLK
clk => ff_reg_noise_frequency_e1[2].CLK
clk => ff_reg_noise_frequency_e1[3].CLK
clk => ff_reg_noise_frequency_e1[4].CLK
clk => ff_reg_frequency_count_e1[0].CLK
clk => ff_reg_frequency_count_e1[1].CLK
clk => ff_reg_frequency_count_e1[2].CLK
clk => ff_reg_frequency_count_e1[3].CLK
clk => ff_reg_frequency_count_e1[4].CLK
clk => ff_reg_frequency_count_e1[5].CLK
clk => ff_reg_frequency_count_e1[6].CLK
clk => ff_reg_frequency_count_e1[7].CLK
clk => ff_reg_frequency_count_e1[8].CLK
clk => ff_reg_frequency_count_e1[9].CLK
clk => ff_reg_frequency_count_e1[10].CLK
clk => ff_reg_frequency_count_e1[11].CLK
clk => ff_reg_wave_length_e1[0].CLK
clk => ff_reg_wave_length_e1[1].CLK
clk => ff_reg_sl_e1[0].CLK
clk => ff_reg_sl_e1[1].CLK
clk => ff_reg_sl_e1[2].CLK
clk => ff_reg_sl_e1[3].CLK
clk => ff_reg_sl_e1[4].CLK
clk => ff_reg_sl_e1[5].CLK
clk => ff_reg_sl_e1[6].CLK
clk => ff_reg_rr_e1[0].CLK
clk => ff_reg_rr_e1[1].CLK
clk => ff_reg_rr_e1[2].CLK
clk => ff_reg_rr_e1[3].CLK
clk => ff_reg_rr_e1[4].CLK
clk => ff_reg_rr_e1[5].CLK
clk => ff_reg_rr_e1[6].CLK
clk => ff_reg_rr_e1[7].CLK
clk => ff_reg_rr_e1[8].CLK
clk => ff_reg_rr_e1[9].CLK
clk => ff_reg_rr_e1[10].CLK
clk => ff_reg_rr_e1[11].CLK
clk => ff_reg_sr_e1[0].CLK
clk => ff_reg_sr_e1[1].CLK
clk => ff_reg_sr_e1[2].CLK
clk => ff_reg_sr_e1[3].CLK
clk => ff_reg_sr_e1[4].CLK
clk => ff_reg_sr_e1[5].CLK
clk => ff_reg_sr_e1[6].CLK
clk => ff_reg_sr_e1[7].CLK
clk => ff_reg_sr_e1[8].CLK
clk => ff_reg_sr_e1[9].CLK
clk => ff_reg_sr_e1[10].CLK
clk => ff_reg_sr_e1[11].CLK
clk => ff_reg_dr_e1[0].CLK
clk => ff_reg_dr_e1[1].CLK
clk => ff_reg_dr_e1[2].CLK
clk => ff_reg_dr_e1[3].CLK
clk => ff_reg_dr_e1[4].CLK
clk => ff_reg_dr_e1[5].CLK
clk => ff_reg_dr_e1[6].CLK
clk => ff_reg_dr_e1[7].CLK
clk => ff_reg_dr_e1[8].CLK
clk => ff_reg_dr_e1[9].CLK
clk => ff_reg_dr_e1[10].CLK
clk => ff_reg_dr_e1[11].CLK
clk => ff_reg_ar_e1[0].CLK
clk => ff_reg_ar_e1[1].CLK
clk => ff_reg_ar_e1[2].CLK
clk => ff_reg_ar_e1[3].CLK
clk => ff_reg_ar_e1[4].CLK
clk => ff_reg_ar_e1[5].CLK
clk => ff_reg_ar_e1[6].CLK
clk => ff_reg_ar_e1[7].CLK
clk => ff_reg_ar_e1[8].CLK
clk => ff_reg_ar_e1[9].CLK
clk => ff_reg_ar_e1[10].CLK
clk => ff_reg_ar_e1[11].CLK
clk => ff_reg_clone_key_e1.CLK
clk => ff_reg_clone_wave_e1.CLK
clk => ff_reg_clone_noise_e1.CLK
clk => ff_reg_clone_adsr_e1.CLK
clk => ff_reg_clone_frequency_e1.CLK
clk => ff_reg_noise_enable_e1.CLK
clk => ff_reg_enable_e1[0].CLK
clk => ff_reg_enable_e1[1].CLK
clk => ff_reg_volume_e1[0].CLK
clk => ff_reg_volume_e1[1].CLK
clk => ff_reg_volume_e1[2].CLK
clk => ff_reg_volume_e1[3].CLK
clk => ff_reg_noise_frequency_d1[0].CLK
clk => ff_reg_noise_frequency_d1[1].CLK
clk => ff_reg_noise_frequency_d1[2].CLK
clk => ff_reg_noise_frequency_d1[3].CLK
clk => ff_reg_noise_frequency_d1[4].CLK
clk => ff_reg_frequency_count_d1[0].CLK
clk => ff_reg_frequency_count_d1[1].CLK
clk => ff_reg_frequency_count_d1[2].CLK
clk => ff_reg_frequency_count_d1[3].CLK
clk => ff_reg_frequency_count_d1[4].CLK
clk => ff_reg_frequency_count_d1[5].CLK
clk => ff_reg_frequency_count_d1[6].CLK
clk => ff_reg_frequency_count_d1[7].CLK
clk => ff_reg_frequency_count_d1[8].CLK
clk => ff_reg_frequency_count_d1[9].CLK
clk => ff_reg_frequency_count_d1[10].CLK
clk => ff_reg_frequency_count_d1[11].CLK
clk => ff_reg_wave_length_d1[0].CLK
clk => ff_reg_wave_length_d1[1].CLK
clk => ff_reg_sl_d1[0].CLK
clk => ff_reg_sl_d1[1].CLK
clk => ff_reg_sl_d1[2].CLK
clk => ff_reg_sl_d1[3].CLK
clk => ff_reg_sl_d1[4].CLK
clk => ff_reg_sl_d1[5].CLK
clk => ff_reg_sl_d1[6].CLK
clk => ff_reg_rr_d1[0].CLK
clk => ff_reg_rr_d1[1].CLK
clk => ff_reg_rr_d1[2].CLK
clk => ff_reg_rr_d1[3].CLK
clk => ff_reg_rr_d1[4].CLK
clk => ff_reg_rr_d1[5].CLK
clk => ff_reg_rr_d1[6].CLK
clk => ff_reg_rr_d1[7].CLK
clk => ff_reg_rr_d1[8].CLK
clk => ff_reg_rr_d1[9].CLK
clk => ff_reg_rr_d1[10].CLK
clk => ff_reg_rr_d1[11].CLK
clk => ff_reg_sr_d1[0].CLK
clk => ff_reg_sr_d1[1].CLK
clk => ff_reg_sr_d1[2].CLK
clk => ff_reg_sr_d1[3].CLK
clk => ff_reg_sr_d1[4].CLK
clk => ff_reg_sr_d1[5].CLK
clk => ff_reg_sr_d1[6].CLK
clk => ff_reg_sr_d1[7].CLK
clk => ff_reg_sr_d1[8].CLK
clk => ff_reg_sr_d1[9].CLK
clk => ff_reg_sr_d1[10].CLK
clk => ff_reg_sr_d1[11].CLK
clk => ff_reg_dr_d1[0].CLK
clk => ff_reg_dr_d1[1].CLK
clk => ff_reg_dr_d1[2].CLK
clk => ff_reg_dr_d1[3].CLK
clk => ff_reg_dr_d1[4].CLK
clk => ff_reg_dr_d1[5].CLK
clk => ff_reg_dr_d1[6].CLK
clk => ff_reg_dr_d1[7].CLK
clk => ff_reg_dr_d1[8].CLK
clk => ff_reg_dr_d1[9].CLK
clk => ff_reg_dr_d1[10].CLK
clk => ff_reg_dr_d1[11].CLK
clk => ff_reg_ar_d1[0].CLK
clk => ff_reg_ar_d1[1].CLK
clk => ff_reg_ar_d1[2].CLK
clk => ff_reg_ar_d1[3].CLK
clk => ff_reg_ar_d1[4].CLK
clk => ff_reg_ar_d1[5].CLK
clk => ff_reg_ar_d1[6].CLK
clk => ff_reg_ar_d1[7].CLK
clk => ff_reg_ar_d1[8].CLK
clk => ff_reg_ar_d1[9].CLK
clk => ff_reg_ar_d1[10].CLK
clk => ff_reg_ar_d1[11].CLK
clk => ff_reg_clone_key_d1.CLK
clk => ff_reg_clone_wave_d1.CLK
clk => ff_reg_clone_noise_d1.CLK
clk => ff_reg_clone_adsr_d1.CLK
clk => ff_reg_clone_frequency_d1.CLK
clk => ff_reg_noise_enable_d1.CLK
clk => ff_reg_enable_d1[0].CLK
clk => ff_reg_enable_d1[1].CLK
clk => ff_reg_volume_d1[0].CLK
clk => ff_reg_volume_d1[1].CLK
clk => ff_reg_volume_d1[2].CLK
clk => ff_reg_volume_d1[3].CLK
clk => ff_reg_noise_frequency_c1[0].CLK
clk => ff_reg_noise_frequency_c1[1].CLK
clk => ff_reg_noise_frequency_c1[2].CLK
clk => ff_reg_noise_frequency_c1[3].CLK
clk => ff_reg_noise_frequency_c1[4].CLK
clk => ff_reg_frequency_count_c1[0].CLK
clk => ff_reg_frequency_count_c1[1].CLK
clk => ff_reg_frequency_count_c1[2].CLK
clk => ff_reg_frequency_count_c1[3].CLK
clk => ff_reg_frequency_count_c1[4].CLK
clk => ff_reg_frequency_count_c1[5].CLK
clk => ff_reg_frequency_count_c1[6].CLK
clk => ff_reg_frequency_count_c1[7].CLK
clk => ff_reg_frequency_count_c1[8].CLK
clk => ff_reg_frequency_count_c1[9].CLK
clk => ff_reg_frequency_count_c1[10].CLK
clk => ff_reg_frequency_count_c1[11].CLK
clk => ff_reg_wave_length_c1[0].CLK
clk => ff_reg_wave_length_c1[1].CLK
clk => ff_reg_sl_c1[0].CLK
clk => ff_reg_sl_c1[1].CLK
clk => ff_reg_sl_c1[2].CLK
clk => ff_reg_sl_c1[3].CLK
clk => ff_reg_sl_c1[4].CLK
clk => ff_reg_sl_c1[5].CLK
clk => ff_reg_sl_c1[6].CLK
clk => ff_reg_rr_c1[0].CLK
clk => ff_reg_rr_c1[1].CLK
clk => ff_reg_rr_c1[2].CLK
clk => ff_reg_rr_c1[3].CLK
clk => ff_reg_rr_c1[4].CLK
clk => ff_reg_rr_c1[5].CLK
clk => ff_reg_rr_c1[6].CLK
clk => ff_reg_rr_c1[7].CLK
clk => ff_reg_rr_c1[8].CLK
clk => ff_reg_rr_c1[9].CLK
clk => ff_reg_rr_c1[10].CLK
clk => ff_reg_rr_c1[11].CLK
clk => ff_reg_sr_c1[0].CLK
clk => ff_reg_sr_c1[1].CLK
clk => ff_reg_sr_c1[2].CLK
clk => ff_reg_sr_c1[3].CLK
clk => ff_reg_sr_c1[4].CLK
clk => ff_reg_sr_c1[5].CLK
clk => ff_reg_sr_c1[6].CLK
clk => ff_reg_sr_c1[7].CLK
clk => ff_reg_sr_c1[8].CLK
clk => ff_reg_sr_c1[9].CLK
clk => ff_reg_sr_c1[10].CLK
clk => ff_reg_sr_c1[11].CLK
clk => ff_reg_dr_c1[0].CLK
clk => ff_reg_dr_c1[1].CLK
clk => ff_reg_dr_c1[2].CLK
clk => ff_reg_dr_c1[3].CLK
clk => ff_reg_dr_c1[4].CLK
clk => ff_reg_dr_c1[5].CLK
clk => ff_reg_dr_c1[6].CLK
clk => ff_reg_dr_c1[7].CLK
clk => ff_reg_dr_c1[8].CLK
clk => ff_reg_dr_c1[9].CLK
clk => ff_reg_dr_c1[10].CLK
clk => ff_reg_dr_c1[11].CLK
clk => ff_reg_ar_c1[0].CLK
clk => ff_reg_ar_c1[1].CLK
clk => ff_reg_ar_c1[2].CLK
clk => ff_reg_ar_c1[3].CLK
clk => ff_reg_ar_c1[4].CLK
clk => ff_reg_ar_c1[5].CLK
clk => ff_reg_ar_c1[6].CLK
clk => ff_reg_ar_c1[7].CLK
clk => ff_reg_ar_c1[8].CLK
clk => ff_reg_ar_c1[9].CLK
clk => ff_reg_ar_c1[10].CLK
clk => ff_reg_ar_c1[11].CLK
clk => ff_reg_clone_key_c1.CLK
clk => ff_reg_clone_wave_c1.CLK
clk => ff_reg_clone_noise_c1.CLK
clk => ff_reg_clone_adsr_c1.CLK
clk => ff_reg_clone_frequency_c1.CLK
clk => ff_reg_noise_enable_c1.CLK
clk => ff_reg_enable_c1[0].CLK
clk => ff_reg_enable_c1[1].CLK
clk => ff_reg_volume_c1[0].CLK
clk => ff_reg_volume_c1[1].CLK
clk => ff_reg_volume_c1[2].CLK
clk => ff_reg_volume_c1[3].CLK
clk => ff_reg_noise_frequency_b1[0].CLK
clk => ff_reg_noise_frequency_b1[1].CLK
clk => ff_reg_noise_frequency_b1[2].CLK
clk => ff_reg_noise_frequency_b1[3].CLK
clk => ff_reg_noise_frequency_b1[4].CLK
clk => ff_reg_frequency_count_b1[0].CLK
clk => ff_reg_frequency_count_b1[1].CLK
clk => ff_reg_frequency_count_b1[2].CLK
clk => ff_reg_frequency_count_b1[3].CLK
clk => ff_reg_frequency_count_b1[4].CLK
clk => ff_reg_frequency_count_b1[5].CLK
clk => ff_reg_frequency_count_b1[6].CLK
clk => ff_reg_frequency_count_b1[7].CLK
clk => ff_reg_frequency_count_b1[8].CLK
clk => ff_reg_frequency_count_b1[9].CLK
clk => ff_reg_frequency_count_b1[10].CLK
clk => ff_reg_frequency_count_b1[11].CLK
clk => ff_reg_wave_length_b1[0].CLK
clk => ff_reg_wave_length_b1[1].CLK
clk => ff_reg_sl_b1[0].CLK
clk => ff_reg_sl_b1[1].CLK
clk => ff_reg_sl_b1[2].CLK
clk => ff_reg_sl_b1[3].CLK
clk => ff_reg_sl_b1[4].CLK
clk => ff_reg_sl_b1[5].CLK
clk => ff_reg_sl_b1[6].CLK
clk => ff_reg_rr_b1[0].CLK
clk => ff_reg_rr_b1[1].CLK
clk => ff_reg_rr_b1[2].CLK
clk => ff_reg_rr_b1[3].CLK
clk => ff_reg_rr_b1[4].CLK
clk => ff_reg_rr_b1[5].CLK
clk => ff_reg_rr_b1[6].CLK
clk => ff_reg_rr_b1[7].CLK
clk => ff_reg_rr_b1[8].CLK
clk => ff_reg_rr_b1[9].CLK
clk => ff_reg_rr_b1[10].CLK
clk => ff_reg_rr_b1[11].CLK
clk => ff_reg_sr_b1[0].CLK
clk => ff_reg_sr_b1[1].CLK
clk => ff_reg_sr_b1[2].CLK
clk => ff_reg_sr_b1[3].CLK
clk => ff_reg_sr_b1[4].CLK
clk => ff_reg_sr_b1[5].CLK
clk => ff_reg_sr_b1[6].CLK
clk => ff_reg_sr_b1[7].CLK
clk => ff_reg_sr_b1[8].CLK
clk => ff_reg_sr_b1[9].CLK
clk => ff_reg_sr_b1[10].CLK
clk => ff_reg_sr_b1[11].CLK
clk => ff_reg_dr_b1[0].CLK
clk => ff_reg_dr_b1[1].CLK
clk => ff_reg_dr_b1[2].CLK
clk => ff_reg_dr_b1[3].CLK
clk => ff_reg_dr_b1[4].CLK
clk => ff_reg_dr_b1[5].CLK
clk => ff_reg_dr_b1[6].CLK
clk => ff_reg_dr_b1[7].CLK
clk => ff_reg_dr_b1[8].CLK
clk => ff_reg_dr_b1[9].CLK
clk => ff_reg_dr_b1[10].CLK
clk => ff_reg_dr_b1[11].CLK
clk => ff_reg_ar_b1[0].CLK
clk => ff_reg_ar_b1[1].CLK
clk => ff_reg_ar_b1[2].CLK
clk => ff_reg_ar_b1[3].CLK
clk => ff_reg_ar_b1[4].CLK
clk => ff_reg_ar_b1[5].CLK
clk => ff_reg_ar_b1[6].CLK
clk => ff_reg_ar_b1[7].CLK
clk => ff_reg_ar_b1[8].CLK
clk => ff_reg_ar_b1[9].CLK
clk => ff_reg_ar_b1[10].CLK
clk => ff_reg_ar_b1[11].CLK
clk => ff_reg_clone_key_b1.CLK
clk => ff_reg_clone_wave_b1.CLK
clk => ff_reg_clone_noise_b1.CLK
clk => ff_reg_clone_adsr_b1.CLK
clk => ff_reg_clone_frequency_b1.CLK
clk => ff_reg_noise_enable_b1.CLK
clk => ff_reg_enable_b1[0].CLK
clk => ff_reg_enable_b1[1].CLK
clk => ff_reg_volume_b1[0].CLK
clk => ff_reg_volume_b1[1].CLK
clk => ff_reg_volume_b1[2].CLK
clk => ff_reg_volume_b1[3].CLK
clk => ff_reg_noise_frequency_a1[0].CLK
clk => ff_reg_noise_frequency_a1[1].CLK
clk => ff_reg_noise_frequency_a1[2].CLK
clk => ff_reg_noise_frequency_a1[3].CLK
clk => ff_reg_noise_frequency_a1[4].CLK
clk => ff_reg_frequency_count_a1[0].CLK
clk => ff_reg_frequency_count_a1[1].CLK
clk => ff_reg_frequency_count_a1[2].CLK
clk => ff_reg_frequency_count_a1[3].CLK
clk => ff_reg_frequency_count_a1[4].CLK
clk => ff_reg_frequency_count_a1[5].CLK
clk => ff_reg_frequency_count_a1[6].CLK
clk => ff_reg_frequency_count_a1[7].CLK
clk => ff_reg_frequency_count_a1[8].CLK
clk => ff_reg_frequency_count_a1[9].CLK
clk => ff_reg_frequency_count_a1[10].CLK
clk => ff_reg_frequency_count_a1[11].CLK
clk => ff_reg_wave_length_a1[0].CLK
clk => ff_reg_wave_length_a1[1].CLK
clk => ff_reg_sl_a1[0].CLK
clk => ff_reg_sl_a1[1].CLK
clk => ff_reg_sl_a1[2].CLK
clk => ff_reg_sl_a1[3].CLK
clk => ff_reg_sl_a1[4].CLK
clk => ff_reg_sl_a1[5].CLK
clk => ff_reg_sl_a1[6].CLK
clk => ff_reg_rr_a1[0].CLK
clk => ff_reg_rr_a1[1].CLK
clk => ff_reg_rr_a1[2].CLK
clk => ff_reg_rr_a1[3].CLK
clk => ff_reg_rr_a1[4].CLK
clk => ff_reg_rr_a1[5].CLK
clk => ff_reg_rr_a1[6].CLK
clk => ff_reg_rr_a1[7].CLK
clk => ff_reg_rr_a1[8].CLK
clk => ff_reg_rr_a1[9].CLK
clk => ff_reg_rr_a1[10].CLK
clk => ff_reg_rr_a1[11].CLK
clk => ff_reg_sr_a1[0].CLK
clk => ff_reg_sr_a1[1].CLK
clk => ff_reg_sr_a1[2].CLK
clk => ff_reg_sr_a1[3].CLK
clk => ff_reg_sr_a1[4].CLK
clk => ff_reg_sr_a1[5].CLK
clk => ff_reg_sr_a1[6].CLK
clk => ff_reg_sr_a1[7].CLK
clk => ff_reg_sr_a1[8].CLK
clk => ff_reg_sr_a1[9].CLK
clk => ff_reg_sr_a1[10].CLK
clk => ff_reg_sr_a1[11].CLK
clk => ff_reg_dr_a1[0].CLK
clk => ff_reg_dr_a1[1].CLK
clk => ff_reg_dr_a1[2].CLK
clk => ff_reg_dr_a1[3].CLK
clk => ff_reg_dr_a1[4].CLK
clk => ff_reg_dr_a1[5].CLK
clk => ff_reg_dr_a1[6].CLK
clk => ff_reg_dr_a1[7].CLK
clk => ff_reg_dr_a1[8].CLK
clk => ff_reg_dr_a1[9].CLK
clk => ff_reg_dr_a1[10].CLK
clk => ff_reg_dr_a1[11].CLK
clk => ff_reg_ar_a1[0].CLK
clk => ff_reg_ar_a1[1].CLK
clk => ff_reg_ar_a1[2].CLK
clk => ff_reg_ar_a1[3].CLK
clk => ff_reg_ar_a1[4].CLK
clk => ff_reg_ar_a1[5].CLK
clk => ff_reg_ar_a1[6].CLK
clk => ff_reg_ar_a1[7].CLK
clk => ff_reg_ar_a1[8].CLK
clk => ff_reg_ar_a1[9].CLK
clk => ff_reg_ar_a1[10].CLK
clk => ff_reg_ar_a1[11].CLK
clk => ff_reg_clone_key_a1.CLK
clk => ff_reg_clone_wave_a1.CLK
clk => ff_reg_clone_noise_a1.CLK
clk => ff_reg_clone_adsr_a1.CLK
clk => ff_reg_clone_frequency_a1.CLK
clk => ff_reg_noise_enable_a1.CLK
clk => ff_reg_enable_a1[0].CLK
clk => ff_reg_enable_a1[1].CLK
clk => ff_reg_volume_a1[0].CLK
clk => ff_reg_volume_a1[1].CLK
clk => ff_reg_volume_a1[2].CLK
clk => ff_reg_volume_a1[3].CLK
clk => reg_noise_frequency_e0[0]~reg0.CLK
clk => reg_noise_frequency_e0[1]~reg0.CLK
clk => reg_noise_frequency_e0[2]~reg0.CLK
clk => reg_noise_frequency_e0[3]~reg0.CLK
clk => reg_noise_frequency_e0[4]~reg0.CLK
clk => reg_frequency_count_e0[0]~reg0.CLK
clk => reg_frequency_count_e0[1]~reg0.CLK
clk => reg_frequency_count_e0[2]~reg0.CLK
clk => reg_frequency_count_e0[3]~reg0.CLK
clk => reg_frequency_count_e0[4]~reg0.CLK
clk => reg_frequency_count_e0[5]~reg0.CLK
clk => reg_frequency_count_e0[6]~reg0.CLK
clk => reg_frequency_count_e0[7]~reg0.CLK
clk => reg_frequency_count_e0[8]~reg0.CLK
clk => reg_frequency_count_e0[9]~reg0.CLK
clk => reg_frequency_count_e0[10]~reg0.CLK
clk => reg_frequency_count_e0[11]~reg0.CLK
clk => reg_wave_length_e0[0]~reg0.CLK
clk => reg_wave_length_e0[1]~reg0.CLK
clk => reg_sl_e0[0]~reg0.CLK
clk => reg_sl_e0[1]~reg0.CLK
clk => reg_sl_e0[2]~reg0.CLK
clk => reg_sl_e0[3]~reg0.CLK
clk => reg_sl_e0[4]~reg0.CLK
clk => reg_sl_e0[5]~reg0.CLK
clk => reg_sl_e0[6]~reg0.CLK
clk => reg_rr_e0[0]~reg0.CLK
clk => reg_rr_e0[1]~reg0.CLK
clk => reg_rr_e0[2]~reg0.CLK
clk => reg_rr_e0[3]~reg0.CLK
clk => reg_rr_e0[4]~reg0.CLK
clk => reg_rr_e0[5]~reg0.CLK
clk => reg_rr_e0[6]~reg0.CLK
clk => reg_rr_e0[7]~reg0.CLK
clk => reg_rr_e0[8]~reg0.CLK
clk => reg_rr_e0[9]~reg0.CLK
clk => reg_rr_e0[10]~reg0.CLK
clk => reg_rr_e0[11]~reg0.CLK
clk => reg_sr_e0[0]~reg0.CLK
clk => reg_sr_e0[1]~reg0.CLK
clk => reg_sr_e0[2]~reg0.CLK
clk => reg_sr_e0[3]~reg0.CLK
clk => reg_sr_e0[4]~reg0.CLK
clk => reg_sr_e0[5]~reg0.CLK
clk => reg_sr_e0[6]~reg0.CLK
clk => reg_sr_e0[7]~reg0.CLK
clk => reg_sr_e0[8]~reg0.CLK
clk => reg_sr_e0[9]~reg0.CLK
clk => reg_sr_e0[10]~reg0.CLK
clk => reg_sr_e0[11]~reg0.CLK
clk => reg_dr_e0[0]~reg0.CLK
clk => reg_dr_e0[1]~reg0.CLK
clk => reg_dr_e0[2]~reg0.CLK
clk => reg_dr_e0[3]~reg0.CLK
clk => reg_dr_e0[4]~reg0.CLK
clk => reg_dr_e0[5]~reg0.CLK
clk => reg_dr_e0[6]~reg0.CLK
clk => reg_dr_e0[7]~reg0.CLK
clk => reg_dr_e0[8]~reg0.CLK
clk => reg_dr_e0[9]~reg0.CLK
clk => reg_dr_e0[10]~reg0.CLK
clk => reg_dr_e0[11]~reg0.CLK
clk => reg_ar_e0[0]~reg0.CLK
clk => reg_ar_e0[1]~reg0.CLK
clk => reg_ar_e0[2]~reg0.CLK
clk => reg_ar_e0[3]~reg0.CLK
clk => reg_ar_e0[4]~reg0.CLK
clk => reg_ar_e0[5]~reg0.CLK
clk => reg_ar_e0[6]~reg0.CLK
clk => reg_ar_e0[7]~reg0.CLK
clk => reg_ar_e0[8]~reg0.CLK
clk => reg_ar_e0[9]~reg0.CLK
clk => reg_ar_e0[10]~reg0.CLK
clk => reg_ar_e0[11]~reg0.CLK
clk => reg_noise_enable_e0~reg0.CLK
clk => reg_enable_e0[0]~reg0.CLK
clk => reg_enable_e0[1]~reg0.CLK
clk => reg_volume_e0[0]~reg0.CLK
clk => reg_volume_e0[1]~reg0.CLK
clk => reg_volume_e0[2]~reg0.CLK
clk => reg_volume_e0[3]~reg0.CLK
clk => reg_noise_frequency_d0[0]~reg0.CLK
clk => reg_noise_frequency_d0[1]~reg0.CLK
clk => reg_noise_frequency_d0[2]~reg0.CLK
clk => reg_noise_frequency_d0[3]~reg0.CLK
clk => reg_noise_frequency_d0[4]~reg0.CLK
clk => reg_frequency_count_d0[0]~reg0.CLK
clk => reg_frequency_count_d0[1]~reg0.CLK
clk => reg_frequency_count_d0[2]~reg0.CLK
clk => reg_frequency_count_d0[3]~reg0.CLK
clk => reg_frequency_count_d0[4]~reg0.CLK
clk => reg_frequency_count_d0[5]~reg0.CLK
clk => reg_frequency_count_d0[6]~reg0.CLK
clk => reg_frequency_count_d0[7]~reg0.CLK
clk => reg_frequency_count_d0[8]~reg0.CLK
clk => reg_frequency_count_d0[9]~reg0.CLK
clk => reg_frequency_count_d0[10]~reg0.CLK
clk => reg_frequency_count_d0[11]~reg0.CLK
clk => reg_wave_length_d0[0]~reg0.CLK
clk => reg_wave_length_d0[1]~reg0.CLK
clk => reg_sl_d0[0]~reg0.CLK
clk => reg_sl_d0[1]~reg0.CLK
clk => reg_sl_d0[2]~reg0.CLK
clk => reg_sl_d0[3]~reg0.CLK
clk => reg_sl_d0[4]~reg0.CLK
clk => reg_sl_d0[5]~reg0.CLK
clk => reg_sl_d0[6]~reg0.CLK
clk => reg_rr_d0[0]~reg0.CLK
clk => reg_rr_d0[1]~reg0.CLK
clk => reg_rr_d0[2]~reg0.CLK
clk => reg_rr_d0[3]~reg0.CLK
clk => reg_rr_d0[4]~reg0.CLK
clk => reg_rr_d0[5]~reg0.CLK
clk => reg_rr_d0[6]~reg0.CLK
clk => reg_rr_d0[7]~reg0.CLK
clk => reg_rr_d0[8]~reg0.CLK
clk => reg_rr_d0[9]~reg0.CLK
clk => reg_rr_d0[10]~reg0.CLK
clk => reg_rr_d0[11]~reg0.CLK
clk => reg_sr_d0[0]~reg0.CLK
clk => reg_sr_d0[1]~reg0.CLK
clk => reg_sr_d0[2]~reg0.CLK
clk => reg_sr_d0[3]~reg0.CLK
clk => reg_sr_d0[4]~reg0.CLK
clk => reg_sr_d0[5]~reg0.CLK
clk => reg_sr_d0[6]~reg0.CLK
clk => reg_sr_d0[7]~reg0.CLK
clk => reg_sr_d0[8]~reg0.CLK
clk => reg_sr_d0[9]~reg0.CLK
clk => reg_sr_d0[10]~reg0.CLK
clk => reg_sr_d0[11]~reg0.CLK
clk => reg_dr_d0[0]~reg0.CLK
clk => reg_dr_d0[1]~reg0.CLK
clk => reg_dr_d0[2]~reg0.CLK
clk => reg_dr_d0[3]~reg0.CLK
clk => reg_dr_d0[4]~reg0.CLK
clk => reg_dr_d0[5]~reg0.CLK
clk => reg_dr_d0[6]~reg0.CLK
clk => reg_dr_d0[7]~reg0.CLK
clk => reg_dr_d0[8]~reg0.CLK
clk => reg_dr_d0[9]~reg0.CLK
clk => reg_dr_d0[10]~reg0.CLK
clk => reg_dr_d0[11]~reg0.CLK
clk => reg_noise_enable_d0~reg0.CLK
clk => reg_enable_d0[0]~reg0.CLK
clk => reg_enable_d0[1]~reg0.CLK
clk => reg_volume_d0[0]~reg0.CLK
clk => reg_volume_d0[1]~reg0.CLK
clk => reg_volume_d0[2]~reg0.CLK
clk => reg_volume_d0[3]~reg0.CLK
clk => reg_noise_frequency_c0[0]~reg0.CLK
clk => reg_noise_frequency_c0[1]~reg0.CLK
clk => reg_noise_frequency_c0[2]~reg0.CLK
clk => reg_noise_frequency_c0[3]~reg0.CLK
clk => reg_noise_frequency_c0[4]~reg0.CLK
clk => reg_frequency_count_c0[0]~reg0.CLK
clk => reg_frequency_count_c0[1]~reg0.CLK
clk => reg_frequency_count_c0[2]~reg0.CLK
clk => reg_frequency_count_c0[3]~reg0.CLK
clk => reg_frequency_count_c0[4]~reg0.CLK
clk => reg_frequency_count_c0[5]~reg0.CLK
clk => reg_frequency_count_c0[6]~reg0.CLK
clk => reg_frequency_count_c0[7]~reg0.CLK
clk => reg_frequency_count_c0[8]~reg0.CLK
clk => reg_frequency_count_c0[9]~reg0.CLK
clk => reg_frequency_count_c0[10]~reg0.CLK
clk => reg_frequency_count_c0[11]~reg0.CLK
clk => reg_wave_length_c0[0]~reg0.CLK
clk => reg_wave_length_c0[1]~reg0.CLK
clk => reg_sl_c0[0]~reg0.CLK
clk => reg_sl_c0[1]~reg0.CLK
clk => reg_sl_c0[2]~reg0.CLK
clk => reg_sl_c0[3]~reg0.CLK
clk => reg_sl_c0[4]~reg0.CLK
clk => reg_sl_c0[5]~reg0.CLK
clk => reg_sl_c0[6]~reg0.CLK
clk => reg_rr_c0[0]~reg0.CLK
clk => reg_rr_c0[1]~reg0.CLK
clk => reg_rr_c0[2]~reg0.CLK
clk => reg_rr_c0[3]~reg0.CLK
clk => reg_rr_c0[4]~reg0.CLK
clk => reg_rr_c0[5]~reg0.CLK
clk => reg_rr_c0[6]~reg0.CLK
clk => reg_rr_c0[7]~reg0.CLK
clk => reg_rr_c0[8]~reg0.CLK
clk => reg_rr_c0[9]~reg0.CLK
clk => reg_rr_c0[10]~reg0.CLK
clk => reg_rr_c0[11]~reg0.CLK
clk => reg_sr_c0[0]~reg0.CLK
clk => reg_sr_c0[1]~reg0.CLK
clk => reg_sr_c0[2]~reg0.CLK
clk => reg_sr_c0[3]~reg0.CLK
clk => reg_sr_c0[4]~reg0.CLK
clk => reg_sr_c0[5]~reg0.CLK
clk => reg_sr_c0[6]~reg0.CLK
clk => reg_sr_c0[7]~reg0.CLK
clk => reg_sr_c0[8]~reg0.CLK
clk => reg_sr_c0[9]~reg0.CLK
clk => reg_sr_c0[10]~reg0.CLK
clk => reg_sr_c0[11]~reg0.CLK
clk => reg_dr_c0[0]~reg0.CLK
clk => reg_dr_c0[1]~reg0.CLK
clk => reg_dr_c0[2]~reg0.CLK
clk => reg_dr_c0[3]~reg0.CLK
clk => reg_dr_c0[4]~reg0.CLK
clk => reg_dr_c0[5]~reg0.CLK
clk => reg_dr_c0[6]~reg0.CLK
clk => reg_dr_c0[7]~reg0.CLK
clk => reg_dr_c0[8]~reg0.CLK
clk => reg_dr_c0[9]~reg0.CLK
clk => reg_dr_c0[10]~reg0.CLK
clk => reg_dr_c0[11]~reg0.CLK
clk => reg_ar_c0[0]~reg0.CLK
clk => reg_ar_c0[1]~reg0.CLK
clk => reg_ar_c0[2]~reg0.CLK
clk => reg_ar_c0[3]~reg0.CLK
clk => reg_ar_c0[4]~reg0.CLK
clk => reg_ar_c0[5]~reg0.CLK
clk => reg_ar_c0[6]~reg0.CLK
clk => reg_ar_c0[7]~reg0.CLK
clk => reg_ar_c0[8]~reg0.CLK
clk => reg_ar_c0[9]~reg0.CLK
clk => reg_ar_c0[10]~reg0.CLK
clk => reg_ar_c0[11]~reg0.CLK
clk => reg_noise_enable_c0~reg0.CLK
clk => reg_enable_c0[0]~reg0.CLK
clk => reg_enable_c0[1]~reg0.CLK
clk => reg_volume_c0[0]~reg0.CLK
clk => reg_volume_c0[1]~reg0.CLK
clk => reg_volume_c0[2]~reg0.CLK
clk => reg_volume_c0[3]~reg0.CLK
clk => reg_noise_frequency_b0[0]~reg0.CLK
clk => reg_noise_frequency_b0[1]~reg0.CLK
clk => reg_noise_frequency_b0[2]~reg0.CLK
clk => reg_noise_frequency_b0[3]~reg0.CLK
clk => reg_noise_frequency_b0[4]~reg0.CLK
clk => reg_frequency_count_b0[0]~reg0.CLK
clk => reg_frequency_count_b0[1]~reg0.CLK
clk => reg_frequency_count_b0[2]~reg0.CLK
clk => reg_frequency_count_b0[3]~reg0.CLK
clk => reg_frequency_count_b0[4]~reg0.CLK
clk => reg_frequency_count_b0[5]~reg0.CLK
clk => reg_frequency_count_b0[6]~reg0.CLK
clk => reg_frequency_count_b0[7]~reg0.CLK
clk => reg_frequency_count_b0[8]~reg0.CLK
clk => reg_frequency_count_b0[9]~reg0.CLK
clk => reg_frequency_count_b0[10]~reg0.CLK
clk => reg_frequency_count_b0[11]~reg0.CLK
clk => reg_wave_length_b0[0]~reg0.CLK
clk => reg_wave_length_b0[1]~reg0.CLK
clk => reg_sl_b0[0]~reg0.CLK
clk => reg_sl_b0[1]~reg0.CLK
clk => reg_sl_b0[2]~reg0.CLK
clk => reg_sl_b0[3]~reg0.CLK
clk => reg_sl_b0[4]~reg0.CLK
clk => reg_sl_b0[5]~reg0.CLK
clk => reg_sl_b0[6]~reg0.CLK
clk => reg_rr_b0[0]~reg0.CLK
clk => reg_rr_b0[1]~reg0.CLK
clk => reg_rr_b0[2]~reg0.CLK
clk => reg_rr_b0[3]~reg0.CLK
clk => reg_rr_b0[4]~reg0.CLK
clk => reg_rr_b0[5]~reg0.CLK
clk => reg_rr_b0[6]~reg0.CLK
clk => reg_rr_b0[7]~reg0.CLK
clk => reg_rr_b0[8]~reg0.CLK
clk => reg_rr_b0[9]~reg0.CLK
clk => reg_rr_b0[10]~reg0.CLK
clk => reg_rr_b0[11]~reg0.CLK
clk => reg_sr_b0[0]~reg0.CLK
clk => reg_sr_b0[1]~reg0.CLK
clk => reg_sr_b0[2]~reg0.CLK
clk => reg_sr_b0[3]~reg0.CLK
clk => reg_sr_b0[4]~reg0.CLK
clk => reg_sr_b0[5]~reg0.CLK
clk => reg_sr_b0[6]~reg0.CLK
clk => reg_sr_b0[7]~reg0.CLK
clk => reg_sr_b0[8]~reg0.CLK
clk => reg_sr_b0[9]~reg0.CLK
clk => reg_sr_b0[10]~reg0.CLK
clk => reg_sr_b0[11]~reg0.CLK
clk => reg_dr_b0[0]~reg0.CLK
clk => reg_dr_b0[1]~reg0.CLK
clk => reg_dr_b0[2]~reg0.CLK
clk => reg_dr_b0[3]~reg0.CLK
clk => reg_dr_b0[4]~reg0.CLK
clk => reg_dr_b0[5]~reg0.CLK
clk => reg_dr_b0[6]~reg0.CLK
clk => reg_dr_b0[7]~reg0.CLK
clk => reg_dr_b0[8]~reg0.CLK
clk => reg_dr_b0[9]~reg0.CLK
clk => reg_dr_b0[10]~reg0.CLK
clk => reg_dr_b0[11]~reg0.CLK
clk => reg_ar_b0[0]~reg0.CLK
clk => reg_ar_b0[1]~reg0.CLK
clk => reg_ar_b0[2]~reg0.CLK
clk => reg_ar_b0[3]~reg0.CLK
clk => reg_ar_b0[4]~reg0.CLK
clk => reg_ar_b0[5]~reg0.CLK
clk => reg_ar_b0[6]~reg0.CLK
clk => reg_ar_b0[7]~reg0.CLK
clk => reg_ar_b0[8]~reg0.CLK
clk => reg_ar_b0[9]~reg0.CLK
clk => reg_ar_b0[10]~reg0.CLK
clk => reg_ar_b0[11]~reg0.CLK
clk => reg_noise_enable_b0~reg0.CLK
clk => reg_enable_b0[0]~reg0.CLK
clk => reg_enable_b0[1]~reg0.CLK
clk => reg_volume_b0[0]~reg0.CLK
clk => reg_volume_b0[1]~reg0.CLK
clk => reg_volume_b0[2]~reg0.CLK
clk => reg_volume_b0[3]~reg0.CLK
clk => reg_noise_frequency_a0[0]~reg0.CLK
clk => reg_noise_frequency_a0[1]~reg0.CLK
clk => reg_noise_frequency_a0[2]~reg0.CLK
clk => reg_noise_frequency_a0[3]~reg0.CLK
clk => reg_noise_frequency_a0[4]~reg0.CLK
clk => reg_frequency_count_a0[0]~reg0.CLK
clk => reg_frequency_count_a0[1]~reg0.CLK
clk => reg_frequency_count_a0[2]~reg0.CLK
clk => reg_frequency_count_a0[3]~reg0.CLK
clk => reg_frequency_count_a0[4]~reg0.CLK
clk => reg_frequency_count_a0[5]~reg0.CLK
clk => reg_frequency_count_a0[6]~reg0.CLK
clk => reg_frequency_count_a0[7]~reg0.CLK
clk => reg_frequency_count_a0[8]~reg0.CLK
clk => reg_frequency_count_a0[9]~reg0.CLK
clk => reg_frequency_count_a0[10]~reg0.CLK
clk => reg_frequency_count_a0[11]~reg0.CLK
clk => reg_wave_length_a0[0]~reg0.CLK
clk => reg_wave_length_a0[1]~reg0.CLK
clk => reg_sl_a0[0]~reg0.CLK
clk => reg_sl_a0[1]~reg0.CLK
clk => reg_sl_a0[2]~reg0.CLK
clk => reg_sl_a0[3]~reg0.CLK
clk => reg_sl_a0[4]~reg0.CLK
clk => reg_sl_a0[5]~reg0.CLK
clk => reg_sl_a0[6]~reg0.CLK
clk => reg_rr_a0[0]~reg0.CLK
clk => reg_rr_a0[1]~reg0.CLK
clk => reg_rr_a0[2]~reg0.CLK
clk => reg_rr_a0[3]~reg0.CLK
clk => reg_rr_a0[4]~reg0.CLK
clk => reg_rr_a0[5]~reg0.CLK
clk => reg_rr_a0[6]~reg0.CLK
clk => reg_rr_a0[7]~reg0.CLK
clk => reg_rr_a0[8]~reg0.CLK
clk => reg_rr_a0[9]~reg0.CLK
clk => reg_rr_a0[10]~reg0.CLK
clk => reg_rr_a0[11]~reg0.CLK
clk => reg_sr_a0[0]~reg0.CLK
clk => reg_sr_a0[1]~reg0.CLK
clk => reg_sr_a0[2]~reg0.CLK
clk => reg_sr_a0[3]~reg0.CLK
clk => reg_sr_a0[4]~reg0.CLK
clk => reg_sr_a0[5]~reg0.CLK
clk => reg_sr_a0[6]~reg0.CLK
clk => reg_sr_a0[7]~reg0.CLK
clk => reg_sr_a0[8]~reg0.CLK
clk => reg_sr_a0[9]~reg0.CLK
clk => reg_sr_a0[10]~reg0.CLK
clk => reg_sr_a0[11]~reg0.CLK
clk => reg_dr_a0[0]~reg0.CLK
clk => reg_dr_a0[1]~reg0.CLK
clk => reg_dr_a0[2]~reg0.CLK
clk => reg_dr_a0[3]~reg0.CLK
clk => reg_dr_a0[4]~reg0.CLK
clk => reg_dr_a0[5]~reg0.CLK
clk => reg_dr_a0[6]~reg0.CLK
clk => reg_dr_a0[7]~reg0.CLK
clk => reg_dr_a0[8]~reg0.CLK
clk => reg_dr_a0[9]~reg0.CLK
clk => reg_dr_a0[10]~reg0.CLK
clk => reg_dr_a0[11]~reg0.CLK
clk => reg_ar_a0[0]~reg0.CLK
clk => reg_ar_a0[1]~reg0.CLK
clk => reg_ar_a0[2]~reg0.CLK
clk => reg_ar_a0[3]~reg0.CLK
clk => reg_ar_a0[4]~reg0.CLK
clk => reg_ar_a0[5]~reg0.CLK
clk => reg_ar_a0[6]~reg0.CLK
clk => reg_ar_a0[7]~reg0.CLK
clk => reg_ar_a0[8]~reg0.CLK
clk => reg_ar_a0[9]~reg0.CLK
clk => reg_ar_a0[10]~reg0.CLK
clk => reg_ar_a0[11]~reg0.CLK
clk => reg_noise_enable_a0~reg0.CLK
clk => reg_enable_a0[0]~reg0.CLK
clk => reg_enable_a0[1]~reg0.CLK
clk => reg_volume_a0[0]~reg0.CLK
clk => reg_volume_a0[1]~reg0.CLK
clk => reg_volume_a0[2]~reg0.CLK
clk => reg_volume_a0[3]~reg0.CLK
clk => ff_ch_e1_key_off.CLK
clk => ff_ch_e1_key_release.CLK
clk => ff_ch_e1_key_on.CLK
clk => ff_ch_d1_key_off.CLK
clk => ff_ch_d1_key_release.CLK
clk => ff_ch_d1_key_on.CLK
clk => ff_ch_c1_key_off.CLK
clk => ff_ch_c1_key_release.CLK
clk => ff_ch_c1_key_on.CLK
clk => ff_ch_b1_key_off.CLK
clk => ff_ch_b1_key_release.CLK
clk => ff_ch_b1_key_on.CLK
clk => ff_ch_a1_key_off.CLK
clk => ff_ch_a1_key_release.CLK
clk => ff_ch_a1_key_on.CLK
clk => ch_e0_key_off~reg0.CLK
clk => ch_e0_key_release~reg0.CLK
clk => ch_e0_key_on~reg0.CLK
clk => ch_d0_key_off~reg0.CLK
clk => ch_d0_key_release~reg0.CLK
clk => ch_d0_key_on~reg0.CLK
clk => ch_c0_key_off~reg0.CLK
clk => ch_c0_key_release~reg0.CLK
clk => ch_c0_key_on~reg0.CLK
clk => ch_b0_key_off~reg0.CLK
clk => ch_b0_key_release~reg0.CLK
clk => ch_b0_key_on~reg0.CLK
clk => ch_a0_key_off~reg0.CLK
clk => ch_a0_key_release~reg0.CLK
clk => ch_a0_key_on~reg0.CLK
clk => sram_we~reg0.CLK
clk => sram_oe~reg0.CLK
clk => sram_d[0]~reg0.CLK
clk => sram_d[1]~reg0.CLK
clk => sram_d[2]~reg0.CLK
clk => sram_d[3]~reg0.CLK
clk => sram_d[4]~reg0.CLK
clk => sram_d[5]~reg0.CLK
clk => sram_d[6]~reg0.CLK
clk => sram_d[7]~reg0.CLK
clk => sram_a[0]~reg0.CLK
clk => sram_a[1]~reg0.CLK
clk => sram_a[2]~reg0.CLK
clk => sram_a[3]~reg0.CLK
clk => sram_a[4]~reg0.CLK
clk => sram_a[5]~reg0.CLK
clk => sram_a[6]~reg0.CLK
clk => sram_id[0]~reg0.CLK
clk => sram_id[1]~reg0.CLK
clk => sram_id[2]~reg0.CLK
clk => sram_id[3]~reg0.CLK
clk => reg_bank3[0].CLK
clk => reg_bank3[1].CLK
clk => reg_bank3[2].CLK
clk => reg_bank3[3].CLK
clk => reg_bank3[4].CLK
clk => reg_bank3[5].CLK
clk => reg_bank3[6].CLK
clk => reg_bank3[7].CLK
clk => reg_bank2[0].CLK
clk => reg_bank2[1].CLK
clk => reg_bank2[2].CLK
clk => reg_bank2[3].CLK
clk => reg_bank2[4].CLK
clk => reg_bank2[5].CLK
clk => reg_bank2[6].CLK
clk => reg_bank2[7].CLK
clk => reg_bank1[0].CLK
clk => reg_bank1[1].CLK
clk => reg_bank1[2].CLK
clk => reg_bank1[3].CLK
clk => reg_bank1[4].CLK
clk => reg_bank1[5].CLK
clk => reg_bank1[6].CLK
clk => reg_bank1[7].CLK
clk => reg_bank0[0].CLK
clk => reg_bank0[1].CLK
clk => reg_bank0[2].CLK
clk => reg_bank0[3].CLK
clk => reg_bank0[4].CLK
clk => reg_bank0[5].CLK
clk => reg_bank0[6].CLK
clk => reg_bank0[7].CLK
clk => reg_ram_mode3.CLK
clk => reg_ram_mode2.CLK
clk => reg_ram_mode1.CLK
clk => reg_ram_mode0.CLK
clk => reg_scci_enable.CLK
clk => reg_wts_enable.CLK
clk => ext_memory_nactive~reg0.CLK
wrreq => always1.IN1
wrreq => always2.IN0
wrreq => sram_we.DATAB
wrreq => sram_we.DATAB
wrreq => sram_we.DATAB
wrreq => reg_timer2_enable.OUTPUTSELECT
wrreq => reg_timer1_enable.OUTPUTSELECT
wrreq => ff_ch_e1_key_on.OUTPUTSELECT
wrreq => ff_ch_e1_key_release.OUTPUTSELECT
wrreq => ff_ch_e1_key_off.OUTPUTSELECT
wrreq => ff_ch_d1_key_on.OUTPUTSELECT
wrreq => ff_ch_d1_key_release.OUTPUTSELECT
wrreq => ff_ch_d1_key_off.OUTPUTSELECT
wrreq => ff_ch_c1_key_on.OUTPUTSELECT
wrreq => ff_ch_c1_key_release.OUTPUTSELECT
wrreq => ff_ch_c1_key_off.OUTPUTSELECT
wrreq => ff_ch_b1_key_on.OUTPUTSELECT
wrreq => ff_ch_b1_key_release.OUTPUTSELECT
wrreq => ff_ch_b1_key_off.OUTPUTSELECT
wrreq => ff_ch_a1_key_on.OUTPUTSELECT
wrreq => ff_ch_a1_key_release.OUTPUTSELECT
wrreq => ff_ch_a1_key_off.OUTPUTSELECT
wrreq => ch_e0_key_on.OUTPUTSELECT
wrreq => ch_e0_key_release.OUTPUTSELECT
wrreq => ch_e0_key_off.OUTPUTSELECT
wrreq => ch_d0_key_on.OUTPUTSELECT
wrreq => ch_d0_key_release.OUTPUTSELECT
wrreq => ch_d0_key_off.OUTPUTSELECT
wrreq => ch_c0_key_on.OUTPUTSELECT
wrreq => ch_c0_key_release.OUTPUTSELECT
wrreq => ch_c0_key_off.OUTPUTSELECT
wrreq => ch_b0_key_on.OUTPUTSELECT
wrreq => ch_b0_key_release.OUTPUTSELECT
wrreq => ch_b0_key_off.OUTPUTSELECT
wrreq => ch_a0_key_on.OUTPUTSELECT
wrreq => ch_a0_key_release.OUTPUTSELECT
wrreq => ch_a0_key_off.OUTPUTSELECT
wrreq => reg_volume_a0[3]~reg0.ENA
wrreq => reg_volume_a0[2]~reg0.ENA
wrreq => reg_volume_a0[1]~reg0.ENA
wrreq => reg_volume_a0[0]~reg0.ENA
wrreq => reg_enable_a0[1]~reg0.ENA
wrreq => reg_enable_a0[0]~reg0.ENA
wrreq => reg_noise_enable_a0~reg0.ENA
wrreq => reg_ar_a0[11]~reg0.ENA
wrreq => reg_ar_a0[10]~reg0.ENA
wrreq => reg_ar_a0[9]~reg0.ENA
wrreq => reg_ar_a0[8]~reg0.ENA
wrreq => reg_ar_a0[7]~reg0.ENA
wrreq => reg_ar_a0[6]~reg0.ENA
wrreq => reg_ar_a0[5]~reg0.ENA
wrreq => reg_ar_a0[4]~reg0.ENA
wrreq => reg_ar_a0[3]~reg0.ENA
wrreq => reg_ar_a0[2]~reg0.ENA
wrreq => reg_ar_a0[1]~reg0.ENA
wrreq => reg_ar_a0[0]~reg0.ENA
wrreq => reg_dr_a0[11]~reg0.ENA
wrreq => reg_dr_a0[10]~reg0.ENA
wrreq => reg_dr_a0[9]~reg0.ENA
wrreq => reg_dr_a0[8]~reg0.ENA
wrreq => reg_dr_a0[7]~reg0.ENA
wrreq => reg_dr_a0[6]~reg0.ENA
wrreq => reg_dr_a0[5]~reg0.ENA
wrreq => reg_dr_a0[4]~reg0.ENA
wrreq => reg_dr_a0[3]~reg0.ENA
wrreq => reg_dr_a0[2]~reg0.ENA
wrreq => reg_dr_a0[1]~reg0.ENA
wrreq => reg_dr_a0[0]~reg0.ENA
wrreq => reg_sr_a0[11]~reg0.ENA
wrreq => reg_sr_a0[10]~reg0.ENA
wrreq => reg_sr_a0[9]~reg0.ENA
wrreq => reg_sr_a0[8]~reg0.ENA
wrreq => reg_sr_a0[7]~reg0.ENA
wrreq => reg_sr_a0[6]~reg0.ENA
wrreq => reg_sr_a0[5]~reg0.ENA
wrreq => reg_sr_a0[4]~reg0.ENA
wrreq => reg_sr_a0[3]~reg0.ENA
wrreq => reg_sr_a0[2]~reg0.ENA
wrreq => reg_sr_a0[1]~reg0.ENA
wrreq => reg_sr_a0[0]~reg0.ENA
wrreq => reg_rr_a0[11]~reg0.ENA
wrreq => reg_rr_a0[10]~reg0.ENA
wrreq => reg_rr_a0[9]~reg0.ENA
wrreq => reg_rr_a0[8]~reg0.ENA
wrreq => reg_rr_a0[7]~reg0.ENA
wrreq => reg_rr_a0[6]~reg0.ENA
wrreq => reg_rr_a0[5]~reg0.ENA
wrreq => reg_rr_a0[4]~reg0.ENA
wrreq => reg_rr_a0[3]~reg0.ENA
wrreq => reg_rr_a0[2]~reg0.ENA
wrreq => reg_rr_a0[1]~reg0.ENA
wrreq => reg_rr_a0[0]~reg0.ENA
wrreq => reg_sl_a0[6]~reg0.ENA
wrreq => reg_sl_a0[5]~reg0.ENA
wrreq => reg_sl_a0[4]~reg0.ENA
wrreq => reg_sl_a0[3]~reg0.ENA
wrreq => reg_sl_a0[2]~reg0.ENA
wrreq => reg_sl_a0[1]~reg0.ENA
wrreq => reg_sl_a0[0]~reg0.ENA
wrreq => reg_wave_length_a0[1]~reg0.ENA
wrreq => reg_wave_length_a0[0]~reg0.ENA
wrreq => reg_frequency_count_a0[11]~reg0.ENA
wrreq => reg_frequency_count_a0[10]~reg0.ENA
wrreq => reg_frequency_count_a0[9]~reg0.ENA
wrreq => reg_frequency_count_a0[8]~reg0.ENA
wrreq => reg_frequency_count_a0[7]~reg0.ENA
wrreq => reg_frequency_count_a0[6]~reg0.ENA
wrreq => reg_frequency_count_a0[5]~reg0.ENA
wrreq => reg_frequency_count_a0[4]~reg0.ENA
wrreq => reg_frequency_count_a0[3]~reg0.ENA
wrreq => reg_frequency_count_a0[2]~reg0.ENA
wrreq => reg_frequency_count_a0[1]~reg0.ENA
wrreq => reg_frequency_count_a0[0]~reg0.ENA
wrreq => reg_noise_frequency_a0[4]~reg0.ENA
wrreq => reg_noise_frequency_a0[3]~reg0.ENA
wrreq => reg_noise_frequency_a0[2]~reg0.ENA
wrreq => reg_noise_frequency_a0[1]~reg0.ENA
wrreq => reg_noise_frequency_a0[0]~reg0.ENA
wrreq => reg_volume_b0[3]~reg0.ENA
wrreq => reg_volume_b0[2]~reg0.ENA
wrreq => reg_volume_b0[1]~reg0.ENA
wrreq => reg_volume_b0[0]~reg0.ENA
wrreq => reg_enable_b0[1]~reg0.ENA
wrreq => reg_enable_b0[0]~reg0.ENA
wrreq => reg_noise_enable_b0~reg0.ENA
wrreq => reg_ar_b0[11]~reg0.ENA
wrreq => reg_ar_b0[10]~reg0.ENA
wrreq => reg_ar_b0[9]~reg0.ENA
wrreq => reg_ar_b0[8]~reg0.ENA
wrreq => reg_ar_b0[7]~reg0.ENA
wrreq => reg_ar_b0[6]~reg0.ENA
wrreq => reg_ar_b0[5]~reg0.ENA
wrreq => reg_ar_b0[4]~reg0.ENA
wrreq => reg_ar_b0[3]~reg0.ENA
wrreq => reg_ar_b0[2]~reg0.ENA
wrreq => reg_ar_b0[1]~reg0.ENA
wrreq => reg_ar_b0[0]~reg0.ENA
wrreq => reg_dr_b0[11]~reg0.ENA
wrreq => reg_dr_b0[10]~reg0.ENA
wrreq => reg_dr_b0[9]~reg0.ENA
wrreq => reg_dr_b0[8]~reg0.ENA
wrreq => reg_dr_b0[7]~reg0.ENA
wrreq => reg_dr_b0[6]~reg0.ENA
wrreq => reg_dr_b0[5]~reg0.ENA
wrreq => reg_dr_b0[4]~reg0.ENA
wrreq => reg_dr_b0[3]~reg0.ENA
wrreq => reg_dr_b0[2]~reg0.ENA
wrreq => reg_dr_b0[1]~reg0.ENA
wrreq => reg_dr_b0[0]~reg0.ENA
wrreq => reg_sr_b0[11]~reg0.ENA
wrreq => reg_sr_b0[10]~reg0.ENA
wrreq => reg_sr_b0[9]~reg0.ENA
wrreq => reg_sr_b0[8]~reg0.ENA
wrreq => reg_sr_b0[7]~reg0.ENA
wrreq => reg_sr_b0[6]~reg0.ENA
wrreq => reg_sr_b0[5]~reg0.ENA
wrreq => reg_sr_b0[4]~reg0.ENA
wrreq => reg_sr_b0[3]~reg0.ENA
wrreq => reg_sr_b0[2]~reg0.ENA
wrreq => reg_sr_b0[1]~reg0.ENA
wrreq => reg_sr_b0[0]~reg0.ENA
wrreq => reg_rr_b0[11]~reg0.ENA
wrreq => reg_rr_b0[10]~reg0.ENA
wrreq => reg_rr_b0[9]~reg0.ENA
wrreq => reg_rr_b0[8]~reg0.ENA
wrreq => reg_rr_b0[7]~reg0.ENA
wrreq => reg_rr_b0[6]~reg0.ENA
wrreq => reg_rr_b0[5]~reg0.ENA
wrreq => reg_rr_b0[4]~reg0.ENA
wrreq => reg_rr_b0[3]~reg0.ENA
wrreq => reg_rr_b0[2]~reg0.ENA
wrreq => reg_rr_b0[1]~reg0.ENA
wrreq => reg_rr_b0[0]~reg0.ENA
wrreq => reg_sl_b0[6]~reg0.ENA
wrreq => reg_sl_b0[5]~reg0.ENA
wrreq => reg_sl_b0[4]~reg0.ENA
wrreq => reg_sl_b0[3]~reg0.ENA
wrreq => reg_sl_b0[2]~reg0.ENA
wrreq => reg_sl_b0[1]~reg0.ENA
wrreq => reg_sl_b0[0]~reg0.ENA
wrreq => reg_wave_length_b0[1]~reg0.ENA
wrreq => reg_wave_length_b0[0]~reg0.ENA
wrreq => reg_frequency_count_b0[11]~reg0.ENA
wrreq => reg_frequency_count_b0[10]~reg0.ENA
wrreq => reg_frequency_count_b0[9]~reg0.ENA
wrreq => reg_frequency_count_b0[8]~reg0.ENA
wrreq => reg_frequency_count_b0[7]~reg0.ENA
wrreq => reg_frequency_count_b0[6]~reg0.ENA
wrreq => reg_frequency_count_b0[5]~reg0.ENA
wrreq => reg_frequency_count_b0[4]~reg0.ENA
wrreq => reg_frequency_count_b0[3]~reg0.ENA
wrreq => reg_frequency_count_b0[2]~reg0.ENA
wrreq => reg_frequency_count_b0[1]~reg0.ENA
wrreq => reg_frequency_count_b0[0]~reg0.ENA
wrreq => reg_noise_frequency_b0[4]~reg0.ENA
wrreq => reg_noise_frequency_b0[3]~reg0.ENA
wrreq => reg_noise_frequency_b0[2]~reg0.ENA
wrreq => reg_noise_frequency_b0[1]~reg0.ENA
wrreq => reg_noise_frequency_b0[0]~reg0.ENA
wrreq => reg_volume_c0[3]~reg0.ENA
wrreq => reg_volume_c0[2]~reg0.ENA
wrreq => reg_volume_c0[1]~reg0.ENA
wrreq => reg_volume_c0[0]~reg0.ENA
wrreq => reg_enable_c0[1]~reg0.ENA
wrreq => reg_enable_c0[0]~reg0.ENA
wrreq => reg_noise_enable_c0~reg0.ENA
wrreq => reg_ar_c0[11]~reg0.ENA
wrreq => reg_ar_c0[10]~reg0.ENA
wrreq => reg_ar_c0[9]~reg0.ENA
wrreq => reg_ar_c0[8]~reg0.ENA
wrreq => reg_ar_c0[7]~reg0.ENA
wrreq => reg_ar_c0[6]~reg0.ENA
wrreq => reg_ar_c0[5]~reg0.ENA
wrreq => reg_ar_c0[4]~reg0.ENA
wrreq => reg_ar_c0[3]~reg0.ENA
wrreq => reg_ar_c0[2]~reg0.ENA
wrreq => reg_ar_c0[1]~reg0.ENA
wrreq => reg_ar_c0[0]~reg0.ENA
wrreq => reg_dr_c0[11]~reg0.ENA
wrreq => reg_dr_c0[10]~reg0.ENA
wrreq => reg_dr_c0[9]~reg0.ENA
wrreq => reg_dr_c0[8]~reg0.ENA
wrreq => reg_dr_c0[7]~reg0.ENA
wrreq => reg_dr_c0[6]~reg0.ENA
wrreq => reg_dr_c0[5]~reg0.ENA
wrreq => reg_dr_c0[4]~reg0.ENA
wrreq => reg_dr_c0[3]~reg0.ENA
wrreq => reg_dr_c0[2]~reg0.ENA
wrreq => reg_dr_c0[1]~reg0.ENA
wrreq => reg_dr_c0[0]~reg0.ENA
wrreq => reg_sr_c0[11]~reg0.ENA
wrreq => reg_sr_c0[10]~reg0.ENA
wrreq => reg_sr_c0[9]~reg0.ENA
wrreq => reg_sr_c0[8]~reg0.ENA
wrreq => reg_sr_c0[7]~reg0.ENA
wrreq => reg_sr_c0[6]~reg0.ENA
wrreq => reg_sr_c0[5]~reg0.ENA
wrreq => reg_sr_c0[4]~reg0.ENA
wrreq => reg_sr_c0[3]~reg0.ENA
wrreq => reg_sr_c0[2]~reg0.ENA
wrreq => reg_sr_c0[1]~reg0.ENA
wrreq => reg_sr_c0[0]~reg0.ENA
wrreq => reg_rr_c0[11]~reg0.ENA
wrreq => reg_rr_c0[10]~reg0.ENA
wrreq => reg_rr_c0[9]~reg0.ENA
wrreq => reg_rr_c0[8]~reg0.ENA
wrreq => reg_rr_c0[7]~reg0.ENA
wrreq => reg_rr_c0[6]~reg0.ENA
wrreq => reg_rr_c0[5]~reg0.ENA
wrreq => reg_rr_c0[4]~reg0.ENA
wrreq => reg_rr_c0[3]~reg0.ENA
wrreq => reg_rr_c0[2]~reg0.ENA
wrreq => reg_rr_c0[1]~reg0.ENA
wrreq => reg_rr_c0[0]~reg0.ENA
wrreq => reg_sl_c0[6]~reg0.ENA
wrreq => reg_sl_c0[5]~reg0.ENA
wrreq => reg_sl_c0[4]~reg0.ENA
wrreq => reg_sl_c0[3]~reg0.ENA
wrreq => reg_sl_c0[2]~reg0.ENA
wrreq => reg_sl_c0[1]~reg0.ENA
wrreq => reg_sl_c0[0]~reg0.ENA
wrreq => reg_wave_length_c0[1]~reg0.ENA
wrreq => reg_wave_length_c0[0]~reg0.ENA
wrreq => reg_frequency_count_c0[11]~reg0.ENA
wrreq => reg_frequency_count_c0[10]~reg0.ENA
wrreq => reg_frequency_count_c0[9]~reg0.ENA
wrreq => reg_frequency_count_c0[8]~reg0.ENA
wrreq => reg_frequency_count_c0[7]~reg0.ENA
wrreq => reg_frequency_count_c0[6]~reg0.ENA
wrreq => reg_frequency_count_c0[5]~reg0.ENA
wrreq => reg_frequency_count_c0[4]~reg0.ENA
wrreq => reg_frequency_count_c0[3]~reg0.ENA
wrreq => reg_frequency_count_c0[2]~reg0.ENA
wrreq => reg_frequency_count_c0[1]~reg0.ENA
wrreq => reg_frequency_count_c0[0]~reg0.ENA
wrreq => reg_noise_frequency_c0[4]~reg0.ENA
wrreq => reg_noise_frequency_c0[3]~reg0.ENA
wrreq => reg_noise_frequency_c0[2]~reg0.ENA
wrreq => reg_noise_frequency_c0[1]~reg0.ENA
wrreq => reg_noise_frequency_c0[0]~reg0.ENA
wrreq => reg_volume_d0[3]~reg0.ENA
wrreq => reg_volume_d0[2]~reg0.ENA
wrreq => reg_volume_d0[1]~reg0.ENA
wrreq => reg_volume_d0[0]~reg0.ENA
wrreq => reg_enable_d0[1]~reg0.ENA
wrreq => reg_enable_d0[0]~reg0.ENA
wrreq => reg_dr_d0[11]~reg0.ENA
wrreq => reg_dr_d0[10]~reg0.ENA
wrreq => reg_dr_d0[9]~reg0.ENA
wrreq => reg_dr_d0[8]~reg0.ENA
wrreq => reg_dr_d0[7]~reg0.ENA
wrreq => reg_dr_d0[6]~reg0.ENA
wrreq => reg_dr_d0[5]~reg0.ENA
wrreq => reg_dr_d0[4]~reg0.ENA
wrreq => reg_dr_d0[3]~reg0.ENA
wrreq => reg_dr_d0[2]~reg0.ENA
wrreq => reg_dr_d0[1]~reg0.ENA
wrreq => reg_dr_d0[0]~reg0.ENA
wrreq => reg_sr_d0[11]~reg0.ENA
wrreq => reg_sr_d0[10]~reg0.ENA
wrreq => reg_sr_d0[9]~reg0.ENA
wrreq => reg_sr_d0[8]~reg0.ENA
wrreq => reg_sr_d0[7]~reg0.ENA
wrreq => reg_sr_d0[6]~reg0.ENA
wrreq => reg_sr_d0[5]~reg0.ENA
wrreq => reg_sr_d0[4]~reg0.ENA
wrreq => reg_sr_d0[3]~reg0.ENA
wrreq => reg_sr_d0[2]~reg0.ENA
wrreq => reg_sr_d0[1]~reg0.ENA
wrreq => reg_sr_d0[0]~reg0.ENA
wrreq => reg_rr_d0[11]~reg0.ENA
wrreq => reg_rr_d0[10]~reg0.ENA
wrreq => reg_rr_d0[9]~reg0.ENA
wrreq => reg_rr_d0[8]~reg0.ENA
wrreq => reg_rr_d0[7]~reg0.ENA
wrreq => reg_rr_d0[6]~reg0.ENA
wrreq => reg_rr_d0[5]~reg0.ENA
wrreq => reg_rr_d0[4]~reg0.ENA
wrreq => reg_rr_d0[3]~reg0.ENA
wrreq => reg_rr_d0[2]~reg0.ENA
wrreq => reg_rr_d0[1]~reg0.ENA
wrreq => reg_rr_d0[0]~reg0.ENA
wrreq => reg_sl_d0[6]~reg0.ENA
wrreq => reg_sl_d0[5]~reg0.ENA
wrreq => reg_sl_d0[4]~reg0.ENA
wrreq => reg_sl_d0[3]~reg0.ENA
wrreq => reg_sl_d0[2]~reg0.ENA
wrreq => reg_sl_d0[1]~reg0.ENA
wrreq => reg_sl_d0[0]~reg0.ENA
wrreq => reg_wave_length_d0[1]~reg0.ENA
wrreq => reg_wave_length_d0[0]~reg0.ENA
wrreq => reg_frequency_count_d0[11]~reg0.ENA
wrreq => reg_frequency_count_d0[10]~reg0.ENA
wrreq => reg_frequency_count_d0[9]~reg0.ENA
wrreq => reg_frequency_count_d0[8]~reg0.ENA
wrreq => reg_frequency_count_d0[7]~reg0.ENA
wrreq => reg_frequency_count_d0[6]~reg0.ENA
wrreq => reg_frequency_count_d0[5]~reg0.ENA
wrreq => reg_frequency_count_d0[4]~reg0.ENA
wrreq => reg_frequency_count_d0[3]~reg0.ENA
wrreq => reg_frequency_count_d0[2]~reg0.ENA
wrreq => reg_frequency_count_d0[1]~reg0.ENA
wrreq => reg_frequency_count_d0[0]~reg0.ENA
wrreq => reg_noise_frequency_d0[4]~reg0.ENA
wrreq => reg_noise_frequency_d0[3]~reg0.ENA
wrreq => reg_noise_frequency_d0[2]~reg0.ENA
wrreq => reg_noise_frequency_d0[1]~reg0.ENA
wrreq => reg_noise_frequency_d0[0]~reg0.ENA
wrreq => reg_volume_e0[3]~reg0.ENA
wrreq => reg_volume_e0[2]~reg0.ENA
wrreq => reg_volume_e0[1]~reg0.ENA
wrreq => reg_volume_e0[0]~reg0.ENA
wrreq => reg_enable_e0[1]~reg0.ENA
wrreq => reg_enable_e0[0]~reg0.ENA
wrreq => reg_noise_enable_e0~reg0.ENA
wrreq => reg_ar_e0[11]~reg0.ENA
wrreq => reg_ar_e0[10]~reg0.ENA
wrreq => reg_ar_e0[9]~reg0.ENA
wrreq => reg_ar_e0[8]~reg0.ENA
wrreq => reg_ar_e0[7]~reg0.ENA
wrreq => reg_ar_e0[6]~reg0.ENA
wrreq => reg_ar_e0[5]~reg0.ENA
wrreq => reg_ar_e0[4]~reg0.ENA
wrreq => reg_ar_e0[3]~reg0.ENA
wrreq => reg_ar_e0[2]~reg0.ENA
wrreq => reg_ar_e0[1]~reg0.ENA
wrreq => reg_ar_e0[0]~reg0.ENA
wrreq => reg_dr_e0[11]~reg0.ENA
wrreq => reg_dr_e0[10]~reg0.ENA
wrreq => reg_dr_e0[9]~reg0.ENA
wrreq => reg_dr_e0[8]~reg0.ENA
wrreq => reg_dr_e0[7]~reg0.ENA
wrreq => reg_dr_e0[6]~reg0.ENA
wrreq => reg_dr_e0[5]~reg0.ENA
wrreq => reg_dr_e0[4]~reg0.ENA
wrreq => reg_dr_e0[3]~reg0.ENA
wrreq => reg_dr_e0[2]~reg0.ENA
wrreq => reg_dr_e0[1]~reg0.ENA
wrreq => reg_dr_e0[0]~reg0.ENA
wrreq => reg_sr_e0[11]~reg0.ENA
wrreq => reg_sr_e0[10]~reg0.ENA
wrreq => reg_sr_e0[9]~reg0.ENA
wrreq => reg_sr_e0[8]~reg0.ENA
wrreq => reg_sr_e0[7]~reg0.ENA
wrreq => reg_sr_e0[6]~reg0.ENA
wrreq => reg_sr_e0[5]~reg0.ENA
wrreq => reg_sr_e0[4]~reg0.ENA
wrreq => reg_sr_e0[3]~reg0.ENA
wrreq => reg_sr_e0[2]~reg0.ENA
wrreq => reg_sr_e0[1]~reg0.ENA
wrreq => reg_sr_e0[0]~reg0.ENA
wrreq => reg_rr_e0[11]~reg0.ENA
wrreq => reg_rr_e0[10]~reg0.ENA
wrreq => reg_rr_e0[9]~reg0.ENA
wrreq => reg_rr_e0[8]~reg0.ENA
wrreq => reg_rr_e0[7]~reg0.ENA
wrreq => reg_rr_e0[6]~reg0.ENA
wrreq => reg_rr_e0[5]~reg0.ENA
wrreq => reg_rr_e0[4]~reg0.ENA
wrreq => reg_rr_e0[3]~reg0.ENA
wrreq => reg_rr_e0[2]~reg0.ENA
wrreq => reg_rr_e0[1]~reg0.ENA
wrreq => reg_rr_e0[0]~reg0.ENA
wrreq => reg_sl_e0[6]~reg0.ENA
wrreq => reg_sl_e0[5]~reg0.ENA
wrreq => reg_sl_e0[4]~reg0.ENA
wrreq => reg_sl_e0[3]~reg0.ENA
wrreq => reg_sl_e0[2]~reg0.ENA
wrreq => reg_sl_e0[1]~reg0.ENA
wrreq => reg_sl_e0[0]~reg0.ENA
wrreq => reg_wave_length_e0[1]~reg0.ENA
wrreq => reg_wave_length_e0[0]~reg0.ENA
wrreq => reg_frequency_count_e0[11]~reg0.ENA
wrreq => reg_frequency_count_e0[10]~reg0.ENA
wrreq => reg_frequency_count_e0[9]~reg0.ENA
wrreq => reg_frequency_count_e0[8]~reg0.ENA
wrreq => reg_frequency_count_e0[7]~reg0.ENA
wrreq => reg_frequency_count_e0[6]~reg0.ENA
wrreq => reg_frequency_count_e0[5]~reg0.ENA
wrreq => reg_frequency_count_e0[4]~reg0.ENA
wrreq => reg_frequency_count_e0[3]~reg0.ENA
wrreq => reg_frequency_count_e0[2]~reg0.ENA
wrreq => reg_frequency_count_e0[1]~reg0.ENA
wrreq => reg_frequency_count_e0[0]~reg0.ENA
wrreq => reg_noise_frequency_e0[4]~reg0.ENA
wrreq => reg_noise_frequency_e0[3]~reg0.ENA
wrreq => reg_noise_frequency_e0[2]~reg0.ENA
wrreq => reg_noise_frequency_e0[1]~reg0.ENA
wrreq => reg_noise_frequency_e0[0]~reg0.ENA
wrreq => ff_reg_volume_a1[3].ENA
wrreq => ff_reg_volume_a1[2].ENA
wrreq => ff_reg_volume_a1[1].ENA
wrreq => ff_reg_volume_a1[0].ENA
wrreq => ff_reg_enable_a1[1].ENA
wrreq => ff_reg_enable_a1[0].ENA
wrreq => ff_reg_noise_enable_a1.ENA
wrreq => ff_reg_clone_frequency_a1.ENA
wrreq => ff_reg_clone_adsr_a1.ENA
wrreq => ff_reg_clone_noise_a1.ENA
wrreq => ff_reg_clone_wave_a1.ENA
wrreq => ff_reg_clone_key_a1.ENA
wrreq => ff_reg_ar_a1[11].ENA
wrreq => ff_reg_ar_a1[10].ENA
wrreq => ff_reg_ar_a1[9].ENA
wrreq => ff_reg_ar_a1[8].ENA
wrreq => ff_reg_ar_a1[7].ENA
wrreq => ff_reg_ar_a1[6].ENA
wrreq => ff_reg_ar_a1[5].ENA
wrreq => ff_reg_ar_a1[4].ENA
wrreq => ff_reg_ar_a1[3].ENA
wrreq => ff_reg_ar_a1[2].ENA
wrreq => ff_reg_ar_a1[1].ENA
wrreq => ff_reg_ar_a1[0].ENA
wrreq => ff_reg_dr_a1[11].ENA
wrreq => ff_reg_dr_a1[10].ENA
wrreq => ff_reg_dr_a1[9].ENA
wrreq => ff_reg_dr_a1[8].ENA
wrreq => ff_reg_dr_a1[7].ENA
wrreq => ff_reg_dr_a1[6].ENA
wrreq => ff_reg_dr_a1[5].ENA
wrreq => ff_reg_dr_a1[4].ENA
wrreq => ff_reg_dr_a1[3].ENA
wrreq => ff_reg_dr_a1[2].ENA
wrreq => ff_reg_dr_a1[1].ENA
wrreq => ff_reg_dr_a1[0].ENA
wrreq => ff_reg_sr_a1[11].ENA
wrreq => ff_reg_sr_a1[10].ENA
wrreq => ff_reg_sr_a1[9].ENA
wrreq => ff_reg_sr_a1[8].ENA
wrreq => ff_reg_sr_a1[7].ENA
wrreq => ff_reg_sr_a1[6].ENA
wrreq => ff_reg_sr_a1[5].ENA
wrreq => ff_reg_sr_a1[4].ENA
wrreq => ff_reg_sr_a1[3].ENA
wrreq => ff_reg_sr_a1[2].ENA
wrreq => ff_reg_sr_a1[1].ENA
wrreq => ff_reg_sr_a1[0].ENA
wrreq => ff_reg_rr_a1[11].ENA
wrreq => ff_reg_rr_a1[10].ENA
wrreq => ff_reg_rr_a1[9].ENA
wrreq => ff_reg_rr_a1[8].ENA
wrreq => ff_reg_rr_a1[7].ENA
wrreq => ff_reg_rr_a1[6].ENA
wrreq => ff_reg_rr_a1[5].ENA
wrreq => ff_reg_rr_a1[4].ENA
wrreq => ff_reg_rr_a1[3].ENA
wrreq => ff_reg_rr_a1[2].ENA
wrreq => ff_reg_rr_a1[1].ENA
wrreq => ff_reg_rr_a1[0].ENA
wrreq => ff_reg_sl_a1[6].ENA
wrreq => ff_reg_sl_a1[5].ENA
wrreq => ff_reg_sl_a1[4].ENA
wrreq => ff_reg_sl_a1[3].ENA
wrreq => ff_reg_sl_a1[2].ENA
wrreq => ff_reg_sl_a1[1].ENA
wrreq => ff_reg_sl_a1[0].ENA
wrreq => ff_reg_wave_length_a1[1].ENA
wrreq => ff_reg_wave_length_a1[0].ENA
wrreq => ff_reg_frequency_count_a1[11].ENA
wrreq => ff_reg_frequency_count_a1[10].ENA
wrreq => ff_reg_frequency_count_a1[9].ENA
wrreq => ff_reg_frequency_count_a1[8].ENA
wrreq => ff_reg_frequency_count_a1[7].ENA
wrreq => ff_reg_frequency_count_a1[6].ENA
wrreq => ff_reg_frequency_count_a1[5].ENA
wrreq => ff_reg_frequency_count_a1[4].ENA
wrreq => ff_reg_frequency_count_a1[3].ENA
wrreq => ff_reg_frequency_count_a1[2].ENA
wrreq => ff_reg_frequency_count_a1[1].ENA
wrreq => ff_reg_frequency_count_a1[0].ENA
wrreq => ff_reg_noise_frequency_a1[4].ENA
wrreq => ff_reg_noise_frequency_a1[3].ENA
wrreq => ff_reg_noise_frequency_a1[2].ENA
wrreq => ff_reg_noise_frequency_a1[1].ENA
wrreq => ff_reg_noise_frequency_a1[0].ENA
wrreq => ff_reg_volume_b1[3].ENA
wrreq => ff_reg_volume_b1[2].ENA
wrreq => ff_reg_volume_b1[1].ENA
wrreq => ff_reg_volume_b1[0].ENA
wrreq => ff_reg_enable_b1[1].ENA
wrreq => ff_reg_enable_b1[0].ENA
wrreq => ff_reg_noise_enable_b1.ENA
wrreq => ff_reg_clone_frequency_b1.ENA
wrreq => ff_reg_clone_adsr_b1.ENA
wrreq => ff_reg_clone_noise_b1.ENA
wrreq => ff_reg_clone_wave_b1.ENA
wrreq => ff_reg_clone_key_b1.ENA
wrreq => ff_reg_ar_b1[11].ENA
wrreq => ff_reg_ar_b1[10].ENA
wrreq => ff_reg_ar_b1[9].ENA
wrreq => ff_reg_ar_b1[8].ENA
wrreq => ff_reg_ar_b1[7].ENA
wrreq => ff_reg_ar_b1[6].ENA
wrreq => ff_reg_ar_b1[5].ENA
wrreq => ff_reg_ar_b1[4].ENA
wrreq => ff_reg_ar_b1[3].ENA
wrreq => ff_reg_ar_b1[2].ENA
wrreq => ff_reg_ar_b1[1].ENA
wrreq => ff_reg_ar_b1[0].ENA
wrreq => ff_reg_dr_b1[11].ENA
wrreq => ff_reg_dr_b1[10].ENA
wrreq => ff_reg_dr_b1[9].ENA
wrreq => ff_reg_dr_b1[8].ENA
wrreq => ff_reg_dr_b1[7].ENA
wrreq => ff_reg_dr_b1[6].ENA
wrreq => ff_reg_dr_b1[5].ENA
wrreq => ff_reg_dr_b1[4].ENA
wrreq => ff_reg_dr_b1[3].ENA
wrreq => ff_reg_dr_b1[2].ENA
wrreq => ff_reg_dr_b1[1].ENA
wrreq => ff_reg_dr_b1[0].ENA
wrreq => ff_reg_sr_b1[11].ENA
wrreq => ff_reg_sr_b1[10].ENA
wrreq => ff_reg_sr_b1[9].ENA
wrreq => ff_reg_sr_b1[8].ENA
wrreq => ff_reg_sr_b1[7].ENA
wrreq => ff_reg_sr_b1[6].ENA
wrreq => ff_reg_sr_b1[5].ENA
wrreq => ff_reg_sr_b1[4].ENA
wrreq => ff_reg_sr_b1[3].ENA
wrreq => ff_reg_sr_b1[2].ENA
wrreq => ff_reg_sr_b1[1].ENA
wrreq => ff_reg_sr_b1[0].ENA
wrreq => ff_reg_rr_b1[11].ENA
wrreq => ff_reg_rr_b1[10].ENA
wrreq => ff_reg_rr_b1[9].ENA
wrreq => ff_reg_rr_b1[8].ENA
wrreq => ff_reg_rr_b1[7].ENA
wrreq => ff_reg_rr_b1[6].ENA
wrreq => ff_reg_rr_b1[5].ENA
wrreq => ff_reg_rr_b1[4].ENA
wrreq => ff_reg_rr_b1[3].ENA
wrreq => ff_reg_rr_b1[2].ENA
wrreq => ff_reg_rr_b1[1].ENA
wrreq => ff_reg_rr_b1[0].ENA
wrreq => ff_reg_sl_b1[6].ENA
wrreq => ff_reg_sl_b1[5].ENA
wrreq => ff_reg_sl_b1[4].ENA
wrreq => ff_reg_sl_b1[3].ENA
wrreq => ff_reg_sl_b1[2].ENA
wrreq => ff_reg_sl_b1[1].ENA
wrreq => ff_reg_sl_b1[0].ENA
wrreq => ff_reg_wave_length_b1[1].ENA
wrreq => ff_reg_wave_length_b1[0].ENA
wrreq => ff_reg_frequency_count_b1[11].ENA
wrreq => ff_reg_frequency_count_b1[10].ENA
wrreq => ff_reg_frequency_count_b1[9].ENA
wrreq => ff_reg_frequency_count_b1[8].ENA
wrreq => ff_reg_frequency_count_b1[7].ENA
wrreq => ff_reg_frequency_count_b1[6].ENA
wrreq => ff_reg_frequency_count_b1[5].ENA
wrreq => ff_reg_frequency_count_b1[4].ENA
wrreq => ff_reg_frequency_count_b1[3].ENA
wrreq => ff_reg_frequency_count_b1[2].ENA
wrreq => ff_reg_frequency_count_b1[1].ENA
wrreq => ff_reg_frequency_count_b1[0].ENA
wrreq => ff_reg_noise_frequency_b1[4].ENA
wrreq => ff_reg_noise_frequency_b1[3].ENA
wrreq => ff_reg_noise_frequency_b1[2].ENA
wrreq => ff_reg_noise_frequency_b1[1].ENA
wrreq => ff_reg_noise_frequency_b1[0].ENA
wrreq => ff_reg_volume_c1[3].ENA
wrreq => ff_reg_volume_c1[2].ENA
wrreq => ff_reg_volume_c1[1].ENA
wrreq => ff_reg_volume_c1[0].ENA
wrreq => ff_reg_enable_c1[1].ENA
wrreq => ff_reg_enable_c1[0].ENA
wrreq => ff_reg_noise_enable_c1.ENA
wrreq => ff_reg_clone_frequency_c1.ENA
wrreq => ff_reg_clone_adsr_c1.ENA
wrreq => ff_reg_clone_noise_c1.ENA
wrreq => ff_reg_clone_wave_c1.ENA
wrreq => ff_reg_clone_key_c1.ENA
wrreq => ff_reg_ar_c1[11].ENA
wrreq => ff_reg_ar_c1[10].ENA
wrreq => ff_reg_ar_c1[9].ENA
wrreq => ff_reg_ar_c1[8].ENA
wrreq => ff_reg_ar_c1[7].ENA
wrreq => ff_reg_ar_c1[6].ENA
wrreq => ff_reg_ar_c1[5].ENA
wrreq => ff_reg_ar_c1[4].ENA
wrreq => ff_reg_ar_c1[3].ENA
wrreq => ff_reg_ar_c1[2].ENA
wrreq => ff_reg_ar_c1[1].ENA
wrreq => ff_reg_ar_c1[0].ENA
wrreq => ff_reg_dr_c1[11].ENA
wrreq => ff_reg_dr_c1[10].ENA
wrreq => ff_reg_dr_c1[9].ENA
wrreq => ff_reg_dr_c1[8].ENA
wrreq => ff_reg_dr_c1[7].ENA
wrreq => ff_reg_dr_c1[6].ENA
wrreq => ff_reg_dr_c1[5].ENA
wrreq => ff_reg_dr_c1[4].ENA
wrreq => ff_reg_dr_c1[3].ENA
wrreq => ff_reg_dr_c1[2].ENA
wrreq => ff_reg_dr_c1[1].ENA
wrreq => ff_reg_dr_c1[0].ENA
wrreq => ff_reg_sr_c1[11].ENA
wrreq => ff_reg_sr_c1[10].ENA
wrreq => ff_reg_sr_c1[9].ENA
wrreq => ff_reg_sr_c1[8].ENA
wrreq => ff_reg_sr_c1[7].ENA
wrreq => ff_reg_sr_c1[6].ENA
wrreq => ff_reg_sr_c1[5].ENA
wrreq => ff_reg_sr_c1[4].ENA
wrreq => ff_reg_sr_c1[3].ENA
wrreq => ff_reg_sr_c1[2].ENA
wrreq => ff_reg_sr_c1[1].ENA
wrreq => ff_reg_sr_c1[0].ENA
wrreq => ff_reg_rr_c1[11].ENA
wrreq => ff_reg_rr_c1[10].ENA
wrreq => ff_reg_rr_c1[9].ENA
wrreq => ff_reg_rr_c1[8].ENA
wrreq => ff_reg_rr_c1[7].ENA
wrreq => ff_reg_rr_c1[6].ENA
wrreq => ff_reg_rr_c1[5].ENA
wrreq => ff_reg_rr_c1[4].ENA
wrreq => ff_reg_rr_c1[3].ENA
wrreq => ff_reg_rr_c1[2].ENA
wrreq => ff_reg_rr_c1[1].ENA
wrreq => ff_reg_rr_c1[0].ENA
wrreq => ff_reg_sl_c1[6].ENA
wrreq => ff_reg_sl_c1[5].ENA
wrreq => ff_reg_sl_c1[4].ENA
wrreq => ff_reg_sl_c1[3].ENA
wrreq => ff_reg_sl_c1[2].ENA
wrreq => ff_reg_sl_c1[1].ENA
wrreq => ff_reg_sl_c1[0].ENA
wrreq => ff_reg_wave_length_c1[1].ENA
wrreq => ff_reg_wave_length_c1[0].ENA
wrreq => ff_reg_frequency_count_c1[11].ENA
wrreq => ff_reg_frequency_count_c1[10].ENA
wrreq => ff_reg_frequency_count_c1[9].ENA
wrreq => ff_reg_frequency_count_c1[8].ENA
wrreq => ff_reg_frequency_count_c1[7].ENA
wrreq => ff_reg_frequency_count_c1[6].ENA
wrreq => ff_reg_frequency_count_c1[5].ENA
wrreq => ff_reg_frequency_count_c1[4].ENA
wrreq => ff_reg_frequency_count_c1[3].ENA
wrreq => ff_reg_frequency_count_c1[2].ENA
wrreq => ff_reg_frequency_count_c1[1].ENA
wrreq => ff_reg_frequency_count_c1[0].ENA
wrreq => ff_reg_noise_frequency_c1[4].ENA
wrreq => ff_reg_noise_frequency_c1[3].ENA
wrreq => ff_reg_noise_frequency_c1[2].ENA
wrreq => ff_reg_noise_frequency_c1[1].ENA
wrreq => ff_reg_noise_frequency_c1[0].ENA
wrreq => ff_reg_volume_d1[3].ENA
wrreq => ff_reg_volume_d1[2].ENA
wrreq => ff_reg_volume_d1[1].ENA
wrreq => ff_reg_volume_d1[0].ENA
wrreq => ff_reg_enable_d1[1].ENA
wrreq => ff_reg_enable_d1[0].ENA
wrreq => ff_reg_noise_enable_d1.ENA
wrreq => ff_reg_clone_frequency_d1.ENA
wrreq => ff_reg_clone_adsr_d1.ENA
wrreq => ff_reg_clone_noise_d1.ENA
wrreq => ff_reg_clone_wave_d1.ENA
wrreq => ff_reg_clone_key_d1.ENA
wrreq => ff_reg_ar_d1[11].ENA
wrreq => ff_reg_ar_d1[10].ENA
wrreq => ff_reg_ar_d1[9].ENA
wrreq => ff_reg_ar_d1[8].ENA
wrreq => ff_reg_ar_d1[7].ENA
wrreq => ff_reg_ar_d1[6].ENA
wrreq => ff_reg_ar_d1[5].ENA
wrreq => ff_reg_ar_d1[4].ENA
wrreq => ff_reg_ar_d1[3].ENA
wrreq => ff_reg_ar_d1[2].ENA
wrreq => ff_reg_ar_d1[1].ENA
wrreq => ff_reg_ar_d1[0].ENA
wrreq => ff_reg_dr_d1[11].ENA
wrreq => ff_reg_dr_d1[10].ENA
wrreq => ff_reg_dr_d1[9].ENA
wrreq => ff_reg_dr_d1[8].ENA
wrreq => ff_reg_dr_d1[7].ENA
wrreq => ff_reg_dr_d1[6].ENA
wrreq => ff_reg_dr_d1[5].ENA
wrreq => ff_reg_dr_d1[4].ENA
wrreq => ff_reg_dr_d1[3].ENA
wrreq => ff_reg_dr_d1[2].ENA
wrreq => ff_reg_dr_d1[1].ENA
wrreq => ff_reg_dr_d1[0].ENA
wrreq => ff_reg_sr_d1[11].ENA
wrreq => ff_reg_sr_d1[10].ENA
wrreq => ff_reg_sr_d1[9].ENA
wrreq => ff_reg_sr_d1[8].ENA
wrreq => ff_reg_sr_d1[7].ENA
wrreq => ff_reg_sr_d1[6].ENA
wrreq => ff_reg_sr_d1[5].ENA
wrreq => ff_reg_sr_d1[4].ENA
wrreq => ff_reg_sr_d1[3].ENA
wrreq => ff_reg_sr_d1[2].ENA
wrreq => ff_reg_sr_d1[1].ENA
wrreq => ff_reg_sr_d1[0].ENA
wrreq => ff_reg_rr_d1[11].ENA
wrreq => ff_reg_rr_d1[10].ENA
wrreq => ff_reg_rr_d1[9].ENA
wrreq => ff_reg_rr_d1[8].ENA
wrreq => ff_reg_rr_d1[7].ENA
wrreq => ff_reg_rr_d1[6].ENA
wrreq => ff_reg_rr_d1[5].ENA
wrreq => ff_reg_rr_d1[4].ENA
wrreq => ff_reg_rr_d1[3].ENA
wrreq => ff_reg_rr_d1[2].ENA
wrreq => ff_reg_rr_d1[1].ENA
wrreq => ff_reg_rr_d1[0].ENA
wrreq => ff_reg_sl_d1[6].ENA
wrreq => ff_reg_sl_d1[5].ENA
wrreq => ff_reg_sl_d1[4].ENA
wrreq => ff_reg_sl_d1[3].ENA
wrreq => ff_reg_sl_d1[2].ENA
wrreq => ff_reg_sl_d1[1].ENA
wrreq => ff_reg_sl_d1[0].ENA
wrreq => ff_reg_wave_length_d1[1].ENA
wrreq => ff_reg_wave_length_d1[0].ENA
wrreq => ff_reg_frequency_count_d1[11].ENA
wrreq => ff_reg_frequency_count_d1[10].ENA
wrreq => ff_reg_frequency_count_d1[9].ENA
wrreq => ff_reg_frequency_count_d1[8].ENA
wrreq => ff_reg_frequency_count_d1[7].ENA
wrreq => ff_reg_frequency_count_d1[6].ENA
wrreq => ff_reg_frequency_count_d1[5].ENA
wrreq => ff_reg_frequency_count_d1[4].ENA
wrreq => ff_reg_frequency_count_d1[3].ENA
wrreq => ff_reg_frequency_count_d1[2].ENA
wrreq => ff_reg_frequency_count_d1[1].ENA
wrreq => ff_reg_frequency_count_d1[0].ENA
wrreq => ff_reg_noise_frequency_d1[4].ENA
wrreq => ff_reg_noise_frequency_d1[3].ENA
wrreq => ff_reg_noise_frequency_d1[2].ENA
wrreq => ff_reg_noise_frequency_d1[1].ENA
wrreq => ff_reg_noise_frequency_d1[0].ENA
wrreq => ff_reg_volume_e1[3].ENA
wrreq => ff_reg_volume_e1[2].ENA
wrreq => ff_reg_volume_e1[1].ENA
wrreq => ff_reg_volume_e1[0].ENA
wrreq => ff_reg_enable_e1[1].ENA
wrreq => ff_reg_enable_e1[0].ENA
wrreq => ff_reg_noise_enable_e1.ENA
wrreq => ff_reg_clone_frequency_e1.ENA
wrreq => ff_reg_clone_adsr_e1.ENA
wrreq => ff_reg_clone_noise_e1.ENA
wrreq => ff_reg_clone_wave_e1.ENA
wrreq => ff_reg_clone_key_e1.ENA
wrreq => ff_reg_ar_e1[11].ENA
wrreq => ff_reg_ar_e1[10].ENA
wrreq => ff_reg_ar_e1[9].ENA
wrreq => ff_reg_ar_e1[8].ENA
wrreq => ff_reg_ar_e1[7].ENA
wrreq => ff_reg_ar_e1[6].ENA
wrreq => ff_reg_ar_e1[5].ENA
wrreq => ff_reg_ar_e1[4].ENA
wrreq => ff_reg_ar_e1[3].ENA
wrreq => ff_reg_ar_e1[2].ENA
wrreq => ff_reg_ar_e1[1].ENA
wrreq => ff_reg_ar_e1[0].ENA
wrreq => ff_reg_dr_e1[11].ENA
wrreq => ff_reg_dr_e1[10].ENA
wrreq => ff_reg_dr_e1[9].ENA
wrreq => ff_reg_dr_e1[8].ENA
wrreq => ff_reg_dr_e1[7].ENA
wrreq => ff_reg_dr_e1[6].ENA
wrreq => ff_reg_dr_e1[5].ENA
wrreq => ff_reg_dr_e1[4].ENA
wrreq => ff_reg_dr_e1[3].ENA
wrreq => ff_reg_dr_e1[2].ENA
wrreq => ff_reg_dr_e1[1].ENA
wrreq => ff_reg_dr_e1[0].ENA
wrreq => ff_reg_sr_e1[11].ENA
wrreq => ff_reg_sr_e1[10].ENA
wrreq => ff_reg_sr_e1[9].ENA
wrreq => ff_reg_sr_e1[8].ENA
wrreq => ff_reg_sr_e1[7].ENA
wrreq => ff_reg_sr_e1[6].ENA
wrreq => ff_reg_sr_e1[5].ENA
wrreq => ff_reg_sr_e1[4].ENA
wrreq => ff_reg_sr_e1[3].ENA
wrreq => ff_reg_sr_e1[2].ENA
wrreq => ff_reg_sr_e1[1].ENA
wrreq => ff_reg_sr_e1[0].ENA
wrreq => ff_reg_rr_e1[11].ENA
wrreq => ff_reg_rr_e1[10].ENA
wrreq => ff_reg_rr_e1[9].ENA
wrreq => ff_reg_rr_e1[8].ENA
wrreq => ff_reg_rr_e1[7].ENA
wrreq => ff_reg_rr_e1[6].ENA
wrreq => ff_reg_rr_e1[5].ENA
wrreq => ff_reg_rr_e1[4].ENA
wrreq => ff_reg_rr_e1[3].ENA
wrreq => ff_reg_rr_e1[2].ENA
wrreq => ff_reg_rr_e1[1].ENA
wrreq => ff_reg_rr_e1[0].ENA
wrreq => ff_reg_sl_e1[6].ENA
wrreq => ff_reg_sl_e1[5].ENA
wrreq => ff_reg_sl_e1[4].ENA
wrreq => ff_reg_sl_e1[3].ENA
wrreq => ff_reg_sl_e1[2].ENA
wrreq => ff_reg_sl_e1[1].ENA
wrreq => ff_reg_sl_e1[0].ENA
wrreq => ff_reg_wave_length_e1[1].ENA
wrreq => ff_reg_wave_length_e1[0].ENA
wrreq => ff_reg_frequency_count_e1[11].ENA
wrreq => ff_reg_frequency_count_e1[10].ENA
wrreq => ff_reg_frequency_count_e1[9].ENA
wrreq => ff_reg_frequency_count_e1[8].ENA
wrreq => ff_reg_frequency_count_e1[7].ENA
wrreq => ff_reg_frequency_count_e1[6].ENA
wrreq => ff_reg_frequency_count_e1[5].ENA
wrreq => ff_reg_frequency_count_e1[4].ENA
wrreq => ff_reg_frequency_count_e1[3].ENA
wrreq => ff_reg_frequency_count_e1[2].ENA
wrreq => ff_reg_frequency_count_e1[1].ENA
wrreq => ff_reg_frequency_count_e1[0].ENA
wrreq => ff_reg_noise_frequency_e1[4].ENA
wrreq => ff_reg_noise_frequency_e1[3].ENA
wrreq => ff_reg_noise_frequency_e1[2].ENA
wrreq => ff_reg_noise_frequency_e1[1].ENA
wrreq => ff_reg_noise_frequency_e1[0].ENA
wrreq => reg_timer1_channel[3]~reg0.ENA
wrreq => reg_timer1_channel[2]~reg0.ENA
wrreq => reg_timer1_channel[1]~reg0.ENA
wrreq => reg_timer1_channel[0]~reg0.ENA
wrreq => reg_timer1_oneshot.ENA
wrreq => reg_timer1_clear~reg0.ENA
wrreq => reg_timer2_channel[3]~reg0.ENA
wrreq => reg_timer2_channel[2]~reg0.ENA
wrreq => reg_timer2_channel[1]~reg0.ENA
wrreq => reg_timer2_channel[0]~reg0.ENA
wrreq => reg_timer2_oneshot.ENA
wrreq => reg_timer2_clear~reg0.ENA
wrreq => reg_noise_enable_d0~reg0.ENA
rdreq => sram_oe.DATAB
rdreq => sram_oe.DATAB
rdreq => sram_oe.DATAB
rdreq => sram_oe.DATAB
rdreq => reg_timer1_clear.OUTPUTSELECT
rdreq => reg_timer1_enable.OUTPUTSELECT
rdreq => reg_timer2_clear.OUTPUTSELECT
rdreq => reg_timer2_enable.OUTPUTSELECT
rdreq => ch_a0_key_on.OUTPUTSELECT
rdreq => ch_a0_key_release.OUTPUTSELECT
rdreq => ch_a0_key_off.OUTPUTSELECT
rdreq => ch_b0_key_on.OUTPUTSELECT
rdreq => ch_b0_key_release.OUTPUTSELECT
rdreq => ch_b0_key_off.OUTPUTSELECT
rdreq => ch_c0_key_on.OUTPUTSELECT
rdreq => ch_c0_key_release.OUTPUTSELECT
rdreq => ch_c0_key_off.OUTPUTSELECT
rdreq => ch_d0_key_on.OUTPUTSELECT
rdreq => ch_d0_key_release.OUTPUTSELECT
rdreq => ch_d0_key_off.OUTPUTSELECT
rdreq => ch_e0_key_on.OUTPUTSELECT
rdreq => ch_e0_key_release.OUTPUTSELECT
rdreq => ch_e0_key_off.OUTPUTSELECT
rdreq => ff_ch_a1_key_on.OUTPUTSELECT
rdreq => ff_ch_a1_key_release.OUTPUTSELECT
rdreq => ff_ch_a1_key_off.OUTPUTSELECT
rdreq => ff_ch_b1_key_on.OUTPUTSELECT
rdreq => ff_ch_b1_key_release.OUTPUTSELECT
rdreq => ff_ch_b1_key_off.OUTPUTSELECT
rdreq => ff_ch_c1_key_on.OUTPUTSELECT
rdreq => ff_ch_c1_key_release.OUTPUTSELECT
rdreq => ff_ch_c1_key_off.OUTPUTSELECT
rdreq => ff_ch_d1_key_on.OUTPUTSELECT
rdreq => ff_ch_d1_key_release.OUTPUTSELECT
rdreq => ff_ch_d1_key_off.OUTPUTSELECT
rdreq => ff_ch_e1_key_on.OUTPUTSELECT
rdreq => ff_ch_e1_key_release.OUTPUTSELECT
rdreq => ff_ch_e1_key_off.OUTPUTSELECT
rdreq => ext_memory_nactive.DATAA
wr_active => always0.IN0
rd_active => ext_memory_nactive.OUTPUTSELECT
rd_active => always0.IN1
rd_active => ext_memory_nactive.DATAB
rd_active => always0.IN1
address[0] => sram_a.DATAB
address[0] => sram_a.DATAB
address[0] => sram_a.DATAB
address[0] => sram_a.DATAB
address[0] => Decoder0.IN7
address[0] => Equal13.IN4
address[0] => Equal14.IN5
address[0] => Equal15.IN6
address[0] => Equal16.IN7
address[1] => sram_a.DATAB
address[1] => sram_a.DATAB
address[1] => sram_a.DATAB
address[1] => sram_a.DATAB
address[1] => Decoder0.IN6
address[1] => Equal4.IN11
address[1] => Equal13.IN7
address[1] => Equal14.IN4
address[1] => Equal15.IN10
address[1] => Equal16.IN6
address[2] => sram_a.DATAB
address[2] => sram_a.DATAB
address[2] => sram_a.DATAB
address[2] => sram_a.DATAB
address[2] => Decoder0.IN5
address[2] => Equal4.IN10
address[2] => Equal13.IN6
address[2] => Equal14.IN7
address[2] => Equal15.IN9
address[2] => Equal16.IN10
address[3] => sram_a.DATAB
address[3] => sram_a.DATAB
address[3] => sram_a.DATAB
address[3] => sram_a.DATAB
address[3] => Decoder0.IN4
address[3] => Equal4.IN9
address[3] => Equal13.IN5
address[3] => Equal14.IN6
address[3] => Equal15.IN8
address[3] => Equal16.IN9
address[4] => sram_a.DATAB
address[4] => sram_a.DATAB
address[4] => sram_a.DATAB
address[4] => sram_a.DATAB
address[4] => Decoder0.IN3
address[4] => Equal4.IN8
address[4] => Equal13.IN3
address[4] => Equal14.IN3
address[4] => Equal15.IN5
address[4] => Equal16.IN5
address[5] => sram_a.DATAB
address[5] => sram_id.DATAB
address[5] => sram_id.DATAB
address[5] => Decoder0.IN2
address[5] => Equal4.IN7
address[5] => Equal5.IN2
address[5] => Equal9.IN3
address[5] => Equal13.IN2
address[5] => Equal14.IN2
address[5] => Equal15.IN4
address[5] => Equal16.IN4
address[6] => sram_a.DATAB
address[6] => sram_id.DATAB
address[6] => sram_id.DATAB
address[6] => Decoder0.IN1
address[6] => Equal4.IN6
address[6] => Equal5.IN1
address[6] => Equal9.IN7
address[6] => Equal13.IN1
address[6] => Equal14.IN1
address[6] => Equal15.IN3
address[6] => Equal16.IN3
address[7] => sram_id.DATAB
address[7] => sram_id.DATAB
address[7] => Decoder0.IN0
address[7] => ext_memory_nactive.OUTPUTSELECT
address[7] => ext_memory_nactive.OUTPUTSELECT
address[7] => Equal4.IN5
address[7] => Equal5.IN0
address[7] => Equal8.IN5
address[7] => Equal9.IN2
address[7] => always3.IN1
address[7] => Equal13.IN0
address[7] => Equal14.IN0
address[7] => Equal15.IN2
address[7] => Equal16.IN2
address[8] => sram_id.DATAA
address[8] => sram_id.DATAB
address[8] => Equal4.IN4
address[8] => Equal7.IN4
address[8] => Equal8.IN4
address[8] => Equal9.IN6
address[8] => Equal10.IN2
address[8] => Equal11.IN1
address[8] => sram_id.DATAA
address[8] => Equal12.IN4
address[8] => Equal15.IN7
address[8] => Equal16.IN8
address[9] => sram_id.DATAB
address[9] => Equal4.IN3
address[9] => Equal7.IN3
address[9] => Equal8.IN3
address[9] => Equal9.IN5
address[9] => Equal10.IN1
address[9] => always3.IN0
address[9] => Equal11.IN0
address[9] => Equal12.IN2
address[9] => Equal15.IN1
address[9] => Equal16.IN1
address[10] => sram_id.DATAA
address[10] => Equal4.IN2
address[10] => Equal7.IN2
address[10] => Equal8.IN2
address[10] => Equal9.IN4
address[10] => Equal10.IN0
address[10] => always3.IN1
address[10] => sram_id.OUTPUTSELECT
address[10] => sram_id.OUTPUTSELECT
address[10] => Equal12.IN1
address[10] => Equal15.IN0
address[10] => Equal16.IN0
address[11] => w_scci_en.IN1
address[11] => w_wts_en.IN1
address[11] => Equal4.IN1
address[11] => Equal7.IN1
address[11] => always2.IN1
address[11] => Equal8.IN1
address[11] => Equal9.IN1
address[11] => Equal12.IN0
address[12] => w_scci_en.IN1
address[12] => always2.IN1
address[12] => Equal4.IN0
address[12] => Equal7.IN0
address[12] => w_wts_en.IN1
address[12] => Equal8.IN0
address[12] => Equal9.IN0
address[12] => Equal12.IN3
address[13] => Equal0.IN1
address[13] => Equal1.IN1
address[13] => Equal2.IN1
address[13] => Equal3.IN0
address[14] => Equal0.IN0
address[14] => Equal1.IN0
address[14] => Equal2.IN0
address[14] => Equal3.IN1
wrdata[0] => reg_ram_mode0.IN0
wrdata[0] => reg_bank3.DATAB
wrdata[0] => reg_bank2.DATAB
wrdata[0] => reg_bank1.DATAB
wrdata[0] => reg_bank0.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => sram_d.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => ff_reg_volume_d1.DATAB
wrdata[0] => reg_volume_d0.DATAB
wrdata[0] => reg_volume_c0.DATAB
wrdata[0] => reg_volume_b0.DATAB
wrdata[0] => reg_volume_a0.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => ff_reg_volume_d1.DATAB
wrdata[0] => reg_volume_d0.DATAB
wrdata[0] => reg_volume_c0.DATAB
wrdata[0] => reg_volume_b0.DATAB
wrdata[0] => reg_volume_a0.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_timer2_channel.DATAB
wrdata[0] => reg_timer1_channel.DATAB
wrdata[0] => ff_ch_e1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_e1.DATAB
wrdata[0] => ff_reg_noise_frequency_e1.DATAB
wrdata[0] => ff_reg_sl_e1.DATAB
wrdata[0] => ff_reg_rr_e1.DATAB
wrdata[0] => ff_reg_rr_e1.DATAB
wrdata[0] => ff_reg_sr_e1.DATAB
wrdata[0] => ff_reg_sr_e1.DATAB
wrdata[0] => ff_reg_dr_e1.DATAB
wrdata[0] => ff_reg_dr_e1.DATAB
wrdata[0] => ff_reg_ar_e1.DATAB
wrdata[0] => ff_reg_ar_e1.DATAB
wrdata[0] => ff_reg_enable_e1.DATAB
wrdata[0] => ff_reg_volume_e1.DATAB
wrdata[0] => ff_reg_frequency_count_e1.DATAB
wrdata[0] => ff_reg_frequency_count_e1.DATAB
wrdata[0] => ff_ch_d1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_d1.DATAB
wrdata[0] => ff_reg_noise_frequency_d1.DATAB
wrdata[0] => ff_reg_sl_d1.DATAB
wrdata[0] => ff_reg_rr_d1.DATAB
wrdata[0] => ff_reg_rr_d1.DATAB
wrdata[0] => ff_reg_sr_d1.DATAB
wrdata[0] => ff_reg_sr_d1.DATAB
wrdata[0] => ff_reg_dr_d1.DATAB
wrdata[0] => ff_reg_dr_d1.DATAB
wrdata[0] => ff_reg_ar_d1.DATAB
wrdata[0] => ff_reg_ar_d1.DATAB
wrdata[0] => ff_reg_enable_d1.DATAB
wrdata[0] => ff_reg_volume_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_reg_frequency_count_d1.DATAB
wrdata[0] => ff_ch_c1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_c1.DATAB
wrdata[0] => ff_reg_noise_frequency_c1.DATAB
wrdata[0] => ff_reg_sl_c1.DATAB
wrdata[0] => ff_reg_rr_c1.DATAB
wrdata[0] => ff_reg_rr_c1.DATAB
wrdata[0] => ff_reg_sr_c1.DATAB
wrdata[0] => ff_reg_sr_c1.DATAB
wrdata[0] => ff_reg_dr_c1.DATAB
wrdata[0] => ff_reg_dr_c1.DATAB
wrdata[0] => ff_reg_ar_c1.DATAB
wrdata[0] => ff_reg_ar_c1.DATAB
wrdata[0] => ff_reg_enable_c1.DATAB
wrdata[0] => ff_reg_volume_c1.DATAB
wrdata[0] => ff_reg_frequency_count_c1.DATAB
wrdata[0] => ff_reg_frequency_count_c1.DATAB
wrdata[0] => ff_ch_b1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_b1.DATAB
wrdata[0] => ff_reg_noise_frequency_b1.DATAB
wrdata[0] => ff_reg_sl_b1.DATAB
wrdata[0] => ff_reg_rr_b1.DATAB
wrdata[0] => ff_reg_rr_b1.DATAB
wrdata[0] => ff_reg_sr_b1.DATAB
wrdata[0] => ff_reg_sr_b1.DATAB
wrdata[0] => ff_reg_dr_b1.DATAB
wrdata[0] => ff_reg_dr_b1.DATAB
wrdata[0] => ff_reg_ar_b1.DATAB
wrdata[0] => ff_reg_ar_b1.DATAB
wrdata[0] => ff_reg_enable_b1.DATAB
wrdata[0] => ff_reg_volume_b1.DATAB
wrdata[0] => ff_reg_frequency_count_b1.DATAB
wrdata[0] => ff_reg_frequency_count_b1.DATAB
wrdata[0] => ff_ch_a1_key_on.DATAB
wrdata[0] => ff_reg_wave_length_a1.DATAB
wrdata[0] => ff_reg_noise_frequency_a1.DATAB
wrdata[0] => ff_reg_sl_a1.DATAB
wrdata[0] => ff_reg_rr_a1.DATAB
wrdata[0] => ff_reg_rr_a1.DATAB
wrdata[0] => ff_reg_sr_a1.DATAB
wrdata[0] => ff_reg_sr_a1.DATAB
wrdata[0] => ff_reg_dr_a1.DATAB
wrdata[0] => ff_reg_dr_a1.DATAB
wrdata[0] => ff_reg_ar_a1.DATAB
wrdata[0] => ff_reg_ar_a1.DATAB
wrdata[0] => ff_reg_enable_a1.DATAB
wrdata[0] => ff_reg_volume_a1.DATAB
wrdata[0] => ff_reg_frequency_count_a1.DATAB
wrdata[0] => ff_reg_frequency_count_a1.DATAB
wrdata[0] => ch_e0_key_on.DATAB
wrdata[0] => reg_wave_length_e0.DATAB
wrdata[0] => reg_noise_frequency_e0.DATAB
wrdata[0] => reg_sl_e0.DATAB
wrdata[0] => reg_rr_e0.DATAB
wrdata[0] => reg_rr_e0.DATAB
wrdata[0] => reg_sr_e0.DATAB
wrdata[0] => reg_sr_e0.DATAB
wrdata[0] => reg_dr_e0.DATAB
wrdata[0] => reg_dr_e0.DATAB
wrdata[0] => reg_ar_e0.DATAB
wrdata[0] => reg_ar_e0.DATAB
wrdata[0] => reg_enable_e0.DATAB
wrdata[0] => reg_volume_e0.DATAB
wrdata[0] => reg_frequency_count_e0.DATAB
wrdata[0] => reg_frequency_count_e0.DATAB
wrdata[0] => ch_d0_key_on.DATAB
wrdata[0] => reg_wave_length_d0.DATAB
wrdata[0] => reg_noise_frequency_d0.DATAB
wrdata[0] => reg_sl_d0.DATAB
wrdata[0] => reg_rr_d0.DATAB
wrdata[0] => reg_rr_d0.DATAB
wrdata[0] => reg_sr_d0.DATAB
wrdata[0] => reg_sr_d0.DATAB
wrdata[0] => reg_dr_d0.DATAB
wrdata[0] => reg_dr_d0.DATAB
wrdata[0] => reg_enable_d0.DATAB
wrdata[0] => reg_volume_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => reg_frequency_count_d0.DATAB
wrdata[0] => ch_c0_key_on.DATAB
wrdata[0] => reg_wave_length_c0.DATAB
wrdata[0] => reg_noise_frequency_c0.DATAB
wrdata[0] => reg_sl_c0.DATAB
wrdata[0] => reg_rr_c0.DATAB
wrdata[0] => reg_rr_c0.DATAB
wrdata[0] => reg_sr_c0.DATAB
wrdata[0] => reg_sr_c0.DATAB
wrdata[0] => reg_dr_c0.DATAB
wrdata[0] => reg_dr_c0.DATAB
wrdata[0] => reg_ar_c0.DATAB
wrdata[0] => reg_ar_c0.DATAB
wrdata[0] => reg_enable_c0.DATAB
wrdata[0] => reg_volume_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => reg_frequency_count_c0.DATAB
wrdata[0] => ch_b0_key_on.DATAB
wrdata[0] => reg_wave_length_b0.DATAB
wrdata[0] => reg_noise_frequency_b0.DATAB
wrdata[0] => reg_sl_b0.DATAB
wrdata[0] => reg_rr_b0.DATAB
wrdata[0] => reg_rr_b0.DATAB
wrdata[0] => reg_sr_b0.DATAB
wrdata[0] => reg_sr_b0.DATAB
wrdata[0] => reg_dr_b0.DATAB
wrdata[0] => reg_dr_b0.DATAB
wrdata[0] => reg_ar_b0.DATAB
wrdata[0] => reg_ar_b0.DATAB
wrdata[0] => reg_enable_b0.DATAB
wrdata[0] => reg_volume_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => reg_frequency_count_b0.DATAB
wrdata[0] => ch_a0_key_on.DATAB
wrdata[0] => reg_wave_length_a0.DATAB
wrdata[0] => reg_noise_frequency_a0.DATAB
wrdata[0] => reg_sl_a0.DATAB
wrdata[0] => reg_rr_a0.DATAB
wrdata[0] => reg_rr_a0.DATAB
wrdata[0] => reg_sr_a0.DATAB
wrdata[0] => reg_sr_a0.DATAB
wrdata[0] => reg_dr_a0.DATAB
wrdata[0] => reg_dr_a0.DATAB
wrdata[0] => reg_ar_a0.DATAB
wrdata[0] => reg_ar_a0.DATAB
wrdata[0] => reg_enable_a0.DATAB
wrdata[0] => reg_volume_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[0] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_ram_mode1.IN0
wrdata[1] => reg_bank3.DATAB
wrdata[1] => reg_bank2.DATAB
wrdata[1] => reg_bank1.DATAB
wrdata[1] => reg_bank0.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => sram_d.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => ff_reg_volume_d1.DATAB
wrdata[1] => reg_volume_d0.DATAB
wrdata[1] => reg_volume_c0.DATAB
wrdata[1] => reg_volume_b0.DATAB
wrdata[1] => reg_volume_a0.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => ff_reg_volume_d1.DATAB
wrdata[1] => reg_volume_d0.DATAB
wrdata[1] => reg_volume_c0.DATAB
wrdata[1] => reg_volume_b0.DATAB
wrdata[1] => reg_volume_a0.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_timer2_channel.DATAB
wrdata[1] => reg_timer1_channel.DATAB
wrdata[1] => ff_ch_e1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_e1.DATAB
wrdata[1] => ff_reg_noise_frequency_e1.DATAB
wrdata[1] => ff_reg_sl_e1.DATAB
wrdata[1] => ff_reg_rr_e1.DATAB
wrdata[1] => ff_reg_rr_e1.DATAB
wrdata[1] => ff_reg_sr_e1.DATAB
wrdata[1] => ff_reg_sr_e1.DATAB
wrdata[1] => ff_reg_dr_e1.DATAB
wrdata[1] => ff_reg_dr_e1.DATAB
wrdata[1] => ff_reg_ar_e1.DATAB
wrdata[1] => ff_reg_ar_e1.DATAB
wrdata[1] => ff_reg_enable_e1.DATAB
wrdata[1] => ff_reg_volume_e1.DATAB
wrdata[1] => ff_reg_frequency_count_e1.DATAB
wrdata[1] => ff_reg_frequency_count_e1.DATAB
wrdata[1] => ff_ch_d1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_d1.DATAB
wrdata[1] => ff_reg_noise_frequency_d1.DATAB
wrdata[1] => ff_reg_sl_d1.DATAB
wrdata[1] => ff_reg_rr_d1.DATAB
wrdata[1] => ff_reg_rr_d1.DATAB
wrdata[1] => ff_reg_sr_d1.DATAB
wrdata[1] => ff_reg_sr_d1.DATAB
wrdata[1] => ff_reg_dr_d1.DATAB
wrdata[1] => ff_reg_dr_d1.DATAB
wrdata[1] => ff_reg_ar_d1.DATAB
wrdata[1] => ff_reg_ar_d1.DATAB
wrdata[1] => ff_reg_enable_d1.DATAB
wrdata[1] => ff_reg_volume_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_reg_frequency_count_d1.DATAB
wrdata[1] => ff_ch_c1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_c1.DATAB
wrdata[1] => ff_reg_noise_frequency_c1.DATAB
wrdata[1] => ff_reg_sl_c1.DATAB
wrdata[1] => ff_reg_rr_c1.DATAB
wrdata[1] => ff_reg_rr_c1.DATAB
wrdata[1] => ff_reg_sr_c1.DATAB
wrdata[1] => ff_reg_sr_c1.DATAB
wrdata[1] => ff_reg_dr_c1.DATAB
wrdata[1] => ff_reg_dr_c1.DATAB
wrdata[1] => ff_reg_ar_c1.DATAB
wrdata[1] => ff_reg_ar_c1.DATAB
wrdata[1] => ff_reg_enable_c1.DATAB
wrdata[1] => ff_reg_volume_c1.DATAB
wrdata[1] => ff_reg_frequency_count_c1.DATAB
wrdata[1] => ff_reg_frequency_count_c1.DATAB
wrdata[1] => ff_ch_b1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_b1.DATAB
wrdata[1] => ff_reg_noise_frequency_b1.DATAB
wrdata[1] => ff_reg_sl_b1.DATAB
wrdata[1] => ff_reg_rr_b1.DATAB
wrdata[1] => ff_reg_rr_b1.DATAB
wrdata[1] => ff_reg_sr_b1.DATAB
wrdata[1] => ff_reg_sr_b1.DATAB
wrdata[1] => ff_reg_dr_b1.DATAB
wrdata[1] => ff_reg_dr_b1.DATAB
wrdata[1] => ff_reg_ar_b1.DATAB
wrdata[1] => ff_reg_ar_b1.DATAB
wrdata[1] => ff_reg_enable_b1.DATAB
wrdata[1] => ff_reg_volume_b1.DATAB
wrdata[1] => ff_reg_frequency_count_b1.DATAB
wrdata[1] => ff_reg_frequency_count_b1.DATAB
wrdata[1] => ff_ch_a1_key_release.DATAB
wrdata[1] => ff_reg_wave_length_a1.DATAB
wrdata[1] => ff_reg_noise_frequency_a1.DATAB
wrdata[1] => ff_reg_sl_a1.DATAB
wrdata[1] => ff_reg_rr_a1.DATAB
wrdata[1] => ff_reg_rr_a1.DATAB
wrdata[1] => ff_reg_sr_a1.DATAB
wrdata[1] => ff_reg_sr_a1.DATAB
wrdata[1] => ff_reg_dr_a1.DATAB
wrdata[1] => ff_reg_dr_a1.DATAB
wrdata[1] => ff_reg_ar_a1.DATAB
wrdata[1] => ff_reg_ar_a1.DATAB
wrdata[1] => ff_reg_enable_a1.DATAB
wrdata[1] => ff_reg_volume_a1.DATAB
wrdata[1] => ff_reg_frequency_count_a1.DATAB
wrdata[1] => ff_reg_frequency_count_a1.DATAB
wrdata[1] => ch_e0_key_release.DATAB
wrdata[1] => reg_wave_length_e0.DATAB
wrdata[1] => reg_noise_frequency_e0.DATAB
wrdata[1] => reg_sl_e0.DATAB
wrdata[1] => reg_rr_e0.DATAB
wrdata[1] => reg_rr_e0.DATAB
wrdata[1] => reg_sr_e0.DATAB
wrdata[1] => reg_sr_e0.DATAB
wrdata[1] => reg_dr_e0.DATAB
wrdata[1] => reg_dr_e0.DATAB
wrdata[1] => reg_ar_e0.DATAB
wrdata[1] => reg_ar_e0.DATAB
wrdata[1] => reg_enable_e0.DATAB
wrdata[1] => reg_volume_e0.DATAB
wrdata[1] => reg_frequency_count_e0.DATAB
wrdata[1] => reg_frequency_count_e0.DATAB
wrdata[1] => ch_d0_key_release.DATAB
wrdata[1] => reg_wave_length_d0.DATAB
wrdata[1] => reg_noise_frequency_d0.DATAB
wrdata[1] => reg_sl_d0.DATAB
wrdata[1] => reg_rr_d0.DATAB
wrdata[1] => reg_rr_d0.DATAB
wrdata[1] => reg_sr_d0.DATAB
wrdata[1] => reg_sr_d0.DATAB
wrdata[1] => reg_dr_d0.DATAB
wrdata[1] => reg_dr_d0.DATAB
wrdata[1] => reg_enable_d0.DATAB
wrdata[1] => reg_volume_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => reg_frequency_count_d0.DATAB
wrdata[1] => ch_c0_key_release.DATAB
wrdata[1] => reg_wave_length_c0.DATAB
wrdata[1] => reg_noise_frequency_c0.DATAB
wrdata[1] => reg_sl_c0.DATAB
wrdata[1] => reg_rr_c0.DATAB
wrdata[1] => reg_rr_c0.DATAB
wrdata[1] => reg_sr_c0.DATAB
wrdata[1] => reg_sr_c0.DATAB
wrdata[1] => reg_dr_c0.DATAB
wrdata[1] => reg_dr_c0.DATAB
wrdata[1] => reg_ar_c0.DATAB
wrdata[1] => reg_ar_c0.DATAB
wrdata[1] => reg_enable_c0.DATAB
wrdata[1] => reg_volume_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => reg_frequency_count_c0.DATAB
wrdata[1] => ch_b0_key_release.DATAB
wrdata[1] => reg_wave_length_b0.DATAB
wrdata[1] => reg_noise_frequency_b0.DATAB
wrdata[1] => reg_sl_b0.DATAB
wrdata[1] => reg_rr_b0.DATAB
wrdata[1] => reg_rr_b0.DATAB
wrdata[1] => reg_sr_b0.DATAB
wrdata[1] => reg_sr_b0.DATAB
wrdata[1] => reg_dr_b0.DATAB
wrdata[1] => reg_dr_b0.DATAB
wrdata[1] => reg_ar_b0.DATAB
wrdata[1] => reg_ar_b0.DATAB
wrdata[1] => reg_enable_b0.DATAB
wrdata[1] => reg_volume_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => reg_frequency_count_b0.DATAB
wrdata[1] => ch_a0_key_release.DATAB
wrdata[1] => reg_wave_length_a0.DATAB
wrdata[1] => reg_noise_frequency_a0.DATAB
wrdata[1] => reg_sl_a0.DATAB
wrdata[1] => reg_rr_a0.DATAB
wrdata[1] => reg_rr_a0.DATAB
wrdata[1] => reg_sr_a0.DATAB
wrdata[1] => reg_sr_a0.DATAB
wrdata[1] => reg_dr_a0.DATAB
wrdata[1] => reg_dr_a0.DATAB
wrdata[1] => reg_ar_a0.DATAB
wrdata[1] => reg_ar_a0.DATAB
wrdata[1] => reg_enable_a0.DATAB
wrdata[1] => reg_volume_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[1] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_ram_mode2.IN0
wrdata[2] => reg_bank3.DATAB
wrdata[2] => reg_bank2.DATAB
wrdata[2] => reg_bank1.DATAB
wrdata[2] => reg_bank0.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => sram_d.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => ff_reg_volume_d1.DATAB
wrdata[2] => reg_volume_d0.DATAB
wrdata[2] => reg_volume_c0.DATAB
wrdata[2] => reg_volume_b0.DATAB
wrdata[2] => reg_volume_a0.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => reg_enable_c0.DATAB
wrdata[2] => ff_reg_volume_d1.DATAB
wrdata[2] => reg_volume_d0.DATAB
wrdata[2] => reg_volume_c0.DATAB
wrdata[2] => reg_volume_b0.DATAB
wrdata[2] => reg_volume_a0.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_timer2_channel.DATAB
wrdata[2] => reg_timer1_channel.DATAB
wrdata[2] => ff_ch_e1_key_off.DATAB
wrdata[2] => ff_reg_noise_frequency_e1.DATAB
wrdata[2] => ff_reg_sl_e1.DATAB
wrdata[2] => ff_reg_rr_e1.DATAB
wrdata[2] => ff_reg_rr_e1.DATAB
wrdata[2] => ff_reg_sr_e1.DATAB
wrdata[2] => ff_reg_sr_e1.DATAB
wrdata[2] => ff_reg_dr_e1.DATAB
wrdata[2] => ff_reg_dr_e1.DATAB
wrdata[2] => ff_reg_ar_e1.DATAB
wrdata[2] => ff_reg_ar_e1.DATAB
wrdata[2] => ff_reg_volume_e1.DATAB
wrdata[2] => ff_reg_frequency_count_e1.DATAB
wrdata[2] => ff_reg_frequency_count_e1.DATAB
wrdata[2] => ff_ch_d1_key_off.DATAB
wrdata[2] => ff_reg_noise_frequency_d1.DATAB
wrdata[2] => ff_reg_sl_d1.DATAB
wrdata[2] => ff_reg_rr_d1.DATAB
wrdata[2] => ff_reg_rr_d1.DATAB
wrdata[2] => ff_reg_sr_d1.DATAB
wrdata[2] => ff_reg_sr_d1.DATAB
wrdata[2] => ff_reg_dr_d1.DATAB
wrdata[2] => ff_reg_dr_d1.DATAB
wrdata[2] => ff_reg_ar_d1.DATAB
wrdata[2] => ff_reg_ar_d1.DATAB
wrdata[2] => ff_reg_volume_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_reg_frequency_count_d1.DATAB
wrdata[2] => ff_ch_c1_key_off.DATAB
wrdata[2] => ff_reg_noise_frequency_c1.DATAB
wrdata[2] => ff_reg_sl_c1.DATAB
wrdata[2] => ff_reg_rr_c1.DATAB
wrdata[2] => ff_reg_rr_c1.DATAB
wrdata[2] => ff_reg_sr_c1.DATAB
wrdata[2] => ff_reg_sr_c1.DATAB
wrdata[2] => ff_reg_dr_c1.DATAB
wrdata[2] => ff_reg_dr_c1.DATAB
wrdata[2] => ff_reg_ar_c1.DATAB
wrdata[2] => ff_reg_ar_c1.DATAB
wrdata[2] => ff_reg_volume_c1.DATAB
wrdata[2] => ff_reg_frequency_count_c1.DATAB
wrdata[2] => ff_reg_frequency_count_c1.DATAB
wrdata[2] => ff_ch_b1_key_off.DATAB
wrdata[2] => ff_reg_noise_frequency_b1.DATAB
wrdata[2] => ff_reg_sl_b1.DATAB
wrdata[2] => ff_reg_rr_b1.DATAB
wrdata[2] => ff_reg_rr_b1.DATAB
wrdata[2] => ff_reg_sr_b1.DATAB
wrdata[2] => ff_reg_sr_b1.DATAB
wrdata[2] => ff_reg_dr_b1.DATAB
wrdata[2] => ff_reg_dr_b1.DATAB
wrdata[2] => ff_reg_ar_b1.DATAB
wrdata[2] => ff_reg_ar_b1.DATAB
wrdata[2] => ff_reg_volume_b1.DATAB
wrdata[2] => ff_reg_frequency_count_b1.DATAB
wrdata[2] => ff_reg_frequency_count_b1.DATAB
wrdata[2] => ff_ch_a1_key_off.DATAB
wrdata[2] => ff_reg_noise_frequency_a1.DATAB
wrdata[2] => ff_reg_sl_a1.DATAB
wrdata[2] => ff_reg_rr_a1.DATAB
wrdata[2] => ff_reg_rr_a1.DATAB
wrdata[2] => ff_reg_sr_a1.DATAB
wrdata[2] => ff_reg_sr_a1.DATAB
wrdata[2] => ff_reg_dr_a1.DATAB
wrdata[2] => ff_reg_dr_a1.DATAB
wrdata[2] => ff_reg_ar_a1.DATAB
wrdata[2] => ff_reg_ar_a1.DATAB
wrdata[2] => ff_reg_volume_a1.DATAB
wrdata[2] => ff_reg_frequency_count_a1.DATAB
wrdata[2] => ff_reg_frequency_count_a1.DATAB
wrdata[2] => ch_e0_key_off.DATAB
wrdata[2] => reg_noise_frequency_e0.DATAB
wrdata[2] => reg_sl_e0.DATAB
wrdata[2] => reg_rr_e0.DATAB
wrdata[2] => reg_rr_e0.DATAB
wrdata[2] => reg_sr_e0.DATAB
wrdata[2] => reg_sr_e0.DATAB
wrdata[2] => reg_dr_e0.DATAB
wrdata[2] => reg_dr_e0.DATAB
wrdata[2] => reg_ar_e0.DATAB
wrdata[2] => reg_ar_e0.DATAB
wrdata[2] => reg_volume_e0.DATAB
wrdata[2] => reg_frequency_count_e0.DATAB
wrdata[2] => reg_frequency_count_e0.DATAB
wrdata[2] => ch_d0_key_off.DATAB
wrdata[2] => reg_noise_frequency_d0.DATAB
wrdata[2] => reg_sl_d0.DATAB
wrdata[2] => reg_rr_d0.DATAB
wrdata[2] => reg_rr_d0.DATAB
wrdata[2] => reg_sr_d0.DATAB
wrdata[2] => reg_sr_d0.DATAB
wrdata[2] => reg_dr_d0.DATAB
wrdata[2] => reg_dr_d0.DATAB
wrdata[2] => reg_volume_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => reg_frequency_count_d0.DATAB
wrdata[2] => ch_c0_key_off.DATAB
wrdata[2] => reg_noise_frequency_c0.DATAB
wrdata[2] => reg_sl_c0.DATAB
wrdata[2] => reg_rr_c0.DATAB
wrdata[2] => reg_rr_c0.DATAB
wrdata[2] => reg_sr_c0.DATAB
wrdata[2] => reg_sr_c0.DATAB
wrdata[2] => reg_dr_c0.DATAB
wrdata[2] => reg_dr_c0.DATAB
wrdata[2] => reg_ar_c0.DATAB
wrdata[2] => reg_ar_c0.DATAB
wrdata[2] => reg_volume_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => reg_frequency_count_c0.DATAB
wrdata[2] => ch_b0_key_off.DATAB
wrdata[2] => reg_noise_frequency_b0.DATAB
wrdata[2] => reg_sl_b0.DATAB
wrdata[2] => reg_rr_b0.DATAB
wrdata[2] => reg_rr_b0.DATAB
wrdata[2] => reg_sr_b0.DATAB
wrdata[2] => reg_sr_b0.DATAB
wrdata[2] => reg_dr_b0.DATAB
wrdata[2] => reg_dr_b0.DATAB
wrdata[2] => reg_ar_b0.DATAB
wrdata[2] => reg_ar_b0.DATAB
wrdata[2] => reg_volume_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => reg_frequency_count_b0.DATAB
wrdata[2] => ch_a0_key_off.DATAB
wrdata[2] => reg_noise_frequency_a0.DATAB
wrdata[2] => reg_sl_a0.DATAB
wrdata[2] => reg_rr_a0.DATAB
wrdata[2] => reg_rr_a0.DATAB
wrdata[2] => reg_sr_a0.DATAB
wrdata[2] => reg_sr_a0.DATAB
wrdata[2] => reg_dr_a0.DATAB
wrdata[2] => reg_dr_a0.DATAB
wrdata[2] => reg_ar_a0.DATAB
wrdata[2] => reg_ar_a0.DATAB
wrdata[2] => reg_volume_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[2] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_bank3.DATAB
wrdata[3] => reg_bank2.DATAB
wrdata[3] => reg_bank1.DATAB
wrdata[3] => reg_bank0.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => sram_d.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => ff_reg_volume_d1.DATAB
wrdata[3] => reg_volume_d0.DATAB
wrdata[3] => reg_volume_c0.DATAB
wrdata[3] => reg_volume_b0.DATAB
wrdata[3] => reg_volume_a0.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => reg_enable_d0.DATAB
wrdata[3] => ff_reg_volume_d1.DATAB
wrdata[3] => reg_volume_d0.DATAB
wrdata[3] => reg_volume_c0.DATAB
wrdata[3] => reg_volume_b0.DATAB
wrdata[3] => reg_volume_a0.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_timer2_channel.DATAB
wrdata[3] => reg_timer1_channel.DATAB
wrdata[3] => ff_reg_noise_frequency_e1.DATAB
wrdata[3] => ff_reg_sl_e1.DATAB
wrdata[3] => ff_reg_rr_e1.DATAB
wrdata[3] => ff_reg_rr_e1.DATAB
wrdata[3] => ff_reg_sr_e1.DATAB
wrdata[3] => ff_reg_sr_e1.DATAB
wrdata[3] => ff_reg_dr_e1.DATAB
wrdata[3] => ff_reg_dr_e1.DATAB
wrdata[3] => ff_reg_ar_e1.DATAB
wrdata[3] => ff_reg_ar_e1.DATAB
wrdata[3] => ff_reg_clone_frequency_e1.DATAB
wrdata[3] => ff_reg_volume_e1.DATAB
wrdata[3] => ff_reg_frequency_count_e1.DATAB
wrdata[3] => ff_reg_frequency_count_e1.DATAB
wrdata[3] => ff_reg_noise_frequency_d1.DATAB
wrdata[3] => ff_reg_sl_d1.DATAB
wrdata[3] => ff_reg_rr_d1.DATAB
wrdata[3] => ff_reg_rr_d1.DATAB
wrdata[3] => ff_reg_sr_d1.DATAB
wrdata[3] => ff_reg_sr_d1.DATAB
wrdata[3] => ff_reg_dr_d1.DATAB
wrdata[3] => ff_reg_dr_d1.DATAB
wrdata[3] => ff_reg_ar_d1.DATAB
wrdata[3] => ff_reg_ar_d1.DATAB
wrdata[3] => ff_reg_clone_frequency_d1.DATAB
wrdata[3] => ff_reg_volume_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_frequency_count_d1.DATAB
wrdata[3] => ff_reg_noise_frequency_c1.DATAB
wrdata[3] => ff_reg_sl_c1.DATAB
wrdata[3] => ff_reg_rr_c1.DATAB
wrdata[3] => ff_reg_rr_c1.DATAB
wrdata[3] => ff_reg_sr_c1.DATAB
wrdata[3] => ff_reg_sr_c1.DATAB
wrdata[3] => ff_reg_dr_c1.DATAB
wrdata[3] => ff_reg_dr_c1.DATAB
wrdata[3] => ff_reg_ar_c1.DATAB
wrdata[3] => ff_reg_ar_c1.DATAB
wrdata[3] => ff_reg_clone_frequency_c1.DATAB
wrdata[3] => ff_reg_volume_c1.DATAB
wrdata[3] => ff_reg_frequency_count_c1.DATAB
wrdata[3] => ff_reg_frequency_count_c1.DATAB
wrdata[3] => ff_reg_noise_frequency_b1.DATAB
wrdata[3] => ff_reg_sl_b1.DATAB
wrdata[3] => ff_reg_rr_b1.DATAB
wrdata[3] => ff_reg_rr_b1.DATAB
wrdata[3] => ff_reg_sr_b1.DATAB
wrdata[3] => ff_reg_sr_b1.DATAB
wrdata[3] => ff_reg_dr_b1.DATAB
wrdata[3] => ff_reg_dr_b1.DATAB
wrdata[3] => ff_reg_ar_b1.DATAB
wrdata[3] => ff_reg_ar_b1.DATAB
wrdata[3] => ff_reg_clone_frequency_b1.DATAB
wrdata[3] => ff_reg_volume_b1.DATAB
wrdata[3] => ff_reg_frequency_count_b1.DATAB
wrdata[3] => ff_reg_frequency_count_b1.DATAB
wrdata[3] => ff_reg_noise_frequency_a1.DATAB
wrdata[3] => ff_reg_sl_a1.DATAB
wrdata[3] => ff_reg_rr_a1.DATAB
wrdata[3] => ff_reg_rr_a1.DATAB
wrdata[3] => ff_reg_sr_a1.DATAB
wrdata[3] => ff_reg_sr_a1.DATAB
wrdata[3] => ff_reg_dr_a1.DATAB
wrdata[3] => ff_reg_dr_a1.DATAB
wrdata[3] => ff_reg_ar_a1.DATAB
wrdata[3] => ff_reg_ar_a1.DATAB
wrdata[3] => ff_reg_clone_frequency_a1.DATAB
wrdata[3] => ff_reg_volume_a1.DATAB
wrdata[3] => ff_reg_frequency_count_a1.DATAB
wrdata[3] => ff_reg_frequency_count_a1.DATAB
wrdata[3] => reg_noise_frequency_e0.DATAB
wrdata[3] => reg_sl_e0.DATAB
wrdata[3] => reg_rr_e0.DATAB
wrdata[3] => reg_rr_e0.DATAB
wrdata[3] => reg_sr_e0.DATAB
wrdata[3] => reg_sr_e0.DATAB
wrdata[3] => reg_dr_e0.DATAB
wrdata[3] => reg_dr_e0.DATAB
wrdata[3] => reg_ar_e0.DATAB
wrdata[3] => reg_ar_e0.DATAB
wrdata[3] => reg_volume_e0.DATAB
wrdata[3] => reg_frequency_count_e0.DATAB
wrdata[3] => reg_frequency_count_e0.DATAB
wrdata[3] => reg_noise_frequency_d0.DATAB
wrdata[3] => reg_sl_d0.DATAB
wrdata[3] => reg_rr_d0.DATAB
wrdata[3] => reg_rr_d0.DATAB
wrdata[3] => reg_sr_d0.DATAB
wrdata[3] => reg_sr_d0.DATAB
wrdata[3] => reg_dr_d0.DATAB
wrdata[3] => reg_dr_d0.DATAB
wrdata[3] => reg_volume_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_frequency_count_d0.DATAB
wrdata[3] => reg_noise_frequency_c0.DATAB
wrdata[3] => reg_sl_c0.DATAB
wrdata[3] => reg_rr_c0.DATAB
wrdata[3] => reg_rr_c0.DATAB
wrdata[3] => reg_sr_c0.DATAB
wrdata[3] => reg_sr_c0.DATAB
wrdata[3] => reg_dr_c0.DATAB
wrdata[3] => reg_dr_c0.DATAB
wrdata[3] => reg_ar_c0.DATAB
wrdata[3] => reg_ar_c0.DATAB
wrdata[3] => reg_volume_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_frequency_count_c0.DATAB
wrdata[3] => reg_noise_frequency_b0.DATAB
wrdata[3] => reg_sl_b0.DATAB
wrdata[3] => reg_rr_b0.DATAB
wrdata[3] => reg_rr_b0.DATAB
wrdata[3] => reg_sr_b0.DATAB
wrdata[3] => reg_sr_b0.DATAB
wrdata[3] => reg_dr_b0.DATAB
wrdata[3] => reg_dr_b0.DATAB
wrdata[3] => reg_ar_b0.DATAB
wrdata[3] => reg_ar_b0.DATAB
wrdata[3] => reg_volume_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_frequency_count_b0.DATAB
wrdata[3] => reg_noise_frequency_a0.DATAB
wrdata[3] => reg_sl_a0.DATAB
wrdata[3] => reg_rr_a0.DATAB
wrdata[3] => reg_rr_a0.DATAB
wrdata[3] => reg_sr_a0.DATAB
wrdata[3] => reg_sr_a0.DATAB
wrdata[3] => reg_dr_a0.DATAB
wrdata[3] => reg_dr_a0.DATAB
wrdata[3] => reg_ar_a0.DATAB
wrdata[3] => reg_ar_a0.DATAB
wrdata[3] => reg_volume_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[3] => reg_frequency_count_a0.DATAB
wrdata[4] => reg_ram_mode0.IN1
wrdata[4] => reg_ram_mode1.IN1
wrdata[4] => reg_ram_mode2.IN1
wrdata[4] => reg_bank3.DATAB
wrdata[4] => reg_bank2.DATAB
wrdata[4] => reg_bank1.DATAB
wrdata[4] => reg_bank0.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => sram_d.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_frequency_count_d1.DATAB
wrdata[4] => reg_frequency_count_d0.DATAB
wrdata[4] => reg_frequency_count_c0.DATAB
wrdata[4] => reg_frequency_count_b0.DATAB
wrdata[4] => reg_frequency_count_a0.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_enable_d1.DATAB
wrdata[4] => ff_reg_frequency_count_d1.DATAB
wrdata[4] => reg_frequency_count_d0.DATAB
wrdata[4] => reg_frequency_count_c0.DATAB
wrdata[4] => reg_frequency_count_b0.DATAB
wrdata[4] => reg_frequency_count_a0.DATAB
wrdata[4] => ff_reg_noise_frequency_e1.DATAB
wrdata[4] => ff_reg_sl_e1.DATAB
wrdata[4] => ff_reg_rr_e1.DATAB
wrdata[4] => ff_reg_sr_e1.DATAB
wrdata[4] => ff_reg_dr_e1.DATAB
wrdata[4] => ff_reg_ar_e1.DATAB
wrdata[4] => ff_reg_clone_adsr_e1.DATAB
wrdata[4] => ff_reg_frequency_count_e1.DATAB
wrdata[4] => ff_reg_noise_frequency_d1.DATAB
wrdata[4] => ff_reg_sl_d1.DATAB
wrdata[4] => ff_reg_rr_d1.DATAB
wrdata[4] => ff_reg_sr_d1.DATAB
wrdata[4] => ff_reg_dr_d1.DATAB
wrdata[4] => ff_reg_ar_d1.DATAB
wrdata[4] => ff_reg_clone_adsr_d1.DATAB
wrdata[4] => ff_reg_frequency_count_d1.DATAB
wrdata[4] => ff_reg_noise_frequency_c1.DATAB
wrdata[4] => ff_reg_sl_c1.DATAB
wrdata[4] => ff_reg_rr_c1.DATAB
wrdata[4] => ff_reg_sr_c1.DATAB
wrdata[4] => ff_reg_dr_c1.DATAB
wrdata[4] => ff_reg_ar_c1.DATAB
wrdata[4] => ff_reg_clone_adsr_c1.DATAB
wrdata[4] => ff_reg_frequency_count_c1.DATAB
wrdata[4] => ff_reg_noise_frequency_b1.DATAB
wrdata[4] => ff_reg_sl_b1.DATAB
wrdata[4] => ff_reg_rr_b1.DATAB
wrdata[4] => ff_reg_sr_b1.DATAB
wrdata[4] => ff_reg_dr_b1.DATAB
wrdata[4] => ff_reg_ar_b1.DATAB
wrdata[4] => ff_reg_clone_adsr_b1.DATAB
wrdata[4] => ff_reg_frequency_count_b1.DATAB
wrdata[4] => ff_reg_noise_frequency_a1.DATAB
wrdata[4] => ff_reg_sl_a1.DATAB
wrdata[4] => ff_reg_rr_a1.DATAB
wrdata[4] => ff_reg_sr_a1.DATAB
wrdata[4] => ff_reg_dr_a1.DATAB
wrdata[4] => ff_reg_ar_a1.DATAB
wrdata[4] => ff_reg_clone_adsr_a1.DATAB
wrdata[4] => ff_reg_frequency_count_a1.DATAB
wrdata[4] => reg_noise_frequency_e0.DATAB
wrdata[4] => reg_sl_e0.DATAB
wrdata[4] => reg_rr_e0.DATAB
wrdata[4] => reg_sr_e0.DATAB
wrdata[4] => reg_dr_e0.DATAB
wrdata[4] => reg_ar_e0.DATAB
wrdata[4] => reg_frequency_count_e0.DATAB
wrdata[4] => reg_noise_frequency_d0.DATAB
wrdata[4] => reg_sl_d0.DATAB
wrdata[4] => reg_rr_d0.DATAB
wrdata[4] => reg_sr_d0.DATAB
wrdata[4] => reg_dr_d0.DATAB
wrdata[4] => reg_frequency_count_d0.DATAB
wrdata[4] => reg_noise_frequency_c0.DATAB
wrdata[4] => reg_sl_c0.DATAB
wrdata[4] => reg_rr_c0.DATAB
wrdata[4] => reg_sr_c0.DATAB
wrdata[4] => reg_dr_c0.DATAB
wrdata[4] => reg_ar_c0.DATAB
wrdata[4] => reg_frequency_count_c0.DATAB
wrdata[4] => reg_noise_frequency_b0.DATAB
wrdata[4] => reg_sl_b0.DATAB
wrdata[4] => reg_rr_b0.DATAB
wrdata[4] => reg_sr_b0.DATAB
wrdata[4] => reg_dr_b0.DATAB
wrdata[4] => reg_ar_b0.DATAB
wrdata[4] => reg_frequency_count_b0.DATAB
wrdata[4] => reg_noise_frequency_a0.DATAB
wrdata[4] => reg_sl_a0.DATAB
wrdata[4] => reg_rr_a0.DATAB
wrdata[4] => reg_sr_a0.DATAB
wrdata[4] => reg_dr_a0.DATAB
wrdata[4] => reg_ar_a0.DATAB
wrdata[4] => reg_frequency_count_a0.DATAB
wrdata[4] => reg_ram_mode3.DATAIN
wrdata[5] => reg_bank3.DATAB
wrdata[5] => reg_bank2.DATAB
wrdata[5] => reg_bank1.DATAB
wrdata[5] => reg_bank0.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => sram_d.DATAB
wrdata[5] => ff_reg_frequency_count_d1.DATAB
wrdata[5] => reg_frequency_count_d0.DATAB
wrdata[5] => reg_frequency_count_c0.DATAB
wrdata[5] => reg_frequency_count_b0.DATAB
wrdata[5] => reg_frequency_count_a0.DATAB
wrdata[5] => ff_reg_frequency_count_d1.DATAB
wrdata[5] => reg_frequency_count_d0.DATAB
wrdata[5] => reg_frequency_count_c0.DATAB
wrdata[5] => reg_frequency_count_b0.DATAB
wrdata[5] => reg_frequency_count_a0.DATAB
wrdata[5] => ff_reg_sl_e1.DATAB
wrdata[5] => ff_reg_rr_e1.DATAB
wrdata[5] => ff_reg_sr_e1.DATAB
wrdata[5] => ff_reg_dr_e1.DATAB
wrdata[5] => ff_reg_ar_e1.DATAB
wrdata[5] => ff_reg_clone_noise_e1.DATAB
wrdata[5] => ff_reg_frequency_count_e1.DATAB
wrdata[5] => ff_reg_sl_d1.DATAB
wrdata[5] => ff_reg_rr_d1.DATAB
wrdata[5] => ff_reg_sr_d1.DATAB
wrdata[5] => ff_reg_dr_d1.DATAB
wrdata[5] => ff_reg_ar_d1.DATAB
wrdata[5] => ff_reg_clone_noise_d1.DATAB
wrdata[5] => ff_reg_frequency_count_d1.DATAB
wrdata[5] => ff_reg_sl_c1.DATAB
wrdata[5] => ff_reg_rr_c1.DATAB
wrdata[5] => ff_reg_sr_c1.DATAB
wrdata[5] => ff_reg_dr_c1.DATAB
wrdata[5] => ff_reg_ar_c1.DATAB
wrdata[5] => ff_reg_clone_noise_c1.DATAB
wrdata[5] => ff_reg_frequency_count_c1.DATAB
wrdata[5] => ff_reg_sl_b1.DATAB
wrdata[5] => ff_reg_rr_b1.DATAB
wrdata[5] => ff_reg_sr_b1.DATAB
wrdata[5] => ff_reg_dr_b1.DATAB
wrdata[5] => ff_reg_ar_b1.DATAB
wrdata[5] => ff_reg_clone_noise_b1.DATAB
wrdata[5] => ff_reg_frequency_count_b1.DATAB
wrdata[5] => ff_reg_sl_a1.DATAB
wrdata[5] => ff_reg_rr_a1.DATAB
wrdata[5] => ff_reg_sr_a1.DATAB
wrdata[5] => ff_reg_dr_a1.DATAB
wrdata[5] => ff_reg_ar_a1.DATAB
wrdata[5] => ff_reg_clone_noise_a1.DATAB
wrdata[5] => ff_reg_frequency_count_a1.DATAB
wrdata[5] => reg_sl_e0.DATAB
wrdata[5] => reg_rr_e0.DATAB
wrdata[5] => reg_sr_e0.DATAB
wrdata[5] => reg_dr_e0.DATAB
wrdata[5] => reg_ar_e0.DATAB
wrdata[5] => reg_frequency_count_e0.DATAB
wrdata[5] => reg_sl_d0.DATAB
wrdata[5] => reg_rr_d0.DATAB
wrdata[5] => reg_sr_d0.DATAB
wrdata[5] => reg_dr_d0.DATAB
wrdata[5] => reg_frequency_count_d0.DATAB
wrdata[5] => reg_sl_c0.DATAB
wrdata[5] => reg_rr_c0.DATAB
wrdata[5] => reg_sr_c0.DATAB
wrdata[5] => reg_dr_c0.DATAB
wrdata[5] => reg_ar_c0.DATAB
wrdata[5] => reg_frequency_count_c0.DATAB
wrdata[5] => reg_sl_b0.DATAB
wrdata[5] => reg_rr_b0.DATAB
wrdata[5] => reg_sr_b0.DATAB
wrdata[5] => reg_dr_b0.DATAB
wrdata[5] => reg_ar_b0.DATAB
wrdata[5] => reg_frequency_count_b0.DATAB
wrdata[5] => reg_sl_a0.DATAB
wrdata[5] => reg_rr_a0.DATAB
wrdata[5] => reg_sr_a0.DATAB
wrdata[5] => reg_dr_a0.DATAB
wrdata[5] => reg_ar_a0.DATAB
wrdata[5] => reg_frequency_count_a0.DATAB
wrdata[5] => reg_scci_enable.DATAIN
wrdata[6] => reg_bank3.DATAB
wrdata[6] => reg_bank2.DATAB
wrdata[6] => reg_bank1.DATAB
wrdata[6] => reg_bank0.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => sram_d.DATAB
wrdata[6] => ff_reg_frequency_count_d1.DATAB
wrdata[6] => reg_frequency_count_d0.DATAB
wrdata[6] => reg_frequency_count_c0.DATAB
wrdata[6] => reg_frequency_count_b0.DATAB
wrdata[6] => reg_frequency_count_a0.DATAB
wrdata[6] => ff_reg_frequency_count_d1.DATAB
wrdata[6] => reg_frequency_count_d0.DATAB
wrdata[6] => reg_frequency_count_c0.DATAB
wrdata[6] => reg_frequency_count_b0.DATAB
wrdata[6] => reg_frequency_count_a0.DATAB
wrdata[6] => reg_timer2_oneshot.DATAB
wrdata[6] => reg_timer1_oneshot.DATAB
wrdata[6] => ff_reg_sl_e1.DATAB
wrdata[6] => ff_reg_rr_e1.DATAB
wrdata[6] => ff_reg_sr_e1.DATAB
wrdata[6] => ff_reg_dr_e1.DATAB
wrdata[6] => ff_reg_ar_e1.DATAB
wrdata[6] => ff_reg_clone_wave_e1.DATAB
wrdata[6] => ff_reg_frequency_count_e1.DATAB
wrdata[6] => ff_reg_sl_d1.DATAB
wrdata[6] => ff_reg_rr_d1.DATAB
wrdata[6] => ff_reg_sr_d1.DATAB
wrdata[6] => ff_reg_dr_d1.DATAB
wrdata[6] => ff_reg_ar_d1.DATAB
wrdata[6] => ff_reg_clone_wave_d1.DATAB
wrdata[6] => ff_reg_frequency_count_d1.DATAB
wrdata[6] => ff_reg_sl_c1.DATAB
wrdata[6] => ff_reg_rr_c1.DATAB
wrdata[6] => ff_reg_sr_c1.DATAB
wrdata[6] => ff_reg_dr_c1.DATAB
wrdata[6] => ff_reg_ar_c1.DATAB
wrdata[6] => ff_reg_clone_wave_c1.DATAB
wrdata[6] => ff_reg_frequency_count_c1.DATAB
wrdata[6] => ff_reg_sl_b1.DATAB
wrdata[6] => ff_reg_rr_b1.DATAB
wrdata[6] => ff_reg_sr_b1.DATAB
wrdata[6] => ff_reg_dr_b1.DATAB
wrdata[6] => ff_reg_ar_b1.DATAB
wrdata[6] => ff_reg_clone_wave_b1.DATAB
wrdata[6] => ff_reg_frequency_count_b1.DATAB
wrdata[6] => ff_reg_sl_a1.DATAB
wrdata[6] => ff_reg_rr_a1.DATAB
wrdata[6] => ff_reg_sr_a1.DATAB
wrdata[6] => ff_reg_dr_a1.DATAB
wrdata[6] => ff_reg_ar_a1.DATAB
wrdata[6] => ff_reg_clone_wave_a1.DATAB
wrdata[6] => ff_reg_frequency_count_a1.DATAB
wrdata[6] => reg_sl_e0.DATAB
wrdata[6] => reg_rr_e0.DATAB
wrdata[6] => reg_sr_e0.DATAB
wrdata[6] => reg_dr_e0.DATAB
wrdata[6] => reg_ar_e0.DATAB
wrdata[6] => reg_frequency_count_e0.DATAB
wrdata[6] => reg_sl_d0.DATAB
wrdata[6] => reg_rr_d0.DATAB
wrdata[6] => reg_sr_d0.DATAB
wrdata[6] => reg_dr_d0.DATAB
wrdata[6] => reg_frequency_count_d0.DATAB
wrdata[6] => reg_sl_c0.DATAB
wrdata[6] => reg_rr_c0.DATAB
wrdata[6] => reg_sr_c0.DATAB
wrdata[6] => reg_dr_c0.DATAB
wrdata[6] => reg_ar_c0.DATAB
wrdata[6] => reg_frequency_count_c0.DATAB
wrdata[6] => reg_sl_b0.DATAB
wrdata[6] => reg_rr_b0.DATAB
wrdata[6] => reg_sr_b0.DATAB
wrdata[6] => reg_dr_b0.DATAB
wrdata[6] => reg_ar_b0.DATAB
wrdata[6] => reg_frequency_count_b0.DATAB
wrdata[6] => reg_sl_a0.DATAB
wrdata[6] => reg_rr_a0.DATAB
wrdata[6] => reg_sr_a0.DATAB
wrdata[6] => reg_dr_a0.DATAB
wrdata[6] => reg_ar_a0.DATAB
wrdata[6] => reg_frequency_count_a0.DATAB
wrdata[6] => reg_wts_enable.DATAIN
wrdata[7] => reg_bank3.DATAB
wrdata[7] => reg_bank2.DATAB
wrdata[7] => reg_bank1.DATAB
wrdata[7] => reg_bank0.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => sram_d.DATAB
wrdata[7] => ff_reg_frequency_count_d1.DATAB
wrdata[7] => reg_frequency_count_d0.DATAB
wrdata[7] => reg_frequency_count_c0.DATAB
wrdata[7] => reg_frequency_count_b0.DATAB
wrdata[7] => reg_frequency_count_a0.DATAB
wrdata[7] => ff_reg_frequency_count_d1.DATAB
wrdata[7] => reg_frequency_count_d0.DATAB
wrdata[7] => reg_frequency_count_c0.DATAB
wrdata[7] => reg_frequency_count_b0.DATAB
wrdata[7] => reg_frequency_count_a0.DATAB
wrdata[7] => reg_timer2_enable.DATAB
wrdata[7] => reg_timer1_enable.DATAB
wrdata[7] => ff_reg_noise_enable_e1.DATAB
wrdata[7] => ff_reg_rr_e1.DATAB
wrdata[7] => ff_reg_sr_e1.DATAB
wrdata[7] => ff_reg_dr_e1.DATAB
wrdata[7] => ff_reg_ar_e1.DATAB
wrdata[7] => ff_reg_clone_key_e1.DATAB
wrdata[7] => ff_reg_frequency_count_e1.DATAB
wrdata[7] => ff_reg_noise_enable_d1.DATAB
wrdata[7] => ff_reg_rr_d1.DATAB
wrdata[7] => ff_reg_sr_d1.DATAB
wrdata[7] => ff_reg_dr_d1.DATAB
wrdata[7] => ff_reg_ar_d1.DATAB
wrdata[7] => ff_reg_clone_key_d1.DATAB
wrdata[7] => ff_reg_frequency_count_d1.DATAB
wrdata[7] => ff_reg_noise_enable_c1.DATAB
wrdata[7] => ff_reg_rr_c1.DATAB
wrdata[7] => ff_reg_sr_c1.DATAB
wrdata[7] => ff_reg_dr_c1.DATAB
wrdata[7] => ff_reg_ar_c1.DATAB
wrdata[7] => ff_reg_clone_key_c1.DATAB
wrdata[7] => ff_reg_frequency_count_c1.DATAB
wrdata[7] => ff_reg_noise_enable_b1.DATAB
wrdata[7] => ff_reg_rr_b1.DATAB
wrdata[7] => ff_reg_sr_b1.DATAB
wrdata[7] => ff_reg_dr_b1.DATAB
wrdata[7] => ff_reg_ar_b1.DATAB
wrdata[7] => ff_reg_clone_key_b1.DATAB
wrdata[7] => ff_reg_frequency_count_b1.DATAB
wrdata[7] => ff_reg_noise_enable_a1.DATAB
wrdata[7] => ff_reg_rr_a1.DATAB
wrdata[7] => ff_reg_sr_a1.DATAB
wrdata[7] => ff_reg_dr_a1.DATAB
wrdata[7] => ff_reg_ar_a1.DATAB
wrdata[7] => ff_reg_clone_key_a1.DATAB
wrdata[7] => ff_reg_frequency_count_a1.DATAB
wrdata[7] => reg_noise_enable_e0.DATAB
wrdata[7] => reg_rr_e0.DATAB
wrdata[7] => reg_sr_e0.DATAB
wrdata[7] => reg_dr_e0.DATAB
wrdata[7] => reg_ar_e0.DATAB
wrdata[7] => reg_frequency_count_e0.DATAB
wrdata[7] => reg_noise_enable_d0.DATAB
wrdata[7] => reg_rr_d0.DATAB
wrdata[7] => reg_sr_d0.DATAB
wrdata[7] => reg_dr_d0.DATAB
wrdata[7] => reg_frequency_count_d0.DATAB
wrdata[7] => reg_noise_enable_c0.DATAB
wrdata[7] => reg_rr_c0.DATAB
wrdata[7] => reg_sr_c0.DATAB
wrdata[7] => reg_dr_c0.DATAB
wrdata[7] => reg_ar_c0.DATAB
wrdata[7] => reg_frequency_count_c0.DATAB
wrdata[7] => reg_noise_enable_b0.DATAB
wrdata[7] => reg_rr_b0.DATAB
wrdata[7] => reg_sr_b0.DATAB
wrdata[7] => reg_dr_b0.DATAB
wrdata[7] => reg_ar_b0.DATAB
wrdata[7] => reg_frequency_count_b0.DATAB
wrdata[7] => reg_noise_enable_a0.DATAB
wrdata[7] => reg_rr_a0.DATAB
wrdata[7] => reg_sr_a0.DATAB
wrdata[7] => reg_dr_a0.DATAB
wrdata[7] => reg_ar_a0.DATAB
wrdata[7] => reg_frequency_count_a0.DATAB
rddata[0] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_nactive <= ext_memory_nactive~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[13] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[14] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[15] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[16] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[17] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[18] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[19] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
ext_memory_address[20] <= ext_memory_address.DB_MAX_OUTPUT_PORT_TYPE
sram_id[0] <= sram_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_id[1] <= sram_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_id[2] <= sram_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_id[3] <= sram_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[0] <= sram_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[1] <= sram_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[2] <= sram_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[3] <= sram_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[4] <= sram_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[5] <= sram_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_a[6] <= sram_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[0] <= sram_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[1] <= sram_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[2] <= sram_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[3] <= sram_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[4] <= sram_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[5] <= sram_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[6] <= sram_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_d[7] <= sram_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_oe <= sram_oe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_we <= sram_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[0] => ff_sram_q[0].DATAIN
sram_q[1] => ff_sram_q[1].DATAIN
sram_q[2] => ff_sram_q[2].DATAIN
sram_q[3] => ff_sram_q[3].DATAIN
sram_q[4] => ff_sram_q[4].DATAIN
sram_q[5] => ff_sram_q[5].DATAIN
sram_q[6] => ff_sram_q[6].DATAIN
sram_q[7] => ff_sram_q[7].DATAIN
sram_q_en => ff_sram_q[7].ENA
sram_q_en => ff_sram_q[6].ENA
sram_q_en => ff_sram_q[5].ENA
sram_q_en => ff_sram_q[4].ENA
sram_q_en => ff_sram_q[3].ENA
sram_q_en => ff_sram_q[2].ENA
sram_q_en => ff_sram_q[1].ENA
sram_q_en => ff_sram_q[0].ENA
ch_a0_key_on <= ch_a0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_a0_key_release <= ch_a0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_a0_key_off <= ch_a0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_b0_key_on <= ch_b0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_b0_key_release <= ch_b0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_b0_key_off <= ch_b0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_c0_key_on <= ch_c0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_c0_key_release <= ch_c0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_c0_key_off <= ch_c0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_d0_key_on <= ch_d0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_d0_key_release <= ch_d0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_d0_key_off <= ch_d0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_e0_key_on <= ch_e0_key_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_e0_key_release <= ch_e0_key_release~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_e0_key_off <= ch_e0_key_off~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_a1_key_on <= ch_a1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_a1_key_release <= ch_a1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_a1_key_off <= ch_a1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_b1_key_on <= ch_b1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_b1_key_release <= ch_b1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_b1_key_off <= ch_b1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_c1_key_on <= ch_c1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_c1_key_release <= ch_c1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_c1_key_off <= ch_c1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_d1_key_on <= ch_d1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_d1_key_release <= ch_d1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_d1_key_off <= ch_d1_key_off.DB_MAX_OUTPUT_PORT_TYPE
ch_e1_key_on <= ch_e1_key_on.DB_MAX_OUTPUT_PORT_TYPE
ch_e1_key_release <= ch_e1_key_release.DB_MAX_OUTPUT_PORT_TYPE
ch_e1_key_off <= ch_e1_key_off.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[0] <= reg_volume_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[1] <= reg_volume_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[2] <= reg_volume_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a0[3] <= reg_volume_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a0[0] <= reg_enable_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a0[1] <= reg_enable_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_a0 <= reg_noise_enable_a0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[0] <= reg_ar_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[1] <= reg_ar_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[2] <= reg_ar_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[3] <= reg_ar_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[4] <= reg_ar_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[5] <= reg_ar_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[6] <= reg_ar_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[7] <= reg_ar_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[8] <= reg_ar_a0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[9] <= reg_ar_a0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[10] <= reg_ar_a0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a0[11] <= reg_ar_a0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[0] <= reg_dr_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[1] <= reg_dr_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[2] <= reg_dr_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[3] <= reg_dr_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[4] <= reg_dr_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[5] <= reg_dr_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[6] <= reg_dr_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[7] <= reg_dr_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[8] <= reg_dr_a0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[9] <= reg_dr_a0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[10] <= reg_dr_a0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a0[11] <= reg_dr_a0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[0] <= reg_sr_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[1] <= reg_sr_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[2] <= reg_sr_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[3] <= reg_sr_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[4] <= reg_sr_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[5] <= reg_sr_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[6] <= reg_sr_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[7] <= reg_sr_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[8] <= reg_sr_a0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[9] <= reg_sr_a0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[10] <= reg_sr_a0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a0[11] <= reg_sr_a0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[0] <= reg_rr_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[1] <= reg_rr_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[2] <= reg_rr_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[3] <= reg_rr_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[4] <= reg_rr_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[5] <= reg_rr_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[6] <= reg_rr_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[7] <= reg_rr_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[8] <= reg_rr_a0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[9] <= reg_rr_a0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[10] <= reg_rr_a0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a0[11] <= reg_rr_a0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[0] <= reg_sl_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[1] <= reg_sl_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[2] <= reg_sl_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[3] <= reg_sl_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[4] <= reg_sl_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[5] <= reg_sl_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a0[6] <= reg_sl_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a0[0] <= reg_wave_length_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a0[1] <= reg_wave_length_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[0] <= reg_frequency_count_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[1] <= reg_frequency_count_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[2] <= reg_frequency_count_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[3] <= reg_frequency_count_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[4] <= reg_frequency_count_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[5] <= reg_frequency_count_a0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[6] <= reg_frequency_count_a0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[7] <= reg_frequency_count_a0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[8] <= reg_frequency_count_a0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[9] <= reg_frequency_count_a0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[10] <= reg_frequency_count_a0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a0[11] <= reg_frequency_count_a0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a0[0] <= reg_noise_frequency_a0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a0[1] <= reg_noise_frequency_a0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a0[2] <= reg_noise_frequency_a0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a0[3] <= reg_noise_frequency_a0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a0[4] <= reg_noise_frequency_a0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[0] <= reg_volume_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[1] <= reg_volume_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[2] <= reg_volume_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b0[3] <= reg_volume_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b0[0] <= reg_enable_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b0[1] <= reg_enable_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_b0 <= reg_noise_enable_b0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[0] <= reg_ar_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[1] <= reg_ar_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[2] <= reg_ar_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[3] <= reg_ar_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[4] <= reg_ar_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[5] <= reg_ar_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[6] <= reg_ar_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[7] <= reg_ar_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[8] <= reg_ar_b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[9] <= reg_ar_b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[10] <= reg_ar_b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b0[11] <= reg_ar_b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[0] <= reg_dr_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[1] <= reg_dr_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[2] <= reg_dr_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[3] <= reg_dr_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[4] <= reg_dr_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[5] <= reg_dr_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[6] <= reg_dr_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[7] <= reg_dr_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[8] <= reg_dr_b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[9] <= reg_dr_b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[10] <= reg_dr_b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b0[11] <= reg_dr_b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[0] <= reg_sr_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[1] <= reg_sr_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[2] <= reg_sr_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[3] <= reg_sr_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[4] <= reg_sr_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[5] <= reg_sr_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[6] <= reg_sr_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[7] <= reg_sr_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[8] <= reg_sr_b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[9] <= reg_sr_b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[10] <= reg_sr_b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b0[11] <= reg_sr_b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[0] <= reg_rr_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[1] <= reg_rr_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[2] <= reg_rr_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[3] <= reg_rr_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[4] <= reg_rr_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[5] <= reg_rr_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[6] <= reg_rr_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[7] <= reg_rr_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[8] <= reg_rr_b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[9] <= reg_rr_b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[10] <= reg_rr_b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b0[11] <= reg_rr_b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[0] <= reg_sl_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[1] <= reg_sl_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[2] <= reg_sl_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[3] <= reg_sl_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[4] <= reg_sl_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[5] <= reg_sl_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b0[6] <= reg_sl_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b0[0] <= reg_wave_length_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b0[1] <= reg_wave_length_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[0] <= reg_frequency_count_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[1] <= reg_frequency_count_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[2] <= reg_frequency_count_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[3] <= reg_frequency_count_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[4] <= reg_frequency_count_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[5] <= reg_frequency_count_b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[6] <= reg_frequency_count_b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[7] <= reg_frequency_count_b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[8] <= reg_frequency_count_b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[9] <= reg_frequency_count_b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[10] <= reg_frequency_count_b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b0[11] <= reg_frequency_count_b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b0[0] <= reg_noise_frequency_b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b0[1] <= reg_noise_frequency_b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b0[2] <= reg_noise_frequency_b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b0[3] <= reg_noise_frequency_b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b0[4] <= reg_noise_frequency_b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[0] <= reg_volume_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[1] <= reg_volume_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[2] <= reg_volume_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c0[3] <= reg_volume_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c0[0] <= reg_enable_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c0[1] <= reg_enable_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_c0 <= reg_noise_enable_c0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[0] <= reg_ar_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[1] <= reg_ar_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[2] <= reg_ar_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[3] <= reg_ar_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[4] <= reg_ar_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[5] <= reg_ar_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[6] <= reg_ar_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[7] <= reg_ar_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[8] <= reg_ar_c0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[9] <= reg_ar_c0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[10] <= reg_ar_c0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c0[11] <= reg_ar_c0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[0] <= reg_dr_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[1] <= reg_dr_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[2] <= reg_dr_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[3] <= reg_dr_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[4] <= reg_dr_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[5] <= reg_dr_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[6] <= reg_dr_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[7] <= reg_dr_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[8] <= reg_dr_c0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[9] <= reg_dr_c0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[10] <= reg_dr_c0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c0[11] <= reg_dr_c0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[0] <= reg_sr_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[1] <= reg_sr_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[2] <= reg_sr_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[3] <= reg_sr_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[4] <= reg_sr_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[5] <= reg_sr_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[6] <= reg_sr_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[7] <= reg_sr_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[8] <= reg_sr_c0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[9] <= reg_sr_c0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[10] <= reg_sr_c0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c0[11] <= reg_sr_c0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[0] <= reg_rr_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[1] <= reg_rr_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[2] <= reg_rr_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[3] <= reg_rr_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[4] <= reg_rr_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[5] <= reg_rr_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[6] <= reg_rr_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[7] <= reg_rr_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[8] <= reg_rr_c0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[9] <= reg_rr_c0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[10] <= reg_rr_c0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c0[11] <= reg_rr_c0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[0] <= reg_sl_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[1] <= reg_sl_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[2] <= reg_sl_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[3] <= reg_sl_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[4] <= reg_sl_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[5] <= reg_sl_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c0[6] <= reg_sl_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c0[0] <= reg_wave_length_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c0[1] <= reg_wave_length_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[0] <= reg_frequency_count_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[1] <= reg_frequency_count_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[2] <= reg_frequency_count_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[3] <= reg_frequency_count_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[4] <= reg_frequency_count_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[5] <= reg_frequency_count_c0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[6] <= reg_frequency_count_c0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[7] <= reg_frequency_count_c0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[8] <= reg_frequency_count_c0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[9] <= reg_frequency_count_c0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[10] <= reg_frequency_count_c0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c0[11] <= reg_frequency_count_c0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c0[0] <= reg_noise_frequency_c0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c0[1] <= reg_noise_frequency_c0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c0[2] <= reg_noise_frequency_c0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c0[3] <= reg_noise_frequency_c0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c0[4] <= reg_noise_frequency_c0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[0] <= reg_volume_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[1] <= reg_volume_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[2] <= reg_volume_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d0[3] <= reg_volume_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d0[0] <= reg_enable_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d0[1] <= reg_enable_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_d0 <= reg_noise_enable_d0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d0[0] <= <GND>
reg_ar_d0[1] <= <GND>
reg_ar_d0[2] <= <GND>
reg_ar_d0[3] <= <GND>
reg_ar_d0[4] <= <GND>
reg_ar_d0[5] <= <GND>
reg_ar_d0[6] <= <GND>
reg_ar_d0[7] <= <GND>
reg_ar_d0[8] <= <GND>
reg_ar_d0[9] <= <GND>
reg_ar_d0[10] <= <GND>
reg_ar_d0[11] <= <GND>
reg_dr_d0[0] <= reg_dr_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[1] <= reg_dr_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[2] <= reg_dr_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[3] <= reg_dr_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[4] <= reg_dr_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[5] <= reg_dr_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[6] <= reg_dr_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[7] <= reg_dr_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[8] <= reg_dr_d0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[9] <= reg_dr_d0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[10] <= reg_dr_d0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d0[11] <= reg_dr_d0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[0] <= reg_sr_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[1] <= reg_sr_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[2] <= reg_sr_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[3] <= reg_sr_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[4] <= reg_sr_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[5] <= reg_sr_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[6] <= reg_sr_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[7] <= reg_sr_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[8] <= reg_sr_d0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[9] <= reg_sr_d0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[10] <= reg_sr_d0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d0[11] <= reg_sr_d0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[0] <= reg_rr_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[1] <= reg_rr_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[2] <= reg_rr_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[3] <= reg_rr_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[4] <= reg_rr_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[5] <= reg_rr_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[6] <= reg_rr_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[7] <= reg_rr_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[8] <= reg_rr_d0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[9] <= reg_rr_d0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[10] <= reg_rr_d0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d0[11] <= reg_rr_d0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[0] <= reg_sl_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[1] <= reg_sl_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[2] <= reg_sl_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[3] <= reg_sl_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[4] <= reg_sl_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[5] <= reg_sl_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d0[6] <= reg_sl_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d0[0] <= reg_wave_length_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d0[1] <= reg_wave_length_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[0] <= reg_frequency_count_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[1] <= reg_frequency_count_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[2] <= reg_frequency_count_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[3] <= reg_frequency_count_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[4] <= reg_frequency_count_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[5] <= reg_frequency_count_d0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[6] <= reg_frequency_count_d0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[7] <= reg_frequency_count_d0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[8] <= reg_frequency_count_d0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[9] <= reg_frequency_count_d0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[10] <= reg_frequency_count_d0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d0[11] <= reg_frequency_count_d0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d0[0] <= reg_noise_frequency_d0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d0[1] <= reg_noise_frequency_d0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d0[2] <= reg_noise_frequency_d0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d0[3] <= reg_noise_frequency_d0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d0[4] <= reg_noise_frequency_d0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[0] <= reg_volume_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[1] <= reg_volume_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[2] <= reg_volume_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e0[3] <= reg_volume_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e0[0] <= reg_enable_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e0[1] <= reg_enable_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_e0 <= reg_noise_enable_e0~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[0] <= reg_ar_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[1] <= reg_ar_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[2] <= reg_ar_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[3] <= reg_ar_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[4] <= reg_ar_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[5] <= reg_ar_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[6] <= reg_ar_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[7] <= reg_ar_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[8] <= reg_ar_e0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[9] <= reg_ar_e0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[10] <= reg_ar_e0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e0[11] <= reg_ar_e0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[0] <= reg_dr_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[1] <= reg_dr_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[2] <= reg_dr_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[3] <= reg_dr_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[4] <= reg_dr_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[5] <= reg_dr_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[6] <= reg_dr_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[7] <= reg_dr_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[8] <= reg_dr_e0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[9] <= reg_dr_e0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[10] <= reg_dr_e0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e0[11] <= reg_dr_e0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[0] <= reg_sr_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[1] <= reg_sr_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[2] <= reg_sr_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[3] <= reg_sr_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[4] <= reg_sr_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[5] <= reg_sr_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[6] <= reg_sr_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[7] <= reg_sr_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[8] <= reg_sr_e0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[9] <= reg_sr_e0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[10] <= reg_sr_e0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e0[11] <= reg_sr_e0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[0] <= reg_rr_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[1] <= reg_rr_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[2] <= reg_rr_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[3] <= reg_rr_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[4] <= reg_rr_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[5] <= reg_rr_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[6] <= reg_rr_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[7] <= reg_rr_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[8] <= reg_rr_e0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[9] <= reg_rr_e0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[10] <= reg_rr_e0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e0[11] <= reg_rr_e0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[0] <= reg_sl_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[1] <= reg_sl_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[2] <= reg_sl_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[3] <= reg_sl_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[4] <= reg_sl_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[5] <= reg_sl_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e0[6] <= reg_sl_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e0[0] <= reg_wave_length_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e0[1] <= reg_wave_length_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[0] <= reg_frequency_count_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[1] <= reg_frequency_count_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[2] <= reg_frequency_count_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[3] <= reg_frequency_count_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[4] <= reg_frequency_count_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[5] <= reg_frequency_count_e0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[6] <= reg_frequency_count_e0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[7] <= reg_frequency_count_e0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[8] <= reg_frequency_count_e0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[9] <= reg_frequency_count_e0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[10] <= reg_frequency_count_e0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e0[11] <= reg_frequency_count_e0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e0[0] <= reg_noise_frequency_e0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e0[1] <= reg_noise_frequency_e0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e0[2] <= reg_noise_frequency_e0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e0[3] <= reg_noise_frequency_e0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e0[4] <= reg_noise_frequency_e0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[0] <= ff_reg_volume_a1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[1] <= ff_reg_volume_a1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[2] <= ff_reg_volume_a1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_a1[3] <= ff_reg_volume_a1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a1[0] <= ff_reg_enable_a1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_a1[1] <= ff_reg_enable_a1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_a1 <= ff_reg_noise_enable_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[0] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[1] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[2] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[3] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[4] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[5] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[6] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[7] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[8] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[9] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[10] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_a1[11] <= reg_ar_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[0] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[1] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[2] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[3] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[4] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[5] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[6] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[7] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[8] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[9] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[10] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_a1[11] <= reg_dr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[0] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[1] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[2] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[3] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[4] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[5] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[6] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[7] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[8] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[9] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[10] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_a1[11] <= reg_sr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[0] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[1] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[2] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[3] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[4] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[5] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[6] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[7] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[8] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[9] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[10] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_a1[11] <= reg_rr_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[0] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[1] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[2] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[3] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[4] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[5] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_a1[6] <= reg_sl_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a1[0] <= reg_wave_length_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_a1[1] <= reg_wave_length_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[0] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[1] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[2] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[3] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[4] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[5] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[6] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[7] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[8] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[9] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[10] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_a1[11] <= reg_frequency_count_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a1[0] <= reg_noise_frequency_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a1[1] <= reg_noise_frequency_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a1[2] <= reg_noise_frequency_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a1[3] <= reg_noise_frequency_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_a1[4] <= reg_noise_frequency_a1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[0] <= ff_reg_volume_b1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[1] <= ff_reg_volume_b1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[2] <= ff_reg_volume_b1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_b1[3] <= ff_reg_volume_b1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b1[0] <= ff_reg_enable_b1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_b1[1] <= ff_reg_enable_b1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_b1 <= ff_reg_noise_enable_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[0] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[1] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[2] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[3] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[4] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[5] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[6] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[7] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[8] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[9] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[10] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_b1[11] <= reg_ar_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[0] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[1] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[2] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[3] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[4] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[5] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[6] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[7] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[8] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[9] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[10] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_b1[11] <= reg_dr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[0] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[1] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[2] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[3] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[4] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[5] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[6] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[7] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[8] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[9] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[10] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_b1[11] <= reg_sr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[0] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[1] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[2] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[3] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[4] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[5] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[6] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[7] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[8] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[9] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[10] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_b1[11] <= reg_rr_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[0] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[1] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[2] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[3] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[4] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[5] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_b1[6] <= reg_sl_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b1[0] <= reg_wave_length_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_b1[1] <= reg_wave_length_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[0] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[1] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[2] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[3] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[4] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[5] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[6] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[7] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[8] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[9] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[10] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_b1[11] <= reg_frequency_count_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b1[0] <= reg_noise_frequency_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b1[1] <= reg_noise_frequency_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b1[2] <= reg_noise_frequency_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b1[3] <= reg_noise_frequency_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_b1[4] <= reg_noise_frequency_b1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[0] <= ff_reg_volume_c1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[1] <= ff_reg_volume_c1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[2] <= ff_reg_volume_c1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_c1[3] <= ff_reg_volume_c1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c1[0] <= ff_reg_enable_c1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_c1[1] <= ff_reg_enable_c1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_c1 <= ff_reg_noise_enable_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[0] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[1] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[2] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[3] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[4] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[5] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[6] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[7] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[8] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[9] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[10] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_c1[11] <= reg_ar_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[0] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[1] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[2] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[3] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[4] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[5] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[6] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[7] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[8] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[9] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[10] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_c1[11] <= reg_dr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[0] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[1] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[2] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[3] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[4] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[5] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[6] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[7] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[8] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[9] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[10] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_c1[11] <= reg_sr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[0] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[1] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[2] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[3] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[4] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[5] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[6] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[7] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[8] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[9] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[10] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_c1[11] <= reg_rr_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[0] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[1] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[2] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[3] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[4] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[5] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_c1[6] <= reg_sl_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c1[0] <= reg_wave_length_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_c1[1] <= reg_wave_length_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[0] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[1] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[2] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[3] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[4] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[5] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[6] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[7] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[8] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[9] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[10] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_c1[11] <= reg_frequency_count_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c1[0] <= reg_noise_frequency_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c1[1] <= reg_noise_frequency_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c1[2] <= reg_noise_frequency_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c1[3] <= reg_noise_frequency_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_c1[4] <= reg_noise_frequency_c1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[0] <= ff_reg_volume_d1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[1] <= ff_reg_volume_d1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[2] <= ff_reg_volume_d1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_d1[3] <= ff_reg_volume_d1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d1[0] <= ff_reg_enable_d1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_d1[1] <= ff_reg_enable_d1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_d1 <= ff_reg_noise_enable_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[0] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[1] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[2] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[3] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[4] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[5] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[6] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[7] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[8] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[9] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[10] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_d1[11] <= reg_ar_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[0] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[1] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[2] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[3] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[4] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[5] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[6] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[7] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[8] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[9] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[10] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_d1[11] <= reg_dr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[0] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[1] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[2] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[3] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[4] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[5] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[6] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[7] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[8] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[9] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[10] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_d1[11] <= reg_sr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[0] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[1] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[2] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[3] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[4] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[5] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[6] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[7] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[8] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[9] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[10] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_d1[11] <= reg_rr_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[0] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[1] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[2] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[3] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[4] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[5] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_d1[6] <= reg_sl_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d1[0] <= reg_wave_length_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_d1[1] <= reg_wave_length_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[0] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[1] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[2] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[3] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[4] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[5] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[6] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[7] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[8] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[9] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[10] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_d1[11] <= reg_frequency_count_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d1[0] <= reg_noise_frequency_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d1[1] <= reg_noise_frequency_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d1[2] <= reg_noise_frequency_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d1[3] <= reg_noise_frequency_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_d1[4] <= reg_noise_frequency_d1.DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[0] <= ff_reg_volume_e1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[1] <= ff_reg_volume_e1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[2] <= ff_reg_volume_e1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_volume_e1[3] <= ff_reg_volume_e1[3].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e1[0] <= ff_reg_enable_e1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_enable_e1[1] <= ff_reg_enable_e1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_noise_enable_e1 <= ff_reg_noise_enable_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[0] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[1] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[2] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[3] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[4] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[5] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[6] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[7] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[8] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[9] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[10] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_ar_e1[11] <= reg_ar_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[0] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[1] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[2] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[3] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[4] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[5] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[6] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[7] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[8] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[9] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[10] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_dr_e1[11] <= reg_dr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[0] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[1] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[2] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[3] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[4] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[5] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[6] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[7] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[8] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[9] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[10] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sr_e1[11] <= reg_sr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[0] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[1] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[2] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[3] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[4] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[5] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[6] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[7] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[8] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[9] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[10] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_rr_e1[11] <= reg_rr_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[0] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[1] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[2] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[3] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[4] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[5] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_sl_e1[6] <= reg_sl_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e1[0] <= reg_wave_length_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_wave_length_e1[1] <= reg_wave_length_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[0] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[1] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[2] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[3] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[4] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[5] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[6] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[7] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[8] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[9] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[10] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_frequency_count_e1[11] <= reg_frequency_count_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e1[0] <= reg_noise_frequency_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e1[1] <= reg_noise_frequency_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e1[2] <= reg_noise_frequency_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e1[3] <= reg_noise_frequency_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_noise_frequency_e1[4] <= reg_noise_frequency_e1.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_enable <= reg_timer1_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[0] <= reg_timer1_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[1] <= reg_timer1_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[2] <= reg_timer1_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_channel[3] <= reg_timer1_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer1_clear <= reg_timer1_clear~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer1_status[0] => rddata.DATAB
timer1_status[1] => rddata.DATAB
timer1_status[2] => rddata.DATAB
timer1_status[3] => rddata.DATAB
timer1_status[4] => rddata.DATAB
timer1_status[5] => rddata.DATAB
timer1_status[6] => rddata.DATAB
timer1_status[7] => rddata.DATAB
reg_timer2_enable <= reg_timer2_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[0] <= reg_timer2_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[1] <= reg_timer2_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[2] <= reg_timer2_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_channel[3] <= reg_timer2_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer2_clear <= reg_timer2_clear~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer2_status[0] => rddata.DATAB
timer2_status[1] => rddata.DATAB
timer2_status[2] => rddata.DATAB
timer2_status[3] => rddata.DATAB
timer2_status[4] => rddata.DATAB
timer2_status[5] => rddata.DATAB
timer2_status[6] => rddata.DATAB
timer2_status[7] => rddata.DATAB


