INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_master/simple_master.srcs/sources_1/new/tb_master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_master_interface
