# Thu Dec 14 16:12:44 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 181MB)

@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb.v":99:34:99:40|Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|Found ROM .delname. (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 188MB)

@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHSIZE[2] (in view: work.HPMS_0_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.HPMS_0_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[6] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[4] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[2] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[0] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z12(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Found counter in view:work.CoreConfigMaster_Z12(verilog) instance pause_count[4:0] 
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Register bit HSIZE[2] (in view view:work.CoreConfigMaster_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":573:21:573:46|Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z12(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit paddr[16] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[31] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[30] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[29] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[28] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[27] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[26] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[25] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[24] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[23] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[22] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[21] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[20] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[19] (in view view:work.CoreConfigP_Z16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z17(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z17(verilog) instance count_ddr[13:0] 
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO161 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2071:19:2071:37|Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":1793:18:1793:34|Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2167:19:2167:37|Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2196:19:2196:37|Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":344:18:344:34|Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":234:18:234:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":276:18:276:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":287:18:287:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":224:17:224:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 221MB peak: 222MB)

@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHADDR[31] (in view: work.HPMS_0_sb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing sequential instance reg_mcause[10] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance ex_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing sequential instance debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance error.c.ram_size_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_0_ (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 305MB peak: 306MB)

@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.DDR_READY_int (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: FF150 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":1586:65:1586:67|Multiplier MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.mem_reg_pc[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":157:2:157:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.error.a.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":159:2:159:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":225:2:225:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":243:2:243:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_5.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":171:2:171:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 330MB peak: 332MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 252MB peak: 336MB)

@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0_ (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_755 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_550 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_345 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 256MB peak: 336MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 269MB peak: 336MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 264MB peak: 336MB)

@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_271 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_681 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_836 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_631 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_426 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_476 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":201:2:201:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.plic.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_extra_0_[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Removing sequential instance HPMS_0_sb_0.ConfigMaster_0.state[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 266MB peak: 336MB)


Finished technology mapping (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:01s; Memory used current: 296MB peak: 339MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:03s		    -9.77ns		14463 /      6110
   2		0h:01m:04s		    -7.84ns		12787 /      6110
   3		0h:01m:04s		    -7.19ns		12785 /      6110
   4		0h:01m:04s		    -6.67ns		12785 /      6110
   5		0h:01m:04s		    -6.67ns		12785 /      6110
@N: FX271 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Replicating instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full (in view: work.PROC_SUBSYSTEM(verilog)) with 75 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:01m:09s		    -6.67ns		12788 /      6112
   7		0h:01m:09s		    -6.46ns		12792 /      6112
   8		0h:01m:09s		    -6.46ns		12795 /      6112


   9		0h:01m:10s		    -6.46ns		12783 /      6112
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[19] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[20] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[21] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[22] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[23] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[24] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[25] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[26] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[27] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[28] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[29] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[30] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[31] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[4] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[6] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[7] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[8] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[9] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[10] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[11] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[12] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[13] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[14] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[15] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[16] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[17] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[18] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_1\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_350_0[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net INIT_DONE_c on CLKINT  I_2186 
@N: FP130 |Promoting Net un1_HPMS_0_sb_0_3 on CLKINT  I_2187 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_2188 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2189 
@N: FP130 |Promoting Net MIV_RV32IMA_L1_AHB_1.ChiselTop0.dmiResetCatch.reset_n_catch_reg_io_q[0] on CLKINT  I_2190 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_2191 
@N: FP130 |Promoting Net COREJTAGDEBUG_0.TGT_TRSTB on CLKINT  I_2192 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_2193 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:14s; Memory used current: 303MB peak: 339MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:15s; Memory used current: 312MB peak: 339MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 114 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 6008 clock pin(s) of sequential element(s)
0 instances converted, 6008 sequential instances remain driven by gated/generated clocks

=============================================================== Non-Gated/Non-Generated Clocks ================================================================
Clock Tree ID     Driving Element                                 Drive Element Type                     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       COREJTAGDEBUG_0.genblk1.UJTAG_0                 UJTAG                                  16         COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow 
@K:CKID0004       HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     clock definition on MSS_025            76         HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST
@K:CKID0005       HPMS_0_sb_0.FABOSC_0.I_RCOSC_25_50MHZ           clock definition on RCOSC_25_50MHZ     22         HPMS_0_sb_0.CORERESETP_0.count_ddr[13]     
===============================================================================================================================================================
============================================================================================= Gated/Generated Clocks =============================================================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance                                   Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       HPMS_0_sb_0.CCC_0.CCC_INST                       CCC                    5714       HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST       No gated clock conversion method for cell cell:work.MSS_025
@K:CKID0002       COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck     CFG4                   294        MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.skipOpReg     No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:16s; Memory used current: 221MB peak: 339MB)

Writing Analyst data base C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:19s; Memory used current: 284MB peak: 339MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\synthesis\PROC_SUBSYSTEM.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:21s; Memory used current: 287MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:22s; Memory used current: 274MB peak: 339MB)

@W: MT246 :"c:\users\hbreslin\onedrive - microsemi corporation\ciaran stuff\igl2_miv_rv32ima_basedesign\igl2_miv_rv32ima_basedesign\component\work\hpms_0_sb\ccc_0\hpms_0_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLK0_PAD with period 20.00ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB with period 60.61ns 
@N: MT615 |Found clock HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock HPMS_0_sb_0/CCC_0/GL0 with period 15.15ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"
@W: MT420 |Found inferred clock uj_jtag_85|un1_duttck_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Dec 14 16:14:09 2017
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\hbreslin\OneDrive - Microsemi Corporation\Ciaran stuff\IGL2_MIV_RV32IMA_BaseDesign\IGL2_MIV_RV32IMA_BaseDesign\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.556

                                                 Requested     Estimated     Requested     Estimated                Clock                         Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type                          Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                         50.0 MHz      NA            20.000        NA            NA         declared                      default_clkgroup   
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock        100.0 MHz     144.1 MHz     10.000        6.939         1.531      inferred                      Inferred_clkgroup_1
HPMS_0_sb_0/CCC_0/GL0                            66.0 MHz      59.9 MHz      15.152        16.707        -1.556     generated (from CLK0_PAD)     default_clkgroup   
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      372.7 MHz     20.000        2.683         17.317     declared                      default_clkgroup   
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB      16.5 MHz      86.7 MHz      60.606        11.538        24.534     declared                      default_clkgroup   
TCK                                              6.0 MHz       NA            166.670       NA            NA         declared                      default_clkgroup   
uj_jtag_85|un1_duttck_inferred_clock             100.0 MHz     99.2 MHz      10.000        10.085        -0.043     inferred                      Inferred_clkgroup_0
System                                           100.0 MHz     159.5 MHz     10.000        6.270         3.730      system                        system_clkgroup    
=====================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  No paths    -      |  10.000      6.539   |  No paths    -     
System                                        COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  10.000      3.730   |  No paths    -      |  10.000      7.507   |  No paths    -     
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  20.000      17.317  |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  HPMS_0_sb_0/CCC_0/GL0                         |  0.690       False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   |  60.606      52.938  |  No paths    -      |  30.303      27.991  |  30.303      24.534
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   HPMS_0_sb_0/CCC_0/GL0                         |  15.152      False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  0.690       False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   |  15.152      False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/CCC_0/GL0                         |  15.152      -1.556  |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  No paths    -      |  Diff grp    -       |  No paths    -     
uj_jtag_85|un1_duttck_inferred_clock          HPMS_0_sb_0/CCC_0/GL0                         |  No paths    -       |  No paths    -      |  No paths    -       |  Diff grp    -     
uj_jtag_85|un1_duttck_inferred_clock          uj_jtag_85|un1_duttck_inferred_clock          |  10.000      5.889   |  10.000      3.378  |  5.000       -0.043  |  5.000       1.255 
uj_jtag_85|un1_duttck_inferred_clock          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     System                                        |  10.000      8.775   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  Diff grp    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  10.000      3.684   |  No paths    -      |  5.000       1.531   |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                    Arrival          
Instance                                        Reference                                     Type     Pin     Net          Time        Slack
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]     0.108       1.531
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]     0.108       1.592
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]     0.108       1.638
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[3]     0.087       1.757
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]     0.108       1.931
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]     0.108       2.064
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[5]     0.108       2.149
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[0]     0.108       2.521
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[2]     0.108       2.715
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[1]     0.108       2.816
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                        Required          
Instance                                          Reference                                     Type     Pin     Net              Time         Slack
                                                  Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       endofshift_2     4.745        1.531
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tmsenb         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_i_0[3]     4.745        3.317
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       tckgo_10         9.745        3.684
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[3]      9.745        3.703
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[0]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[1]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[2]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[4]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[1]      9.745        3.762
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[5]      9.745        3.829
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.214
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.531

    Number of logic level(s):                3
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]             SLE      Q        Out     0.108     0.108       -         
state[0]                                                Net      -        -       0.992     -           13        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext            CFG3     C        In      -         1.100       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext            CFG3     Y        Out     0.210     1.310       -         
countnext                                               Net      -        -       0.861     -           11        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO_1     CFG4     B        In      -         2.171       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO_1     CFG4     Y        Out     0.165     2.335       -         
endofshift_m7_1                                         Net      -        -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO       CFG4     B        In      -         2.891       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO       CFG4     Y        Out     0.165     3.055       -         
endofshift_2                                            Net      -        -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift           SLE      D        In      -         3.214       -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.469 is 0.902(26.0%) logic and 2.567(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: HPMS_0_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                                      Starting                                                     Arrival           
Instance                                                                                                                                                                                                                              Reference                 Type     Pin     Net               Time        Slack 
                                                                                                                                                                                                                                      Clock                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                               HPMS_0_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       -1.556
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                                                                                                                                                    HPMS_0_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[3]     0.087       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                                                                                                    HPMS_0_sb_0/CCC_0/GL0     SLE      Q       s2_req_cmd[0]     0.108       -1.480
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.Queue_3.value_1                                                                                                                                                                    HPMS_0_sb_0/CCC_0/GL0     SLE      Q       value_1           0.108       -1.401
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_full                                                                                                                           HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_84_full        0.087       -1.265
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_send                                                                                                                           HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_84_send        0.087       -1.045
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_write                                                                                                                          HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_84_write       0.108       -1.004
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_228[1]                                                                                                                            HPMS_0_sb_0/CCC_0/GL0     SLE      Q       _T_228[1]         0.087       -0.920
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29]     HPMS_0_sb_0/CCC_0/GL0     SLE      Q       ram1_29           0.108       -0.893
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[31]     HPMS_0_sb_0/CCC_0/GL0     SLE      Q       ram1_31           0.108       -0.820
=====================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                    Starting                                                                                             Required           
Instance                                                                                            Reference                 Type        Pin                Net                                         Time         Slack 
                                                                                                    Clock                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                         HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_TRANS1       N_1201_i                                    14.426       -1.556
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3     HPMS_0_sb_0/CCC_0/GL0     RAM1K18     A_ADDR[7]          data_arrays_0_0__T_318_addr_pipe_0_0[4]     14.564       -1.497
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                         HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[13]     CoreAHBLite_0_AHBmslave16_HADDR[13]         14.004       -1.429
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                         HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[15]     CoreAHBLite_0_AHBmslave16_HADDR[15]         14.005       -1.428
CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[0]                                                  HPMS_0_sb_0/CCC_0/GL0     SLE         EN                 masterAddrClockEnable_i_i                   14.814       -1.401
CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[1]                                                  HPMS_0_sb_0/CCC_0/GL0     SLE         EN                 masterAddrClockEnable_i_i                   14.814       -1.401
CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[2]                                                  HPMS_0_sb_0/CCC_0/GL0     SLE         EN                 masterAddrClockEnable_i_i                   14.814       -1.401
============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.152
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.426

    - Propagation time:                      15.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.556

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                                                      Pin              Pin               Arrival     No. of    
Name                                                                                                                                    Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1                 SLE         Q                Out     0.108     0.108       -         
value_1                                                                                                                                 Net         -                -       1.396     -           89        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_deq_valid_0_0_1           CFG3        B                In      -         1.504       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_deq_valid_0_0_1           CFG3        Y                Out     0.165     1.668       -         
io_deq_valid_0_0_1                                                                                                                      Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_fast_RNIUU231     CFG3        B                In      -         2.224       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_fast_RNIUU231     CFG3        Y                Out     0.143     2.367       -         
io_deq_valid_0_0                                                                                                                        Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        D                In      -         2.923       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        Y                Out     0.288     3.211       -         
_T_183                                                                                                                                  Net         -                -       1.057     -           33        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        A                In      -         4.267       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        Y                Out     0.087     4.354       -         
_T_183_s1                                                                                                                               Net         -                -       1.153     -           55        
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        D                In      -         5.507       -         
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        Y                Out     0.326     5.833       -         
M0GATEDHADDR[28]                                                                                                                        Net         -                -       0.888     -           13        
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        D                In      -         6.721       -         
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        Y                Out     0.317     7.039       -         
N_1409_i                                                                                                                                Net         -                -       0.830     -           9         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        D                In      -         7.868       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        Y                Out     0.271     8.140       -         
masterAddrInProg[0]                                                                                                                     Net         -                -       1.083     -           38        
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        B                In      -         9.222       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        Y                Out     0.165     9.387       -         
driveMaster4                                                                                                                            Net         -                -       1.078     -           37        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        B                In      -         10.464      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        Y                Out     0.165     10.629      -         
M1GATEDHADDR[28]                                                                                                                        Net         -                -       0.770     -           6         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        D                In      -         11.399      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        Y                Out     0.326     11.725      -         
m1s16AddrSel                                                                                                                            Net         -                -       0.830     -           9         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        D                In      -         12.555      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        Y                Out     0.288     12.843      -         
HSEL7_sn                                                                                                                                Net         -                -       1.092     -           40        
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        C                In      -         13.935      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        Y                Out     0.210     14.145      -         
N_3_0                                                                                                                                   Net         -                -       0.556     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        B                In      -         14.700      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        Y                Out     0.164     14.864      -         
N_1201_i                                                                                                                                Net         -                -       1.117     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                                                             MSS_025     F_FM0_TRANS1     In      -         15.981      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.707 is 3.749(22.4%) logic and 12.959(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.152
    - Setup time:                            0.726
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.426

    - Propagation time:                      15.924
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.499

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                                                      Pin              Pin               Arrival     No. of    
Name                                                                                                                                    Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_QUEUE.value_1                 SLE         Q                Out     0.108     0.108       -         
value_1                                                                                                                                 Net         -                -       1.396     -           89        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3_1                 CFG3        B                In      -         1.504       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3_1                 CFG3        Y                Out     0.165     1.668       -         
io_m2_i_a3_1                                                                                                                            Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3                   CFG4        B                In      -         2.224       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.io_m2_i_a3                   CFG4        Y                Out     0.164     2.388       -         
io_N_7                                                                                                                                  Net         -                -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        C                In      -         2.944       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full_rep1_RNI7OQ13     CFG4        Y                Out     0.210     3.153       -         
_T_183                                                                                                                                  Net         -                -       1.057     -           33        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        A                In      -         4.210       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_TL_TO_AHB._GEN_23_0_sqmuxa_0                     CFG2        Y                Out     0.087     4.297       -         
_T_183_s1                                                                                                                               Net         -                -       1.153     -           55        
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        D                In      -         5.450       -         
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNIL20I1                                                                        CFG4        Y                Out     0.326     5.776       -         
M0GATEDHADDR[28]                                                                                                                        Net         -                -       0.888     -           13        
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        D                In      -         6.664       -         
CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS_i_m3_RNIL3PM6_0                                                                      CFG4        Y                Out     0.317     6.981       -         
N_1409_i                                                                                                                                Net         -                -       0.830     -           9         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        D                In      -         7.811       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_ns_i_a2_0_RNI6OMD7[0]                                          CFG4        Y                Out     0.271     8.083       -         
masterAddrInProg[0]                                                                                                                     Net         -                -       1.083     -           38        
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        B                In      -         9.165       -         
CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState_RNI36U19[7]                                                    CFG4        Y                Out     0.165     9.330       -         
driveMaster4                                                                                                                            Net         -                -       1.078     -           37        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        B                In      -         10.407      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.masterRegAddrSel_RNIAL9BJ                                                            CFG4        Y                Out     0.165     10.572      -         
M1GATEDHADDR[28]                                                                                                                        Net         -                -       0.770     -           6         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        D                In      -         11.342      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.regHTRANS_RNIKJ5281                                                                  CFG4        Y                Out     0.326     11.668      -         
m1s16AddrSel                                                                                                                            Net         -                -       0.830     -           9         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        D                In      -         12.498      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIFCEI81[7]                                      CFG4        Y                Out     0.288     12.786      -         
HSEL7_sn                                                                                                                                Net         -                -       1.092     -           40        
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        C                In      -         13.878      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO_1                                                                                       CFG3        Y                Out     0.210     14.087      -         
N_3_0                                                                                                                                   Net         -                -       0.556     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        B                In      -         14.643      -         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST_RNO                                                                                         CFG4        Y                Out     0.164     14.807      -         
N_1201_i                                                                                                                                Net         -                -       1.117     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                                                             MSS_025     F_FM0_TRANS1     In      -         15.924      -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.650 is 3.692(22.2%) logic and 12.959(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.152
    - Setup time:                            0.588
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.564

    - Propagation time:                      16.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[7]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                                    Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.087     0.087       -         
s2_req_cmd[3]                                                                                           Net         -             -       0.940     -           10        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        B             In      -         1.027       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        Y             Out     0.143     1.170       -         
N_3641_i_0                                                                                              Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        D             In      -         1.885       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        Y             Out     0.288     2.173       -         
_T_525                                                                                                  Net         -             -       1.153     -           55        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        D             In      -         3.326       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        Y             Out     0.288     3.613       -         
s2_write                                                                                                Net         -             -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        B             In      -         4.443       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        Y             Out     0.164     4.607       -         
_T_700                                                                                                  Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        B             In      -         5.322       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        Y             Out     0.164     5.487       -         
N_3668                                                                                                  Net         -             -       0.812     -           8         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        D             In      -         6.298       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        Y             Out     0.288     6.586       -         
s2_valid_uncached_pending                                                                               Net         -             -       0.630     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        D             In      -         7.216       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        Y             Out     0.288     7.504       -         
_T_1243                                                                                                 Net         -             -       1.045     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        D             In      -         8.549       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        Y             Out     0.288     8.837       -         
N_3625                                                                                                  Net         -             -       0.678     -           3         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        A             In      -         9.515       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        Y             Out     0.100     9.616       -         
replay_wb_common                                                                                        Net         -             -       1.122     -           47        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        B             In      -         10.738      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        Y             Out     0.165     10.902      -         
core_io_imem_req_valid                                                                                  Net         -             -       1.101     -           42        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        B             In      -         12.003      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        Y             Out     0.165     12.168      -         
_T_260_i_m2_ns[6]                                                                                       Net         -             -       1.136     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        D             In      -         13.304      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        Y             Out     0.288     13.591      -         
_T_291[4]                                                                                               Net         -             -       1.131     -           5         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        C             In      -         14.722      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        Y             Out     0.210     14.932      -         
data_arrays_0_0__T_318_addr_pipe_0_0[4]                                                                 Net         -             -       1.129     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K18     A_ADDR[7]     In      -         16.061      -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 16.648 is 3.512(21.1%) logic and 13.137(78.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.152
    - Setup time:                            0.588
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.564

    - Propagation time:                      16.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3 / A_ADDR[7]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                                    Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.087     0.087       -         
s2_req_cmd[3]                                                                                           Net         -             -       0.940     -           10        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        B             In      -         1.027       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        Y             Out     0.143     1.170       -         
N_3641_i_0                                                                                              Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        D             In      -         1.885       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        Y             Out     0.288     2.173       -         
_T_525                                                                                                  Net         -             -       1.153     -           55        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        D             In      -         3.326       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        Y             Out     0.288     3.613       -         
s2_write                                                                                                Net         -             -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        B             In      -         4.443       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        Y             Out     0.164     4.607       -         
_T_700                                                                                                  Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        B             In      -         5.322       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        Y             Out     0.164     5.487       -         
N_3668                                                                                                  Net         -             -       0.812     -           8         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        D             In      -         6.298       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        Y             Out     0.288     6.586       -         
s2_valid_uncached_pending                                                                               Net         -             -       0.630     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        D             In      -         7.216       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        Y             Out     0.288     7.504       -         
_T_1243                                                                                                 Net         -             -       1.045     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        D             In      -         8.549       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        Y             Out     0.288     8.837       -         
N_3625                                                                                                  Net         -             -       0.678     -           3         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        A             In      -         9.515       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        Y             Out     0.100     9.616       -         
replay_wb_common                                                                                        Net         -             -       1.122     -           47        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        B             In      -         10.738      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        Y             Out     0.165     10.902      -         
core_io_imem_req_valid                                                                                  Net         -             -       1.101     -           42        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        B             In      -         12.003      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        Y             Out     0.165     12.168      -         
_T_260_i_m2_ns[6]                                                                                       Net         -             -       1.136     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        D             In      -         13.304      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        Y             Out     0.288     13.591      -         
_T_291[4]                                                                                               Net         -             -       1.131     -           5         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        C             In      -         14.722      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        Y             Out     0.210     14.932      -         
data_arrays_0_0__T_318_addr_pipe_0_0[4]                                                                 Net         -             -       1.129     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3         RAM1K18     A_ADDR[7]     In      -         16.061      -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 16.648 is 3.512(21.1%) logic and 13.137(78.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.152
    - Setup time:                            0.588
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.564

    - Propagation time:                      16.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                13
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2 / A_ADDR[7]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin A_CLK

Instance / Net                                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                                    Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                      SLE         Q             Out     0.087     0.087       -         
s2_req_cmd[3]                                                                                           Net         -             -       0.940     -           10        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        B             In      -         1.027       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2_RNIR50T[3]                              CFG2        Y             Out     0.143     1.170       -         
N_3641_i_0                                                                                              Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        D             In      -         1.885       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_525_0_a4                                          CFG4        Y             Out     0.288     2.173       -         
_T_525                                                                                                  Net         -             -       1.153     -           55        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        D             In      -         3.326       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_write_0_0_0                                       CFG4        Y             Out     0.288     3.613       -         
s2_write                                                                                                Net         -             -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        B             In      -         4.443       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_700_0_0                                           CFG4        Y             Out     0.164     4.607       -         
_T_700                                                                                                  Net         -             -       0.715     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        B             In      -         5.322       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_hit_pre_data_ecc_i_a4                       CFG4        Y             Out     0.164     5.487       -         
N_3668                                                                                                  Net         -             -       0.812     -           8         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        D             In      -         6.298       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.s2_valid_uncached_pending                            CFG4        Y             Out     0.288     6.586       -         
s2_valid_uncached_pending                                                                               Net         -             -       0.630     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        D             In      -         7.216       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache._T_1243                                              CFG4        Y             Out     0.288     7.504       -         
_T_1243                                                                                                 Net         -             -       1.045     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        D             In      -         8.549       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.dcache.io_cpu_s2_nack_i_0                                   CFG4        Y             Out     0.288     8.837       -         
N_3625                                                                                                  Net         -             -       0.678     -           3         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        A             In      -         9.515       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.replay_wb_common                                       CFG2        Y             Out     0.100     9.616       -         
replay_wb_common                                                                                        Net         -             -       1.122     -           47        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        B             In      -         10.738      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.core.div.io_imem_req_valid_0                                CFG4        Y             Out     0.165     10.902      -         
core_io_imem_req_valid                                                                                  Net         -             -       1.101     -           42        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        B             In      -         12.003      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[6]                                  CFG3        Y             Out     0.165     12.168      -         
_T_260_i_m2_ns[6]                                                                                       Net         -             -       1.136     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        D             In      -         13.304      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache._T_291[4]                                   CFG4        Y             Out     0.288     13.591      -         
_T_291[4]                                                                                               Net         -             -       1.131     -           5         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        C             In      -         14.722      -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[4]     CFG3        Y             Out     0.210     14.932      -         
data_arrays_0_0__T_318_addr_pipe_0_0[4]                                                                 Net         -             -       1.129     -           4         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2         RAM1K18     A_ADDR[7]     In      -         16.061      -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 16.648 is 3.512(21.1%) logic and 13.137(78.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                           Arrival           
Instance                                  Reference                                        Type     Pin     Net              Time        Slack 
                                          Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[0]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]     0.108       17.317
HPMS_0_sb_0.CORERESETP_0.count_ddr[1]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]     0.108       17.392
HPMS_0_sb_0.CORERESETP_0.count_ddr[2]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]     0.108       17.408
HPMS_0_sb_0.CORERESETP_0.count_ddr[3]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]     0.108       17.424
HPMS_0_sb_0.CORERESETP_0.count_ddr[4]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]     0.108       17.441
HPMS_0_sb_0.CORERESETP_0.count_ddr[5]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[5]     0.108       17.457
HPMS_0_sb_0.CORERESETP_0.count_ddr[6]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]     0.108       17.473
HPMS_0_sb_0.CORERESETP_0.count_ddr[7]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[7]     0.108       17.490
HPMS_0_sb_0.CORERESETP_0.count_ddr[8]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]     0.108       17.506
HPMS_0_sb_0.CORERESETP_0.count_ddr[9]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[9]     0.108       17.522
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                              Required           
Instance                                   Reference                                        Type     Pin     Net                 Time         Slack 
                                           Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[13]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[13]     19.745       17.317
HPMS_0_sb_0.CORERESETP_0.count_ddr[12]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[12]     19.745       17.333
HPMS_0_sb_0.CORERESETP_0.count_ddr[11]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[11]     19.745       17.350
HPMS_0_sb_0.CORERESETP_0.count_ddr[10]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[10]     19.745       17.366
HPMS_0_sb_0.CORERESETP_0.count_ddr[9]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[9]      19.745       17.382
HPMS_0_sb_0.CORERESETP_0.count_ddr[8]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[8]      19.745       17.398
HPMS_0_sb_0.CORERESETP_0.count_ddr[7]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[7]      19.745       17.415
HPMS_0_sb_0.CORERESETP_0.count_ddr[6]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[6]      19.745       17.431
HPMS_0_sb_0.CORERESETP_0.count_ddr[5]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[5]      19.745       17.447
HPMS_0_sb_0.CORERESETP_0.count_ddr[4]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[4]      19.745       17.464
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.317

    Number of logic level(s):                14
    Starting point:                          HPMS_0_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            HPMS_0_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                   Net      -        -       0.733     -           3         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s_2141      ARI1     B        In      -         0.841       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s_2141      ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_2141_FCO                           Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                Net      -        -       1.117     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=========================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                                         Arrival           
Instance                                        Reference                                       Type        Pin                       Net                                        Time        Slack 
                                                Clock                                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.psel                  HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         psel                                       0.108       24.534
HPMS_0_sb_0.CORECONFIGP_0.state[1]              HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         state[1]                                   0.087       27.991
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PENABLE          HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         CORECONFIGP_0_MDDR_APBmslave_PENABLE       0.108       28.628
HPMS_0_sb_0.CORECONFIGP_0.paddr[15]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[15]                                  0.108       28.712
HPMS_0_sb_0.CORECONFIGP_0.paddr[13]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[13]                                  0.108       28.855
HPMS_0_sb_0.CORECONFIGP_0.state[0]              HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         state[0]                                   0.087       28.904
HPMS_0_sb_0.CORECONFIGP_0.paddr[12]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[12]                                  0.108       28.948
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[0]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]     5.340       52.938
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[1]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]     5.233       52.938
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PREADY        CORECONFIGP_0_MDDR_APBmslave_PREADY        5.029       53.005
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                                        Required           
Instance                                             Reference                                       Type     Pin     Net            Time         Slack 
                                                     Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[5]      30.048       24.534
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[0]      30.048       24.837
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[1]      30.048       24.944
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[3]      30.048       25.167
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[16]     30.048       25.235
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[2]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[4]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[6]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[7]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[8]      30.048       25.274
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      30.303
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.048

    - Propagation time:                      5.514
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 24.534

    Number of logic level(s):                5
    Starting point:                          HPMS_0_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5] / D
    The start point is clocked by            HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB [falling] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.psel                      SLE      Q        Out     0.108     0.108       -         
psel                                                Net      -        -       0.814     -           5         
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     D        In      -         0.923       -         
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     Y        Out     0.288     1.210       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                  Net      -        -       1.143     -           20        
HPMS_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG4     B        In      -         2.353       -         
HPMS_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG4     Y        Out     0.148     2.501       -         
un1_R_SDIF3_PSEL_1                                  Net      -        -       0.745     -           5         
HPMS_0_sb_0.CORECONFIGP_0.int_prdata_4_sqmuxa       CFG4     D        In      -         3.246       -         
HPMS_0_sb_0.CORECONFIGP_0.int_prdata_4_sqmuxa       CFG4     Y        Out     0.271     3.518       -         
int_prdata_4_sqmuxa                                 Net      -        -       0.933     -           17        
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[5]        CFG2     A        In      -         4.451       -         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[5]        CFG2     Y        Out     0.077     4.528       -         
soft_reset_reg_m[5]                                 Net      -        -       0.556     -           1         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv[5]            CFG4     D        In      -         5.084       -         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv[5]            CFG4     Y        Out     0.271     5.355       -         
prdata[5]                                           Net      -        -       0.159     -           1         
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     SLE      D        In      -         5.514       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.769 is 1.420(24.6%) logic and 4.349(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uj_jtag_85|un1_duttck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                     Starting                                                                                                 Arrival           
Instance                                                                                                                                             Reference                                Type     Pin     Net                                            Time        Slack 
                                                                                                                                                     Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       _T_206_sn                                      0.108       -0.043
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       0.019 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       0.126 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       0.172 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                        uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       0.249 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.idcodeChain.regs_0                                                                                               uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       idcodeChain_io_chainOut_data                   0.087       1.255 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.dtmInfoChain.regs_0                                                                                              uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dtmInfoChain_io_chainOut_data                  0.087       1.380 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.dmiAccessChain.regs_0                                                                                            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dmiAccessChain_io_chainOut_data                0.087       1.497 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg_1_q                                        0.108       2.039 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg_3_q                                        0.108       2.075 
================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                Starting                                                            Required           
Instance                                                                                                                                        Reference                                Type     Pin     Net       Time         Slack 
                                                                                                                                                Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       ready     4.745        -0.043
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[1]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[2]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[3]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[4]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[5]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[6]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[7]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[8]      uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      _T_26     4.662        0.360 
=======================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                   SLE      Q        Out     0.108     0.108       -         
_T_206_sn                                                                                                                                       Net      -        -       0.976     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     D        In      -         1.084       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     Y        Out     0.288     1.372       -         
_GEN_17_3_0_0_a2_1                                                                                                                              Net      -        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     B        In      -         1.927       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.164     2.091       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         3.106       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.164     3.270       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.303       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.629       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.787       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.043 is 1.306(25.9%) logic and 3.737(74.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.726
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.019

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[4]                                                                                                      Net      -        -       0.992     -           13        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     C        In      -         1.100       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2_1                                                                      CFG4     Y        Out     0.210     1.310       -         
_GEN_17_3_0_0_a2_1                                                                                                                              Net      -        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     B        In      -         1.865       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.164     2.030       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         3.044       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.164     3.208       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.241       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.567       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.726       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.981 is 1.228(24.7%) logic and 3.753(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.126

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[1]                                                                                                      Net      -        -       0.674     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     C        In      -         0.783       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     Y        Out     0.210     0.992       -         
N_6825                                                                                                                                          Net      -        -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     A        In      -         1.822       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.100     1.922       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         2.936       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.165     3.101       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.133       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.460       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.618       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.874 is 1.164(23.9%) logic and 3.710(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.172

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[2]                                                                                                      Net      -        -       0.674     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     B        In      -         0.783       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     Y        Out     0.164     0.947       -         
N_6825                                                                                                                                          Net      -        -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     A        In      -         1.777       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.100     1.877       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         2.891       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.165     3.055       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.088       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.414       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.573       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.828 is 1.119(23.2%) logic and 3.710(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.249

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                   SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                      Net      -        -       0.674     -           2         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     A        In      -         0.783       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNI2LJA1[1]          CFG3     Y        Out     0.087     0.870       -         
N_6825                                                                                                                                          Net      -        -       0.830     -           9         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     A        In      -         1.700       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_3_0_0_a2                                                                        CFG4     Y        Out     0.100     1.800       -         
dmOuter_io_innerCtrl_valid                                                                                                                      Net      -        -       1.014     -           26        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     B        In      -         2.814       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE._T_26                 CFG3     Y        Out     0.165     2.978       -         
_T_26                                                                                                                                           Net      -        -       1.033     -           12        
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     D        In      -         4.011       -         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready                 CFG4     Y        Out     0.326     4.337       -         
ready                                                                                                                                           Net      -        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_1.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_1_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q     SLE      D        In      -         4.496       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.751 is 1.042(21.9%) logic and 3.710(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference     Type      Pin          Net              Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UIREG_OUT[1]     0.000       3.730
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UDRCAP_OUT       0.000       3.746
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UIREG_OUT[4]     0.000       3.792
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UIREG_OUT[0]     0.000       3.825
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UIREG_OUT[6]     0.000       3.869
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UIREG_OUT[2]     0.000       3.870
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[7]     UIREG_OUT[7]     0.000       3.934
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRSH        UDRSH_OUT        0.000       4.420
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[5]     UIREG_OUT[5]     0.000       4.656
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UIREG_OUT[3]     0.000       4.699
============================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                       Required          
Instance                                        Reference     Type     Pin     Net             Time         Slack
                                                Clock                                                            
-----------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     System        SLE      D       state_20[0]     9.745        3.730
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     System        SLE      D       state_20[2]     9.745        3.848
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     System        SLE      D       state_20[1]     9.745        3.899
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     System        SLE      D       state_20[3]     9.745        3.934
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]     System        SLE      D       state_20[4]     9.745        4.143
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo        System        SLE      D       tckgo_10        9.745        4.820
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     System        SLE      D       count_16[3]     9.745        4.980
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     System        SLE      D       count_16[0]     9.745        5.018
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     System        SLE      D       count_16[1]     9.745        5.018
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     System        SLE      D       count_16[2]     9.745        5.018
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.014
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.730

    Number of logic level(s):                6
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJTAG_0 / UIREG[1]
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin          Pin               Arrival     No. of    
Name                                                           Type      Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0                               UJTAG     UIREG[1]     Out     0.000     0.000       -         
UIREG_OUT[1]                                                   Net       -            -       1.117     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                    CFG3      C            In      -         1.117       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                    CFG3      Y            Out     0.226     1.343       -         
state6_4                                                       Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                      CFG4      D            In      -         1.898       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                      CFG4      Y            Out     0.288     2.186       -         
state6                                                         Net       -            -       0.770     -           6         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state85_RNI7I1B1            CFG4      C            In      -         2.956       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state85_RNI7I1B1            CFG4      Y            Out     0.223     3.179       -         
N_2107                                                         Net       -            -       0.745     -           5         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un3_endofshift_RNIC3532     CFG3      C            In      -         3.924       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un3_endofshift_RNIC3532     CFG3      Y            Out     0.203     4.127       -         
state_1_1_iv_2[1]                                              Net       -            -       0.630     -           2         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO[0]           CFG4      D            In      -         4.757       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO[0]           CFG4      Y            Out     0.271     5.029       -         
state_201_3[0]                                                 Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[0]               CFG4      D            In      -         5.584       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[0]               CFG4      Y            Out     0.271     5.856       -         
state_20[0]                                                    Net       -            -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]                    SLE       D            In      -         6.014       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 6.270 is 1.738(27.7%) logic and 4.532(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/hbreslin/onedrive - microsemi corporation/ciaran stuff/igl2_miv_rv32ima_basedesign/igl2_miv_rv32ima_basedesign/designer/proc_subsystem/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { HPMS_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/onedrive - microsemi corporation/ciaran stuff/igl2_miv_rv32ima_basedesign/igl2_miv_rv32ima_basedesign/designer/proc_subsystem/synthesis.fdc":16:0:16:0|Timing constraint (from [get_cells { HPMS_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int HPMS_0_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { HPMS_0_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/onedrive - microsemi corporation/ciaran stuff/igl2_miv_rv32ima_basedesign/igl2_miv_rv32ima_basedesign/designer/proc_subsystem/synthesis.fdc":18:0:18:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { HPMS_0_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/onedrive - microsemi corporation/ciaran stuff/igl2_miv_rv32ima_basedesign/igl2_miv_rv32ima_basedesign/designer/proc_subsystem/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { HPMS_0_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT443 :"c:/users/hbreslin/onedrive - microsemi corporation/ciaran stuff/igl2_miv_rv32ima_basedesign/igl2_miv_rv32ima_basedesign/designer/proc_subsystem/synthesis.fdc":20:0:20:0|Timing constraint (through [get_nets { HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* HPMS_0_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 275MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 275MB peak: 339MB)

---------------------------------------
Resource Usage Report for PROC_SUBSYSTEM 

Mapping to part: m2gl025vf256std
Cell usage:
CCC             1 use
CLKINT          12 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           22 uses
CFG2           1245 uses
CFG3           4477 uses
CFG4           5844 uses

Carry cells:
ARI1            1107 uses - used for arithmetic functions
ARI1            98 uses - used for Wide-Mux implementation
Total ARI1      1205 uses


Sequential Cells: 
SLE            6080 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 68
I/O primitives: 59
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          5 uses
OUTBUF         33 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 12 of 8 (150%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 31 (25%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    12793

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  6080 + 288 + 288 + 72 = 6728;
Total number of LUTs after P&R:  12793 + 288 + 288 + 72 = 13441;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:23s; Memory used current: 68MB peak: 339MB)

Process took 0h:01m:25s realtime, 0h:01m:23s cputime
# Thu Dec 14 16:14:09 2017

###########################################################]
