Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7186e9d2ec0340dd938dc9ccfb23d14e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/VGA_Control.v:44]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/VGA_Control.v:45]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 10 for port 'topBottomBall' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/top_module.v:98]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/WhiteBall.v:43]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/WhiteBall.v:44]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 10 for port 'topBottomWall' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/top_module.v:101]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 10 for port 'topBottomBlock11' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/top_module.v:102]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 10 for port 'topBottomG1' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/top_module.v:103]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:89]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:90]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:92]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:93]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:95]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:96]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:98]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:99]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:159]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:160]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:162]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:163]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:165]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:166]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:168]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:169]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:223]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:224]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:226]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:227]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:229]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:230]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:232]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Din' [C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.VGA_Control
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.WhiteBall
Compiling module xil_defaultlib.Walls
Compiling module xil_defaultlib.ScoreCounter
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
