OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/UART_TX.odb
Reading SDC: inputs/UART_TX.sdc
Warning: There are 10 input ports missing set_input_delay.
Warning: There are 3 output ports missing set_output_delay.
Warning: There are 3 unconstrained endpoints.
[INFO ORD-0030] Using 2 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
##########################################################
# ROUTING
##########################################################
#######################
# Helper functions
#######################
proc insert_fillers {} {
  upvar sc_filler sc_filler
  if { ! ( $sc_filler eq "" ) } {
    filler_placement $sc_filler
  }
  check_placement -verbose
  global_connect
}
#######################
# Add Fillers
#######################
insert_fillers
[INFO DPL-0001] Placed 1258 filler instances.
######################
# Setup detailed route options
######################
if {[dict exists $sc_cfg tool $sc_tool task $sc_task var drt_default_via]} {
  foreach via [dict exists $sc_cfg tool $sc_tool task $sc_task var drt_default_via] {
    detailed_route_set_default_via $via
  }
}
if {[dict exists $sc_cfg tool $sc_tool task $sc_task var drt_unidirectional_layer]} {
  foreach layer [dict exists $sc_cfg tool $sc_tool task $sc_task var drt_unidirectional_layer] {
    detailed_route_set_unidirectional_layer $via
  }
}
######################
# GLOBAL ROUTE
######################
# Pin access
if {$openroad_grt_use_pin_access == "true"} {
  openroad_pin_access_args []
  if {$openroad_drt_process_node != "false"} {
    lappend openroad_pin_access_args "-db_process_node" $openroad_drt_process_node
  }
  pin_access -bottom_routing_layer $sc_minmetal \
    -top_routing_layer $sc_maxmetal \
    {*}$openroad_pin_access_args
}
set sc_grt_arguments []
if {$openroad_grt_allow_congestion == "true"} {
  lappend sc_grt_arguments "-allow_congestion"
}
if {$openroad_grt_allow_overflow == "true"} {
  lappend sc_grt_arguments "-allow_overflow"
}
global_route -guide_file "./route.guide" \
  -congestion_iterations $openroad_grt_overflow_iter \
  -congestion_report_file "reports/${sc_design}_congestion.rpt" \
  -verbose \
  {*}$sc_grt_arguments
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 29
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 394

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       5120          2666          47.93%
met2       Vertical         3840          2601          32.27%
met3       Horizontal       2560          1820          28.91%
met4       Vertical         1536           891          41.99%
met5       Horizontal        512           270          47.27%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 529
[INFO GRT-0198] Via related Steiner nodes: 15
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 577
[INFO GRT-0112] Final usage 3D: 2083

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              2666           158            5.93%             0 /  0 /  0
met2              2601           194            7.46%             0 /  0 /  0
met3              1820             0            0.00%             0 /  0 /  0
met4               891             0            0.00%             0 /  0 /  0
met5               270             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             8248           352            4.27%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 4843 um
[INFO GRT-0014] Routed nets: 128
######################
# Report and Repair Antennas
######################
estimate_parasitics -global_routing
if {$openroad_ant_check == "true" && \
    [check_antennas -report_file "reports/${sc_design}_antenna.rpt"] != 0} {
  if {$openroad_ant_repair == "true" && \
      [llength [dict get $sc_cfg library $sc_mainlib asic cells antenna]] != 0} {
    set sc_antenna [lindex [dict get $sc_cfg library $sc_mainlib asic cells antenna] 0]
    # Remove filler cells before attempting to repair antennas
    remove_fillers
    repair_antenna $sc_antenna \
      -iterations $openroad_ant_iterations \
      -ratio_margin $openroad_ant_margin
    # Add filler cells back
    insert_fillers
    # Check antennas again to get final report
    check_antennas -report_file "reports/${sc_design}_antenna_post_repair.rpt"
  }
}
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
######################
# Detailed Route
######################
set openroad_drt_arguments []
if {$openroad_drt_disable_via_gen == "true"} {
  lappend openroad_drt_arguments "-disable_via_gen"
}
if {$openroad_drt_process_node != ""} {
  lappend openroad_drt_arguments "-db_process_node" $openroad_drt_process_node
}
if {$openroad_drt_via_in_pin_bottom_layer != ""} {
  lappend openroad_drt_arguments "-via_in_pin_bottom_layer" $openroad_drt_via_in_pin_bottom_layer
}
if {$openroad_drt_via_in_pin_top_layer != ""} {
  lappend openroad_drt_arguments "-via_in_pin_top_layer" $openroad_drt_via_in_pin_top_layer
}
if {$openroad_drt_repair_pdn_vias != ""} {
  lappend openroad_drt_arguments "-repair_pdn_vias" $openroad_drt_repair_pdn_vias
}
detailed_route -save_guide_updates \
  -output_drc "reports/${sc_design}_drc.rpt" \
  -output_maze "reports/${sc_design}_maze.log" \
  -bottom_routing_layer $sc_minmetal \
  -top_routing_layer $sc_maxmetal \
  -verbose 1 \
  {*}$openroad_drt_arguments
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   UART_TX
Die area:                 ( 0 0 ) ( 115610 115610 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1509
Number of terminals:      14
Number of snets:          2
Number of nets:           133

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 52.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 6725.
[INFO DRT-0033] mcon shape region query size = 168.
[INFO DRT-0033] met1 shape region query size = 3600.
[INFO DRT-0033] via shape region query size = 685.
[INFO DRT-0033] met2 shape region query size = 420.
[INFO DRT-0033] via2 shape region query size = 548.
[INFO DRT-0033] met3 shape region query size = 416.
[INFO DRT-0033] via3 shape region query size = 548.
[INFO DRT-0033] met4 shape region query size = 169.
[INFO DRT-0033] via4 shape region query size = 25.
[INFO DRT-0033] met5 shape region query size = 32.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 160 pins.
[INFO DRT-0081]   Complete 42 unique inst patterns.
[INFO DRT-0084]   Complete 111 groups.
#scanned instances     = 1509
#unique  instances     = 52
#stdCellGenAp          = 1357
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 1009
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 393
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 202.58 (MB), peak = 202.58 (MB)

Number of guides:     903

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 16 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 318.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 242.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 137.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 455 vertical wires in 1 frboxes and 247 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 48 vertical wires in 1 frboxes and 43 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 204.90 (MB), peak = 204.90 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 204.90 (MB), peak = 204.90 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 207.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 209.29 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 209.55 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 209.81 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 212.64 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 212.90 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 216.00 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 218.57 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:01, memory = 219.65 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:01, memory = 219.65 (MB).
[INFO DRT-0199]   Number of violations = 69.
Viol/Layer        met1   met2   met3
Metal Spacing       13      1      1
Recheck             34      9      0
Short               11      0      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 577.75 (MB), peak = 577.75 (MB)
Total wire length = 2844 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1265 um.
Total wire length on LAYER met2 = 1477 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 793.
Up-via summary (total 793):.

----------------------
 FR_MASTERSLICE      0
            li1    386
           met1    401
           met2      6
           met3      0
           met4      0
----------------------
                   793


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 69 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 20% with 69 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 30% with 69 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 40% with 69 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:00, memory = 577.75 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:01, memory = 583.48 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 583.48 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        1
Short                7
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 583.48 (MB), peak = 590.64 (MB)
Total wire length = 2800 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1279 um.
Total wire length on LAYER met2 = 1435 um.
Total wire length on LAYER met3 = 86 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 782.
Up-via summary (total 782):.

----------------------
 FR_MASTERSLICE      0
            li1    386
           met1    391
           met2      5
           met3      0
           met4      0
----------------------
                   782


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Short                4
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 583.48 (MB), peak = 590.64 (MB)
Total wire length = 2797 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1276 um.
Total wire length on LAYER met2 = 1427 um.
Total wire length on LAYER met3 = 93 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 781.
Up-via summary (total 781):.

----------------------
 FR_MASTERSLICE      0
            li1    386
           met1    390
           met2      5
           met3      0
           met4      0
----------------------
                   781


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 583.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 583.48 (MB), peak = 590.64 (MB)
Total wire length = 2797 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1275 um.
Total wire length on LAYER met2 = 1427 um.
Total wire length on LAYER met3 = 93 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 782.
Up-via summary (total 782):.

----------------------
 FR_MASTERSLICE      0
            li1    386
           met1    391
           met2      5
           met3      0
           met4      0
----------------------
                   782


[INFO DRT-0198] Complete detail routing.
Total wire length = 2797 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1275 um.
Total wire length on LAYER met2 = 1427 um.
Total wire length on LAYER met3 = 93 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 782.
Up-via summary (total 782):.

----------------------
 FR_MASTERSLICE      0
            li1    386
           met1    391
           met2      5
           met3      0
           met4      0
----------------------
                   782


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 583.48 (MB), peak = 590.64 (MB)

[INFO DRT-0180] Post processing.
#########################
# Correct violations with the power grid
#########################
if {$openroad_drt_via_repair_post_route == "true"} {
  repair_pdn_vias -all
}
# estimate for metrics
estimate_parasitics -global_routing
[WARNING GRT-0026] Missing route to pin _120_/Y.
[WARNING GRT-0026] Missing route to pin _120_/Y.
[WARNING GRT-0026] Missing route to pin _120_/Y.
[WARNING GRT-0026] Missing route to pin _093_/S.
[WARNING GRT-0026] Missing route to pin _086_/Y.
[WARNING GRT-0026] Missing route to pin _093_/S.
[WARNING GRT-0026] Missing route to pin _086_/Y.
[WARNING GRT-0026] Missing route to pin _093_/S.
[WARNING GRT-0026] Missing route to pin _086_/Y.
[WARNING GRT-0026] Missing route to pin _096_/Y.
[WARNING GRT-0026] Missing route to pin _096_/Y.
[WARNING GRT-0026] Missing route to pin _096_/Y.
[WARNING GRT-0026] Missing route to pin _097_/Y.
[WARNING GRT-0026] Missing route to pin _097_/Y.
[WARNING GRT-0026] Missing route to pin _097_/Y.
[WARNING GRT-0026] Missing route to pin _113_/Y.
[WARNING GRT-0026] Missing route to pin _113_/Y.
[WARNING GRT-0026] Missing route to pin _113_/Y.
[WARNING GRT-0026] Missing route to pin _127_/Y.
[WARNING GRT-0026] Missing route to pin _127_/Y.
[WARNING GRT-0026] Missing route to pin _127_/Y.
[WARNING GRT-0026] Missing route to pin _136_/Y.
[WARNING GRT-0026] Missing route to pin _136_/Y.
[WARNING GRT-0026] Missing route to pin _136_/Y.
[WARNING GRT-0026] Missing route to pin _138_/Y.
[WARNING GRT-0026] Missing route to pin _138_/Y.
[WARNING GRT-0026] Missing route to pin _138_/Y.
[WARNING GRT-0026] Missing route to pin _069_/Y.
[WARNING GRT-0026] Missing route to pin _069_/Y.
[WARNING GRT-0026] Missing route to pin _069_/Y.
[WARNING GRT-0026] Missing route to pin _071_/Y.
[WARNING GRT-0026] Missing route to pin _071_/Y.
[WARNING GRT-0026] Missing route to pin _071_/Y.
[WARNING GRT-0026] Missing route to pin _073_/Y.
[WARNING GRT-0026] Missing route to pin _073_/Y.
[WARNING GRT-0026] Missing route to pin _073_/Y.
[WARNING GRT-0026] Missing route to pin _076_/Y.
[WARNING GRT-0026] Missing route to pin _076_/Y.
[WARNING GRT-0026] Missing route to pin _076_/Y.
[WARNING GRT-0026] Missing route to pin _077_/Y.
[WARNING GRT-0026] Missing route to pin _077_/Y.
[WARNING GRT-0026] Missing route to pin _077_/Y.
[WARNING GRT-0026] Missing route to pin _092_/A0.
[WARNING GRT-0026] Missing route to pin _092_/A0.
[WARNING GRT-0026] Missing route to pin _092_/A0.
[WARNING GRT-0026] Missing route to pin _132_/Y.
[WARNING GRT-0026] Missing route to pin _132_/Y.
[WARNING GRT-0026] Missing route to pin _132_/Y.
[WARNING GRT-0026] Missing route to pin r_Clock_Count_$_SDFFCE_PP0P__Q_4/Q.
[WARNING GRT-0026] Missing route to pin r_Clock_Count_$_SDFFCE_PP0P__Q_4/Q.
[WARNING GRT-0026] Missing route to pin r_Clock_Count_$_SDFFCE_PP0P__Q_4/Q.
[WARNING GRT-0026] Missing route to pin r_Clock_Count_$_SDFFCE_PP0P__Q/Q.
[WARNING GRT-0026] Missing route to pin r_Clock_Count_$_SDFFCE_PP0P__Q/Q.
[WARNING GRT-0026] Missing route to pin r_Clock_Count_$_SDFFCE_PP0P__Q/Q.
[WARNING GRT-0026] Missing route to pin _139_/Y.
[WARNING GRT-0026] Missing route to pin _139_/Y.
[WARNING GRT-0026] Missing route to pin _139_/Y.
[WARNING GRT-0026] Missing route to pin r_TX_Data_$_DFFE_PP__Q_5/Q.
[WARNING GRT-0026] Missing route to pin r_TX_Data_$_DFFE_PP__Q_5/Q.
[WARNING GRT-0026] Missing route to pin r_TX_Data_$_DFFE_PP__Q_5/Q.
SC_METRIC: report_checks -path_delay max
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.52    0.52 ^ clk (in)
   0.01    0.77    1.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.06    0.87    2.16 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    2.16 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    2.10    4.26 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    3.00    7.26 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.54    7.80 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.01    0.37    8.17 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.95    9.11 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    9.11 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   9.11   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.02    0.52   10.52 ^ clk (in)
   0.01    0.77   11.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.76   12.05 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   12.05 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
           0.00   12.05   clock reconvergence pessimism
          -0.60   11.45   library setup time
                  11.45   data required time
----------------------------------------------------------------
                  11.45   data required time
                  -9.11   data arrival time
----------------------------------------------------------------
                   2.34   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: r_Clock_Count_$_SDFFCE_PP0P__Q
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_Clock_Count_$_SDFFCE_PP0P__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.09    0.09 ^ clk (in)
   0.01    0.13    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.16    0.38 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.38 ^ r_Clock_Count_$_SDFFCE_PP0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.23    0.60 v r_Clock_Count_$_SDFFCE_PP0P__Q/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.08    0.68 v _130_/Y (sky130_fd_sc_hd__nor2b_1)
           0.00    0.68 v r_Clock_Count_$_SDFFCE_PP0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   0.68   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.09    0.09 ^ clk (in)
   0.01    0.13    0.21 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.16    0.38 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.38 ^ r_Clock_Count_$_SDFFCE_PP0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00    0.38   clock reconvergence pessimism
          -0.02    0.36   library hold time
                   0.36   data required time
----------------------------------------------------------------
                   0.36   data required time
                  -0.68   data arrival time
----------------------------------------------------------------
                   0.32   slack (MET)

SC_METRIC: unconstrained
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.02    0.52    0.52 ^ clk (in)
   0.01    0.77    1.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.06    0.87    2.16 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    2.16 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    2.10    4.26 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    3.00    7.26 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.54    7.80 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.01    0.37    8.17 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.95    9.11 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    9.11 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   9.11   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.02    0.52   10.52 ^ clk (in)
   0.01    0.77   11.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.05    0.76   12.05 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   12.05 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
           0.00   12.05   clock reconvergence pessimism
          -0.60   11.45   library setup time
                  11.45   data required time
----------------------------------------------------------------
                  11.45   data required time
                  -9.11   data arrival time
----------------------------------------------------------------
                   2.34   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
r_TX_Data_$_DFFE_PP__Q_4/CLK ^
   2.16
o_TX_Serial_$_DFFE_PP__Q/CLK ^
   2.05      0.00       0.12

SC_METRIC: DRV violators
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_082_/A2                                1.50    1.56   -0.06 (VIOLATED)
_083_/A                                 1.50    1.56   -0.06 (VIOLATED)
_080_/C                                 1.50    1.56   -0.06 (VIOLATED)
_086_/A                                 1.50    1.56   -0.06 (VIOLATED)
r_SM_Main_$_DFF_PN0__Q_1/RESET_B        1.50    1.56   -0.06 (VIOLATED)
_103_/B                                 1.50    1.56   -0.06 (VIOLATED)
_104_/A1                                1.50    1.56   -0.06 (VIOLATED)
_101_/A1                                1.50    1.56   -0.06 (VIOLATED)
_130_/A                                 1.50    1.56   -0.06 (VIOLATED)
r_SM_Main_$_DFF_PN0__Q/RESET_B          1.50    1.56   -0.06 (VIOLATED)
_125_/A                                 1.50    1.56   -0.06 (VIOLATED)
_073_/A                                 1.50    1.56   -0.06 (VIOLATED)
_074_/A1                                1.50    1.56   -0.06 (VIOLATED)
_111_/A1                                1.50    1.56   -0.06 (VIOLATED)
_110_/A                                 1.50    1.56   -0.06 (VIOLATED)
_126_/A1                                1.50    1.56   -0.06 (VIOLATED)
_127_/A                                 1.50    1.56   -0.06 (VIOLATED)
_129_/A1                                1.50    1.56   -0.06 (VIOLATED)
_121_/A                                 1.50    1.56   -0.06 (VIOLATED)
_119_/A                                 1.50    1.56   -0.06 (VIOLATED)
_123_/A1                                1.50    1.56   -0.06 (VIOLATED)
_120_/A1                                1.50    1.56   -0.06 (VIOLATED)
_106_/B1                                1.50    1.56   -0.06 (VIOLATED)
_107_/A1                                1.50    1.56   -0.06 (VIOLATED)
_113_/A                                 1.50    1.56   -0.06 (VIOLATED)
_114_/A1                                1.50    1.56   -0.06 (VIOLATED)
_115_/A                                 1.50    1.56   -0.06 (VIOLATED)
_117_/A1                                1.50    1.56   -0.06 (VIOLATED)
i_Rst_L                                 1.51    1.56   -0.05 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
i_Rst_L                                 0.13    0.14   -0.01 (VIOLATED)

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 2.34

SC_METRIC: holdslack
worst slack 0.32

SC_METRIC: fmax
130.47139930501856 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.85e-04   6.60e-05   7.08e-07   2.52e-04  47.5%
Combinational          1.11e-04   1.67e-04   7.49e-07   2.79e-04  52.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.97e-04   2.33e-04   1.46e-06   5.31e-04 100.0%
                          55.8%      43.9%       0.3%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.11e-05   3.15e-05   1.77e-08   1.03e-04  44.9%
Combinational          4.78e-05   7.81e-05   1.76e-11   1.26e-04  55.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.19e-04   1.10e-04   1.77e-08   2.28e-04 100.0%
                          52.0%      48.0%       0.0%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.49e-04   5.50e-05   1.79e-08   2.04e-04  47.2%
Combinational          8.88e-05   1.39e-04   3.16e-10   2.28e-04  52.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.37e-04   1.94e-04   1.82e-08   4.31e-04 100.0%
                          55.1%      44.9%       0.0%

SC_METRIC: cellarea
Design area 1364 u^2 12% utilization.
