abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 2845188012
maxLevel = 4
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 40610079 us
--------------- round 2 ---------------
seed = 3886745953
maxLevel = 4
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 78531115 us
--------------- round 3 ---------------
seed = 208172911
maxLevel = 4
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 116711387 us
--------------- round 4 ---------------
seed = 2375284585
maxLevel = 4
n569 is replaced by n979 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 153895333 us
--------------- round 5 ---------------
seed = 411753575
maxLevel = 4
n409 is replaced by n770 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 191139797 us
--------------- round 6 ---------------
seed = 264920111
maxLevel = 4
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 226869053 us
--------------- round 7 ---------------
seed = 1728123389
maxLevel = 4
n201 is replaced by n119 with estimated error 0.00107
error = 0.00107
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0.00107_2775_12.7.blif
time = 262272888 us
--------------- round 8 ---------------
seed = 460735331
maxLevel = 4
n243 is replaced by n259 with estimated error 0.00104
error = 0.00104
area = 2772
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0.00104_2772_12.7.blif
time = 297295702 us
--------------- round 9 ---------------
seed = 1405127753
maxLevel = 4
n465 is replaced by one with estimated error 0.00107
error = 0.00107
area = 2765
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_9_0.00107_2765_12.7.blif
time = 322703321 us
--------------- round 10 ---------------
seed = 2377446848
maxLevel = 4
n486 is replaced by zero with estimated error 0.00093
error = 0.00102
area = 2762
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_10_0.00102_2762_12.7.blif
time = 341838554 us
--------------- round 11 ---------------
seed = 717708699
maxLevel = 4
n504 is replaced by one with estimated error 0.0011
error = 0.0011
area = 2759
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_11_0.0011_2759_12.7.blif
time = 356362524 us
--------------- round 12 ---------------
seed = 1750240900
maxLevel = 4
n316 is replaced by one with estimated error 0.00111
error = 0.00111
area = 2756
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_12_0.00111_2756_12.7.blif
time = 369714840 us
--------------- round 13 ---------------
seed = 3555118870
maxLevel = 4
n487 is replaced by one with estimated error 0.00112
error = 0.00112
area = 2753
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_13_0.00112_2753_12.7.blif
time = 383220116 us
--------------- round 14 ---------------
seed = 3860243446
maxLevel = 4
n560 is replaced by one with estimated error 0.00113
error = 0.00113
area = 2749
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_14_0.00113_2749_12.7.blif
time = 396726189 us
--------------- round 15 ---------------
seed = 566211244
maxLevel = 4
n202 is replaced by n851 with estimated error 0.00118
error = 0.00118
area = 2746
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_15_0.00118_2746_12.7.blif
time = 410102535 us
--------------- round 16 ---------------
seed = 1602507576
maxLevel = 4
n292 is replaced by n574 with estimated error 0.00124
error = 0.00124
area = 2744
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_16_0.00124_2744_12.7.blif
time = 422886844 us
--------------- round 17 ---------------
seed = 2951755407
maxLevel = 4
n1049 is replaced by one with estimated error 0.00116
error = 0.0014
area = 2742
delay = 12.7
#gates = 1095
output circuit appNtk/alu4_17_0.0014_2742_12.7.blif
time = 435180445 us
--------------- round 18 ---------------
seed = 1524439210
maxLevel = 4
n631 is replaced by one with estimated error 0.00125
error = 0.00125
area = 2739
delay = 12.7
#gates = 1093
output circuit appNtk/alu4_18_0.00125_2739_12.7.blif
time = 447487748 us
--------------- round 19 ---------------
seed = 3284471312
maxLevel = 4
n1050 is replaced by one with estimated error 0.00148
error = 0.00162
area = 2737
delay = 12.7
#gates = 1092
output circuit appNtk/alu4_19_0.00162_2737_12.7.blif
time = 459776634 us
--------------- round 20 ---------------
seed = 1719362040
maxLevel = 4
n633 is replaced by one with estimated error 0.0017
error = 0.0017
area = 2734
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_20_0.0017_2734_12.7.blif
time = 471984902 us
--------------- round 21 ---------------
seed = 3780887719
maxLevel = 4
n1024 is replaced by zero with estimated error 0.00158
error = 0.0018
area = 2732
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_21_0.0018_2732_12.7.blif
time = 484125241 us
--------------- round 22 ---------------
seed = 668511971
maxLevel = 4
n108 is replaced by n39 with estimated error 0.00167
error = 0.00167
area = 2730
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_22_0.00167_2730_12.7.blif
time = 496266911 us
--------------- round 23 ---------------
seed = 726116555
maxLevel = 4
n325 is replaced by n286 with estimated error 0.00176
error = 0.00176
area = 2728
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_23_0.00176_2728_12.7.blif
time = 508366741 us
--------------- round 24 ---------------
seed = 2308920675
maxLevel = 4
n189 is replaced by zero with estimated error 0.00186
error = 0.00692
area = 2726
delay = 12.7
#gates = 1087
output circuit appNtk/alu4_24_0.00692_2726_12.7.blif
time = 520449089 us
--------------- round 25 ---------------
seed = 453452819
maxLevel = 4
n198 is replaced by n259 with estimated error 0.00682
error = 0.00682
area = 2723
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_25_0.00682_2723_12.7.blif
time = 532480609 us
--------------- round 26 ---------------
seed = 1502067922
maxLevel = 4
n761 is replaced by n886 with estimated error 0.00648
error = 0.00648
area = 2710
delay = 12.7
#gates = 1079
output circuit appNtk/alu4_26_0.00648_2710_12.7.blif
time = 544483533 us
--------------- round 27 ---------------
seed = 2905745951
maxLevel = 4
n776 is replaced by n156 with inverter with estimated error 0.00631
error = 0.00631
area = 2708
delay = 12.7
#gates = 1079
output circuit appNtk/alu4_27_0.00631_2708_12.7.blif
time = 556351519 us
--------------- round 28 ---------------
seed = 181360178
maxLevel = 4
n1139 is replaced by n184 with estimated error 0.00574
error = 0.00574
area = 2707
delay = 12.7
#gates = 1078
output circuit appNtk/alu4_28_0.00574_2707_12.7.blif
time = 568201695 us
--------------- round 29 ---------------
seed = 1635287553
maxLevel = 4
n657 is replaced by n472 with estimated error 0.00565
error = 0.00565
area = 2705
delay = 12.7
#gates = 1077
output circuit appNtk/alu4_29_0.00565_2705_12.7.blif
time = 579999065 us
--------------- round 30 ---------------
seed = 2221153097
maxLevel = 4
n1113 is replaced by zero with estimated error 0.00574
error = 0.00574
area = 2700
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_30_0.00574_2700_12.7.blif
time = 591724711 us
--------------- round 31 ---------------
seed = 3029403972
maxLevel = 4
n1093 is replaced by one with estimated error 0.00586
error = 0.00586
area = 2696
delay = 12.7
#gates = 1074
output circuit appNtk/alu4_31_0.00586_2696_12.7.blif
time = 603290824 us
--------------- round 32 ---------------
seed = 3082940530
maxLevel = 4
n940 is replaced by zero with estimated error 0.00557
error = 0.00557
area = 2692
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_32_0.00557_2692_12.7.blif
time = 614983509 us
--------------- round 33 ---------------
seed = 3364245696
maxLevel = 4
n902 is replaced by n335 with inverter with estimated error 0.00585
error = 0.00585
area = 2691
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_33_0.00585_2691_12.7.blif
time = 626643496 us
--------------- round 34 ---------------
seed = 278354662
maxLevel = 4
n496 is replaced by one with estimated error 0.00652
error = 0.00652
area = 2688
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_34_0.00652_2688_12.7.blif
time = 638333770 us
--------------- round 35 ---------------
seed = 4113336362
maxLevel = 4
n300 is replaced by n67 with estimated error 0.00595
error = 0.00595
area = 2685
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_35_0.00595_2685_12.7.blif
time = 650005438 us
--------------- round 36 ---------------
seed = 1717343892
maxLevel = 4
n253 is replaced by one with estimated error 0.0064
error = 0.0064
area = 2682
delay = 12.7
#gates = 1070
output circuit appNtk/alu4_36_0.0064_2682_12.7.blif
time = 661654311 us
--------------- round 37 ---------------
seed = 2057042891
maxLevel = 4
n223 is replaced by n393 with estimated error 0.00572
error = 0.00572
area = 2679
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_37_0.00572_2679_12.7.blif
time = 673290212 us
--------------- round 38 ---------------
seed = 2013393085
maxLevel = 4
n559 is replaced by n134 with estimated error 0.00634
error = 0.00634
area = 2675
delay = 12.7
#gates = 1068
output circuit appNtk/alu4_38_0.00634_2675_12.7.blif
time = 684875208 us
--------------- round 39 ---------------
seed = 2392224285
maxLevel = 4
n635 is replaced by one with estimated error 0.0061
error = 0.0061
area = 2671
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_39_0.0061_2671_12.7.blif
time = 696431389 us
--------------- round 40 ---------------
seed = 2932301915
maxLevel = 4
n346 is replaced by n344 with estimated error 0.00603
error = 0.00603
area = 2667
delay = 12.7
#gates = 1065
output circuit appNtk/alu4_40_0.00603_2667_12.7.blif
time = 707980106 us
--------------- round 41 ---------------
seed = 3278472011
maxLevel = 4
n1081 is replaced by n864 with estimated error 0.00641
error = 0.00641
area = 2665
delay = 12.7
#gates = 1064
output circuit appNtk/alu4_41_0.00641_2665_12.7.blif
time = 719440387 us
--------------- round 42 ---------------
seed = 163384170
maxLevel = 4
n230 is replaced by one with estimated error 0.00615
error = 0.00615
area = 2662
delay = 12.7
#gates = 1063
output circuit appNtk/alu4_42_0.00615_2662_12.7.blif
time = 730768359 us
--------------- round 43 ---------------
seed = 2128496298
maxLevel = 4
n1023 is replaced by n350 with estimated error 0.00627
error = 0.00627
area = 2659
delay = 12.7
#gates = 1061
output circuit appNtk/alu4_43_0.00627_2659_12.7.blif
time = 742094470 us
--------------- round 44 ---------------
seed = 3343073924
maxLevel = 4
n497 is replaced by one with estimated error 0.00617
error = 0.00617
area = 2656
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_44_0.00617_2656_12.7.blif
time = 753378768 us
--------------- round 45 ---------------
seed = 2277126395
maxLevel = 4
n191 is replaced by zero with estimated error 0.00626
error = 0.00626
area = 2653
delay = 12.7
#gates = 1059
output circuit appNtk/alu4_45_0.00626_2653_12.7.blif
time = 764613971 us
--------------- round 46 ---------------
seed = 3442800436
maxLevel = 4
n640 is replaced by n1042 with estimated error 0.0061
error = 0.0061
area = 2647
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_46_0.0061_2647_12.7.blif
time = 775862844 us
--------------- round 47 ---------------
seed = 686316405
maxLevel = 4
n430 is replaced by one with estimated error 0.00649
error = 0.00776
area = 2644
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_47_0.00776_2644_12.7.blif
time = 787056350 us
--------------- round 48 ---------------
seed = 640939940
maxLevel = 4
n858 is replaced by n886 with estimated error 0.00763
error = 0.00763
area = 2637
delay = 12.7
#gates = 1053
output circuit appNtk/alu4_48_0.00763_2637_12.7.blif
time = 798211014 us
--------------- round 49 ---------------
seed = 3683878013
maxLevel = 4
n258 is replaced by n156 with estimated error 0.00725
error = 0.00725
area = 2635
delay = 12.7
#gates = 1052
output circuit appNtk/alu4_49_0.00725_2635_12.7.blif
time = 809302150 us
--------------- round 50 ---------------
seed = 4083361638
maxLevel = 4
n957 is replaced by one with estimated error 0.00752
error = 0.00752
area = 2622
delay = 12.7
#gates = 1047
output circuit appNtk/alu4_50_0.00752_2622_12.7.blif
time = 820371618 us
--------------- round 51 ---------------
seed = 1365157343
maxLevel = 4
n566 is replaced by one with estimated error 0.00746
error = 0.00746
area = 2611
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_51_0.00746_2611_12.7.blif
time = 831372919 us
--------------- round 52 ---------------
seed = 3548169871
maxLevel = 4
n933 is replaced by n267 with estimated error 0.00722
error = 0.00722
area = 2607
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_52_0.00722_2607_12.7.blif
time = 842274218 us
--------------- round 53 ---------------
seed = 3755428821
maxLevel = 4
n343 is replaced by n97 with estimated error 0.00713
error = 0.00713
area = 2605
delay = 12.7
#gates = 1040
output circuit appNtk/alu4_53_0.00713_2605_12.7.blif
time = 853125322 us
--------------- round 54 ---------------
seed = 389331864
maxLevel = 4
n562 is replaced by one with estimated error 0.00784
error = 0.00784
area = 2600
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_54_0.00784_2600_12.7.blif
time = 863958192 us
--------------- round 55 ---------------
seed = 4051415668
maxLevel = 4
n474 is replaced by one with estimated error 0.00773
error = 0.00773
area = 2597
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_55_0.00773_2597_12.7.blif
time = 874765294 us
--------------- round 56 ---------------
seed = 1286846360
maxLevel = 4
n432 is replaced by one with estimated error 0.0077
error = 0.0077
area = 2594
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_56_0.0077_2594_12.7.blif
time = 885534322 us
--------------- round 57 ---------------
seed = 4010473546
maxLevel = 4
n547 is replaced by one with estimated error 0.00682
error = 0.00682
area = 2592
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_57_0.00682_2592_12.7.blif
time = 896299770 us
--------------- round 58 ---------------
seed = 1052568212
maxLevel = 4
n734 is replaced by zero with estimated error 0.00741
error = 0.00741
area = 2590
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_58_0.00741_2590_12.7.blif
time = 907026744 us
--------------- round 59 ---------------
seed = 4209561034
maxLevel = 4
n872 is replaced by zero with estimated error 0.00794
error = 0.00794
area = 2588
delay = 12.7
#gates = 1033
output circuit appNtk/alu4_59_0.00794_2588_12.7.blif
time = 917738545 us
--------------- round 60 ---------------
seed = 243466163
maxLevel = 4
n431 is replaced by zero with estimated error 0.00807
error = 0.00807
area = 2586
delay = 12.7
#gates = 1032
output circuit appNtk/alu4_60_0.00807_2586_12.7.blif
time = 928430331 us
--------------- round 61 ---------------
seed = 488363172
maxLevel = 4
n938 is replaced by n262 with estimated error 0.00908
error = 0.00908
area = 2584
delay = 12.7
#gates = 1031
output circuit appNtk/alu4_61_0.00908_2584_12.7.blif
time = 939117906 us
--------------- round 62 ---------------
seed = 687642533
maxLevel = 4
n1114 is replaced by n864 with estimated error 0.00912
error = 0.00912
area = 2581
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_62_0.00912_2581_12.7.blif
time = 949773926 us
--------------- round 63 ---------------
seed = 2112903546
maxLevel = 4
n1028 is replaced by one with estimated error 0.00849
error = 0.00849
area = 2578
delay = 12.7
#gates = 1029
output circuit appNtk/alu4_63_0.00849_2578_12.7.blif
time = 960403634 us
--------------- round 64 ---------------
seed = 3909629068
maxLevel = 4
n1004 is replaced by one with estimated error 0.00938
error = 0.00938
area = 2575
delay = 12.7
#gates = 1028
output circuit appNtk/alu4_64_0.00938_2575_12.7.blif
time = 971013506 us
--------------- round 65 ---------------
seed = 2781189983
maxLevel = 4
n1025 is replaced by n778 with inverter with estimated error 0.00914
error = 0.00914
area = 2572
delay = 12.7
#gates = 1028
output circuit appNtk/alu4_65_0.00914_2572_12.7.blif
time = 981611719 us
--------------- round 66 ---------------
seed = 41625942
maxLevel = 4
n689 is replaced by n306 with estimated error 0.00907
error = 0.00907
area = 2570
delay = 12.7
#gates = 1027
output circuit appNtk/alu4_66_0.00907_2570_12.7.blif
time = 992193348 us
--------------- round 67 ---------------
seed = 3699938224
maxLevel = 4
n1141 is replaced by n939 with estimated error 0.00997
error = 0.00997
area = 2569
delay = 12.7
#gates = 1026
output circuit appNtk/alu4_67_0.00997_2569_12.7.blif
time = 1002754793 us
--------------- round 68 ---------------
seed = 2672997915
maxLevel = 4
n1029 is replaced by n1053 with inverter with estimated error 0.00971
error = 0.00971
area = 2562
delay = 12.7
#gates = 1024
output circuit appNtk/alu4_68_0.00971_2562_12.7.blif
time = 1013306646 us
--------------- round 69 ---------------
seed = 500950119
maxLevel = 4
n1077 is replaced by n1013 with estimated error 0.00909
error = 0.00909
area = 2557
delay = 12.7
#gates = 1022
output circuit appNtk/alu4_69_0.00909_2557_12.7.blif
time = 1023805204 us
--------------- round 70 ---------------
seed = 2433249345
maxLevel = 4
n469 is replaced by one with estimated error 0.00935
error = 0.00935
area = 2549
delay = 12.7
#gates = 1019
output circuit appNtk/alu4_70_0.00935_2549_12.7.blif
time = 1034272561 us
--------------- round 71 ---------------
seed = 2574992535
maxLevel = 4
n992 is replaced by one with estimated error 0.00964
error = 0.00964
area = 2544
delay = 12.7
#gates = 1016
output circuit appNtk/alu4_71_0.00964_2544_12.7.blif
time = 1044665274 us
--------------- round 72 ---------------
seed = 1908065332
maxLevel = 4
n1013 is replaced by one with estimated error 0.00979
error = 0.00978
area = 2539
delay = 12.7
#gates = 1014
output circuit appNtk/alu4_72_0.00978_2539_12.7.blif
time = 1055026458 us
--------------- round 73 ---------------
seed = 2656834177
maxLevel = 4
n153 is replaced by n118 with estimated error 0.03534
error = 0.03534
area = 2537
delay = 12.7
#gates = 1013
output circuit appNtk/alu4_73_0.03534_2537_12.7.blif
time = 1065334684 us
--------------- round 74 ---------------
seed = 3450295313
maxLevel = 4
n1132 is replaced by n922 with inverter with estimated error 0.03469
error = 0.03469
area = 2515
delay = 12.7
#gates = 1005
output circuit appNtk/alu4_74_0.03469_2515_12.7.blif
time = 1075539649 us
--------------- round 75 ---------------
seed = 1523562314
maxLevel = 4
n1133 is replaced by n906 with estimated error 0.03361
error = 0.03361
area = 2491
delay = 12.7
#gates = 996
output circuit appNtk/alu4_75_0.03361_2491_12.7.blif
time = 1085597023 us
--------------- round 76 ---------------
seed = 182244283
maxLevel = 4
n179 is replaced by n472 with estimated error 0.03367
error = 0.03367
area = 2482
delay = 12.7
#gates = 992
output circuit appNtk/alu4_76_0.03367_2482_12.7.blif
time = 1095457128 us
--------------- round 77 ---------------
seed = 1044858080
maxLevel = 4
n745 is replaced by n182 with estimated error 0.03436
error = 0.03436
area = 2479
delay = 12.7
#gates = 991
output circuit appNtk/alu4_77_0.03436_2479_12.7.blif
time = 1105231526 us
--------------- round 78 ---------------
seed = 4258610652
maxLevel = 4
n200 is replaced by n629 with estimated error 0.03378
error = 0.03378
area = 2472
delay = 12.7
#gates = 988
output circuit appNtk/alu4_78_0.03378_2472_12.7.blif
time = 1114982150 us
--------------- round 79 ---------------
seed = 2040823481
maxLevel = 4
n629 is replaced by one with estimated error 0.03429
error = 0.03429
area = 2469
delay = 12.7
#gates = 987
output circuit appNtk/alu4_79_0.03429_2469_12.7.blif
time = 1124670911 us
--------------- round 80 ---------------
seed = 3513909535
maxLevel = 4
n531 is replaced by one with estimated error 0.03347
error = 0.03347
area = 2464
delay = 12.7
#gates = 985
output circuit appNtk/alu4_80_0.03347_2464_12.7.blif
time = 1134196610 us
--------------- round 81 ---------------
seed = 1498163113
maxLevel = 4
n558 is replaced by n505 with inverter with estimated error 0.0335
error = 0.0335
area = 2448
delay = 12.7
#gates = 980
output circuit appNtk/alu4_81_0.0335_2448_12.7.blif
time = 1143652199 us
--------------- round 82 ---------------
seed = 1356496177
maxLevel = 4
n565 is replaced by one with estimated error 0.03439
error = 0.03439
area = 2438
delay = 12.7
#gates = 976
output circuit appNtk/alu4_82_0.03439_2438_12.7.blif
time = 1153023677 us
--------------- round 83 ---------------
seed = 2323606813
maxLevel = 4
n265 is replaced by n156 with estimated error 0.03281
error = 0.03281
area = 2428
delay = 12.7
#gates = 972
output circuit appNtk/alu4_83_0.03281_2428_12.7.blif
time = 1162314190 us
--------------- round 84 ---------------
seed = 3871529349
maxLevel = 4
n449 is replaced by n1061 with estimated error 0.03376
error = 0.03376
area = 2411
delay = 12.7
#gates = 965
output circuit appNtk/alu4_84_0.03376_2411_12.7.blif
time = 1171519729 us
--------------- round 85 ---------------
seed = 2366280991
maxLevel = 4
n238 is replaced by n1063 with estimated error 0.03383
error = 0.03383
area = 2408
delay = 12.7
#gates = 964
output circuit appNtk/alu4_85_0.03383_2408_12.7.blif
time = 1180592022 us
--------------- round 86 ---------------
seed = 2393739132
maxLevel = 4
n309 is replaced by n895 with estimated error 0.03453
error = 0.03453
area = 2379
delay = 12.7
#gates = 953
output circuit appNtk/alu4_86_0.03453_2379_12.7.blif
time = 1189650201 us
--------------- round 87 ---------------
seed = 3372153696
maxLevel = 4
n318 is replaced by n472 with estimated error 0.03465
error = 0.03465
area = 2371
delay = 12.7
#gates = 950
output circuit appNtk/alu4_87_0.03465_2371_12.7.blif
time = 1198467360 us
--------------- round 88 ---------------
seed = 2517849703
maxLevel = 4
n252 is replaced by n250 with estimated error 0.03218
error = 0.03218
area = 2359
delay = 12.7
#gates = 945
output circuit appNtk/alu4_88_0.03218_2359_12.7.blif
time = 1207246877 us
--------------- round 89 ---------------
seed = 2362039560
maxLevel = 4
n572 is replaced by n502 with estimated error 0.03327
error = 0.03327
area = 2357
delay = 12.7
#gates = 944
output circuit appNtk/alu4_89_0.03327_2357_12.7.blif
time = 1215912290 us
--------------- round 90 ---------------
seed = 3367861687
maxLevel = 4
n234 is replaced by n893 with estimated error 0.03366
error = 0.03366
area = 2348
delay = 12.7
#gates = 941
output circuit appNtk/alu4_90_0.03366_2348_12.7.blif
time = 1224566454 us
--------------- round 91 ---------------
seed = 3016037524
maxLevel = 4
n286 is replaced by one with estimated error 0.03464
error = 0.0405
area = 2345
delay = 12.7
#gates = 940
output circuit appNtk/alu4_91_0.0405_2345_12.7.blif
time = 1233152333 us
--------------- round 92 ---------------
seed = 545461772
maxLevel = 4
n262 is replaced by n181 with estimated error 0.04785
error = 0.04785
area = 2342
delay = 12.7
#gates = 939
output circuit appNtk/alu4_92_0.04785_2342_12.7.blif
time = 1241711940 us
--------------- round 93 ---------------
seed = 2116470584
maxLevel = 4
n917 is replaced by n512 with estimated error 0.04922
error = 0.04922
area = 2339
delay = 12.7
#gates = 937
output circuit appNtk/alu4_93_0.04922_2339_12.7.blif
time = 1250217176 us
--------------- round 94 ---------------
seed = 552701930
maxLevel = 4
n817 is replaced by one with estimated error 0.04917
error = 0.04917
area = 2336
delay = 12.7
#gates = 936
output circuit appNtk/alu4_94_0.04917_2336_12.7.blif
time = 1258698449 us
--------------- round 95 ---------------
seed = 2290332960
maxLevel = 4
n1002 is replaced by n928 with estimated error 0.04815
error = 0.04815
area = 2334
delay = 12.7
#gates = 935
output circuit appNtk/alu4_95_0.04815_2334_12.7.blif
time = 1267163489 us
--------------- round 96 ---------------
seed = 3975480715
maxLevel = 4
n576 is replaced by n819 with inverter with estimated error 0.04796
error = 0.04796
area = 2329
delay = 12.7
#gates = 934
output circuit appNtk/alu4_96_0.04796_2329_12.7.blif
time = 1275613301 us
--------------- round 97 ---------------
seed = 1629016910
maxLevel = 4
n401 is replaced by n829 with estimated error 0.04801
error = 0.04801
area = 2327
delay = 12.7
#gates = 933
output circuit appNtk/alu4_97_0.04801_2327_12.7.blif
time = 1284043785 us
--------------- round 98 ---------------
seed = 1340252299
maxLevel = 4
n1036 is replaced by n890 with inverter with estimated error 0.0497
error = 0.0497
area = 2326
delay = 12.7
#gates = 933
output circuit appNtk/alu4_98_0.0497_2326_12.7.blif
time = 1292441144 us
--------------- round 99 ---------------
seed = 3939954447
maxLevel = 4
n1103 is replaced by n740 with estimated error 0.04944
error = 0.04944
area = 2324
delay = 12.7
#gates = 932
output circuit appNtk/alu4_99_0.04944_2324_12.7.blif
time = 1300843792 us
--------------- round 100 ---------------
seed = 735247241
maxLevel = 4
n893 is replaced by n588 with estimated error 0.04742
error = 0.04742
area = 2318
delay = 12.7
#gates = 929
output circuit appNtk/alu4_100_0.04742_2318_12.7.blif
time = 1309237997 us
--------------- round 101 ---------------
seed = 1889281176
maxLevel = 4
n588 is replaced by zero with estimated error 0.04998
error = 0.05019
area = 2316
delay = 12.7
#gates = 928
output circuit appNtk/alu4_101_0.05019_2316_12.7.blif
time = 1317564548 us
--------------- round 102 ---------------
seed = 4283508194
maxLevel = 4
n213 is replaced by n139 with estimated error 0.04629
error = 0.04629
area = 2296
delay = 12.7
#gates = 919
output circuit appNtk/alu4_102_0.04629_2296_12.7.blif
time = 1325872147 us
--------------- round 103 ---------------
seed = 633937931
maxLevel = 4
n395 is replaced by n906 with estimated error 0.04579
error = 0.04579
area = 2287
delay = 12.7
#gates = 916
output circuit appNtk/alu4_103_0.04579_2287_12.7.blif
time = 1334001543 us
--------------- round 104 ---------------
seed = 2385265655
maxLevel = 4
n348 is replaced by n306 with estimated error 0.04581
error = 0.04581
area = 2270
delay = 12.7
#gates = 909
output circuit appNtk/alu4_104_0.04581_2270_12.7.blif
time = 1342065226 us
--------------- round 105 ---------------
seed = 2151073614
maxLevel = 4
n250 is replaced by n182 with estimated error 0.04646
error = 0.04646
area = 2259
delay = 12.7
#gates = 905
output circuit appNtk/alu4_105_0.04646_2259_12.7.blif
time = 1350006191 us
--------------- round 106 ---------------
seed = 1997718421
maxLevel = 4
n632 is replaced by n636 with estimated error 0.04563
error = 0.04563
area = 2254
delay = 12.7
#gates = 903
output circuit appNtk/alu4_106_0.04563_2254_12.7.blif
time = 1357875010 us
--------------- round 107 ---------------
seed = 2843800187
maxLevel = 4
n186 is replaced by n952 with estimated error 0.04689
error = 0.04689
area = 2251
delay = 12.7
#gates = 902
output circuit appNtk/alu4_107_0.04689_2251_12.7.blif
time = 1365703208 us
--------------- round 108 ---------------
seed = 1652944934
maxLevel = 4
n489 is replaced by n746 with estimated error 0.04742
error = 0.04742
area = 2238
delay = 12.7
#gates = 898
output circuit appNtk/alu4_108_0.04742_2238_12.7.blif
time = 1373522942 us
--------------- round 109 ---------------
seed = 520574565
maxLevel = 4
n1052 is replaced by n1005 with estimated error 0.04562
error = 0.04562
area = 2232
delay = 12.7
#gates = 896
output circuit appNtk/alu4_109_0.04562_2232_12.7.blif
time = 1381262571 us
--------------- round 110 ---------------
seed = 2097744375
maxLevel = 4
n435 is replaced by n836 with estimated error 0.04578
error = 0.04578
area = 2230
delay = 12.7
#gates = 895
output circuit appNtk/alu4_110_0.04578_2230_12.7.blif
time = 1388970185 us
--------------- round 111 ---------------
seed = 3377094369
maxLevel = 4
n1019 is replaced by n884 with estimated error 0.04674
error = 0.04674
area = 2222
delay = 12.7
#gates = 892
output circuit appNtk/alu4_111_0.04674_2222_12.7.blif
time = 1396658956 us
--------------- round 112 ---------------
seed = 418113008
maxLevel = 4
n274 is replaced by n182 with estimated error 0.04565
error = 0.04565
area = 2219
delay = 12.7
#gates = 891
output circuit appNtk/alu4_112_0.04565_2219_12.7.blif
time = 1404317352 us
--------------- round 113 ---------------
seed = 4201203373
maxLevel = 4
n484 is replaced by n336 with estimated error 0.04577
error = 0.04577
area = 2217
delay = 12.7
#gates = 890
output circuit appNtk/alu4_113_0.04577_2217_12.7.blif
time = 1411954243 us
--------------- round 114 ---------------
seed = 1913873707
maxLevel = 4
n543 is replaced by n503 with estimated error 0.04731
error = 0.04731
area = 2207
delay = 12.7
#gates = 886
output circuit appNtk/alu4_114_0.04731_2207_12.7.blif
time = 1419574624 us
--------------- round 115 ---------------
seed = 3890017691
maxLevel = 4
n379 is replaced by n377 with estimated error 0.04578
error = 0.04578
area = 2205
delay = 12.7
#gates = 885
output circuit appNtk/alu4_115_0.04578_2205_12.7.blif
time = 1427144141 us
--------------- round 116 ---------------
seed = 3820156159
maxLevel = 4
n883 is replaced by one with estimated error 0.04627
error = 0.04627
area = 2201
delay = 12.7
#gates = 884
output circuit appNtk/alu4_116_0.04627_2201_12.7.blif
time = 1434695914 us
--------------- round 117 ---------------
seed = 2513395429
maxLevel = 4
n320 is replaced by n58 with estimated error 0.0482
error = 0.0482
area = 2199
delay = 12.7
#gates = 883
output circuit appNtk/alu4_117_0.0482_2199_12.7.blif
time = 1442233387 us
--------------- round 118 ---------------
seed = 2418721077
maxLevel = 4
n158 is replaced by n404 with estimated error 0.04911
error = 0.04911
area = 2189
delay = 12.7
#gates = 879
output circuit appNtk/alu4_118_0.04911_2189_12.7.blif
time = 1449734579 us
--------------- round 119 ---------------
seed = 3929097458
maxLevel = 4
n356 is replaced by n1033 with estimated error 0.04911
error = 0.04911
area = 2183
delay = 12.7
#gates = 877
output circuit appNtk/alu4_119_0.04911_2183_12.7.blif
time = 1457156037 us
--------------- round 120 ---------------
seed = 4204195039
maxLevel = 4
n612 is replaced by n850 with estimated error 0.04903
error = 0.04903
area = 2171
delay = 12.7
#gates = 873
output circuit appNtk/alu4_120_0.04903_2171_12.7.blif
time = 1464536432 us
--------------- round 121 ---------------
seed = 1357791746
maxLevel = 4
n344 is replaced by n702 with estimated error 0.04997
error = 0.04997
area = 2168
delay = 12.7
#gates = 872
output circuit appNtk/alu4_121_0.04997_2168_12.7.blif
time = 1471850121 us
--------------- round 122 ---------------
seed = 1996238322
maxLevel = 4
n1033 is replaced by n473 with estimated error 0.04848
error = 0.04848
area = 2166
delay = 12.7
#gates = 871
output circuit appNtk/alu4_122_0.04848_2166_12.7.blif
time = 1479154386 us
--------------- round 123 ---------------
seed = 2947788072
maxLevel = 4
n312 is replaced by n1128 with estimated error 0.0471
error = 0.0471
area = 2162
delay = 12.7
#gates = 870
output circuit appNtk/alu4_123_0.0471_2162_12.7.blif
time = 1486444066 us
--------------- round 124 ---------------
seed = 1195556787
maxLevel = 4
n377 is replaced by one with estimated error 0.04819
error = 0.04847
area = 2159
delay = 12.7
#gates = 869
output circuit appNtk/alu4_124_0.04847_2159_12.7.blif
time = 1493736916 us
--------------- round 125 ---------------
seed = 3720948092
maxLevel = 4
n404 is replaced by n901 with estimated error 0.04996
error = 0.04996
area = 2145
delay = 12.7
#gates = 863
output circuit appNtk/alu4_125_0.04996_2145_12.7.blif
time = 1500963947 us
--------------- round 126 ---------------
seed = 1511812455
maxLevel = 4
n692 is replaced by n741 with estimated error 0.04938
error = 0.04938
area = 2139
delay = 12.7
#gates = 861
output circuit appNtk/alu4_126_0.04938_2139_12.7.blif
time = 1508133109 us
--------------- round 127 ---------------
seed = 611373144
maxLevel = 4
n517 is replaced by n697 with inverter with estimated error 0.04841
error = 0.04841
area = 2137
delay = 12.7
#gates = 861
output circuit appNtk/alu4_127_0.04841_2137_12.7.blif
time = 1515280188 us
--------------- round 128 ---------------
seed = 817026048
maxLevel = 4
n896 is replaced by zero with estimated error 0.0479
error = 0.0479
area = 2134
delay = 12.7
#gates = 860
output circuit appNtk/alu4_128_0.0479_2134_12.7.blif
time = 1522423678 us
--------------- round 129 ---------------
seed = 2641682256
maxLevel = 4
n901 is replaced by one with estimated error 0.04795
error = 0.04795
area = 2127
delay = 12.7
#gates = 857
output circuit appNtk/alu4_129_0.04795_2127_12.7.blif
time = 1529545701 us
--------------- round 130 ---------------
seed = 1846914875
maxLevel = 4
n742 is replaced by n472 with estimated error 0.04773
error = 0.04773
area = 2125
delay = 12.7
#gates = 856
output circuit appNtk/alu4_130_0.04773_2125_12.7.blif
time = 1536616890 us
--------------- round 131 ---------------
seed = 1471586824
maxLevel = 4
n272 is replaced by n118 with estimated error 0.04996
error = 0.04996
area = 2123
delay = 12.7
#gates = 855
output circuit appNtk/alu4_131_0.04996_2123_12.7.blif
time = 1543667477 us
--------------- round 132 ---------------
seed = 1079320631
maxLevel = 4
n476 is replaced by n1053 with estimated error 0.04986
error = 0.04986
area = 2117
delay = 12.7
#gates = 853
output circuit appNtk/alu4_132_0.04986_2117_12.7.blif
time = 1550695385 us
--------------- round 133 ---------------
seed = 1954491411
maxLevel = 4
n473 is replaced by one with estimated error 0.04948
error = 0.04948
area = 2113
delay = 12.7
#gates = 852
output circuit appNtk/alu4_133_0.04948_2113_12.7.blif
time = 1557680335 us
--------------- round 134 ---------------
seed = 1781057757
maxLevel = 4
n1005 is replaced by zero with estimated error 0.04974
error = 0.04981
area = 2110
delay = 12.7
#gates = 851
output circuit appNtk/alu4_134_0.04981_2110_12.7.blif
time = 1564655240 us
--------------- round 135 ---------------
seed = 3480863651
maxLevel = 4
n164 is replaced by n740 with estimated error 0.04924
error = 0.04924
area = 2108
delay = 12.7
#gates = 850
output circuit appNtk/alu4_135_0.04924_2108_12.7.blif
time = 1571603403 us
--------------- round 136 ---------------
seed = 2774341954
maxLevel = 4
n1055 is replaced by n770 with estimated error 0.04871
error = 0.04871
area = 2099
delay = 12.7
#gates = 847
output circuit appNtk/alu4_136_0.04871_2099_12.7.blif
time = 1578542191 us
--------------- round 137 ---------------
seed = 3719361211
maxLevel = 4
n941 is replaced by one with estimated error 0.04785
error = 0.04785
area = 2091
delay = 12.7
#gates = 844
output circuit appNtk/alu4_137_0.04785_2091_12.7.blif
time = 1585428660 us
--------------- round 138 ---------------
seed = 720123382
maxLevel = 4
n472 is replaced by one with estimated error 0.04836
error = 0.04625
area = 2087
delay = 12.7
#gates = 843
output circuit appNtk/alu4_138_0.04625_2087_12.7.blif
time = 1592270002 us
--------------- round 139 ---------------
seed = 3995614563
maxLevel = 4
n145 is replaced by n168 with estimated error 0.04548
error = 0.04548
area = 2080
delay = 12.7
#gates = 841
output circuit appNtk/alu4_139_0.04548_2080_12.7.blif
time = 1599098856 us
--------------- round 140 ---------------
seed = 457273429
maxLevel = 4
n1020 is replaced by n415 with estimated error 0.04702
error = 0.04702
area = 2074
delay = 12.7
#gates = 839
output circuit appNtk/alu4_140_0.04702_2074_12.7.blif
time = 1605878859 us
--------------- round 141 ---------------
seed = 1536057884
maxLevel = 4
n503 is replaced by one with estimated error 0.04708
error = 0.0471
area = 2068
delay = 12.7
#gates = 836
output circuit appNtk/alu4_141_0.0471_2068_12.7.blif
time = 1612620496 us
--------------- round 142 ---------------
seed = 1742017977
maxLevel = 4
n327 is replaced by zero with estimated error 0.04751
error = 0.04751
area = 2062
delay = 12.7
#gates = 834
output circuit appNtk/alu4_142_0.04751_2062_12.7.blif
time = 1619319547 us
--------------- round 143 ---------------
seed = 2777985538
maxLevel = 4
n570 is replaced by zero with estimated error 0.04699
error = 0.04699
area = 2056
delay = 12.7
#gates = 832
output circuit appNtk/alu4_143_0.04699_2056_12.7.blif
time = 1625986179 us
--------------- round 144 ---------------
seed = 1545932637
maxLevel = 4
n972 is replaced by one with estimated error 0.04629
error = 0.04629
area = 2050
delay = 12.7
#gates = 830
output circuit appNtk/alu4_144_0.04629_2050_12.7.blif
time = 1632617112 us
--------------- round 145 ---------------
seed = 2014222257
maxLevel = 4
n894 is replaced by n1146 with estimated error 0.04778
error = 0.04778
area = 2046
delay = 12.7
#gates = 828
output circuit appNtk/alu4_145_0.04778_2046_12.7.blif
time = 1639216759 us
--------------- round 146 ---------------
seed = 1599690515
maxLevel = 4
n1070 is replaced by one with estimated error 0.04727
error = 0.04727
area = 2043
delay = 12.7
#gates = 827
output circuit appNtk/alu4_146_0.04727_2043_12.7.blif
time = 1645781867 us
--------------- round 147 ---------------
seed = 1330939008
maxLevel = 4
n1021 is replaced by zero with estimated error 0.04752
error = 0.04798
area = 2040
delay = 12.7
#gates = 826
output circuit appNtk/alu4_147_0.04798_2040_12.7.blif
time = 1652332199 us
--------------- round 148 ---------------
seed = 2787442854
maxLevel = 4
n1074 is replaced by zero with estimated error 0.0471
error = 0.0471
area = 2035
delay = 12.7
#gates = 824
output circuit appNtk/alu4_148_0.0471_2035_12.7.blif
time = 1658868012 us
--------------- round 149 ---------------
seed = 3938488971
maxLevel = 4
n163 is replaced by one with estimated error 0.0471
error = 0.0471
area = 2032
delay = 12.7
#gates = 822
output circuit appNtk/alu4_149_0.0471_2032_12.7.blif
time = 1665364622 us
--------------- round 150 ---------------
seed = 2411046901
maxLevel = 4
n1030 is replaced by one with estimated error 0.04812
error = 0.04812
area = 2029
delay = 12.7
#gates = 820
output circuit appNtk/alu4_150_0.04812_2029_12.7.blif
time = 1671826878 us
--------------- round 151 ---------------
seed = 3071121284
maxLevel = 4
n839 is replaced by n194 with estimated error 0.04701
error = 0.04701
area = 2026
delay = 12.7
#gates = 819
output circuit appNtk/alu4_151_0.04701_2026_12.7.blif
time = 1678268704 us
--------------- round 152 ---------------
seed = 2093679286
maxLevel = 4
n931 is replaced by n949 with estimated error 0.04745
error = 0.04745
area = 2018
delay = 12.7
#gates = 815
output circuit appNtk/alu4_152_0.04745_2018_12.7.blif
time = 1684695733 us
--------------- round 153 ---------------
seed = 2784204449
maxLevel = 4
n951 is replaced by n945 with estimated error 0.04704
error = 0.04704
area = 2011
delay = 12.7
#gates = 812
output circuit appNtk/alu4_153_0.04704_2011_12.7.blif
time = 1691066317 us
--------------- round 154 ---------------
seed = 672095828
maxLevel = 4
n434 is replaced by n92 with estimated error 0.04903
error = 0.04903
area = 2008
delay = 12.7
#gates = 811
output circuit appNtk/alu4_154_0.04903_2008_12.7.blif
time = 1697374965 us
--------------- round 155 ---------------
seed = 4035951516
maxLevel = 4
n952 is replaced by one with estimated error 0.04737
error = 0.04737
area = 2006
delay = 12.7
#gates = 810
output circuit appNtk/alu4_155_0.04737_2006_12.7.blif
time = 1703679365 us
--------------- round 156 ---------------
seed = 2626009263
maxLevel = 4
n928 is replaced by one with estimated error 0.04815
error = 0.04815
area = 2002
delay = 12.7
#gates = 809
output circuit appNtk/alu4_156_0.04815_2002_12.7.blif
time = 1709966424 us
--------------- round 157 ---------------
seed = 1941581271
maxLevel = 4
n450 is replaced by one with estimated error 0.0473
error = 0.0473
area = 1999
delay = 12.7
#gates = 808
output circuit appNtk/alu4_157_0.0473_1999_12.7.blif
time = 1716240954 us
--------------- round 158 ---------------
seed = 4107789065
maxLevel = 4
n936 is replaced by one with estimated error 0.04741
error = 0.04871
area = 1996
delay = 12.7
#gates = 807
output circuit appNtk/alu4_158_0.04871_1996_12.7.blif
time = 1722493214 us
--------------- round 159 ---------------
seed = 1791663659
maxLevel = 4
n1089 is replaced by zero with estimated error 0.04966
error = 0.04966
area = 1976
delay = 12.7
#gates = 801
output circuit appNtk/alu4_159_0.04966_1976_12.7.blif
time = 1728711557 us
--------------- round 160 ---------------
seed = 1926096380
maxLevel = 4
n987 is replaced by zero with estimated error 0.04963
error = 0.04963
area = 1970
delay = 12.7
#gates = 799
output circuit appNtk/alu4_160_0.04963_1970_12.7.blif
time = 1734833065 us
--------------- round 161 ---------------
seed = 4184081879
maxLevel = 4
n949 is replaced by one with estimated error 0.04778
error = 0.04778
area = 1967
delay = 12.7
#gates = 798
output circuit appNtk/alu4_161_0.04778_1967_12.7.blif
time = 1740939902 us
--------------- round 162 ---------------
seed = 3128731033
maxLevel = 4
n857 is replaced by n715 with estimated error 0.04952
error = 0.04952
area = 1963
delay = 12.7
#gates = 796
output circuit appNtk/alu4_162_0.04952_1963_12.7.blif
time = 1747020876 us
--------------- round 163 ---------------
seed = 1077145888
maxLevel = 4
n175 is replaced by n23 with estimated error 0.04933
error = 0.04933
area = 1960
delay = 12.7
#gates = 795
output circuit appNtk/alu4_163_0.04933_1960_12.7.blif
time = 1753075056 us
--------------- round 164 ---------------
seed = 4021031524
maxLevel = 4
exceed error bound
