 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: R-2020.09-SP5
Date   : Sat Jan 15 17:05:16 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: U2/cnt_col_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_x_reg_11__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  U2/cnt_col_reg_1_/CLK (DFFSSRX1_HVT)                  0.0000 #   0.0000 r
  U2/cnt_col_reg_1_/Q (DFFSSRX1_HVT)                    0.2456     0.2456 r
  U2/cnt_col[1] (hog_counter)                           0.0000     0.2456 r
  U1/cnt_col[1] (HOG_BITWIDTH8)                         0.0000     0.2456 r
  U1/U777/Y (INVX0_HVT)                                 0.0761     0.3216 f
  U1/U821/Y (AND3X1_HVT)                                0.1536     0.4752 f
  U1/U4151/Y (NAND2X0_HVT)                              0.0795     0.5547 r
  U1/U4152/SO (HADDX1_HVT)                              0.1655     0.7203 f
  U1/U3200/Y (AND3X1_HVT)                               0.1173     0.8375 f
  U1/U1634/Y (NAND2X0_HVT)                              0.1229     0.9605 r
  U1/U855/Y (INVX0_HVT)                                 0.1266     1.0871 f
  U1/U799/Y (INVX0_HVT)                                 0.1495     1.2366 r
  U1/U1398/Y (INVX4_HVT)                                0.1222     1.3588 f
  U1/U1078/Y (AOI22X1_HVT)                              0.1659     1.5247 r
  U1/U3740/Y (NAND3X0_HVT)                              0.0643     1.5890 f
  U1/U7838/Y (NOR4X1_HVT)                               0.1612     1.7502 r
  U1/U2057/Y (AND3X1_HVT)                               0.1104     1.8606 r
  U1/U2058/Y (INVX0_HVT)                                0.0684     1.9290 f
  U1/U9085/Y (NAND2X0_HVT)                              0.0792     2.0082 r
  U1/U9090/CO (FADDX1_HVT)                              0.1433     2.1515 r
  U1/U9089/CO (FADDX1_HVT)                              0.1420     2.2935 r
  U1/U9088/CO (FADDX1_HVT)                              0.1420     2.4355 r
  U1/U9087/CO (FADDX1_HVT)                              0.1420     2.5775 r
  U1/U9086/CO (FADDX1_HVT)                              0.1420     2.7194 r
  U1/U9127/CO (FADDX1_HVT)                              0.1420     2.8614 r
  U1/U9128/S (FADDX1_HVT)                               0.2079     3.0693 f
  U1/sum_x_reg_11__2__7_/D (DFFSSRX1_HVT)               0.0000     3.0693 f
  data arrival time                                                3.0693

  clock clk (rise edge)                                 3.2000     3.2000
  clock network delay (ideal)                           0.0000     3.2000
  U1/sum_x_reg_11__2__7_/CLK (DFFSSRX1_HVT)             0.0000     3.2000 r
  library setup time                                   -0.1157     3.0843
  data required time                                               3.0843
  --------------------------------------------------------------------------
  data required time                                               3.0843
  data arrival time                                               -3.0693
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0150


1
