{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 09:42:19 2014 " "Info: Processing started: Wed Sep 24 09:42:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3BitALU -c 3BitALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3BitALU -c 3BitALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3bitalu.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file 3bitalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversion " "Info: Found entity 1: conversion" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 slice " "Info: Found entity 2: slice" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 threeBitOUT " "Info: Found entity 3: threeBitOUT" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lhs 3BitALU.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at 3BitALU.v(23): created implicit net for \"lhs\"" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rhs 3BitALU.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at 3BitALU.v(23): created implicit net for \"rhs\"" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "3BitALU.v(50) " "Critical Warning (10846): Verilog HDL Instantiation warning at 3BitALU.v(50): instance has no name" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "3BitALU.v(51) " "Critical Warning (10846): Verilog HDL Instantiation warning at 3BitALU.v(51): instance has no name" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "3BitALU.v(52) " "Critical Warning (10846): Verilog HDL Instantiation warning at 3BitALU.v(52): instance has no name" {  } { { "3BitALU.v" "" { Text "U:/ECE450/Lab2/3BitALU.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "3BitALU " "Error: Top-level design entity \"3BitALU\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Error: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 24 09:42:20 2014 " "Error: Processing ended: Wed Sep 24 09:42:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
