# Processor
Author: Clayton Shafer
This repository contains parts of a 5 stage RISC CPU, written in Verilog as a class project. All rights reserved. 
