-- VHDL for IBM SMS ALD page 18.14.03.1
-- Title: ADDRESS CH CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/12/2020 1:17:25 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_14_03_1_ADDRESS_CH_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		PS_ADDR_CH_VC_GROUP_ONE:	 in STD_LOGIC;
		PS_ADDR_CH_VC_GROUP_TWO:	 in STD_LOGIC;
		MV_3RD_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_1:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_START_RESET:	 in STD_LOGIC;
		MS_ADDRESS_CH_ERROR:	 out STD_LOGIC;
		LAMP_15A1F19:	 out STD_LOGIC;
		LAMP_11C8A07:	 out STD_LOGIC);
end ALD_18_14_03_1_ADDRESS_CH_CHECK;

architecture behavioral of ALD_18_14_03_1_ADDRESS_CH_CHECK is 

	signal OUT_5A_D: STD_LOGIC;
	signal OUT_4A_R: STD_LOGIC;
	signal OUT_2A_P: STD_LOGIC;
	signal OUT_1A_C: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_3C_F: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_B: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_5E_R: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_4F_B: STD_LOGIC;
	signal OUT_5G_F: STD_LOGIC;
	signal OUT_5H_R: STD_LOGIC;
	signal OUT_4H_B: STD_LOGIC;
	signal OUT_4H_B_Latch: STD_LOGIC;
	signal OUT_3H_R: STD_LOGIC;
	signal OUT_2H_Q: STD_LOGIC;
	signal OUT_5I_D: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_3I_D: STD_LOGIC;
	signal OUT_3I_D_Latch: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_5I: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;

begin

	OUT_5A_D <= NOT PS_ADDR_CH_VC_GROUP_ONE;
	OUT_4A_R <= NOT OUT_2H_Q;
	OUT_2A_P <= NOT(PS_ERROR_SAMPLE AND OUT_2E_D );
	OUT_1A_C <= OUT_2A_P;
	OUT_4B_C <= NOT OUT_5A_D;
	OUT_2B_D <= NOT OUT_1A_C;
	LAMP_15A1F19 <= OUT_2B_D;
	OUT_4C_B <= NOT PS_ADDR_CH_VC_GROUP_TWO;
	OUT_3C_F <= NOT OUT_DOT_4C;
	OUT_2C_C <= NOT OUT_1A_C;
	LAMP_11C8A07 <= OUT_2C_C;
	OUT_5D_C <= NOT PS_ADDR_CH_VC_GROUP_TWO;
	OUT_4D_B <= NOT PS_ADDR_CH_VC_GROUP_ONE;
	OUT_3D_R <= NOT OUT_DOT_4F;
	OUT_5E_R <= NOT(PS_1401_MODE AND PS_LOGIC_GATE_A_1 );
	OUT_4E_D <= NOT OUT_5D_C;

	SMS_DEZ_2E: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_5E_R,	-- Pin Q
		ACSET => OUT_5F_C,	-- Pin R
		DCSET => MV_3RD_CHECK_TEST_SWITCH,	-- Pin K
		DCRESET => MS_START_RESET,	-- Pin P
		GATEOFF => '0',	-- Pin L
		DCRFORCE => OUT_3H_R,	-- Pin U
		OUTON => OUT_2E_D,
		OUTOFF => OUT_2E_C,
		DCSFORCE => OPEN );

	OUT_5F_C <= NOT PS_2ND_CLOCK_PULSE_2;
	OUT_4F_B <= NOT OUT_2H_Q;
	OUT_5G_F <= NOT PS_2ND_CLOCK_PULSE_2;
	OUT_5H_R <= NOT OUT_DOT_4F;
	OUT_4H_B_Latch <= NOT OUT_DOT_3D;
	OUT_3H_R <= NOT OUT_DOT_4H;
	OUT_2H_Q <= OUT_2E_C;
	OUT_5I_D <= NOT OUT_DOT_4C;
	OUT_4I_C <= NOT OUT_DOT_5I;
	OUT_3I_D_Latch <= NOT OUT_DOT_4H;
	OUT_DOT_4C <= OUT_4A_R OR OUT_4B_C OR OUT_4C_B;
	OUT_DOT_5I <= OUT_5G_F OR OUT_5H_R OR OUT_5I_D;
	OUT_DOT_4H <= OUT_4H_B OR OUT_4I_C;
	OUT_DOT_4F <= OUT_4D_B OR OUT_4E_D OR OUT_4F_B;
	OUT_DOT_3D <= OUT_3C_F OR OUT_3D_R OR OUT_3I_D;

	MS_ADDRESS_CH_ERROR <= OUT_1A_C;

	Latch_4H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4H_B_Latch,
		Q => OUT_4H_B,
		QBar => OPEN );

	Latch_3I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3I_D_Latch,
		Q => OUT_3I_D,
		QBar => OPEN );


end;
