INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sim_1/imports/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sim_1/imports/new/main_tb.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Documents/EECE6017C-Embedded Sys/Lab/lab2-20181001T171250Z-001/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
