From ca5b8634984601f90056aa72e15820f7723c5fed Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Jo=C3=A3o=20Henrique=20Ferreira=20de=20Freitas?=
 <joaohf@gmail.com>
Date: Sun, 3 Sep 2023 15:57:18 -0300
Subject: [PATCH 2/2] Enable the correct ifdef branch when x32 is enabled

---
 erts/lib_src/pthread/ethread.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/erts/lib_src/pthread/ethread.c b/erts/lib_src/pthread/ethread.c
index da4f1af11d..6b610d075c 100644
--- a/erts/lib_src/pthread/ethread.c
+++ b/erts/lib_src/pthread/ethread.c
@@ -190,7 +190,7 @@ ppc_init__(void)
 void
 ethr_x86_cpuid__(int *eax, int *ebx, int *ecx, int *edx)
 {
-#if ETHR_SIZEOF_PTR == 4
+#if ETHR_SIZEOF_PTR == 4 && !defined(__ILP32__)
     int have_cpuid;
     /*
      * If it is possible to toggle eflags bit 21,
@@ -217,7 +217,7 @@ ethr_x86_cpuid__(int *eax, int *ebx, int *ecx, int *edx)
 	return;
     }
 #endif
-#if ETHR_SIZEOF_PTR == 4 && defined(__PIC__) && __PIC__
+#if ETHR_SIZEOF_PTR == 4 && defined(__PIC__) && __PIC__ && !defined(__ILP32__)
     /*
      * When position independent code is used in 32-bit mode, the B register
      * is used for storage of global offset table address, and we may not
-- 
2.40.1

