// Seed: 2592901634
module module_0;
  wire id_1;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39,
    parameter id_7 = 32'd98
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  inout tri1 id_5;
  input wire id_4;
  module_0 modCall_1 ();
  output wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  ;
  assign id_5 = id_4;
  assign id_5 = ((id_8) == id_7);
  logic [id_7 : id_3] id_9;
  ;
  assign id_9 = -1'b0 < 1 ? ~id_9 === id_9 : -1'b0 - 1;
endmodule
