5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real3.7.vcd) 2 -o (real3.7.cdd) 2 -v (real3.7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real3.7.v 8 31 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1110008 1 0 63 0 64 53 0 -123.456000
1 b 2 11 1070008 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 c 3 12 1070008 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real3.7.v 14 20 1 
2 2 15 15 15 6000c 1 0 1004 0 0 64 20 1 123.456
2 3 15 15 15 5000c 1 4d 1004 2 0 64 54 0 -123.456000
2 4 15 15 15 10001 0 1 1410 0 0 64 37 a
2 5 15 15 15 1000c 1 37 16 3 4
2 6 16 16 16 50005 1 1 1004 0 0 64 37 a
2 7 16 16 16 10001 0 1 1410 0 0 32 33 b
2 8 16 16 16 10005 1 37 16 6 7
2 9 17 17 17 50008 1 0 21004 0 0 1 16 0 0
2 10 17 17 17 10001 0 1 1410 0 0 1 1 c
2 11 17 17 17 10008 1 37 16 9 10
2 12 18 18 18 20002 1 0 1008 0 0 32 48 5 0
2 13 18 18 18 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 19 19 19 c000e 1 0 1008 0 0 32 48 7b 0
2 15 19 19 19 b000e 1 4d 1008 14 0 32 50 0 ffffffff 7a ffffff85 0 0
2 16 19 19 19 60006 1 1 1008 0 0 32 33 b
2 17 19 19 19 5000f 1 11 201008 15 16 1 18 0 1 0 1 0 0
2 18 19 19 19 10001 0 1 1410 0 0 1 1 c
2 19 19 19 19 1000f 1 37 1a 17 18
4 5 11 8 8 5
4 8 0 11 11 5
4 11 0 13 13 5
4 13 0 19 0 5
4 19 0 0 0 5
3 1 main.u$1 "main.u$1" 0 real3.7.v 22 29 1 
