
BMSContactorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050dc  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800526c  0800526c  0000626c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052d8  080052d8  0000703c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080052d8  080052d8  000062d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052e0  080052e0  0000703c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052e0  080052e0  000062e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052e4  080052e4  000062e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000003c  20000000  080052e8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  2000003c  08005324  0000703c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08005324  00007180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7bd  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002234  00000000  00000000  00014829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00016a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f6  00000000  00000000  000174d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fc12  00000000  00000000  00017cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d060  00000000  00000000  000378e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c145d  00000000  00000000  00044940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105d9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cc8  00000000  00000000  00105de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00108aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000003c 	.word	0x2000003c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005254 	.word	0x08005254

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000040 	.word	0x20000040
 80001cc:	08005254 	.word	0x08005254

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	@ 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__aeabi_frsub>:
 800097c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000980:	e002      	b.n	8000988 <__addsf3>
 8000982:	bf00      	nop

08000984 <__aeabi_fsub>:
 8000984:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000988 <__addsf3>:
 8000988:	0042      	lsls	r2, r0, #1
 800098a:	bf1f      	itttt	ne
 800098c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000990:	ea92 0f03 	teqne	r2, r3
 8000994:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000998:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800099c:	d06a      	beq.n	8000a74 <__addsf3+0xec>
 800099e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009a6:	bfc1      	itttt	gt
 80009a8:	18d2      	addgt	r2, r2, r3
 80009aa:	4041      	eorgt	r1, r0
 80009ac:	4048      	eorgt	r0, r1
 80009ae:	4041      	eorgt	r1, r0
 80009b0:	bfb8      	it	lt
 80009b2:	425b      	neglt	r3, r3
 80009b4:	2b19      	cmp	r3, #25
 80009b6:	bf88      	it	hi
 80009b8:	4770      	bxhi	lr
 80009ba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009be:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009c2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009c6:	bf18      	it	ne
 80009c8:	4240      	negne	r0, r0
 80009ca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009d2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4249      	negne	r1, r1
 80009da:	ea92 0f03 	teq	r2, r3
 80009de:	d03f      	beq.n	8000a60 <__addsf3+0xd8>
 80009e0:	f1a2 0201 	sub.w	r2, r2, #1
 80009e4:	fa41 fc03 	asr.w	ip, r1, r3
 80009e8:	eb10 000c 	adds.w	r0, r0, ip
 80009ec:	f1c3 0320 	rsb	r3, r3, #32
 80009f0:	fa01 f103 	lsl.w	r1, r1, r3
 80009f4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009f8:	d502      	bpl.n	8000a00 <__addsf3+0x78>
 80009fa:	4249      	negs	r1, r1
 80009fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a04:	d313      	bcc.n	8000a2e <__addsf3+0xa6>
 8000a06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a0a:	d306      	bcc.n	8000a1a <__addsf3+0x92>
 8000a0c:	0840      	lsrs	r0, r0, #1
 8000a0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a12:	f102 0201 	add.w	r2, r2, #1
 8000a16:	2afe      	cmp	r2, #254	@ 0xfe
 8000a18:	d251      	bcs.n	8000abe <__addsf3+0x136>
 8000a1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a22:	bf08      	it	eq
 8000a24:	f020 0001 	biceq.w	r0, r0, #1
 8000a28:	ea40 0003 	orr.w	r0, r0, r3
 8000a2c:	4770      	bx	lr
 8000a2e:	0049      	lsls	r1, r1, #1
 8000a30:	eb40 0000 	adc.w	r0, r0, r0
 8000a34:	3a01      	subs	r2, #1
 8000a36:	bf28      	it	cs
 8000a38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a3c:	d2ed      	bcs.n	8000a1a <__addsf3+0x92>
 8000a3e:	fab0 fc80 	clz	ip, r0
 8000a42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a46:	ebb2 020c 	subs.w	r2, r2, ip
 8000a4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a4e:	bfaa      	itet	ge
 8000a50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a54:	4252      	neglt	r2, r2
 8000a56:	4318      	orrge	r0, r3
 8000a58:	bfbc      	itt	lt
 8000a5a:	40d0      	lsrlt	r0, r2
 8000a5c:	4318      	orrlt	r0, r3
 8000a5e:	4770      	bx	lr
 8000a60:	f092 0f00 	teq	r2, #0
 8000a64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a68:	bf06      	itte	eq
 8000a6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a6e:	3201      	addeq	r2, #1
 8000a70:	3b01      	subne	r3, #1
 8000a72:	e7b5      	b.n	80009e0 <__addsf3+0x58>
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d021      	beq.n	8000ac8 <__addsf3+0x140>
 8000a84:	ea92 0f03 	teq	r2, r3
 8000a88:	d004      	beq.n	8000a94 <__addsf3+0x10c>
 8000a8a:	f092 0f00 	teq	r2, #0
 8000a8e:	bf08      	it	eq
 8000a90:	4608      	moveq	r0, r1
 8000a92:	4770      	bx	lr
 8000a94:	ea90 0f01 	teq	r0, r1
 8000a98:	bf1c      	itt	ne
 8000a9a:	2000      	movne	r0, #0
 8000a9c:	4770      	bxne	lr
 8000a9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000aa2:	d104      	bne.n	8000aae <__addsf3+0x126>
 8000aa4:	0040      	lsls	r0, r0, #1
 8000aa6:	bf28      	it	cs
 8000aa8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000aac:	4770      	bx	lr
 8000aae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ab2:	bf3c      	itt	cc
 8000ab4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ab8:	4770      	bxcc	lr
 8000aba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000abe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ac2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac6:	4770      	bx	lr
 8000ac8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000acc:	bf16      	itet	ne
 8000ace:	4608      	movne	r0, r1
 8000ad0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ad4:	4601      	movne	r1, r0
 8000ad6:	0242      	lsls	r2, r0, #9
 8000ad8:	bf06      	itte	eq
 8000ada:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ade:	ea90 0f01 	teqeq	r0, r1
 8000ae2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_ui2f>:
 8000ae8:	f04f 0300 	mov.w	r3, #0
 8000aec:	e004      	b.n	8000af8 <__aeabi_i2f+0x8>
 8000aee:	bf00      	nop

08000af0 <__aeabi_i2f>:
 8000af0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000af4:	bf48      	it	mi
 8000af6:	4240      	negmi	r0, r0
 8000af8:	ea5f 0c00 	movs.w	ip, r0
 8000afc:	bf08      	it	eq
 8000afe:	4770      	bxeq	lr
 8000b00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b04:	4601      	mov	r1, r0
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	e01c      	b.n	8000b46 <__aeabi_l2f+0x2a>

08000b0c <__aeabi_ul2f>:
 8000b0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b10:	bf08      	it	eq
 8000b12:	4770      	bxeq	lr
 8000b14:	f04f 0300 	mov.w	r3, #0
 8000b18:	e00a      	b.n	8000b30 <__aeabi_l2f+0x14>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_l2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b28:	d502      	bpl.n	8000b30 <__aeabi_l2f+0x14>
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b30:	ea5f 0c01 	movs.w	ip, r1
 8000b34:	bf02      	ittt	eq
 8000b36:	4684      	moveq	ip, r0
 8000b38:	4601      	moveq	r1, r0
 8000b3a:	2000      	moveq	r0, #0
 8000b3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b40:	bf08      	it	eq
 8000b42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b4a:	fabc f28c 	clz	r2, ip
 8000b4e:	3a08      	subs	r2, #8
 8000b50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b54:	db10      	blt.n	8000b78 <__aeabi_l2f+0x5c>
 8000b56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b5a:	4463      	add	r3, ip
 8000b5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b60:	f1c2 0220 	rsb	r2, r2, #32
 8000b64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b68:	fa20 f202 	lsr.w	r2, r0, r2
 8000b6c:	eb43 0002 	adc.w	r0, r3, r2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f102 0220 	add.w	r2, r2, #32
 8000b7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b88:	fa21 f202 	lsr.w	r2, r1, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_ldivmod>:
 8000b98:	b97b      	cbnz	r3, 8000bba <__aeabi_ldivmod+0x22>
 8000b9a:	b972      	cbnz	r2, 8000bba <__aeabi_ldivmod+0x22>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bfbe      	ittt	lt
 8000ba0:	2000      	movlt	r0, #0
 8000ba2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ba6:	e006      	blt.n	8000bb6 <__aeabi_ldivmod+0x1e>
 8000ba8:	bf08      	it	eq
 8000baa:	2800      	cmpeq	r0, #0
 8000bac:	bf1c      	itt	ne
 8000bae:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bb6:	f000 ba29 	b.w	800100c <__aeabi_idiv0>
 8000bba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc2:	2900      	cmp	r1, #0
 8000bc4:	db09      	blt.n	8000bda <__aeabi_ldivmod+0x42>
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	db1a      	blt.n	8000c00 <__aeabi_ldivmod+0x68>
 8000bca:	f000 f8a3 	bl	8000d14 <__udivmoddi4>
 8000bce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd6:	b004      	add	sp, #16
 8000bd8:	4770      	bx	lr
 8000bda:	4240      	negs	r0, r0
 8000bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db1b      	blt.n	8000c1c <__aeabi_ldivmod+0x84>
 8000be4:	f000 f896 	bl	8000d14 <__udivmoddi4>
 8000be8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf0:	b004      	add	sp, #16
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	4252      	negs	r2, r2
 8000bfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfe:	4770      	bx	lr
 8000c00:	4252      	negs	r2, r2
 8000c02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c06:	f000 f885 	bl	8000d14 <__udivmoddi4>
 8000c0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c12:	b004      	add	sp, #16
 8000c14:	4240      	negs	r0, r0
 8000c16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c1a:	4770      	bx	lr
 8000c1c:	4252      	negs	r2, r2
 8000c1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c22:	f000 f877 	bl	8000d14 <__udivmoddi4>
 8000c26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c2e:	b004      	add	sp, #16
 8000c30:	4252      	negs	r2, r2
 8000c32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c4c:	f000 b9de 	b.w	800100c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f85c 	bl	8000d14 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f000 fa2d 	bl	80010d0 <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b82a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f825 	bl	8000cd8 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_f2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	f7ff fc05 	bl	80004a8 <__aeabi_f2d>
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <__aeabi_f2ulz+0x38>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	4606      	mov	r6, r0
 8000ca4:	460f      	mov	r7, r1
 8000ca6:	f7ff fc57 	bl	8000558 <__aeabi_dmul>
 8000caa:	f000 fa39 	bl	8001120 <__aeabi_d2uiz>
 8000cae:	4604      	mov	r4, r0
 8000cb0:	f7ff fbd8 	bl	8000464 <__aeabi_ui2d>
 8000cb4:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <__aeabi_f2ulz+0x3c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f7ff fc4e 	bl	8000558 <__aeabi_dmul>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	4639      	mov	r1, r7
 8000cc4:	f7ff fa90 	bl	80001e8 <__aeabi_dsub>
 8000cc8:	f000 fa2a 	bl	8001120 <__aeabi_d2uiz>
 8000ccc:	4621      	mov	r1, r4
 8000cce:	bdd0      	pop	{r4, r6, r7, pc}
 8000cd0:	3df00000 	.word	0x3df00000
 8000cd4:	41f00000 	.word	0x41f00000

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc39 	bl	8000558 <__aeabi_dmul>
 8000ce6:	f000 fa1b 	bl	8001120 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fbba 	bl	8000464 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc30 	bl	8000558 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fa72 	bl	80001e8 <__aeabi_dsub>
 8000d04:	f000 fa0c 	bl	8001120 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9d08      	ldr	r5, [sp, #32]
 8000d1a:	468e      	mov	lr, r1
 8000d1c:	4604      	mov	r4, r0
 8000d1e:	4688      	mov	r8, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14a      	bne.n	8000dba <__udivmoddi4+0xa6>
 8000d24:	428a      	cmp	r2, r1
 8000d26:	4617      	mov	r7, r2
 8000d28:	d962      	bls.n	8000df0 <__udivmoddi4+0xdc>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	b14e      	cbz	r6, 8000d44 <__udivmoddi4+0x30>
 8000d30:	f1c6 0320 	rsb	r3, r6, #32
 8000d34:	fa01 f806 	lsl.w	r8, r1, r6
 8000d38:	fa20 f303 	lsr.w	r3, r0, r3
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	ea43 0808 	orr.w	r8, r3, r8
 8000d42:	40b4      	lsls	r4, r6
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	fa1f fc87 	uxth.w	ip, r7
 8000d4c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d50:	0c23      	lsrs	r3, r4, #16
 8000d52:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d56:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x62>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d68:	f080 80ea 	bcs.w	8000f40 <__udivmoddi4+0x22c>
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	f240 80e7 	bls.w	8000f40 <__udivmoddi4+0x22c>
 8000d72:	3902      	subs	r1, #2
 8000d74:	443b      	add	r3, r7
 8000d76:	1a9a      	subs	r2, r3, r2
 8000d78:	b2a3      	uxth	r3, r4
 8000d7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d86:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8a:	459c      	cmp	ip, r3
 8000d8c:	d909      	bls.n	8000da2 <__udivmoddi4+0x8e>
 8000d8e:	18fb      	adds	r3, r7, r3
 8000d90:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d94:	f080 80d6 	bcs.w	8000f44 <__udivmoddi4+0x230>
 8000d98:	459c      	cmp	ip, r3
 8000d9a:	f240 80d3 	bls.w	8000f44 <__udivmoddi4+0x230>
 8000d9e:	443b      	add	r3, r7
 8000da0:	3802      	subs	r0, #2
 8000da2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000da6:	eba3 030c 	sub.w	r3, r3, ip
 8000daa:	2100      	movs	r1, #0
 8000dac:	b11d      	cbz	r5, 8000db6 <__udivmoddi4+0xa2>
 8000dae:	40f3      	lsrs	r3, r6
 8000db0:	2200      	movs	r2, #0
 8000db2:	e9c5 3200 	strd	r3, r2, [r5]
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d905      	bls.n	8000dca <__udivmoddi4+0xb6>
 8000dbe:	b10d      	cbz	r5, 8000dc4 <__udivmoddi4+0xb0>
 8000dc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4608      	mov	r0, r1
 8000dc8:	e7f5      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000dca:	fab3 f183 	clz	r1, r3
 8000dce:	2900      	cmp	r1, #0
 8000dd0:	d146      	bne.n	8000e60 <__udivmoddi4+0x14c>
 8000dd2:	4573      	cmp	r3, lr
 8000dd4:	d302      	bcc.n	8000ddc <__udivmoddi4+0xc8>
 8000dd6:	4282      	cmp	r2, r0
 8000dd8:	f200 8105 	bhi.w	8000fe6 <__udivmoddi4+0x2d2>
 8000ddc:	1a84      	subs	r4, r0, r2
 8000dde:	eb6e 0203 	sbc.w	r2, lr, r3
 8000de2:	2001      	movs	r0, #1
 8000de4:	4690      	mov	r8, r2
 8000de6:	2d00      	cmp	r5, #0
 8000de8:	d0e5      	beq.n	8000db6 <__udivmoddi4+0xa2>
 8000dea:	e9c5 4800 	strd	r4, r8, [r5]
 8000dee:	e7e2      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000df0:	2a00      	cmp	r2, #0
 8000df2:	f000 8090 	beq.w	8000f16 <__udivmoddi4+0x202>
 8000df6:	fab2 f682 	clz	r6, r2
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	f040 80a4 	bne.w	8000f48 <__udivmoddi4+0x234>
 8000e00:	1a8a      	subs	r2, r1, r2
 8000e02:	0c03      	lsrs	r3, r0, #16
 8000e04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e08:	b280      	uxth	r0, r0
 8000e0a:	b2bc      	uxth	r4, r7
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e12:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x11e>
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e28:	d202      	bcs.n	8000e30 <__udivmoddi4+0x11c>
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	f200 80e0 	bhi.w	8000ff0 <__udivmoddi4+0x2dc>
 8000e30:	46c4      	mov	ip, r8
 8000e32:	1a9b      	subs	r3, r3, r2
 8000e34:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e38:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e3c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e40:	fb02 f404 	mul.w	r4, r2, r4
 8000e44:	429c      	cmp	r4, r3
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0x144>
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x142>
 8000e50:	429c      	cmp	r4, r3
 8000e52:	f200 80ca 	bhi.w	8000fea <__udivmoddi4+0x2d6>
 8000e56:	4602      	mov	r2, r0
 8000e58:	1b1b      	subs	r3, r3, r4
 8000e5a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e5e:	e7a5      	b.n	8000dac <__udivmoddi4+0x98>
 8000e60:	f1c1 0620 	rsb	r6, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6a:	431f      	orrs	r7, r3
 8000e6c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e70:	fa20 f306 	lsr.w	r3, r0, r6
 8000e74:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e78:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e82:	fa1f fc87 	uxth.w	ip, r7
 8000e86:	fbbe f0f9 	udiv	r0, lr, r9
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e90:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e94:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9e:	d909      	bls.n	8000eb4 <__udivmoddi4+0x1a0>
 8000ea0:	193c      	adds	r4, r7, r4
 8000ea2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ea6:	f080 809c 	bcs.w	8000fe2 <__udivmoddi4+0x2ce>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f240 8099 	bls.w	8000fe2 <__udivmoddi4+0x2ce>
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	443c      	add	r4, r7
 8000eb4:	eba4 040e 	sub.w	r4, r4, lr
 8000eb8:	fa1f fe83 	uxth.w	lr, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ec8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ecc:	45a4      	cmp	ip, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1ce>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ed6:	f080 8082 	bcs.w	8000fde <__udivmoddi4+0x2ca>
 8000eda:	45a4      	cmp	ip, r4
 8000edc:	d97f      	bls.n	8000fde <__udivmoddi4+0x2ca>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	443c      	add	r4, r7
 8000ee2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ee6:	eba4 040c 	sub.w	r4, r4, ip
 8000eea:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eee:	4564      	cmp	r4, ip
 8000ef0:	4673      	mov	r3, lr
 8000ef2:	46e1      	mov	r9, ip
 8000ef4:	d362      	bcc.n	8000fbc <__udivmoddi4+0x2a8>
 8000ef6:	d05f      	beq.n	8000fb8 <__udivmoddi4+0x2a4>
 8000ef8:	b15d      	cbz	r5, 8000f12 <__udivmoddi4+0x1fe>
 8000efa:	ebb8 0203 	subs.w	r2, r8, r3
 8000efe:	eb64 0409 	sbc.w	r4, r4, r9
 8000f02:	fa04 f606 	lsl.w	r6, r4, r6
 8000f06:	fa22 f301 	lsr.w	r3, r2, r1
 8000f0a:	431e      	orrs	r6, r3
 8000f0c:	40cc      	lsrs	r4, r1
 8000f0e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f12:	2100      	movs	r1, #0
 8000f14:	e74f      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000f16:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f1a:	0c01      	lsrs	r1, r0, #16
 8000f1c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f20:	b280      	uxth	r0, r0
 8000f22:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f26:	463b      	mov	r3, r7
 8000f28:	4638      	mov	r0, r7
 8000f2a:	463c      	mov	r4, r7
 8000f2c:	46b8      	mov	r8, r7
 8000f2e:	46be      	mov	lr, r7
 8000f30:	2620      	movs	r6, #32
 8000f32:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f36:	eba2 0208 	sub.w	r2, r2, r8
 8000f3a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f3e:	e766      	b.n	8000e0e <__udivmoddi4+0xfa>
 8000f40:	4601      	mov	r1, r0
 8000f42:	e718      	b.n	8000d76 <__udivmoddi4+0x62>
 8000f44:	4610      	mov	r0, r2
 8000f46:	e72c      	b.n	8000da2 <__udivmoddi4+0x8e>
 8000f48:	f1c6 0220 	rsb	r2, r6, #32
 8000f4c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f50:	40b7      	lsls	r7, r6
 8000f52:	40b1      	lsls	r1, r6
 8000f54:	fa20 f202 	lsr.w	r2, r0, r2
 8000f58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f62:	b2bc      	uxth	r4, r7
 8000f64:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f6e:	fb08 f904 	mul.w	r9, r8, r4
 8000f72:	40b0      	lsls	r0, r6
 8000f74:	4589      	cmp	r9, r1
 8000f76:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f7a:	b280      	uxth	r0, r0
 8000f7c:	d93e      	bls.n	8000ffc <__udivmoddi4+0x2e8>
 8000f7e:	1879      	adds	r1, r7, r1
 8000f80:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f84:	d201      	bcs.n	8000f8a <__udivmoddi4+0x276>
 8000f86:	4589      	cmp	r9, r1
 8000f88:	d81f      	bhi.n	8000fca <__udivmoddi4+0x2b6>
 8000f8a:	eba1 0109 	sub.w	r1, r1, r9
 8000f8e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f92:	fb09 f804 	mul.w	r8, r9, r4
 8000f96:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f9a:	b292      	uxth	r2, r2
 8000f9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa0:	4542      	cmp	r2, r8
 8000fa2:	d229      	bcs.n	8000ff8 <__udivmoddi4+0x2e4>
 8000fa4:	18ba      	adds	r2, r7, r2
 8000fa6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000faa:	d2c4      	bcs.n	8000f36 <__udivmoddi4+0x222>
 8000fac:	4542      	cmp	r2, r8
 8000fae:	d2c2      	bcs.n	8000f36 <__udivmoddi4+0x222>
 8000fb0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fb4:	443a      	add	r2, r7
 8000fb6:	e7be      	b.n	8000f36 <__udivmoddi4+0x222>
 8000fb8:	45f0      	cmp	r8, lr
 8000fba:	d29d      	bcs.n	8000ef8 <__udivmoddi4+0x1e4>
 8000fbc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fc0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fc4:	3801      	subs	r0, #1
 8000fc6:	46e1      	mov	r9, ip
 8000fc8:	e796      	b.n	8000ef8 <__udivmoddi4+0x1e4>
 8000fca:	eba7 0909 	sub.w	r9, r7, r9
 8000fce:	4449      	add	r1, r9
 8000fd0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fd4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd8:	fb09 f804 	mul.w	r8, r9, r4
 8000fdc:	e7db      	b.n	8000f96 <__udivmoddi4+0x282>
 8000fde:	4673      	mov	r3, lr
 8000fe0:	e77f      	b.n	8000ee2 <__udivmoddi4+0x1ce>
 8000fe2:	4650      	mov	r0, sl
 8000fe4:	e766      	b.n	8000eb4 <__udivmoddi4+0x1a0>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e6fd      	b.n	8000de6 <__udivmoddi4+0xd2>
 8000fea:	443b      	add	r3, r7
 8000fec:	3a02      	subs	r2, #2
 8000fee:	e733      	b.n	8000e58 <__udivmoddi4+0x144>
 8000ff0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff4:	443b      	add	r3, r7
 8000ff6:	e71c      	b.n	8000e32 <__udivmoddi4+0x11e>
 8000ff8:	4649      	mov	r1, r9
 8000ffa:	e79c      	b.n	8000f36 <__udivmoddi4+0x222>
 8000ffc:	eba1 0109 	sub.w	r1, r1, r9
 8001000:	46c4      	mov	ip, r8
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	e7c4      	b.n	8000f96 <__udivmoddi4+0x282>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <__gedf2>:
 8001010:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001014:	e006      	b.n	8001024 <__cmpdf2+0x4>
 8001016:	bf00      	nop

08001018 <__ledf2>:
 8001018:	f04f 0c01 	mov.w	ip, #1
 800101c:	e002      	b.n	8001024 <__cmpdf2+0x4>
 800101e:	bf00      	nop

08001020 <__cmpdf2>:
 8001020:	f04f 0c01 	mov.w	ip, #1
 8001024:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001028:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800102c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001030:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001034:	bf18      	it	ne
 8001036:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800103a:	d01b      	beq.n	8001074 <__cmpdf2+0x54>
 800103c:	b001      	add	sp, #4
 800103e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8001042:	bf0c      	ite	eq
 8001044:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8001048:	ea91 0f03 	teqne	r1, r3
 800104c:	bf02      	ittt	eq
 800104e:	ea90 0f02 	teqeq	r0, r2
 8001052:	2000      	moveq	r0, #0
 8001054:	4770      	bxeq	lr
 8001056:	f110 0f00 	cmn.w	r0, #0
 800105a:	ea91 0f03 	teq	r1, r3
 800105e:	bf58      	it	pl
 8001060:	4299      	cmppl	r1, r3
 8001062:	bf08      	it	eq
 8001064:	4290      	cmpeq	r0, r2
 8001066:	bf2c      	ite	cs
 8001068:	17d8      	asrcs	r0, r3, #31
 800106a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800106e:	f040 0001 	orr.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8001078:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800107c:	d102      	bne.n	8001084 <__cmpdf2+0x64>
 800107e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8001082:	d107      	bne.n	8001094 <__cmpdf2+0x74>
 8001084:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001088:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800108c:	d1d6      	bne.n	800103c <__cmpdf2+0x1c>
 800108e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8001092:	d0d3      	beq.n	800103c <__cmpdf2+0x1c>
 8001094:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop

0800109c <__aeabi_cdrcmple>:
 800109c:	4684      	mov	ip, r0
 800109e:	4610      	mov	r0, r2
 80010a0:	4662      	mov	r2, ip
 80010a2:	468c      	mov	ip, r1
 80010a4:	4619      	mov	r1, r3
 80010a6:	4663      	mov	r3, ip
 80010a8:	e000      	b.n	80010ac <__aeabi_cdcmpeq>
 80010aa:	bf00      	nop

080010ac <__aeabi_cdcmpeq>:
 80010ac:	b501      	push	{r0, lr}
 80010ae:	f7ff ffb7 	bl	8001020 <__cmpdf2>
 80010b2:	2800      	cmp	r0, #0
 80010b4:	bf48      	it	mi
 80010b6:	f110 0f00 	cmnmi.w	r0, #0
 80010ba:	bd01      	pop	{r0, pc}

080010bc <__aeabi_dcmpeq>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff fff4 	bl	80010ac <__aeabi_cdcmpeq>
 80010c4:	bf0c      	ite	eq
 80010c6:	2001      	moveq	r0, #1
 80010c8:	2000      	movne	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_dcmplt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffea 	bl	80010ac <__aeabi_cdcmpeq>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_dcmple>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff ffe0 	bl	80010ac <__aeabi_cdcmpeq>
 80010ec:	bf94      	ite	ls
 80010ee:	2001      	movls	r0, #1
 80010f0:	2000      	movhi	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_dcmpge>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffce 	bl	800109c <__aeabi_cdrcmple>
 8001100:	bf94      	ite	ls
 8001102:	2001      	movls	r0, #1
 8001104:	2000      	movhi	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_dcmpgt>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffc4 	bl	800109c <__aeabi_cdrcmple>
 8001114:	bf34      	ite	cc
 8001116:	2001      	movcc	r0, #1
 8001118:	2000      	movcs	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_d2uiz>:
 8001120:	004a      	lsls	r2, r1, #1
 8001122:	d211      	bcs.n	8001148 <__aeabi_d2uiz+0x28>
 8001124:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8001128:	d211      	bcs.n	800114e <__aeabi_d2uiz+0x2e>
 800112a:	d50d      	bpl.n	8001148 <__aeabi_d2uiz+0x28>
 800112c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8001130:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001134:	d40e      	bmi.n	8001154 <__aeabi_d2uiz+0x34>
 8001136:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800113a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800113e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8001142:	fa23 f002 	lsr.w	r0, r3, r2
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001152:	d102      	bne.n	800115a <__aeabi_d2uiz+0x3a>
 8001154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001158:	4770      	bx	lr
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	4770      	bx	lr

08001160 <func>:
 *  The CAN message from the Master BMS will be passed into this function and this will delegate how to open/close
 *		message: CAN message
 */

uint64_t func(float x)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2*x*x + 1);
 800116a:	edd7 7a01 	vldr	s15, [r7, #4]
 800116e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001172:	edd7 7a01 	vldr	s15, [r7, #4]
 8001176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800117a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800117e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001182:	ee17 0a90 	vmov	r0, s15
 8001186:	f7ff fd87 	bl	8000c98 <__aeabi_f2ulz>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
}
 800118e:	4610      	mov	r0, r2
 8001190:	4619      	mov	r1, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <removeNoise>:

int64_t removeNoise()
{
 8001198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800119c:	b09e      	sub	sp, #120	@ 0x78
 800119e:	af00      	add	r7, sp, #0
	int64_t initial_adcCount_y1 = rawValues[0];
 80011a0:	4b6b      	ldr	r3, [pc, #428]	@ (8001350 <removeNoise+0x1b8>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	2200      	movs	r2, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	4611      	mov	r1, r2
 80011ac:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70

	// our ADC reads the analog value and converts it into a number by multiplying it by 4096 (number of total number values). Now, we want to get the actual current so we divide by 4095 (the total number of combinations (since we start at 0)) and then we multiply by 3.3V since we are measuring 3.3. ADC resolution.
	int64_t voltage_1  = ((initial_adcCount_y1 * 3.3) / 4095);
 80011b0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80011b4:	f7ff f9a2 	bl	80004fc <__aeabi_l2d>
 80011b8:	a35f      	add	r3, pc, #380	@ (adr r3, 8001338 <removeNoise+0x1a0>)
 80011ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011be:	f7ff f9cb 	bl	8000558 <__aeabi_dmul>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4610      	mov	r0, r2
 80011c8:	4619      	mov	r1, r3
 80011ca:	a35d      	add	r3, pc, #372	@ (adr r3, 8001340 <removeNoise+0x1a8>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	f7ff faec 	bl	80007ac <__aeabi_ddiv>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	f7ff fd44 	bl	8000c68 <__aeabi_d2lz>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68

	// minus the 2 offset
	int64_t voltaget_with_offset_1 = voltage_1 - 2;
 80011e8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80011ec:	f1b2 0a02 	subs.w	sl, r2, #2
 80011f0:	f143 3bff 	adc.w	fp, r3, #4294967295	@ 0xffffffff
 80011f4:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60

	// we have to convert adc voltage to shunt resistor (done through (Vadc)* 0.0025)
	int64_t shunt_resistor_voltage_1 = (voltaget_with_offset_1 * 0.0025);
 80011f8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80011fc:	f7ff f97e 	bl	80004fc <__aeabi_l2d>
 8001200:	a351      	add	r3, pc, #324	@ (adr r3, 8001348 <removeNoise+0x1b0>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff f9a7 	bl	8000558 <__aeabi_dmul>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4610      	mov	r0, r2
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fd29 	bl	8000c68 <__aeabi_d2lz>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

	// get the current
	int64_t current_1 = shunt_resistor_voltage_1 / (precharger.resistance);
 800121e:	4b4d      	ldr	r3, [pc, #308]	@ (8001354 <removeNoise+0x1bc>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	2200      	movs	r2, #0
 8001224:	61bb      	str	r3, [r7, #24]
 8001226:	61fa      	str	r2, [r7, #28]
 8001228:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800122c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001230:	f7ff fcb2 	bl	8000b98 <__aeabi_ldivmod>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50


	HAL_Delay(1); // the clock frequency is 80 MHz. So it waits 1 ticks (1 millisecond)
 800123c:	2001      	movs	r0, #1
 800123e:	f001 f80b 	bl	8002258 <HAL_Delay>

	// we're going to sample 2 points very close to each other to bypass noise and make it nominal

	int64_t initial_adcCount_y2 = rawValues[0];
 8001242:	4b43      	ldr	r3, [pc, #268]	@ (8001350 <removeNoise+0x1b8>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	b29b      	uxth	r3, r3
 8001248:	2200      	movs	r2, #0
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	60fa      	str	r2, [r7, #12]
 800124e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001252:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48




	// the 3.3 and 4096 are for the ADC resolution
	int64_t voltage_2  = ((initial_adcCount_y2 * 3.3) / 4095);
 8001256:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800125a:	f7ff f94f 	bl	80004fc <__aeabi_l2d>
 800125e:	a336      	add	r3, pc, #216	@ (adr r3, 8001338 <removeNoise+0x1a0>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	f7ff f978 	bl	8000558 <__aeabi_dmul>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	a333      	add	r3, pc, #204	@ (adr r3, 8001340 <removeNoise+0x1a8>)
 8001272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001276:	f7ff fa99 	bl	80007ac <__aeabi_ddiv>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f7ff fcf1 	bl	8000c68 <__aeabi_d2lz>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

	// minus the 2 offset
	int64_t voltaget_with_offset_2 = voltage_2 - 2;
 800128e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001292:	1e91      	subs	r1, r2, #2
 8001294:	6039      	str	r1, [r7, #0]
 8001296:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

	// we have to convert adc voltage to shunt resistor (done through (Vadc)* 0.0025)
	int64_t shunt_resistor_voltage_2 = (voltaget_with_offset_2 * 0.0025);
 80012a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80012a8:	f7ff f928 	bl	80004fc <__aeabi_l2d>
 80012ac:	a326      	add	r3, pc, #152	@ (adr r3, 8001348 <removeNoise+0x1b0>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	f7ff f951 	bl	8000558 <__aeabi_dmul>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4610      	mov	r0, r2
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff fcd3 	bl	8000c68 <__aeabi_d2lz>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	// get the current
	int64_t current_2 = shunt_resistor_voltage_2 / (precharger.resistance);
 80012ca:	4b22      	ldr	r3, [pc, #136]	@ (8001354 <removeNoise+0x1bc>)
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	2200      	movs	r2, #0
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	617a      	str	r2, [r7, #20]
 80012d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80012dc:	f7ff fc5c 	bl	8000b98 <__aeabi_ldivmod>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28


	// now we take the average of the two
	int64_t avg_current = (current_2 + current_1)/2;
 80012e8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80012ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80012f0:	eb10 0802 	adds.w	r8, r0, r2
 80012f4:	eb41 0903 	adc.w	r9, r1, r3
 80012f8:	f04f 0200 	mov.w	r2, #0
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	ea4f 72d9 	mov.w	r2, r9, lsr #31
 8001304:	2300      	movs	r3, #0
 8001306:	eb12 0408 	adds.w	r4, r2, r8
 800130a:	eb43 0509 	adc.w	r5, r3, r9
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	f04f 0300 	mov.w	r3, #0
 8001316:	0862      	lsrs	r2, r4, #1
 8001318:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 800131c:	106b      	asrs	r3, r5, #1
 800131e:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return avg_current;
 8001322:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
}
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	3778      	adds	r7, #120	@ 0x78
 800132c:	46bd      	mov	sp, r7
 800132e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001332:	bf00      	nop
 8001334:	f3af 8000 	nop.w
 8001338:	66666666 	.word	0x66666666
 800133c:	400a6666 	.word	0x400a6666
 8001340:	00000000 	.word	0x00000000
 8001344:	40affe00 	.word	0x40affe00
 8001348:	47ae147b 	.word	0x47ae147b
 800134c:	3f647ae1 	.word	0x3f647ae1
 8001350:	20000148 	.word	0x20000148
 8001354:	2000014c 	.word	0x2000014c

08001358 <Gatekeeper>:
//
//
//}

void Gatekeeper(CAN_Message *message)
{
 8001358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800135c:	b0a0      	sub	sp, #128	@ 0x80
 800135e:	af00      	add	r7, sp, #0
 8001360:	62f8      	str	r0, [r7, #44]	@ 0x2c
	// initialize the variables
	SwitchState WantedState;
	uint8_t TxData[8];

	// get the bit that associates with our contactor (i.e the common contactor will be bit 0)
	uint8_t bitOfInterest = contactor.WhichContactor;
 8001362:	4bca      	ldr	r3, [pc, #808]	@ (800168c <Gatekeeper+0x334>)
 8001364:	8a9b      	ldrh	r3, [r3, #20]
 8001366:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	// create a mask for that specifc bit
	uint8_t mask = 1 << bitOfInterest;
 800136a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800136e:	2201      	movs	r2, #1
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e

	// takes our payload and ANDs it with the mask so we only get the value of our bit of interest, then we shift that bit all the way to the right. If that value is equal to our wanted state (0 for open, 1 for closed), we good
	uint8_t what_MBMS_wants_us_to_be = (message->data[0] & mask) >> bitOfInterest;
 8001378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800137a:	791a      	ldrb	r2, [r3, #4]
 800137c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8001380:	4013      	ands	r3, r2
 8001382:	b2db      	uxtb	r3, r3
 8001384:	461a      	mov	r2, r3
 8001386:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800138a:	fa42 f303 	asr.w	r3, r2, r3
 800138e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
	// the MBMS is going to give a message with the wanted states of all the contactors and we got to check if our contactor is in that wanted state, if it's not we try changing it to that state
	if (what_MBMS_wants_us_to_be == contactor.Switch_State){
 8001392:	4bbe      	ldr	r3, [pc, #760]	@ (800168c <Gatekeeper+0x334>)
 8001394:	7bdb      	ldrb	r3, [r3, #15]
 8001396:	f897 207d 	ldrb.w	r2, [r7, #125]	@ 0x7d
 800139a:	429a      	cmp	r2, r3
 800139c:	f000 8171 	beq.w	8001682 <Gatekeeper+0x32a>
	    // that means our current state is what the MBMS wants and we don't need to change it
		return;
	}
	// if we need to change our contactor state
	else{
		WantedState = (SwitchState)what_MBMS_wants_us_to_be;
 80013a0:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80013a4:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
	}

	// switch case between opening or closing
	switch (WantedState){
 80013a8:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	f200 8169 	bhi.w	8001684 <Gatekeeper+0x32c>
 80013b2:	a201      	add	r2, pc, #4	@ (adr r2, 80013b8 <Gatekeeper+0x60>)
 80013b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b8:	080013cd 	.word	0x080013cd
 80013bc:	0800141d 	.word	0x0800141d
 80013c0:	08001685 	.word	0x08001685
 80013c4:	08001685 	.word	0x08001685
 80013c8:	08001685 	.word	0x08001685
		case OPEN:
			// our switch is not open yet!
			// call the function to open the switch. if it opens it will return true. If it's open, it will return 1, else 0.
// let's first test if we can go from closed state to open state. So to do this, we expect the state the change from current to no current. To do that let's first test if we have a current, no light turns on. If a light turns on, uh-oh. If not, then lets test if the light turns on if we don't have a current flowing through
			changeSwitch(&contactor, contactor.Switch_State, OPEN, contactor.Delay);
 80013cc:	4baf      	ldr	r3, [pc, #700]	@ (800168c <Gatekeeper+0x334>)
 80013ce:	7bd9      	ldrb	r1, [r3, #15]
 80013d0:	4bae      	ldr	r3, [pc, #696]	@ (800168c <Gatekeeper+0x334>)
 80013d2:	8a5b      	ldrh	r3, [r3, #18]
 80013d4:	2200      	movs	r2, #0
 80013d6:	48ad      	ldr	r0, [pc, #692]	@ (800168c <Gatekeeper+0x334>)
 80013d8:	f000 f990 	bl	80016fc <changeSwitch>
			// making the message we are going to send
			// Convert state to uint8_t for CAN message
//			state_byte |= (ContactorOpenState ? 1 : 0);// If true, state_byte = 1; if false, state_byte = 0

			// now we gotta convert them to bytes
			uint32_t state_byte = makingCANMessage();
 80013dc:	f000 fcf0 	bl	8001dc0 <makingCANMessage>
 80013e0:	4603      	mov	r3, r0
 80013e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

			// the payload we're sending
			TxData[0] = (state_byte >> 24) & 0xFF;
 80013e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013e6:	0e1b      	lsrs	r3, r3, #24
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			TxData[1] = (state_byte >> 16) & 0xFF;
 80013ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013f0:	0c1b      	lsrs	r3, r3, #16
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
			TxData[2] = (state_byte >> 8) & 0xFF;
 80013f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013fa:	0a1b      	lsrs	r3, r3, #8
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
			TxData[3] = state_byte & 0xFF;
 8001402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001404:	b2db      	uxtb	r3, r3
 8001406:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			// send the message
			 SendingCANMessage(TxData, 4);
 800140a:	f107 0310 	add.w	r3, r7, #16
 800140e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001412:	2204      	movs	r2, #4
 8001414:	4618      	mov	r0, r3
 8001416:	f000 f93f 	bl	8001698 <SendingCANMessage>

			// end case
			break;
 800141a:	e133      	b.n	8001684 <Gatekeeper+0x32c>

		case CLOSED:
			// initialize our sending variables
			bool PrechargerState = false;
 800141c:	2300      	movs	r3, #0
 800141e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
			bool ContactorClosedState = false;
 8001422:	2300      	movs	r3, #0
 8001424:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a

			if (contactor.WhichContactor == (SwitchState)COMMON) {	// the common doesn't have precharging so we're bypassing it
 8001428:	4b98      	ldr	r3, [pc, #608]	@ (800168c <Gatekeeper+0x334>)
 800142a:	8a9b      	ldrh	r3, [r3, #20]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d12a      	bne.n	8001486 <Gatekeeper+0x12e>

						ContactorClosedState = changeSwitch(&contactor, contactor.Switch_State, CLOSED, contactor.Delay);
 8001430:	4b96      	ldr	r3, [pc, #600]	@ (800168c <Gatekeeper+0x334>)
 8001432:	7bd9      	ldrb	r1, [r3, #15]
 8001434:	4b95      	ldr	r3, [pc, #596]	@ (800168c <Gatekeeper+0x334>)
 8001436:	8a5b      	ldrh	r3, [r3, #18]
 8001438:	2201      	movs	r2, #1
 800143a:	4894      	ldr	r0, [pc, #592]	@ (800168c <Gatekeeper+0x334>)
 800143c:	f000 f95e 	bl	80016fc <changeSwitch>
 8001440:	4603      	mov	r3, r0
 8001442:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
						uint32_t state_byte_closed = makingCANMessage();
 8001446:	f000 fcbb 	bl	8001dc0 <makingCANMessage>
 800144a:	4603      	mov	r3, r0
 800144c:	643b      	str	r3, [r7, #64]	@ 0x40

						 // the payload we're sending
						TxData[0] = (state_byte_closed >> 24) & 0xFF;
 800144e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001450:	0e1b      	lsrs	r3, r3, #24
 8001452:	b2db      	uxtb	r3, r3
 8001454:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
						TxData[1] = (state_byte_closed >> 16) & 0xFF;
 8001458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800145a:	0c1b      	lsrs	r3, r3, #16
 800145c:	b2db      	uxtb	r3, r3
 800145e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
						TxData[2] = (state_byte_closed >> 8) & 0xFF;
 8001462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001464:	0a1b      	lsrs	r3, r3, #8
 8001466:	b2db      	uxtb	r3, r3
 8001468:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
						TxData[3] = state_byte_closed & 0xFF;
 800146c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800146e:	b2db      	uxtb	r3, r3
 8001470:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						// send the message
						SendingCANMessage(TxData, 4);
 8001474:	f107 0310 	add.w	r3, r7, #16
 8001478:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800147c:	2204      	movs	r2, #4
 800147e:	4618      	mov	r0, r3
 8001480:	f000 f90a 	bl	8001698 <SendingCANMessage>
						break; // break out of this state
 8001484:	e0fe      	b.n	8001684 <Gatekeeper+0x32c>

			// NOT COMMON:

			// check if the common is closed
			// create a mask for that specifc bit
			uint8_t mask = 1 << COMMON;
 8001486:	2301      	movs	r3, #1
 8001488:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79

			// takes our payload and ANDs it with the mask so we only get the value of our bit of interest, then we shift that bit all the way to the right. If that value is equal to our wanted state (0 for open, 1 for closed), we good
			uint8_t checkCommonStatus = (message->data[0] & mask) >> COMMON;
 800148c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148e:	791a      	ldrb	r2, [r3, #4]
 8001490:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8001494:	4013      	ands	r3, r2
 8001496:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

			if (checkCommonStatus != CLOSED){
 800149a:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d022      	beq.n	80014e8 <Gatekeeper+0x190>
				contactor.switchError = true;
 80014a2:	4b7a      	ldr	r3, [pc, #488]	@ (800168c <Gatekeeper+0x334>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	741a      	strb	r2, [r3, #16]
				uint32_t state_byte_closed = makingCANMessage();
 80014a8:	f000 fc8a 	bl	8001dc0 <makingCANMessage>
 80014ac:	4603      	mov	r3, r0
 80014ae:	647b      	str	r3, [r7, #68]	@ 0x44

				 // the payload we're sending
				TxData[0] = (state_byte_closed >> 24) & 0xFF;
 80014b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014b2:	0e1b      	lsrs	r3, r3, #24
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
				TxData[1] = (state_byte_closed >> 16) & 0xFF;
 80014ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014bc:	0c1b      	lsrs	r3, r3, #16
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
				TxData[2] = (state_byte_closed >> 8) & 0xFF;
 80014c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014c6:	0a1b      	lsrs	r3, r3, #8
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				TxData[3] = state_byte_closed & 0xFF;
 80014ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				// send the message
				SendingCANMessage(TxData, 4);
 80014d6:	f107 0310 	add.w	r3, r7, #16
 80014da:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80014de:	2204      	movs	r2, #4
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 f8d9 	bl	8001698 <SendingCANMessage>
				break; // break out of this state
 80014e6:	e0cd      	b.n	8001684 <Gatekeeper+0x32c>

			// to safely close the switch, we would need to first close the precharger to voltage spike.
//			PrechargerState = changeSwitch(&precharger, precharger.Switch_State, CLOSED, precharger.Delay); **************************************************************************************************************************************************************UNCOMMENT
			// this will return if it's closed or not

			if (PrechargerState){	// precharger is closed
 80014e8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	f000 80a2 	beq.w	8001636 <Gatekeeper+0x2de>
				/*  we need to precharge before trying to close																		*/
				/*  we first take the ADC value from the pin that reads the PRCH_CURRENT_ADC										*/
				/*  from that we need to convert this ADC count into voltage then divide it by (2*Rf) to get the current!			*/
				/*  get the current: 																								*/
				int64_t avg_initial_current_1 = removeNoise();
 80014f2:	f7ff fe51 	bl	8001198 <removeNoise>
 80014f6:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
				HAL_Delay(TICKS_BETWEEN_SAMPLING_POINTS); // the clock frequency is 80 MHz. So it waits 'TIME_BETWEEN_SAMPLING_POINTS' number of ticks or milliseconds
 80014fa:	2064      	movs	r0, #100	@ 0x64
 80014fc:	f000 feac 	bl	8002258 <HAL_Delay>

				// now we get our second sampling point
				int64_t avg_initial_current_2 = removeNoise();
 8001500:	f7ff fe4a 	bl	8001198 <removeNoise>
 8001504:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68


				// now we gotta take the differential of the current
				// so we're gonna have time on the x-axis and the y-axis is the current
				float h = 0.000000125 * TICKS_BETWEEN_SAMPLING_POINTS; // we want h to be equal to 1 tick. 1 tick is 0.000125 milliseconds. So 0.000000125 seconds * how every many ticks we do
 8001508:	4b61      	ldr	r3, [pc, #388]	@ (8001690 <Gatekeeper+0x338>)
 800150a:	667b      	str	r3, [r7, #100]	@ 0x64
				float initial_deriv;

				initial_deriv = (func(avg_initial_current_2) - func(avg_initial_current_1))/h;
 800150c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001510:	f7ff fb04 	bl	8000b1c <__aeabi_l2f>
 8001514:	4603      	mov	r3, r0
 8001516:	ee00 3a10 	vmov	s0, r3
 800151a:	f7ff fe21 	bl	8001160 <func>
 800151e:	4604      	mov	r4, r0
 8001520:	460d      	mov	r5, r1
 8001522:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001526:	f7ff faf9 	bl	8000b1c <__aeabi_l2f>
 800152a:	4603      	mov	r3, r0
 800152c:	ee00 3a10 	vmov	s0, r3
 8001530:	f7ff fe16 	bl	8001160 <func>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	1aa1      	subs	r1, r4, r2
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	eb65 0303 	sbc.w	r3, r5, r3
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001546:	f7ff fae1 	bl	8000b0c <__aeabi_ul2f>
 800154a:	ee06 0a90 	vmov	s13, r0
 800154e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001552:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001556:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

				// ok so we got the inital values yay
				// now we gotta wait a sec
//				HAL_Delay(8000*1000); // the clock frequency is 80 MHz. So it does 1 tick every 0.000125 milliseconds. So 8000 ticks is 1 milliseconds. We want to wait 1 seconds so we do (8000 * 1000) to get 1 second (1000 milliseconds = 1 second)
				HAL_Delay(1000); // the clock frequency is 80 MHz. So it does 1 tick every 0.000125 milliseconds. So 8000 ticks is 1 milliseconds. We want to wait 1 seconds so we do (8000 * 1000) to get 1 second (1000 milliseconds = 1 second)
 800155a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800155e:	f000 fe7b 	bl	8002258 <HAL_Delay>

				int64_t avg_latest_current_1 = removeNoise();
 8001562:	f7ff fe19 	bl	8001198 <removeNoise>
 8001566:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58

				HAL_Delay(TICKS_BETWEEN_SAMPLING_POINTS); // the clock frequency is 80 MHz. So it waits 100 ticks
 800156a:	2064      	movs	r0, #100	@ 0x64
 800156c:	f000 fe74 	bl	8002258 <HAL_Delay>

				int64_t avg_latest_current_2 = removeNoise();
 8001570:	f7ff fe12 	bl	8001198 <removeNoise>
 8001574:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50

				float latest_deriv;
				latest_deriv = (func(avg_latest_current_2) - func(avg_latest_current_1))/h;
 8001578:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800157c:	f7ff face 	bl	8000b1c <__aeabi_l2f>
 8001580:	4603      	mov	r3, r0
 8001582:	ee00 3a10 	vmov	s0, r3
 8001586:	f7ff fdeb 	bl	8001160 <func>
 800158a:	4604      	mov	r4, r0
 800158c:	460d      	mov	r5, r1
 800158e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001592:	f7ff fac3 	bl	8000b1c <__aeabi_l2f>
 8001596:	4603      	mov	r3, r0
 8001598:	ee00 3a10 	vmov	s0, r3
 800159c:	f7ff fde0 	bl	8001160 <func>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	1aa1      	subs	r1, r4, r2
 80015a6:	6039      	str	r1, [r7, #0]
 80015a8:	eb65 0303 	sbc.w	r3, r5, r3
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015b2:	f7ff faab 	bl	8000b0c <__aeabi_ul2f>
 80015b6:	ee06 0a90 	vmov	s13, r0
 80015ba:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80015be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015c2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

				// check if the derivative of the latest - the initial is above a certain threshold value
				if ((latest_deriv - initial_deriv) <= precharger.derivative_threshold){ // if we pass the threshold value
 80015c6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80015ca:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80015ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d2:	4b30      	ldr	r3, [pc, #192]	@ (8001694 <Gatekeeper+0x33c>)
 80015d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d6:	ee07 3a90 	vmov	s15, r3
 80015da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e6:	d81b      	bhi.n	8001620 <Gatekeeper+0x2c8>
					// now we gotta check if we pass the threshold for the value (is it close to 0?)
					if ((avg_latest_current_2 - avg_initial_current_1 <= precharger.threshold)){
 80015e8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80015ec:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80015f0:	ebb0 0802 	subs.w	r8, r0, r2
 80015f4:	eb61 0903 	sbc.w	r9, r1, r3
 80015f8:	4b26      	ldr	r3, [pc, #152]	@ (8001694 <Gatekeeper+0x33c>)
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	2200      	movs	r2, #0
 80015fe:	469a      	mov	sl, r3
 8001600:	4693      	mov	fp, r2
 8001602:	45c2      	cmp	sl, r8
 8001604:	eb7b 0309 	sbcs.w	r3, fp, r9
 8001608:	db0a      	blt.n	8001620 <Gatekeeper+0x2c8>
						// yay, it's precharged, let's try closing the contactor:
						ContactorClosedState = changeSwitch(&contactor, contactor.Switch_State, CLOSED, contactor.Delay);
 800160a:	4b20      	ldr	r3, [pc, #128]	@ (800168c <Gatekeeper+0x334>)
 800160c:	7bd9      	ldrb	r1, [r3, #15]
 800160e:	4b1f      	ldr	r3, [pc, #124]	@ (800168c <Gatekeeper+0x334>)
 8001610:	8a5b      	ldrh	r3, [r3, #18]
 8001612:	2201      	movs	r2, #1
 8001614:	481d      	ldr	r0, [pc, #116]	@ (800168c <Gatekeeper+0x334>)
 8001616:	f000 f871 	bl	80016fc <changeSwitch>
 800161a:	4603      	mov	r3, r0
 800161c:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
					}
				}

				PrechargerState = changeSwitch(&precharger, precharger.Switch_State, OPEN, precharger.Delay); // open the precharger no matter what
 8001620:	4b1c      	ldr	r3, [pc, #112]	@ (8001694 <Gatekeeper+0x33c>)
 8001622:	7bd9      	ldrb	r1, [r3, #15]
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <Gatekeeper+0x33c>)
 8001626:	8a5b      	ldrh	r3, [r3, #18]
 8001628:	2200      	movs	r2, #0
 800162a:	481a      	ldr	r0, [pc, #104]	@ (8001694 <Gatekeeper+0x33c>)
 800162c:	f000 f866 	bl	80016fc <changeSwitch>
 8001630:	4603      	mov	r3, r0
 8001632:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
			}

			// open the Precharge Sense On pin
			HAL_GPIO_WritePin(PRECHARGE_Sense_On_Output_GPIO_Port, PRECHARGE_Sense_On_Output_Pin, GPIO_PIN_RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	2180      	movs	r1, #128	@ 0x80
 800163a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163e:	f001 ff13 	bl	8003468 <HAL_GPIO_WritePin>
			// precharger closed but contactor not: 100 001
			// precharger and contactor didn't close: 100 100

			// making the message we are going to send
			// Convert state to uint8_t for CAN message
			uint32_t state_byte_closed = makingCANMessage();
 8001642:	f000 fbbd 	bl	8001dc0 <makingCANMessage>
 8001646:	4603      	mov	r3, r0
 8001648:	64bb      	str	r3, [r7, #72]	@ 0x48

			 // the payload we're sending
			TxData[0] = (state_byte_closed >> 24) & 0xFF;
 800164a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800164c:	0e1b      	lsrs	r3, r3, #24
 800164e:	b2db      	uxtb	r3, r3
 8001650:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			TxData[1] = (state_byte_closed >> 16) & 0xFF;
 8001654:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001656:	0c1b      	lsrs	r3, r3, #16
 8001658:	b2db      	uxtb	r3, r3
 800165a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
			TxData[2] = (state_byte_closed >> 8) & 0xFF;
 800165e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001660:	0a1b      	lsrs	r3, r3, #8
 8001662:	b2db      	uxtb	r3, r3
 8001664:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
			TxData[3] = state_byte_closed & 0xFF;
 8001668:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800166a:	b2db      	uxtb	r3, r3
 800166c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			// send the message
			SendingCANMessage(TxData, 4);
 8001670:	f107 0310 	add.w	r3, r7, #16
 8001674:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001678:	2204      	movs	r2, #4
 800167a:	4618      	mov	r0, r3
 800167c:	f000 f80c 	bl	8001698 <SendingCANMessage>

			// end case
			break;
 8001680:	e000      	b.n	8001684 <Gatekeeper+0x32c>
		return;
 8001682:	bf00      	nop
		case CONTACTOR_ERROR: // we should never want an error state
			break;
		case BPS_ERROR:
			break;
	}
}
 8001684:	3780      	adds	r7, #128	@ 0x80
 8001686:	46bd      	mov	sp, r7
 8001688:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800168c:	20000000 	.word	0x20000000
 8001690:	3751b717 	.word	0x3751b717
 8001694:	2000014c 	.word	0x2000014c

08001698 <SendingCANMessage>:
//extern SwitchInfo_t precharger;
extern SwitchInfo_t contactor;

//void SendingCANMessage(uint8_t TxData[8], uint8_t DLC_num){
// DEBUGGING BELOW:::: UNCOMMENT THE ABOVE LINE WHERE THE RETURN IS VOID, WE'RE JUST DEBUGGING RN, U CAN DELETE THE 'CAN_TxHeaderTypeDef SendingCANMessage(uint8_t TxData[8], uint8_t DLC_num){'
CAN_TxHeaderTypeDef SendingCANMessage(uint8_t TxData[8], uint8_t DLC_num){
 8001698:	b5b0      	push	{r4, r5, r7, lr}
 800169a:	b08c      	sub	sp, #48	@ 0x30
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	4613      	mov	r3, r2
 80016a4:	71fb      	strb	r3, [r7, #7]
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;

	// making the message we are going to send
	 TxHeader.DLC = DLC_num;
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	 TxHeader.ExtId = contactor.extendedID;
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <SendingCANMessage+0x5c>)
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	61fb      	str	r3, [r7, #28]
	 TxHeader.IDE = CAN_ID_EXT;
 80016b0:	2304      	movs	r3, #4
 80016b2:	623b      	str	r3, [r7, #32]
	 TxHeader.RTR = CAN_RTR_DATA;
 80016b4:	2300      	movs	r3, #0
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
	 TxHeader.TransmitGlobalTime = DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

//	 // send the message! Otherwise, handle the error
	 if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	f107 0118 	add.w	r1, r7, #24
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	480b      	ldr	r0, [pc, #44]	@ (80016f8 <SendingCANMessage+0x60>)
 80016ca:	f000 fff2 	bl	80026b2 <HAL_CAN_AddTxMessage>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <SendingCANMessage+0x40>
		 Error_Handler();
 80016d4:	f000 fb6e 	bl	8001db4 <Error_Handler>
	 }
	 // DEBUGGING BELOW:::: UNCOMMENT THE ABOVE FUNCTION FOR SENDING THE MESSAGE, WE'RE JUST DEBUGGING RN, U CAN DELETE THE 'return TxHeader;'
	 return TxHeader;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	461d      	mov	r5, r3
 80016dc:	f107 0418 	add.w	r4, r7, #24
 80016e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016e8:	e885 0003 	stmia.w	r5, {r0, r1}

}
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	3730      	adds	r7, #48	@ 0x30
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bdb0      	pop	{r4, r5, r7, pc}
 80016f4:	20000000 	.word	0x20000000
 80016f8:	20000058 	.word	0x20000058

080016fc <changeSwitch>:
 * 		status: did we achieve our wanted state (true) or not (false)
 *
 * 		NOTE: Still need to work on checking if current is actually flowing through the switch or not
 */

bool changeSwitch(SwitchInfo_t* switch_to_change, SwitchState current_state, SwitchState wanted_state, uint32_t delayTime){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08e      	sub	sp, #56	@ 0x38
 8001700:	af00      	add	r7, sp, #0
 8001702:	6278      	str	r0, [r7, #36]	@ 0x24
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	460b      	mov	r3, r1
 8001708:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800170c:	4613      	mov	r3, r2
 800170e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	if(wanted_state == CLOSED){
 8001712:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001716:	2b01      	cmp	r3, #1
 8001718:	d12e      	bne.n	8001778 <changeSwitch+0x7c>
		for(int attempts = 0; attempts < MAX_NUM_OF_RETRIES; attempts++){
 800171a:	2300      	movs	r3, #0
 800171c:	637b      	str	r3, [r7, #52]	@ 0x34
 800171e:	e01f      	b.n	8001760 <changeSwitch+0x64>
			// try to change the switch to the wanted state
			SwitchState switch_status = setSwitch(switch_to_change, CLOSED);
 8001720:	2101      	movs	r1, #1
 8001722:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001724:	f000 f876 	bl	8001814 <setSwitch>
 8001728:	4603      	mov	r3, r0
 800172a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			if(switch_status == CLOSED){
 800172e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001732:	2b01      	cmp	r3, #1
 8001734:	d101      	bne.n	800173a <changeSwitch+0x3e>
//				setDebugLED(switch_to_change); // check if the switch is closed or not
				return true;
 8001736:	2301      	movs	r3, #1
 8001738:	e066      	b.n	8001808 <changeSwitch+0x10c>

			} else if(switch_status == CONTACTOR_ERROR){ // try to change the switch to the wanted state
 800173a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800173e:	2b03      	cmp	r3, #3
 8001740:	d108      	bne.n	8001754 <changeSwitch+0x58>
				switch_to_change->switchError = true;
 8001742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001744:	2201      	movs	r2, #1
 8001746:	741a      	strb	r2, [r3, #16]
				setSwitch(switch_to_change, CONTACTOR_ERROR); // if we get an error, open the switch
 8001748:	2103      	movs	r1, #3
 800174a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800174c:	f000 f862 	bl	8001814 <setSwitch>
				return false;
 8001750:	2300      	movs	r3, #0
 8001752:	e059      	b.n	8001808 <changeSwitch+0x10c>
			}
			HAL_Delay(delayTime); // wait for a bit before checking if we achieved our goal
 8001754:	69f8      	ldr	r0, [r7, #28]
 8001756:	f000 fd7f 	bl	8002258 <HAL_Delay>
		for(int attempts = 0; attempts < MAX_NUM_OF_RETRIES; attempts++){
 800175a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800175c:	3301      	adds	r3, #1
 800175e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001762:	2b04      	cmp	r3, #4
 8001764:	dddc      	ble.n	8001720 <changeSwitch+0x24>

		}
		// this case is reached in case we couldn't close the contactor
		switch_to_change->switchError = true;
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	2201      	movs	r2, #1
 800176a:	741a      	strb	r2, [r3, #16]
		setSwitch(switch_to_change, CONTACTOR_ERROR); // if we get an error, open the switch
 800176c:	2103      	movs	r1, #3
 800176e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001770:	f000 f850 	bl	8001814 <setSwitch>
		return false;
 8001774:	2300      	movs	r3, #0
 8001776:	e047      	b.n	8001808 <changeSwitch+0x10c>

	} else if (wanted_state == OPEN){
 8001778:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800177c:	2b00      	cmp	r3, #0
 800177e:	d142      	bne.n	8001806 <changeSwitch+0x10a>
		switch(switch_to_change->isContactor){
 8001780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001786:	2b01      	cmp	r3, #1
 8001788:	d134      	bne.n	80017f4 <changeSwitch+0xf8>
				case true: // Contactor, and we want to open. try inf times, check if gpio input us open
					SwitchState switch_status = setSwitch(switch_to_change, OPEN); // try to open the switch
 800178a:	2100      	movs	r1, #0
 800178c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800178e:	f000 f841 	bl	8001814 <setSwitch>
 8001792:	4603      	mov	r3, r0
 8001794:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
					while(switch_status != OPEN){ // while the switch is not open, keep trying to open it
 8001798:	e023      	b.n	80017e2 <changeSwitch+0xe6>

						// SEND BPS_ERROR MESSAGE IF NOT OPEN

						uint32_t state_byte_closed = makingCANMessage();	// making the message we are going to send
 800179a:	f000 fb11 	bl	8001dc0 <makingCANMessage>
 800179e:	4603      	mov	r3, r0
 80017a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

						TxData[0] = (state_byte_closed >> 24) & 0xFF;		// the payload we're sending
 80017a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017a4:	0e1b      	lsrs	r3, r3, #24
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <changeSwitch+0x114>)
 80017aa:	701a      	strb	r2, [r3, #0]
						TxData[1] = (state_byte_closed >> 16) & 0xFF;
 80017ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017ae:	0c1b      	lsrs	r3, r3, #16
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <changeSwitch+0x114>)
 80017b4:	705a      	strb	r2, [r3, #1]
						TxData[2] = (state_byte_closed >> 8) & 0xFF;
 80017b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <changeSwitch+0x114>)
 80017be:	709a      	strb	r2, [r3, #2]
						TxData[3] = state_byte_closed & 0xFF;
 80017c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <changeSwitch+0x114>)
 80017c6:	70da      	strb	r2, [r3, #3]

						SendingCANMessage(TxData, 4); 						// send the message
 80017c8:	463b      	mov	r3, r7
 80017ca:	2204      	movs	r2, #4
 80017cc:	4910      	ldr	r1, [pc, #64]	@ (8001810 <changeSwitch+0x114>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ff62 	bl	8001698 <SendingCANMessage>

						switch_status = setSwitch(switch_to_change, OPEN); // try to open the switch
 80017d4:	2100      	movs	r1, #0
 80017d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80017d8:	f000 f81c 	bl	8001814 <setSwitch>
 80017dc:	4603      	mov	r3, r0
 80017de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
					while(switch_status != OPEN){ // while the switch is not open, keep trying to open it
 80017e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1d7      	bne.n	800179a <changeSwitch+0x9e>

//						HAL_Delay(delayTime); // wait for a bit before checking if we achieved our goal
					}
					switch_to_change->BPSError = false;
 80017ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ec:	2200      	movs	r2, #0
 80017ee:	745a      	strb	r2, [r3, #17]
					return true;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e009      	b.n	8001808 <changeSwitch+0x10c>

				case false:
					// Precharger, and we want to open. try inf times, check if adc input > 0 (open)
					switch_status = setSwitch(switch_to_change, OPEN); // try to open the switch
 80017f4:	2100      	movs	r1, #0
 80017f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80017f8:	f000 f80c 	bl	8001814 <setSwitch>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
					return true;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <changeSwitch+0x10c>
		}
	}

	// this should never be reached. This return is here just in case
	return false;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3738      	adds	r7, #56	@ 0x38
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000140 	.word	0x20000140

08001814 <setSwitch>:
 * 		WantedState = the state we want the switch to be in (open, closed, closing, error)
 *
 * 	Will return	GPIO_PIN_SET or GPIO_PIN_RESET
 */
SwitchState setSwitch(SwitchInfo_t* switch_to_change, SwitchState wanted_state)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	70fb      	strb	r3, [r7, #3]
	switch (wanted_state){
 8001820:	78fb      	ldrb	r3, [r7, #3]
 8001822:	2b03      	cmp	r3, #3
 8001824:	d06e      	beq.n	8001904 <setSwitch+0xf0>
 8001826:	2b03      	cmp	r3, #3
 8001828:	dc79      	bgt.n	800191e <setSwitch+0x10a>
 800182a:	2b00      	cmp	r3, #0
 800182c:	d002      	beq.n	8001834 <setSwitch+0x20>
 800182e:	2b01      	cmp	r3, #1
 8001830:	d02f      	beq.n	8001892 <setSwitch+0x7e>
				return OPEN;
				break;

			default:
				// ???
				break;
 8001832:	e074      	b.n	800191e <setSwitch+0x10a>
				HAL_GPIO_WritePin(switch_to_change->GPIO_Port, switch_to_change->GPIO_Pin, GPIO_PIN_RESET);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6818      	ldr	r0, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	889b      	ldrh	r3, [r3, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	4619      	mov	r1, r3
 8001840:	f001 fe12 	bl	8003468 <HAL_GPIO_WritePin>
				HAL_Delay(switch_to_change->Delay); // wait for a bit before checking if we achieved our goal
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	8a5b      	ldrh	r3, [r3, #18]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 fd05 	bl	8002258 <HAL_Delay>
				if(switch_to_change->isContactor == true){ // OPEN-ing Contactor
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001854:	2b00      	cmp	r3, #0
 8001856:	d017      	beq.n	8001888 <setSwitch+0x74>
					if(HAL_GPIO_ReadPin(switch_to_change->GPIO_Port_Sense, switch_to_change->GPIO_Pin_Sense) == 0){
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	899b      	ldrh	r3, [r3, #12]
 8001860:	4619      	mov	r1, r3
 8001862:	4610      	mov	r0, r2
 8001864:	f001 fde8 	bl	8003438 <HAL_GPIO_ReadPin>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d104      	bne.n	8001878 <setSwitch+0x64>
						switch_to_change->Switch_State = OPEN; // set the switch state to OPEN
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	73da      	strb	r2, [r3, #15]
						return OPEN;
 8001874:	2300      	movs	r3, #0
 8001876:	e054      	b.n	8001922 <setSwitch+0x10e>
						switch_to_change->BPSError = true;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	745a      	strb	r2, [r3, #17]
						switch_to_change->Switch_State = CLOSED; // still closed
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2201      	movs	r2, #1
 8001882:	73da      	strb	r2, [r3, #15]
						return CLOSED;
 8001884:	2301      	movs	r3, #1
 8001886:	e04c      	b.n	8001922 <setSwitch+0x10e>
					switch_to_change->Switch_State = OPEN; // set the switch state to OPEN
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	73da      	strb	r2, [r3, #15]
					return OPEN; // if the switch is open, return open
 800188e:	2300      	movs	r3, #0
 8001890:	e047      	b.n	8001922 <setSwitch+0x10e>
				HAL_GPIO_WritePin(switch_to_change->GPIO_Port, switch_to_change->GPIO_Pin, GPIO_PIN_SET);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6818      	ldr	r0, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	889b      	ldrh	r3, [r3, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	4619      	mov	r1, r3
 800189e:	f001 fde3 	bl	8003468 <HAL_GPIO_WritePin>
				if(switch_to_change->isContactor == true){ // CLOSE-ing Contactor, check if GPIO is SET (closed)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d019      	beq.n	80018e0 <setSwitch+0xcc>
					HAL_Delay(switch_to_change->Delay); // wait for a bit before checking if we achieved our goal
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	8a5b      	ldrh	r3, [r3, #18]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f000 fcd1 	bl	8002258 <HAL_Delay>
					if(HAL_GPIO_ReadPin(switch_to_change->GPIO_Port_Sense, switch_to_change->GPIO_Pin_Sense) == 1){
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	899b      	ldrh	r3, [r3, #12]
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	f001 fdb9 	bl	8003438 <HAL_GPIO_ReadPin>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d104      	bne.n	80018d6 <setSwitch+0xc2>
						switch_to_change->Switch_State = CLOSED; // set the switch state to OPEN
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2201      	movs	r2, #1
 80018d0:	73da      	strb	r2, [r3, #15]
						return CLOSED; // if the switch is closed, return closed
 80018d2:	2301      	movs	r3, #1
 80018d4:	e025      	b.n	8001922 <setSwitch+0x10e>
						switch_to_change->Switch_State = CLOSING; // set the switch state to OPEN
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2202      	movs	r2, #2
 80018da:	73da      	strb	r2, [r3, #15]
						return CLOSING; // if the switch is not yet closed, return closing
 80018dc:	2302      	movs	r3, #2
 80018de:	e020      	b.n	8001922 <setSwitch+0x10e>
					if(HAL_GPIO_ReadPin(DIAG_N_Input_GPIO_Port, DIAG_N_Input_Pin) != 0){ // we can read current now
 80018e0:	2140      	movs	r1, #64	@ 0x40
 80018e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e6:	f001 fda7 	bl	8003438 <HAL_GPIO_ReadPin>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <setSwitch+0xe6>
						switch_to_change->Switch_State = CLOSED; // set the switch state to OPEN
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	73da      	strb	r2, [r3, #15]
						return CLOSED; // if the switch is closed, return closed
 80018f6:	2301      	movs	r3, #1
 80018f8:	e013      	b.n	8001922 <setSwitch+0x10e>
						switch_to_change->Switch_State = CLOSING; // set the switch state to OPEN
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2202      	movs	r2, #2
 80018fe:	73da      	strb	r2, [r3, #15]
						return CLOSING; // if the switch is not yet closed, return closing
 8001900:	2302      	movs	r3, #2
 8001902:	e00e      	b.n	8001922 <setSwitch+0x10e>
				HAL_GPIO_WritePin(switch_to_change->GPIO_Port, switch_to_change->GPIO_Pin, GPIO_PIN_RESET);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6818      	ldr	r0, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	889b      	ldrh	r3, [r3, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	4619      	mov	r1, r3
 8001910:	f001 fdaa 	bl	8003468 <HAL_GPIO_WritePin>
				switch_to_change->Switch_State = OPEN; // set the switch state to OPEN
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	73da      	strb	r2, [r3, #15]
				return OPEN;
 800191a:	2300      	movs	r3, #0
 800191c:	e001      	b.n	8001922 <setSwitch+0x10e>
				break;
 800191e:	bf00      	nop

	}

	return CONTACTOR_ERROR; // return open if we fail all the switch statements above. This case should never happen so it's an error!
 8001920:	2303      	movs	r3, #3

}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <checkState>:
		.lineCurrentAmpsPerADCVoltage = 50  // WILL CHANGE BASED ON CONACTOR ** can be 100!!! or 30!!!
	};
SwitchInfo_t precharger;


void checkState(){
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	// check our contactor
	contactor.Switch_State = HAL_GPIO_ReadPin(contactor.GPIO_Port_Sense, contactor.GPIO_Pin_Sense);
 8001930:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <checkState+0x6c>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	4a18      	ldr	r2, [pc, #96]	@ (8001998 <checkState+0x6c>)
 8001936:	8992      	ldrh	r2, [r2, #12]
 8001938:	4611      	mov	r1, r2
 800193a:	4618      	mov	r0, r3
 800193c:	f001 fd7c 	bl	8003438 <HAL_GPIO_ReadPin>
 8001940:	4603      	mov	r3, r0
 8001942:	461a      	mov	r2, r3
 8001944:	4b14      	ldr	r3, [pc, #80]	@ (8001998 <checkState+0x6c>)
 8001946:	73da      	strb	r2, [r3, #15]
	if (contactor.Switch_State == CLOSED){
 8001948:	4b13      	ldr	r3, [pc, #76]	@ (8001998 <checkState+0x6c>)
 800194a:	7bdb      	ldrb	r3, [r3, #15]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d103      	bne.n	8001958 <checkState+0x2c>
		contactor.GPIO_State = GPIO_PIN_SET; // set the pin
 8001950:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <checkState+0x6c>)
 8001952:	2201      	movs	r2, #1
 8001954:	739a      	strb	r2, [r3, #14]
 8001956:	e002      	b.n	800195e <checkState+0x32>
	}else{
		contactor.GPIO_State = GPIO_PIN_RESET; // ensure it's reset
 8001958:	4b0f      	ldr	r3, [pc, #60]	@ (8001998 <checkState+0x6c>)
 800195a:	2200      	movs	r2, #0
 800195c:	739a      	strb	r2, [r3, #14]
	}
	// if we're not common, check the same thing for our contactor
	if (contactor.WhichContactor != COMMON){
 800195e:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <checkState+0x6c>)
 8001960:	8a9b      	ldrh	r3, [r3, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d016      	beq.n	8001994 <checkState+0x68>
		precharger.Switch_State = HAL_GPIO_ReadPin(precharger.GPIO_Port_Sense, precharger.GPIO_Pin_Sense);
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <checkState+0x70>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <checkState+0x70>)
 800196c:	8992      	ldrh	r2, [r2, #12]
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f001 fd61 	bl	8003438 <HAL_GPIO_ReadPin>
 8001976:	4603      	mov	r3, r0
 8001978:	461a      	mov	r2, r3
 800197a:	4b08      	ldr	r3, [pc, #32]	@ (800199c <checkState+0x70>)
 800197c:	73da      	strb	r2, [r3, #15]

		if (precharger.Switch_State == CLOSED){
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <checkState+0x70>)
 8001980:	7bdb      	ldrb	r3, [r3, #15]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d103      	bne.n	800198e <checkState+0x62>
			precharger.GPIO_State = GPIO_PIN_SET; // set the pin
 8001986:	4b05      	ldr	r3, [pc, #20]	@ (800199c <checkState+0x70>)
 8001988:	2201      	movs	r2, #1
 800198a:	739a      	strb	r2, [r3, #14]
			precharger.GPIO_State = GPIO_PIN_RESET; // ensure it's reset
		}
	}


}
 800198c:	e002      	b.n	8001994 <checkState+0x68>
			precharger.GPIO_State = GPIO_PIN_RESET; // ensure it's reset
 800198e:	4b03      	ldr	r3, [pc, #12]	@ (800199c <checkState+0x70>)
 8001990:	2200      	movs	r2, #0
 8001992:	739a      	strb	r2, [r3, #14]
}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000000 	.word	0x20000000
 800199c:	2000014c 	.word	0x2000014c

080019a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019a0:	b5b0      	push	{r4, r5, r7, lr}
 80019a2:	b09c      	sub	sp, #112	@ 0x70
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019a6:	f000 fbe2 	bl	800216e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019aa:	f000 f899 	bl	8001ae0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ae:	f000 f973 	bl	8001c98 <MX_GPIO_Init>
  MX_CAN1_Init();
 80019b2:	f000 f8e7 	bl	8001b84 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 80019b6:	f000 f93f 	bl	8001c38 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 80019ba:	4841      	ldr	r0, [pc, #260]	@ (8001ac0 <main+0x120>)
 80019bc:	f000 fe35 	bl	800262a <HAL_CAN_Start>


  uint8_t msg[] = "Received\r\n";
 80019c0:	4a40      	ldr	r2, [pc, #256]	@ (8001ac4 <main+0x124>)
 80019c2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80019c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80019c8:	c303      	stmia	r3!, {r0, r1}
 80019ca:	801a      	strh	r2, [r3, #0]
 80019cc:	3302      	adds	r3, #2
 80019ce:	0c12      	lsrs	r2, r2, #16
 80019d0:	701a      	strb	r2, [r3, #0]
  uint8_t msg2[] = "Message Not Received\r\n";
 80019d2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac8 <main+0x128>)
 80019d4:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 80019d8:	461d      	mov	r5, r3
 80019da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019de:	e895 0003 	ldmia.w	r5, {r0, r1}
 80019e2:	6020      	str	r0, [r4, #0]
 80019e4:	3404      	adds	r4, #4
 80019e6:	8021      	strh	r1, [r4, #0]
 80019e8:	3402      	adds	r4, #2
 80019ea:	0c0b      	lsrs	r3, r1, #16
 80019ec:	7023      	strb	r3, [r4, #0]

  uint32_t testID = 0x101;
 80019ee:	f240 1301 	movw	r3, #257	@ 0x101
 80019f2:	66fb      	str	r3, [r7, #108]	@ 0x6c


  CAN_TxHeaderTypeDef canTxHeader;
	canTxHeader.IDE 	= CAN_ID_EXT;
 80019f4:	2304      	movs	r3, #4
 80019f6:	63bb      	str	r3, [r7, #56]	@ 0x38
	canTxHeader.RTR 	= CAN_RTR_DATA;
 80019f8:	2300      	movs	r3, #0
 80019fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	canTxHeader.ExtId  	= testID;
 80019fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80019fe:	637b      	str	r3, [r7, #52]	@ 0x34
	canTxHeader.DLC 	= 8;
 8001a00:	2308      	movs	r3, #8
 8001a02:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t counter = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  uint32_t mailbox;
  if(contactor.WhichContactor != COMMON){
 8001a0a:	4b30      	ldr	r3, [pc, #192]	@ (8001acc <main+0x12c>)
 8001a0c:	8a9b      	ldrh	r3, [r3, #20]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00e      	beq.n	8001a30 <main+0x90>
  	SwitchInfo_t precharger =
 8001a12:	463b      	mov	r3, r7
 8001a14:	2230      	movs	r2, #48	@ 0x30
 8001a16:	2100      	movs	r1, #0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f003 fbe0 	bl	80051de <memset>
 8001a1e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001a22:	603b      	str	r3, [r7, #0]
 8001a24:	2310      	movs	r3, #16
 8001a26:	80bb      	strh	r3, [r7, #4]
 8001a28:	2301      	movs	r3, #1
 8001a2a:	623b      	str	r3, [r7, #32]
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
		// WHEN YOU'RE INTIALIZING CHECK THE STATE!!!!!!!!!
		checkState();
 8001a30:	f7ff ff7c 	bl	800192c <checkState>
		//	if (messageFlag == 1){
				received_message.id = rx_header.IDE == CAN_ID_STD ? rx_header.StdId : rx_header.ExtId;
 8001a34:	4b26      	ldr	r3, [pc, #152]	@ (8001ad0 <main+0x130>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <main+0xa2>
 8001a3c:	4b24      	ldr	r3, [pc, #144]	@ (8001ad0 <main+0x130>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	e001      	b.n	8001a46 <main+0xa6>
 8001a42:	4b23      	ldr	r3, [pc, #140]	@ (8001ad0 <main+0x130>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	4a23      	ldr	r2, [pc, #140]	@ (8001ad4 <main+0x134>)
 8001a48:	6013      	str	r3, [r2, #0]
				received_message.dlc = rx_header.DLC;
 8001a4a:	4b21      	ldr	r3, [pc, #132]	@ (8001ad0 <main+0x130>)
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	4b20      	ldr	r3, [pc, #128]	@ (8001ad4 <main+0x134>)
 8001a52:	731a      	strb	r2, [r3, #12]
				received_message.is_extended = (rx_header.IDE == CAN_ID_EXT);
 8001a54:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <main+0x130>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	bf0c      	ite	eq
 8001a5c:	2301      	moveq	r3, #1
 8001a5e:	2300      	movne	r3, #0
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	461a      	mov	r2, r3
 8001a64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <main+0x134>)
 8001a66:	735a      	strb	r2, [r3, #13]
				received_message.is_rtr = (rx_header.RTR == CAN_RTR_REMOTE);
 8001a68:	4b19      	ldr	r3, [pc, #100]	@ (8001ad0 <main+0x130>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	bf0c      	ite	eq
 8001a70:	2301      	moveq	r3, #1
 8001a72:	2300      	movne	r3, #0
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	461a      	mov	r2, r3
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <main+0x134>)
 8001a7a:	739a      	strb	r2, [r3, #14]
		//		memcpy(
				received_message.data[0] = 0b00000001;
 8001a7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <main+0x134>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	711a      	strb	r2, [r3, #4]
				received_message.data[1] = 0b00000000;
 8001a82:	4b14      	ldr	r3, [pc, #80]	@ (8001ad4 <main+0x134>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	715a      	strb	r2, [r3, #5]
				received_message.data[2] = 0b00000000;
 8001a88:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <main+0x134>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	719a      	strb	r2, [r3, #6]
				received_message.data[3] = 0b00000000;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ad4 <main+0x134>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	71da      	strb	r2, [r3, #7]

				HAL_UART_Transmit(&huart2, msg, strlen(msg), HAL_MAX_DELAY);
 8001a94:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7fe fb99 	bl	80001d0 <strlen>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8001aa6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aaa:	480b      	ldr	r0, [pc, #44]	@ (8001ad8 <main+0x138>)
 8001aac:	f002 fec6 	bl	800483c <HAL_UART_Transmit>
				Gatekeeper(&received_message);
 8001ab0:	4808      	ldr	r0, [pc, #32]	@ (8001ad4 <main+0x134>)
 8001ab2:	f7ff fc51 	bl	8001358 <Gatekeeper>
				messageFlag = 0;
 8001ab6:	4b09      	ldr	r3, [pc, #36]	@ (8001adc <main+0x13c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
		checkState();
 8001abc:	e7b8      	b.n	8001a30 <main+0x90>
 8001abe:	bf00      	nop
 8001ac0:	20000058 	.word	0x20000058
 8001ac4:	0800526c 	.word	0x0800526c
 8001ac8:	08005278 	.word	0x08005278
 8001acc:	20000000 	.word	0x20000000
 8001ad0:	20000108 	.word	0x20000108
 8001ad4:	20000130 	.word	0x20000130
 8001ad8:	20000080 	.word	0x20000080
 8001adc:	2000012c 	.word	0x2000012c

08001ae0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b096      	sub	sp, #88	@ 0x58
 8001ae4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	2244      	movs	r2, #68	@ 0x44
 8001aec:	2100      	movs	r1, #0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 fb75 	bl	80051de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af4:	463b      	mov	r3, r7
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
 8001b00:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b02:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b06:	f001 fcd5 	bl	80034b4 <HAL_PWREx_ControlVoltageScaling>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b10:	f000 f950 	bl	8001db4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b14:	2302      	movs	r3, #2
 8001b16:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b1c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b1e:	2310      	movs	r3, #16
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b22:	2302      	movs	r3, #2
 8001b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b26:	2302      	movs	r3, #2
 8001b28:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b2e:	230a      	movs	r3, #10
 8001b30:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b32:	2307      	movs	r3, #7
 8001b34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b36:	2302      	movs	r3, #2
 8001b38:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	4618      	mov	r0, r3
 8001b44:	f001 fd0c 	bl	8003560 <HAL_RCC_OscConfig>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001b4e:	f000 f931 	bl	8001db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b52:	230f      	movs	r3, #15
 8001b54:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b56:	2303      	movs	r3, #3
 8001b58:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001b66:	463b      	mov	r3, r7
 8001b68:	2104      	movs	r1, #4
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f002 f90c 	bl	8003d88 <HAL_RCC_ClockConfig>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b76:	f000 f91d 	bl	8001db4 <Error_Handler>
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	3758      	adds	r7, #88	@ 0x58
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	@ 0x28
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b8a:	4b29      	ldr	r3, [pc, #164]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001b8c:	4a29      	ldr	r2, [pc, #164]	@ (8001c34 <MX_CAN1_Init+0xb0>)
 8001b8e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001b90:	4b27      	ldr	r3, [pc, #156]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001b92:	2210      	movs	r2, #16
 8001b94:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b96:	4b26      	ldr	r3, [pc, #152]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b9c:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8001ba2:	4b23      	ldr	r3, [pc, #140]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001ba4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001ba8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001baa:	4b21      	ldr	r3, [pc, #132]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bac:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001bb0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bca:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bd6:	4816      	ldr	r0, [pc, #88]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001bd8:	f000 fb62 	bl	80022a0 <HAL_CAN_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001be2:	f000 f8e7 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef filterConfig_1;
  filterConfig_1.FilterBank = 0;                         // First filter bank
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  filterConfig_1.FilterMode = CAN_FILTERMODE_IDMASK;     // Mask mode
 8001bea:	2300      	movs	r3, #0
 8001bec:	61bb      	str	r3, [r7, #24]
  filterConfig_1.FilterScale = CAN_FILTERSCALE_32BIT;    // 32-bit scale
 8001bee:	2301      	movs	r3, #1
 8001bf0:	61fb      	str	r3, [r7, #28]
//  filterConfig_1.FilterIdHigh = 0x0000;				// filter id is the part we want to mask and sets the IDE bit to true so we can acccept extended IDs
  filterConfig_1.FilterIdHigh = (0x101 >> 13) & 0xffff;				// filter id is the part we want to mask and sets the IDE bit to true so we can acccept extended IDs
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	603b      	str	r3, [r7, #0]

  filterConfig_1.FilterIdLow = ((0x101 & 0x1fff) << 3) | (1 << 2);
 8001bf6:	f640 030c 	movw	r3, #2060	@ 0x80c
 8001bfa:	607b      	str	r3, [r7, #4]
  filterConfig_1.FilterMaskIdHigh = 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60bb      	str	r3, [r7, #8]
  filterConfig_1.FilterMaskIdLow = 0;		
 8001c00:	2300      	movs	r3, #0
 8001c02:	60fb      	str	r3, [r7, #12]
  filterConfig_1.FilterFIFOAssignment = CAN_FILTER_FIFO0; // Put accepted msgs in FIFO 0
 8001c04:	2300      	movs	r3, #0
 8001c06:	613b      	str	r3, [r7, #16]
  filterConfig_1.FilterActivation = ENABLE;              // Enable the filter
 8001c08:	2301      	movs	r3, #1
 8001c0a:	623b      	str	r3, [r7, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &filterConfig_1) != HAL_OK) {
 8001c0c:	463b      	mov	r3, r7
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4807      	ldr	r0, [pc, #28]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001c12:	f000 fc40 	bl	8002496 <HAL_CAN_ConfigFilter>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_CAN1_Init+0x9c>
	Error_Handler();
 8001c1c:	f000 f8ca 	bl	8001db4 <Error_Handler>
  }

  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001c20:	2102      	movs	r1, #2
 8001c22:	4803      	ldr	r0, [pc, #12]	@ (8001c30 <MX_CAN1_Init+0xac>)
 8001c24:	f000 ff37 	bl	8002a96 <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN1_Init 2 */

}
 8001c28:	bf00      	nop
 8001c2a:	3728      	adds	r7, #40	@ 0x28
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000058 	.word	0x20000058
 8001c34:	40006400 	.word	0x40006400

08001c38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c3c:	4b14      	ldr	r3, [pc, #80]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c3e:	4a15      	ldr	r2, [pc, #84]	@ (8001c94 <MX_USART2_UART_Init+0x5c>)
 8001c40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c42:	4b13      	ldr	r3, [pc, #76]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4a:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c50:	4b0f      	ldr	r3, [pc, #60]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c56:	4b0e      	ldr	r3, [pc, #56]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c5e:	220c      	movs	r2, #12
 8001c60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c62:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c68:	4b09      	ldr	r3, [pc, #36]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c6e:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c7a:	4805      	ldr	r0, [pc, #20]	@ (8001c90 <MX_USART2_UART_Init+0x58>)
 8001c7c:	f002 fd90 	bl	80047a0 <HAL_UART_Init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c86:	f000 f895 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000080 	.word	0x20000080
 8001c94:	40004400 	.word	0x40004400

08001c98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cac:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <MX_GPIO_Init+0x78>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	4a17      	ldr	r2, [pc, #92]	@ (8001d10 <MX_GPIO_Init+0x78>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cb8:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <MX_GPIO_Init+0x78>)
 8001cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	603b      	str	r3, [r7, #0]
 8001cc2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Contactor_Aux_Input_Pin|PRECHARGE_ON_Output_Pin|Contactor_ON_Output_Pin|PRECHARGE_Sense_On_Output_Pin
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f44f 71d9 	mov.w	r1, #434	@ 0x1b2
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cce:	f001 fbcb 	bl	8003468 <HAL_GPIO_WritePin>
                          |CAN1_Mode_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Contactor_Aux_Input_Pin PRECHARGE_ON_Output_Pin Contactor_ON_Output_Pin PRECHARGE_Sense_On_Output_Pin
                           CAN1_Mode_Pin */
  GPIO_InitStruct.Pin = Contactor_Aux_Input_Pin|PRECHARGE_ON_Output_Pin|Contactor_ON_Output_Pin|PRECHARGE_Sense_On_Output_Pin
 8001cd2:	f44f 73d9 	mov.w	r3, #434	@ 0x1b2
 8001cd6:	607b      	str	r3, [r7, #4]
                          |CAN1_Mode_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cec:	f001 fa3a 	bl	8003164 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIAG_N_Input_Pin */
  GPIO_InitStruct.Pin = DIAG_N_Input_Pin;
 8001cf0:	2340      	movs	r3, #64	@ 0x40
 8001cf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DIAG_N_Input_GPIO_Port, &GPIO_InitStruct);
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	4619      	mov	r1, r3
 8001d00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d04:	f001 fa2e 	bl	8003164 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d08:	bf00      	nop
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40021000 	.word	0x40021000

08001d14 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, 0, &rx_header, rx_data);
 8001d1c:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8001d1e:	4a21      	ldr	r2, [pc, #132]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d20:	2100      	movs	r1, #0
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 fd95 	bl	8002852 <HAL_CAN_GetRxMessage>
	if (rx_header.ExtId == 0x101){
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f240 1201 	movw	r2, #257	@ 0x101
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d131      	bne.n	8001d98 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
	// we need to have it so it does the parsing part here and then set a flag
		// make the message with the data we're going to give to the gatekeeper task:
		received_message.id = rx_header.IDE == CAN_ID_STD ? rx_header.StdId : rx_header.ExtId;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d102      	bne.n	8001d42 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
 8001d3c:	4b19      	ldr	r3, [pc, #100]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	e001      	b.n	8001d46 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	4a18      	ldr	r2, [pc, #96]	@ (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001d48:	6013      	str	r3, [r2, #0]
		received_message.dlc = rx_header.DLC;
 8001d4a:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001d52:	731a      	strb	r2, [r3, #12]
		received_message.is_extended = (rx_header.IDE == CAN_ID_EXT);
 8001d54:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	bf0c      	ite	eq
 8001d5c:	2301      	moveq	r3, #1
 8001d5e:	2300      	movne	r3, #0
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	461a      	mov	r2, r3
 8001d64:	4b10      	ldr	r3, [pc, #64]	@ (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001d66:	735a      	strb	r2, [r3, #13]
		received_message.is_rtr = (rx_header.RTR == CAN_RTR_REMOTE);
 8001d68:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	461a      	mov	r2, r3
 8001d78:	4b0b      	ldr	r3, [pc, #44]	@ (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001d7a:	739a      	strb	r2, [r3, #14]
		memcpy(received_message.data, rx_data, rx_header.DLC);
 8001d7c:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	461a      	mov	r2, r3
 8001d82:	4907      	ldr	r1, [pc, #28]	@ (8001da0 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8001d84:	4809      	ldr	r0, [pc, #36]	@ (8001dac <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8001d86:	f003 fa57 	bl	8005238 <memcpy>
		// message data will look like 00000 - 11111, anything outside of that range is rubbish
		if (*received_message.data > -1 && *received_message.data < 32){
 8001d8a:	4b07      	ldr	r3, [pc, #28]	@ (8001da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001d8c:	791b      	ldrb	r3, [r3, #4]
 8001d8e:	2b1f      	cmp	r3, #31
 8001d90:	d802      	bhi.n	8001d98 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
			//set flag
			messageFlag = 1;
 8001d92:	4b07      	ldr	r3, [pc, #28]	@ (8001db0 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]

		} // else, we received rubbish data, ignore it
	}
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000124 	.word	0x20000124
 8001da4:	20000108 	.word	0x20000108
 8001da8:	20000130 	.word	0x20000130
 8001dac:	20000134 	.word	0x20000134
 8001db0:	2000012c 	.word	0x2000012c

08001db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001db8:	b672      	cpsid	i
}
 8001dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <Error_Handler+0x8>

08001dc0 <makingCANMessage>:
extern volatile uint16_t rawValues[2];
//extern uint16_t raw_current;
//extern uint16_t raw_voltage;

uint32_t makingCANMessage()
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
	uint8_t contactorState;
	uint8_t prechargerError;
	uint8_t contactorError;
	uint8_t bpsError;

	prechargerState = precharger.Switch_State; 	// either 0 = OPEN, 1 = CLOSED, 2 = CLOSING, or 3 = CONTACTOR ERROR
 8001dc6:	4b46      	ldr	r3, [pc, #280]	@ (8001ee0 <makingCANMessage+0x120>)
 8001dc8:	7bdb      	ldrb	r3, [r3, #15]
 8001dca:	72fb      	strb	r3, [r7, #11]
	contactorState = contactor.Switch_State;  	// ditto
 8001dcc:	4b45      	ldr	r3, [pc, #276]	@ (8001ee4 <makingCANMessage+0x124>)
 8001dce:	7bdb      	ldrb	r3, [r3, #15]
 8001dd0:	72bb      	strb	r3, [r7, #10]
//	contactorState = 1;  	// DEBUGGING LINEEEEEE. REMOVE THIS LINE AND UNCOMMENT THE ABOVE LINE WHEN DONE DEBUGGING

	prechargerError = precharger.switchError;	// if the bool is set to 1, there was an error
 8001dd2:	4b43      	ldr	r3, [pc, #268]	@ (8001ee0 <makingCANMessage+0x120>)
 8001dd4:	7c1b      	ldrb	r3, [r3, #16]
 8001dd6:	727b      	strb	r3, [r7, #9]
	contactorError = contactor.switchError;		// ditto
 8001dd8:	4b42      	ldr	r3, [pc, #264]	@ (8001ee4 <makingCANMessage+0x124>)
 8001dda:	7c1b      	ldrb	r3, [r3, #16]
 8001ddc:	723b      	strb	r3, [r7, #8]

	bpsError = contactor.BPSError; // if the bool is set to 1, there was a BPS error, SERIOUS
 8001dde:	4b41      	ldr	r3, [pc, #260]	@ (8001ee4 <makingCANMessage+0x124>)
 8001de0:	7c5b      	ldrb	r3, [r3, #17]
 8001de2:	71fb      	strb	r3, [r7, #7]

	// now we gotta convert them to bytes
	uint32_t state_status = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
	if (prechargerState == 0 || prechargerState == 1)
 8001de8:	7afb      	ldrb	r3, [r7, #11]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <makingCANMessage+0x34>
 8001dee:	7afb      	ldrb	r3, [r7, #11]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d108      	bne.n	8001e06 <makingCANMessage+0x46>
	{
		state_status = (state_status & 0xFFFFFFFE) | ((prechargerState & 0x1) << 0);  	  	// Bit 0: PrechargerState is open or closed
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f023 0201 	bic.w	r2, r3, #1
 8001dfa:	7afb      	ldrb	r3, [r7, #11]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	4313      	orrs	r3, r2
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	e006      	b.n	8001e14 <makingCANMessage+0x54>
	}
	else if (prechargerState == 2)
 8001e06:	7afb      	ldrb	r3, [r7, #11]
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d103      	bne.n	8001e14 <makingCANMessage+0x54>
	{
		state_status = (state_status & 0xFFFFFFFD) | (0x1 << 1);  	  	// Bit 1: PrechargerState is closing or not
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f043 0302 	orr.w	r3, r3, #2
 8001e12:	60fb      	str	r3, [r7, #12]
	}

	state_status = (state_status & 0xFFFFFFFB) | ((prechargerError & 0x1) << 2); 			// Bit 2: If the precharger failed to get to the wanted state or not
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f023 0204 	bic.w	r2, r3, #4
 8001e1a:	7a7b      	ldrb	r3, [r7, #9]
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	4313      	orrs	r3, r2
 8001e24:	60fb      	str	r3, [r7, #12]

	if (contactorState == 0 || contactorState == 1)
 8001e26:	7abb      	ldrb	r3, [r7, #10]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <makingCANMessage+0x72>
 8001e2c:	7abb      	ldrb	r3, [r7, #10]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d109      	bne.n	8001e46 <makingCANMessage+0x86>
	{
		state_status = (state_status & 0xFFFFFFF7) | ((contactorState & 0x1) << 3);  	  	// Bit 3: contactorState is open or closed
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f023 0208 	bic.w	r2, r3, #8
 8001e38:	7abb      	ldrb	r3, [r7, #10]
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	4313      	orrs	r3, r2
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	e006      	b.n	8001e54 <makingCANMessage+0x94>
	}
	else if (contactorState == 2)
 8001e46:	7abb      	ldrb	r3, [r7, #10]
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d103      	bne.n	8001e54 <makingCANMessage+0x94>
	{
		state_status  = (state_status & 0xFFFFFFEF) | (0x1 << 4);  	  	// Bit 4: contactorState is closing or not
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f043 0310 	orr.w	r3, r3, #16
 8001e52:	60fb      	str	r3, [r7, #12]
	}

	state_status = (state_status & 0xFFFFFFDF) | ((contactorError & 0x1) << 5); 			// Bit 5: If the contactor failed to get to the wanted state or not
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f023 0220 	bic.w	r2, r3, #32
 8001e5a:	7a3b      	ldrb	r3, [r7, #8]
 8001e5c:	015b      	lsls	r3, r3, #5
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]

	// adding math to convert line current before sending it out onto the CAN Line
	// need to offset the ADC since to account for negative values (-2 to 2), it was made into 0-4. So now we gotta convert back to -2 to 2. So we minus 2
	rawValues[1] = rawValues[1] - 2;
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <makingCANMessage+0x128>)
 8001e68:	885b      	ldrh	r3, [r3, #2]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	3b02      	subs	r3, #2
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee8 <makingCANMessage+0x128>)
 8001e72:	805a      	strh	r2, [r3, #2]
	// now we have to times it by the amps to ADC voltage ratio
	rawValues[1] = rawValues[1] * contactor.lineCurrentAmpsPerADCVoltage;
 8001e74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee8 <makingCANMessage+0x128>)
 8001e76:	885b      	ldrh	r3, [r3, #2]
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee4 <makingCANMessage+0x124>)
 8001e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	fb12 f303 	smulbb	r3, r2, r3
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	4b18      	ldr	r3, [pc, #96]	@ (8001ee8 <makingCANMessage+0x128>)
 8001e88:	805a      	strh	r2, [r3, #2]

	state_status = (state_status & 0xFFFC003F) | ((rawValues[1] & 0xFFF) << 6);				// Bits 6 - 17: the line current
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 8001e90:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 8001e94:	4a14      	ldr	r2, [pc, #80]	@ (8001ee8 <makingCANMessage+0x128>)
 8001e96:	8852      	ldrh	r2, [r2, #2]
 8001e98:	b292      	uxth	r2, r2
 8001e9a:	0191      	lsls	r1, r2, #6
 8001e9c:	4a13      	ldr	r2, [pc, #76]	@ (8001eec <makingCANMessage+0x12c>)
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	60fb      	str	r3, [r7, #12]

	state_status = (state_status & 0xC003FFFF) | ((rawValues[0] & 0xFFF) << 18);				// Bits 18 - 30: the charge voltage
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f023 537f 	bic.w	r3, r3, #1069547520	@ 0x3fc00000
 8001eaa:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8001eae:	4a0e      	ldr	r2, [pc, #56]	@ (8001ee8 <makingCANMessage+0x128>)
 8001eb0:	8812      	ldrh	r2, [r2, #0]
 8001eb2:	b292      	uxth	r2, r2
 8001eb4:	0491      	lsls	r1, r2, #18
 8001eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef0 <makingCANMessage+0x130>)
 8001eb8:	400a      	ands	r2, r1
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	60fb      	str	r3, [r7, #12]

	state_status = (state_status & 0xBFFFFFFF) | ((bpsError & 0x1) << 30); 					// Bit 31: If the contactor failed to open, it's a serious BPS Error
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	079b      	lsls	r3, r3, #30
 8001ec8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	60fb      	str	r3, [r7, #12]


	return state_status;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	2000014c 	.word	0x2000014c
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	20000148 	.word	0x20000148
 8001eec:	0003ffc0 	.word	0x0003ffc0
 8001ef0:	3ffc0000 	.word	0x3ffc0000

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <HAL_MspInit+0x44>)
 8001efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001efe:	4a0e      	ldr	r2, [pc, #56]	@ (8001f38 <HAL_MspInit+0x44>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f06:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <HAL_MspInit+0x44>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <HAL_MspInit+0x44>)
 8001f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f16:	4a08      	ldr	r2, [pc, #32]	@ (8001f38 <HAL_MspInit+0x44>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <HAL_MspInit+0x44>)
 8001f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000

08001f3c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	@ 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a1c      	ldr	r2, [pc, #112]	@ (8001fcc <HAL_CAN_MspInit+0x90>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d131      	bne.n	8001fc2 <HAL_CAN_MspInit+0x86>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f62:	4a1b      	ldr	r2, [pc, #108]	@ (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f68:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6a:	4b19      	ldr	r3, [pc, #100]	@ (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7a:	4a15      	ldr	r2, [pc, #84]	@ (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f82:	4b13      	ldr	r3, [pc, #76]	@ (8001fd0 <HAL_CAN_MspInit+0x94>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f8e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f94:	2302      	movs	r3, #2
 8001f96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001fa0:	2309      	movs	r3, #9
 8001fa2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fae:	f001 f8d9 	bl	8003164 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	2014      	movs	r0, #20
 8001fb8:	f001 f89d 	bl	80030f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001fbc:	2014      	movs	r0, #20
 8001fbe:	f001 f8b6 	bl	800312e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001fc2:	bf00      	nop
 8001fc4:	3728      	adds	r7, #40	@ 0x28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40006400 	.word	0x40006400
 8001fd0:	40021000 	.word	0x40021000

08001fd4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b09e      	sub	sp, #120	@ 0x78
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fdc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fec:	f107 0310 	add.w	r3, r7, #16
 8001ff0:	2254      	movs	r2, #84	@ 0x54
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f003 f8f2 	bl	80051de <memset>
  if(huart->Instance==USART2)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800207c <HAL_UART_MspInit+0xa8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d136      	bne.n	8002072 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002004:	2302      	movs	r3, #2
 8002006:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002008:	2300      	movs	r3, #0
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	4618      	mov	r0, r3
 8002012:	f002 f8dd 	bl	80041d0 <HAL_RCCEx_PeriphCLKConfig>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800201c:	f7ff feca 	bl	8001db4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002020:	4b17      	ldr	r3, [pc, #92]	@ (8002080 <HAL_UART_MspInit+0xac>)
 8002022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002024:	4a16      	ldr	r2, [pc, #88]	@ (8002080 <HAL_UART_MspInit+0xac>)
 8002026:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800202a:	6593      	str	r3, [r2, #88]	@ 0x58
 800202c:	4b14      	ldr	r3, [pc, #80]	@ (8002080 <HAL_UART_MspInit+0xac>)
 800202e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002038:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_UART_MspInit+0xac>)
 800203a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203c:	4a10      	ldr	r2, [pc, #64]	@ (8002080 <HAL_UART_MspInit+0xac>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002044:	4b0e      	ldr	r3, [pc, #56]	@ (8002080 <HAL_UART_MspInit+0xac>)
 8002046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002048:	f003 0301 	and.w	r3, r3, #1
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002050:	230c      	movs	r3, #12
 8002052:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205c:	2303      	movs	r3, #3
 800205e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002060:	2307      	movs	r3, #7
 8002062:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002064:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002068:	4619      	mov	r1, r3
 800206a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800206e:	f001 f879 	bl	8003164 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002072:	bf00      	nop
 8002074:	3778      	adds	r7, #120	@ 0x78
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40004400 	.word	0x40004400
 8002080:	40021000 	.word	0x40021000

08002084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <NMI_Handler+0x4>

0800208c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002090:	bf00      	nop
 8002092:	e7fd      	b.n	8002090 <HardFault_Handler+0x4>

08002094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <MemManage_Handler+0x4>

0800209c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <BusFault_Handler+0x4>

080020a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <UsageFault_Handler+0x4>

080020ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020da:	f000 f89d 	bl	8002218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
	...

080020e4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80020e8:	4802      	ldr	r0, [pc, #8]	@ (80020f4 <CAN1_RX0_IRQHandler+0x10>)
 80020ea:	f000 fcfa 	bl	8002ae2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000058 	.word	0x20000058

080020f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <SystemInit+0x20>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002102:	4a05      	ldr	r2, [pc, #20]	@ (8002118 <SystemInit+0x20>)
 8002104:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002108:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800211c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002154 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002120:	f7ff ffea 	bl	80020f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002124:	480c      	ldr	r0, [pc, #48]	@ (8002158 <LoopForever+0x6>)
  ldr r1, =_edata
 8002126:	490d      	ldr	r1, [pc, #52]	@ (800215c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002128:	4a0d      	ldr	r2, [pc, #52]	@ (8002160 <LoopForever+0xe>)
  movs r3, #0
 800212a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800212c:	e002      	b.n	8002134 <LoopCopyDataInit>

0800212e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800212e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002132:	3304      	adds	r3, #4

08002134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002138:	d3f9      	bcc.n	800212e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <LoopForever+0x12>)
  ldr r4, =_ebss
 800213c:	4c0a      	ldr	r4, [pc, #40]	@ (8002168 <LoopForever+0x16>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002140:	e001      	b.n	8002146 <LoopFillZerobss>

08002142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002144:	3204      	adds	r2, #4

08002146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002148:	d3fb      	bcc.n	8002142 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800214a:	f003 f851 	bl	80051f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800214e:	f7ff fc27 	bl	80019a0 <main>

08002152 <LoopForever>:

LoopForever:
    b LoopForever
 8002152:	e7fe      	b.n	8002152 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002154:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800215c:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8002160:	080052e8 	.word	0x080052e8
  ldr r2, =_sbss
 8002164:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8002168:	20000180 	.word	0x20000180

0800216c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800216c:	e7fe      	b.n	800216c <ADC1_IRQHandler>

0800216e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002178:	2003      	movs	r0, #3
 800217a:	f000 ffb1 	bl	80030e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800217e:	200f      	movs	r0, #15
 8002180:	f000 f80e 	bl	80021a0 <HAL_InitTick>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	71fb      	strb	r3, [r7, #7]
 800218e:	e001      	b.n	8002194 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002190:	f7ff feb0 	bl	8001ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002194:	79fb      	ldrb	r3, [r7, #7]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021ac:	4b17      	ldr	r3, [pc, #92]	@ (800220c <HAL_InitTick+0x6c>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d023      	beq.n	80021fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021b4:	4b16      	ldr	r3, [pc, #88]	@ (8002210 <HAL_InitTick+0x70>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b14      	ldr	r3, [pc, #80]	@ (800220c <HAL_InitTick+0x6c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	4619      	mov	r1, r3
 80021be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 ffbd 	bl	800314a <HAL_SYSTICK_Config>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10f      	bne.n	80021f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b0f      	cmp	r3, #15
 80021da:	d809      	bhi.n	80021f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021dc:	2200      	movs	r2, #0
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021e4:	f000 ff87 	bl	80030f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002214 <HAL_InitTick+0x74>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	e007      	b.n	8002200 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
 80021f4:	e004      	b.n	8002200 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	e001      	b.n	8002200 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002200:	7bfb      	ldrb	r3, [r7, #15]
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000038 	.word	0x20000038
 8002210:	20000030 	.word	0x20000030
 8002214:	20000034 	.word	0x20000034

08002218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800221c:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_IncTick+0x20>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	461a      	mov	r2, r3
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <HAL_IncTick+0x24>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4413      	add	r3, r2
 8002228:	4a04      	ldr	r2, [pc, #16]	@ (800223c <HAL_IncTick+0x24>)
 800222a:	6013      	str	r3, [r2, #0]
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	20000038 	.word	0x20000038
 800223c:	2000017c 	.word	0x2000017c

08002240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  return uwTick;
 8002244:	4b03      	ldr	r3, [pc, #12]	@ (8002254 <HAL_GetTick+0x14>)
 8002246:	681b      	ldr	r3, [r3, #0]
}
 8002248:	4618      	mov	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	2000017c 	.word	0x2000017c

08002258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002260:	f7ff ffee 	bl	8002240 <HAL_GetTick>
 8002264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002270:	d005      	beq.n	800227e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_Delay+0x44>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4413      	add	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800227e:	bf00      	nop
 8002280:	f7ff ffde 	bl	8002240 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	429a      	cmp	r2, r3
 800228e:	d8f7      	bhi.n	8002280 <HAL_Delay+0x28>
  {
  }
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000038 	.word	0x20000038

080022a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e0ed      	b.n	800248e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff fe3c 	bl	8001f3c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 0201 	orr.w	r2, r2, #1
 80022d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022d4:	f7ff ffb4 	bl	8002240 <HAL_GetTick>
 80022d8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022da:	e012      	b.n	8002302 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022dc:	f7ff ffb0 	bl	8002240 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b0a      	cmp	r3, #10
 80022e8:	d90b      	bls.n	8002302 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2205      	movs	r2, #5
 80022fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0c5      	b.n	800248e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0301 	and.w	r3, r3, #1
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0e5      	beq.n	80022dc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0202 	bic.w	r2, r2, #2
 800231e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002320:	f7ff ff8e 	bl	8002240 <HAL_GetTick>
 8002324:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002326:	e012      	b.n	800234e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002328:	f7ff ff8a 	bl	8002240 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b0a      	cmp	r3, #10
 8002334:	d90b      	bls.n	800234e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2205      	movs	r2, #5
 8002346:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e09f      	b.n	800248e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1e5      	bne.n	8002328 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	7e1b      	ldrb	r3, [r3, #24]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d108      	bne.n	8002376 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	e007      	b.n	8002386 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002384:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7e5b      	ldrb	r3, [r3, #25]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d108      	bne.n	80023a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	e007      	b.n	80023b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	7e9b      	ldrb	r3, [r3, #26]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d108      	bne.n	80023ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0220 	orr.w	r2, r2, #32
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	e007      	b.n	80023da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 0220 	bic.w	r2, r2, #32
 80023d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	7edb      	ldrb	r3, [r3, #27]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d108      	bne.n	80023f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0210 	bic.w	r2, r2, #16
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	e007      	b.n	8002404 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 0210 	orr.w	r2, r2, #16
 8002402:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7f1b      	ldrb	r3, [r3, #28]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d108      	bne.n	800241e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f042 0208 	orr.w	r2, r2, #8
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e007      	b.n	800242e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0208 	bic.w	r2, r2, #8
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	7f5b      	ldrb	r3, [r3, #29]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d108      	bne.n	8002448 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0204 	orr.w	r2, r2, #4
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	e007      	b.n	8002458 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0204 	bic.w	r2, r2, #4
 8002456:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	431a      	orrs	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	ea42 0103 	orr.w	r1, r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	1e5a      	subs	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002496:	b480      	push	{r7}
 8002498:	b087      	sub	sp, #28
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
 800249e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ac:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80024ae:	7cfb      	ldrb	r3, [r7, #19]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d003      	beq.n	80024bc <HAL_CAN_ConfigFilter+0x26>
 80024b4:	7cfb      	ldrb	r3, [r7, #19]
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	f040 80aa 	bne.w	8002610 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	2201      	movs	r2, #1
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	43db      	mvns	r3, r3
 80024e6:	401a      	ands	r2, r3
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d123      	bne.n	800253e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	43db      	mvns	r3, r3
 8002500:	401a      	ands	r2, r3
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002518:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	3248      	adds	r2, #72	@ 0x48
 800251e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002532:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002534:	6979      	ldr	r1, [r7, #20]
 8002536:	3348      	adds	r3, #72	@ 0x48
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	440b      	add	r3, r1
 800253c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d122      	bne.n	800258c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	431a      	orrs	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002566:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	3248      	adds	r2, #72	@ 0x48
 800256c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002580:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002582:	6979      	ldr	r1, [r7, #20]
 8002584:	3348      	adds	r3, #72	@ 0x48
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	440b      	add	r3, r1
 800258a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d109      	bne.n	80025a8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43db      	mvns	r3, r3
 800259e:	401a      	ands	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80025a6:	e007      	b.n	80025b8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	431a      	orrs	r2, r3
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d109      	bne.n	80025d4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	43db      	mvns	r3, r3
 80025ca:	401a      	ands	r2, r3
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80025d2:	e007      	b.n	80025e4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	431a      	orrs	r2, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d107      	bne.n	80025fc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	431a      	orrs	r2, r3
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002602:	f023 0201 	bic.w	r2, r3, #1
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	e006      	b.n	800261e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
  }
}
 800261e:	4618      	mov	r0, r3
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b084      	sub	sp, #16
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b01      	cmp	r3, #1
 800263c:	d12e      	bne.n	800269c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2202      	movs	r2, #2
 8002642:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 0201 	bic.w	r2, r2, #1
 8002654:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002656:	f7ff fdf3 	bl	8002240 <HAL_GetTick>
 800265a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800265c:	e012      	b.n	8002684 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800265e:	f7ff fdef 	bl	8002240 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b0a      	cmp	r3, #10
 800266a:	d90b      	bls.n	8002684 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2205      	movs	r2, #5
 800267c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e012      	b.n	80026aa <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1e5      	bne.n	800265e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002698:	2300      	movs	r3, #0
 800269a:	e006      	b.n	80026aa <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
  }
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b089      	sub	sp, #36	@ 0x24
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80026d0:	7ffb      	ldrb	r3, [r7, #31]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d003      	beq.n	80026de <HAL_CAN_AddTxMessage+0x2c>
 80026d6:	7ffb      	ldrb	r3, [r7, #31]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	f040 80ad 	bne.w	8002838 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10a      	bne.n	80026fe <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d105      	bne.n	80026fe <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 8095 	beq.w	8002828 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	0e1b      	lsrs	r3, r3, #24
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002708:	2201      	movs	r2, #1
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	409a      	lsls	r2, r3
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10d      	bne.n	8002736 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002724:	68f9      	ldr	r1, [r7, #12]
 8002726:	6809      	ldr	r1, [r1, #0]
 8002728:	431a      	orrs	r2, r3
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	3318      	adds	r3, #24
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	440b      	add	r3, r1
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	e00f      	b.n	8002756 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002740:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002746:	68f9      	ldr	r1, [r7, #12]
 8002748:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800274a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	3318      	adds	r3, #24
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	440b      	add	r3, r1
 8002754:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6819      	ldr	r1, [r3, #0]
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	691a      	ldr	r2, [r3, #16]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	3318      	adds	r3, #24
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	440b      	add	r3, r1
 8002766:	3304      	adds	r3, #4
 8002768:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	7d1b      	ldrb	r3, [r3, #20]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d111      	bne.n	8002796 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3318      	adds	r3, #24
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	4413      	add	r3, r2
 800277e:	3304      	adds	r3, #4
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	6811      	ldr	r1, [r2, #0]
 8002786:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	3318      	adds	r3, #24
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	440b      	add	r3, r1
 8002792:	3304      	adds	r3, #4
 8002794:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3307      	adds	r3, #7
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	061a      	lsls	r2, r3, #24
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3306      	adds	r3, #6
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	041b      	lsls	r3, r3, #16
 80027a6:	431a      	orrs	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3305      	adds	r3, #5
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	021b      	lsls	r3, r3, #8
 80027b0:	4313      	orrs	r3, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	3204      	adds	r2, #4
 80027b6:	7812      	ldrb	r2, [r2, #0]
 80027b8:	4610      	mov	r0, r2
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	6811      	ldr	r1, [r2, #0]
 80027be:	ea43 0200 	orr.w	r2, r3, r0
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	440b      	add	r3, r1
 80027c8:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80027cc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	3303      	adds	r3, #3
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	061a      	lsls	r2, r3, #24
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	3302      	adds	r3, #2
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	041b      	lsls	r3, r3, #16
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3301      	adds	r3, #1
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	4313      	orrs	r3, r2
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	7812      	ldrb	r2, [r2, #0]
 80027ee:	4610      	mov	r0, r2
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	6811      	ldr	r1, [r2, #0]
 80027f4:	ea43 0200 	orr.w	r2, r3, r0
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	440b      	add	r3, r1
 80027fe:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002802:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	3318      	adds	r3, #24
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	4413      	add	r3, r2
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	6811      	ldr	r1, [r2, #0]
 8002816:	f043 0201 	orr.w	r2, r3, #1
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	3318      	adds	r3, #24
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	440b      	add	r3, r1
 8002822:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	e00e      	b.n	8002846 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e006      	b.n	8002846 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
  }
}
 8002846:	4618      	mov	r0, r3
 8002848:	3724      	adds	r7, #36	@ 0x24
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002852:	b480      	push	{r7}
 8002854:	b087      	sub	sp, #28
 8002856:	af00      	add	r7, sp, #0
 8002858:	60f8      	str	r0, [r7, #12]
 800285a:	60b9      	str	r1, [r7, #8]
 800285c:	607a      	str	r2, [r7, #4]
 800285e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002866:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002868:	7dfb      	ldrb	r3, [r7, #23]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d003      	beq.n	8002876 <HAL_CAN_GetRxMessage+0x24>
 800286e:	7dfb      	ldrb	r3, [r7, #23]
 8002870:	2b02      	cmp	r3, #2
 8002872:	f040 8103 	bne.w	8002a7c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10e      	bne.n	800289a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d116      	bne.n	80028b8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e0f7      	b.n	8002a8a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d107      	bne.n	80028b8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e0e8      	b.n	8002a8a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	331b      	adds	r3, #27
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	4413      	add	r3, r2
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0204 	and.w	r2, r3, #4
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10c      	bne.n	80028f0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	331b      	adds	r3, #27
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	4413      	add	r3, r2
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	0d5b      	lsrs	r3, r3, #21
 80028e6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	e00b      	b.n	8002908 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	331b      	adds	r3, #27
 80028f8:	011b      	lsls	r3, r3, #4
 80028fa:	4413      	add	r3, r2
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	08db      	lsrs	r3, r3, #3
 8002900:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	331b      	adds	r3, #27
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	4413      	add	r3, r2
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0202 	and.w	r2, r3, #2
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	331b      	adds	r3, #27
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	4413      	add	r3, r2
 800292a:	3304      	adds	r3, #4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2208      	movs	r2, #8
 800293a:	611a      	str	r2, [r3, #16]
 800293c:	e00b      	b.n	8002956 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	331b      	adds	r3, #27
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	4413      	add	r3, r2
 800294a:	3304      	adds	r3, #4
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 020f 	and.w	r2, r3, #15
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	331b      	adds	r3, #27
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	4413      	add	r3, r2
 8002962:	3304      	adds	r3, #4
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	0a1b      	lsrs	r3, r3, #8
 8002968:	b2da      	uxtb	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	331b      	adds	r3, #27
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	4413      	add	r3, r2
 800297a:	3304      	adds	r3, #4
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	0c1b      	lsrs	r3, r3, #16
 8002980:	b29a      	uxth	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	4413      	add	r3, r2
 8002990:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	b2da      	uxtb	r2, r3
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0a1a      	lsrs	r2, r3, #8
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	3301      	adds	r3, #1
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	4413      	add	r3, r2
 80029c0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	0c1a      	lsrs	r2, r3, #16
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	3302      	adds	r3, #2
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	4413      	add	r3, r2
 80029da:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	0e1a      	lsrs	r2, r3, #24
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	3303      	adds	r3, #3
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	4413      	add	r3, r2
 80029f4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	3304      	adds	r3, #4
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	4413      	add	r3, r2
 8002a0c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	0a1a      	lsrs	r2, r3, #8
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	3305      	adds	r3, #5
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	4413      	add	r3, r2
 8002a26:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	0c1a      	lsrs	r2, r3, #16
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	3306      	adds	r3, #6
 8002a32:	b2d2      	uxtb	r2, r2
 8002a34:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	4413      	add	r3, r2
 8002a40:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	0e1a      	lsrs	r2, r3, #24
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	3307      	adds	r3, #7
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d108      	bne.n	8002a68 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f042 0220 	orr.w	r2, r2, #32
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	e007      	b.n	8002a78 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	691a      	ldr	r2, [r3, #16]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0220 	orr.w	r2, r2, #32
 8002a76:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	e006      	b.n	8002a8a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a80:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
  }
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b085      	sub	sp, #20
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aa6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d002      	beq.n	8002ab4 <HAL_CAN_ActivateNotification+0x1e>
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d109      	bne.n	8002ac8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6959      	ldr	r1, [r3, #20]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	e006      	b.n	8002ad6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002acc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
  }
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3714      	adds	r7, #20
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b08a      	sub	sp, #40	@ 0x28
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002aea:	2300      	movs	r3, #0
 8002aec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002b1e:	6a3b      	ldr	r3, [r7, #32]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d07c      	beq.n	8002c22 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d023      	beq.n	8002b7a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2201      	movs	r2, #1
 8002b38:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f983 	bl	8002e50 <HAL_CAN_TxMailbox0CompleteCallback>
 8002b4a:	e016      	b.n	8002b7a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	f003 0304 	and.w	r3, r3, #4
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d004      	beq.n	8002b60 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b5e:	e00c      	b.n	8002b7a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d004      	beq.n	8002b74 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b72:	e002      	b.n	8002b7a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f989 	bl	8002e8c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d024      	beq.n	8002bce <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f963 	bl	8002e64 <HAL_CAN_TxMailbox1CompleteCallback>
 8002b9e:	e016      	b.n	8002bce <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d004      	beq.n	8002bb4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb2:	e00c      	b.n	8002bce <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d004      	beq.n	8002bc8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bc6:	e002      	b.n	8002bce <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f969 	bl	8002ea0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d024      	beq.n	8002c22 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002be0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 f943 	bl	8002e78 <HAL_CAN_TxMailbox2CompleteCallback>
 8002bf2:	e016      	b.n	8002c22 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d004      	beq.n	8002c08 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c06:	e00c      	b.n	8002c22 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d004      	beq.n	8002c1c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c1a:	e002      	b.n	8002c22 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f949 	bl	8002eb4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00c      	beq.n	8002c46 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f003 0310 	and.w	r3, r3, #16
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c3c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2210      	movs	r2, #16
 8002c44:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002c46:	6a3b      	ldr	r3, [r7, #32]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00b      	beq.n	8002c68 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d006      	beq.n	8002c68 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2208      	movs	r2, #8
 8002c60:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f930 	bl	8002ec8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d009      	beq.n	8002c86 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0303 	and.w	r3, r3, #3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d002      	beq.n	8002c86 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f7ff f847 	bl	8001d14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00c      	beq.n	8002caa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d007      	beq.n	8002caa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ca0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2210      	movs	r2, #16
 8002ca8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	f003 0320 	and.w	r3, r3, #32
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00b      	beq.n	8002ccc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	f003 0308 	and.w	r3, r3, #8
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d006      	beq.n	8002ccc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2208      	movs	r2, #8
 8002cc4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f912 	bl	8002ef0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002ccc:	6a3b      	ldr	r3, [r7, #32]
 8002cce:	f003 0310 	and.w	r3, r3, #16
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d009      	beq.n	8002cea <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d002      	beq.n	8002cea <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f8f9 	bl	8002edc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00b      	beq.n	8002d0c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	f003 0310 	and.w	r3, r3, #16
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d006      	beq.n	8002d0c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2210      	movs	r2, #16
 8002d04:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f8fc 	bl	8002f04 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	f003 0308 	and.w	r3, r3, #8
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d006      	beq.n	8002d2e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2208      	movs	r2, #8
 8002d26:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f8f5 	bl	8002f18 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d07b      	beq.n	8002e30 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d072      	beq.n	8002e28 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d008      	beq.n	8002d5e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d5e:	6a3b      	ldr	r3, [r7, #32]
 8002d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d008      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	f043 0302 	orr.w	r3, r3, #2
 8002d78:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
 8002d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d008      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d90:	f043 0304 	orr.w	r3, r3, #4
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d043      	beq.n	8002e28 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d03e      	beq.n	8002e28 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002db0:	2b60      	cmp	r3, #96	@ 0x60
 8002db2:	d02b      	beq.n	8002e0c <HAL_CAN_IRQHandler+0x32a>
 8002db4:	2b60      	cmp	r3, #96	@ 0x60
 8002db6:	d82e      	bhi.n	8002e16 <HAL_CAN_IRQHandler+0x334>
 8002db8:	2b50      	cmp	r3, #80	@ 0x50
 8002dba:	d022      	beq.n	8002e02 <HAL_CAN_IRQHandler+0x320>
 8002dbc:	2b50      	cmp	r3, #80	@ 0x50
 8002dbe:	d82a      	bhi.n	8002e16 <HAL_CAN_IRQHandler+0x334>
 8002dc0:	2b40      	cmp	r3, #64	@ 0x40
 8002dc2:	d019      	beq.n	8002df8 <HAL_CAN_IRQHandler+0x316>
 8002dc4:	2b40      	cmp	r3, #64	@ 0x40
 8002dc6:	d826      	bhi.n	8002e16 <HAL_CAN_IRQHandler+0x334>
 8002dc8:	2b30      	cmp	r3, #48	@ 0x30
 8002dca:	d010      	beq.n	8002dee <HAL_CAN_IRQHandler+0x30c>
 8002dcc:	2b30      	cmp	r3, #48	@ 0x30
 8002dce:	d822      	bhi.n	8002e16 <HAL_CAN_IRQHandler+0x334>
 8002dd0:	2b10      	cmp	r3, #16
 8002dd2:	d002      	beq.n	8002dda <HAL_CAN_IRQHandler+0x2f8>
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d005      	beq.n	8002de4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002dd8:	e01d      	b.n	8002e16 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	f043 0308 	orr.w	r3, r3, #8
 8002de0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002de2:	e019      	b.n	8002e18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de6:	f043 0310 	orr.w	r3, r3, #16
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002dec:	e014      	b.n	8002e18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	f043 0320 	orr.w	r3, r3, #32
 8002df4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002df6:	e00f      	b.n	8002e18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dfe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e00:	e00a      	b.n	8002e18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e08:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e0a:	e005      	b.n	8002e18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e12:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e14:	e000      	b.n	8002e18 <HAL_CAN_IRQHandler+0x336>
            break;
 8002e16:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699a      	ldr	r2, [r3, #24]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002e26:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d008      	beq.n	8002e48 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	431a      	orrs	r2, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f872 	bl	8002f2c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002e48:	bf00      	nop
 8002e4a:	3728      	adds	r7, #40	@ 0x28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f50:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <__NVIC_SetPriorityGrouping+0x44>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f72:	4a04      	ldr	r2, [pc, #16]	@ (8002f84 <__NVIC_SetPriorityGrouping+0x44>)
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	60d3      	str	r3, [r2, #12]
}
 8002f78:	bf00      	nop
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f8c:	4b04      	ldr	r3, [pc, #16]	@ (8002fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	0a1b      	lsrs	r3, r3, #8
 8002f92:	f003 0307 	and.w	r3, r3, #7
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	e000ed00 	.word	0xe000ed00

08002fa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	db0b      	blt.n	8002fce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	f003 021f 	and.w	r2, r3, #31
 8002fbc:	4907      	ldr	r1, [pc, #28]	@ (8002fdc <__NVIC_EnableIRQ+0x38>)
 8002fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc2:	095b      	lsrs	r3, r3, #5
 8002fc4:	2001      	movs	r0, #1
 8002fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	e000e100 	.word	0xe000e100

08002fe0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	6039      	str	r1, [r7, #0]
 8002fea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	db0a      	blt.n	800300a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	490c      	ldr	r1, [pc, #48]	@ (800302c <__NVIC_SetPriority+0x4c>)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	0112      	lsls	r2, r2, #4
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	440b      	add	r3, r1
 8003004:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003008:	e00a      	b.n	8003020 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	b2da      	uxtb	r2, r3
 800300e:	4908      	ldr	r1, [pc, #32]	@ (8003030 <__NVIC_SetPriority+0x50>)
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	3b04      	subs	r3, #4
 8003018:	0112      	lsls	r2, r2, #4
 800301a:	b2d2      	uxtb	r2, r2
 800301c:	440b      	add	r3, r1
 800301e:	761a      	strb	r2, [r3, #24]
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	e000e100 	.word	0xe000e100
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003034:	b480      	push	{r7}
 8003036:	b089      	sub	sp, #36	@ 0x24
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f1c3 0307 	rsb	r3, r3, #7
 800304e:	2b04      	cmp	r3, #4
 8003050:	bf28      	it	cs
 8003052:	2304      	movcs	r3, #4
 8003054:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3304      	adds	r3, #4
 800305a:	2b06      	cmp	r3, #6
 800305c:	d902      	bls.n	8003064 <NVIC_EncodePriority+0x30>
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3b03      	subs	r3, #3
 8003062:	e000      	b.n	8003066 <NVIC_EncodePriority+0x32>
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003068:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43da      	mvns	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	401a      	ands	r2, r3
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800307c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	fa01 f303 	lsl.w	r3, r1, r3
 8003086:	43d9      	mvns	r1, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800308c:	4313      	orrs	r3, r2
         );
}
 800308e:	4618      	mov	r0, r3
 8003090:	3724      	adds	r7, #36	@ 0x24
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
	...

0800309c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030ac:	d301      	bcc.n	80030b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ae:	2301      	movs	r3, #1
 80030b0:	e00f      	b.n	80030d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030b2:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <SysTick_Config+0x40>)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	3b01      	subs	r3, #1
 80030b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030ba:	210f      	movs	r1, #15
 80030bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030c0:	f7ff ff8e 	bl	8002fe0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c4:	4b05      	ldr	r3, [pc, #20]	@ (80030dc <SysTick_Config+0x40>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ca:	4b04      	ldr	r3, [pc, #16]	@ (80030dc <SysTick_Config+0x40>)
 80030cc:	2207      	movs	r2, #7
 80030ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	e000e010 	.word	0xe000e010

080030e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff ff29 	bl	8002f40 <__NVIC_SetPriorityGrouping>
}
 80030ee:	bf00      	nop
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b086      	sub	sp, #24
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	4603      	mov	r3, r0
 80030fe:	60b9      	str	r1, [r7, #8]
 8003100:	607a      	str	r2, [r7, #4]
 8003102:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003108:	f7ff ff3e 	bl	8002f88 <__NVIC_GetPriorityGrouping>
 800310c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	68b9      	ldr	r1, [r7, #8]
 8003112:	6978      	ldr	r0, [r7, #20]
 8003114:	f7ff ff8e 	bl	8003034 <NVIC_EncodePriority>
 8003118:	4602      	mov	r2, r0
 800311a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311e:	4611      	mov	r1, r2
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff ff5d 	bl	8002fe0 <__NVIC_SetPriority>
}
 8003126:	bf00      	nop
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	b082      	sub	sp, #8
 8003132:	af00      	add	r7, sp, #0
 8003134:	4603      	mov	r3, r0
 8003136:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff ff31 	bl	8002fa4 <__NVIC_EnableIRQ>
}
 8003142:	bf00      	nop
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b082      	sub	sp, #8
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7ff ffa2 	bl	800309c <SysTick_Config>
 8003158:	4603      	mov	r3, r0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003164:	b480      	push	{r7}
 8003166:	b087      	sub	sp, #28
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003172:	e148      	b.n	8003406 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	2101      	movs	r1, #1
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	fa01 f303 	lsl.w	r3, r1, r3
 8003180:	4013      	ands	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	f000 813a 	beq.w	8003400 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	2b01      	cmp	r3, #1
 8003196:	d005      	beq.n	80031a4 <HAL_GPIO_Init+0x40>
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 0303 	and.w	r3, r3, #3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d130      	bne.n	8003206 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	2203      	movs	r2, #3
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	43db      	mvns	r3, r3
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	4013      	ands	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	68da      	ldr	r2, [r3, #12]
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031da:	2201      	movs	r2, #1
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4013      	ands	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	091b      	lsrs	r3, r3, #4
 80031f0:	f003 0201 	and.w	r2, r3, #1
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	2b03      	cmp	r3, #3
 8003210:	d017      	beq.n	8003242 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	2203      	movs	r2, #3
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43db      	mvns	r3, r3
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	4013      	ands	r3, r2
 8003228:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	fa02 f303 	lsl.w	r3, r2, r3
 8003236:	693a      	ldr	r2, [r7, #16]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d123      	bne.n	8003296 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	08da      	lsrs	r2, r3, #3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	3208      	adds	r2, #8
 8003256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800325a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	220f      	movs	r2, #15
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	43db      	mvns	r3, r3
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	4013      	ands	r3, r2
 8003270:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	691a      	ldr	r2, [r3, #16]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f003 0307 	and.w	r3, r3, #7
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	08da      	lsrs	r2, r3, #3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3208      	adds	r2, #8
 8003290:	6939      	ldr	r1, [r7, #16]
 8003292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	2203      	movs	r2, #3
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	4013      	ands	r3, r2
 80032ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 0203 	and.w	r2, r3, #3
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f000 8094 	beq.w	8003400 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032d8:	4b52      	ldr	r3, [pc, #328]	@ (8003424 <HAL_GPIO_Init+0x2c0>)
 80032da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032dc:	4a51      	ldr	r2, [pc, #324]	@ (8003424 <HAL_GPIO_Init+0x2c0>)
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80032e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003424 <HAL_GPIO_Init+0x2c0>)
 80032e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003428 <HAL_GPIO_Init+0x2c4>)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	089b      	lsrs	r3, r3, #2
 80032f6:	3302      	adds	r3, #2
 80032f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	220f      	movs	r2, #15
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	4013      	ands	r3, r2
 8003312:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800331a:	d00d      	beq.n	8003338 <HAL_GPIO_Init+0x1d4>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a43      	ldr	r2, [pc, #268]	@ (800342c <HAL_GPIO_Init+0x2c8>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d007      	beq.n	8003334 <HAL_GPIO_Init+0x1d0>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a42      	ldr	r2, [pc, #264]	@ (8003430 <HAL_GPIO_Init+0x2cc>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d101      	bne.n	8003330 <HAL_GPIO_Init+0x1cc>
 800332c:	2302      	movs	r3, #2
 800332e:	e004      	b.n	800333a <HAL_GPIO_Init+0x1d6>
 8003330:	2307      	movs	r3, #7
 8003332:	e002      	b.n	800333a <HAL_GPIO_Init+0x1d6>
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <HAL_GPIO_Init+0x1d6>
 8003338:	2300      	movs	r3, #0
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	f002 0203 	and.w	r2, r2, #3
 8003340:	0092      	lsls	r2, r2, #2
 8003342:	4093      	lsls	r3, r2
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800334a:	4937      	ldr	r1, [pc, #220]	@ (8003428 <HAL_GPIO_Init+0x2c4>)
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	089b      	lsrs	r3, r3, #2
 8003350:	3302      	adds	r3, #2
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003358:	4b36      	ldr	r3, [pc, #216]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	43db      	mvns	r3, r3
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	4013      	ands	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d003      	beq.n	800337c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4313      	orrs	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800337c:	4a2d      	ldr	r2, [pc, #180]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003382:	4b2c      	ldr	r3, [pc, #176]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	43db      	mvns	r3, r3
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	4013      	ands	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033a6:	4a23      	ldr	r2, [pc, #140]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033ac:	4b21      	ldr	r3, [pc, #132]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	43db      	mvns	r3, r3
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	4013      	ands	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033d0:	4a18      	ldr	r2, [pc, #96]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033d6:	4b17      	ldr	r3, [pc, #92]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	43db      	mvns	r3, r3
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003434 <HAL_GPIO_Init+0x2d0>)
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	3301      	adds	r3, #1
 8003404:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	fa22 f303 	lsr.w	r3, r2, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	f47f aeaf 	bne.w	8003174 <HAL_GPIO_Init+0x10>
  }
}
 8003416:	bf00      	nop
 8003418:	bf00      	nop
 800341a:	371c      	adds	r7, #28
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	40021000 	.word	0x40021000
 8003428:	40010000 	.word	0x40010000
 800342c:	48000400 	.word	0x48000400
 8003430:	48000800 	.word	0x48000800
 8003434:	40010400 	.word	0x40010400

08003438 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	460b      	mov	r3, r1
 8003442:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	887b      	ldrh	r3, [r7, #2]
 800344a:	4013      	ands	r3, r2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d002      	beq.n	8003456 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003450:	2301      	movs	r3, #1
 8003452:	73fb      	strb	r3, [r7, #15]
 8003454:	e001      	b.n	800345a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003456:	2300      	movs	r3, #0
 8003458:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800345a:	7bfb      	ldrb	r3, [r7, #15]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
 8003474:	4613      	mov	r3, r2
 8003476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003478:	787b      	ldrb	r3, [r7, #1]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800347e:	887a      	ldrh	r2, [r7, #2]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003484:	e002      	b.n	800348c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003486:	887a      	ldrh	r2, [r7, #2]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800349c:	4b04      	ldr	r3, [pc, #16]	@ (80034b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	40007000 	.word	0x40007000

080034b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034c2:	d130      	bne.n	8003526 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034c4:	4b23      	ldr	r3, [pc, #140]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034d0:	d038      	beq.n	8003544 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034d2:	4b20      	ldr	r3, [pc, #128]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034da:	4a1e      	ldr	r2, [pc, #120]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003558 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2232      	movs	r2, #50	@ 0x32
 80034e8:	fb02 f303 	mul.w	r3, r2, r3
 80034ec:	4a1b      	ldr	r2, [pc, #108]	@ (800355c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80034ee:	fba2 2303 	umull	r2, r3, r2, r3
 80034f2:	0c9b      	lsrs	r3, r3, #18
 80034f4:	3301      	adds	r3, #1
 80034f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034f8:	e002      	b.n	8003500 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	3b01      	subs	r3, #1
 80034fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003500:	4b14      	ldr	r3, [pc, #80]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800350c:	d102      	bne.n	8003514 <HAL_PWREx_ControlVoltageScaling+0x60>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1f2      	bne.n	80034fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003514:	4b0f      	ldr	r3, [pc, #60]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800351c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003520:	d110      	bne.n	8003544 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e00f      	b.n	8003546 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003526:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800352e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003532:	d007      	beq.n	8003544 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003534:	4b07      	ldr	r3, [pc, #28]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800353c:	4a05      	ldr	r2, [pc, #20]	@ (8003554 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800353e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003542:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40007000 	.word	0x40007000
 8003558:	20000030 	.word	0x20000030
 800355c:	431bde83 	.word	0x431bde83

08003560 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d102      	bne.n	8003574 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	f000 bc02 	b.w	8003d78 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003574:	4b96      	ldr	r3, [pc, #600]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f003 030c 	and.w	r3, r3, #12
 800357c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800357e:	4b94      	ldr	r3, [pc, #592]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0310 	and.w	r3, r3, #16
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 80e4 	beq.w	800375e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <HAL_RCC_OscConfig+0x4c>
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	f040 808b 	bne.w	80036ba <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	f040 8087 	bne.w	80036ba <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035ac:	4b88      	ldr	r3, [pc, #544]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_RCC_OscConfig+0x64>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e3d9      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1a      	ldr	r2, [r3, #32]
 80035c8:	4b81      	ldr	r3, [pc, #516]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d004      	beq.n	80035de <HAL_RCC_OscConfig+0x7e>
 80035d4:	4b7e      	ldr	r3, [pc, #504]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035dc:	e005      	b.n	80035ea <HAL_RCC_OscConfig+0x8a>
 80035de:	4b7c      	ldr	r3, [pc, #496]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80035e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d223      	bcs.n	8003636 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 fd8c 	bl	8004110 <RCC_SetFlashLatencyFromMSIRange>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e3ba      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003602:	4b73      	ldr	r3, [pc, #460]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a72      	ldr	r2, [pc, #456]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003608:	f043 0308 	orr.w	r3, r3, #8
 800360c:	6013      	str	r3, [r2, #0]
 800360e:	4b70      	ldr	r3, [pc, #448]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	496d      	ldr	r1, [pc, #436]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800361c:	4313      	orrs	r3, r2
 800361e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003620:	4b6b      	ldr	r3, [pc, #428]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	021b      	lsls	r3, r3, #8
 800362e:	4968      	ldr	r1, [pc, #416]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003630:	4313      	orrs	r3, r2
 8003632:	604b      	str	r3, [r1, #4]
 8003634:	e025      	b.n	8003682 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003636:	4b66      	ldr	r3, [pc, #408]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a65      	ldr	r2, [pc, #404]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800363c:	f043 0308 	orr.w	r3, r3, #8
 8003640:	6013      	str	r3, [r2, #0]
 8003642:	4b63      	ldr	r3, [pc, #396]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	4960      	ldr	r1, [pc, #384]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003650:	4313      	orrs	r3, r2
 8003652:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003654:	4b5e      	ldr	r3, [pc, #376]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	021b      	lsls	r3, r3, #8
 8003662:	495b      	ldr	r1, [pc, #364]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003664:	4313      	orrs	r3, r2
 8003666:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fd4c 	bl	8004110 <RCC_SetFlashLatencyFromMSIRange>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e37a      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003682:	f000 fc81 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8003686:	4602      	mov	r2, r0
 8003688:	4b51      	ldr	r3, [pc, #324]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	f003 030f 	and.w	r3, r3, #15
 8003692:	4950      	ldr	r1, [pc, #320]	@ (80037d4 <HAL_RCC_OscConfig+0x274>)
 8003694:	5ccb      	ldrb	r3, [r1, r3]
 8003696:	f003 031f 	and.w	r3, r3, #31
 800369a:	fa22 f303 	lsr.w	r3, r2, r3
 800369e:	4a4e      	ldr	r2, [pc, #312]	@ (80037d8 <HAL_RCC_OscConfig+0x278>)
 80036a0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036a2:	4b4e      	ldr	r3, [pc, #312]	@ (80037dc <HAL_RCC_OscConfig+0x27c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7fe fd7a 	bl	80021a0 <HAL_InitTick>
 80036ac:	4603      	mov	r3, r0
 80036ae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036b0:	7bfb      	ldrb	r3, [r7, #15]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d052      	beq.n	800375c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	e35e      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d032      	beq.n	8003728 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036c2:	4b43      	ldr	r3, [pc, #268]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a42      	ldr	r2, [pc, #264]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036ce:	f7fe fdb7 	bl	8002240 <HAL_GetTick>
 80036d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036d4:	e008      	b.n	80036e8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036d6:	f7fe fdb3 	bl	8002240 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e347      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036e8:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0f0      	beq.n	80036d6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036f4:	4b36      	ldr	r3, [pc, #216]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a35      	ldr	r2, [pc, #212]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80036fa:	f043 0308 	orr.w	r3, r3, #8
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	4b33      	ldr	r3, [pc, #204]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	4930      	ldr	r1, [pc, #192]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800370e:	4313      	orrs	r3, r2
 8003710:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003712:	4b2f      	ldr	r3, [pc, #188]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	492b      	ldr	r1, [pc, #172]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003722:	4313      	orrs	r3, r2
 8003724:	604b      	str	r3, [r1, #4]
 8003726:	e01a      	b.n	800375e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003728:	4b29      	ldr	r3, [pc, #164]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a28      	ldr	r2, [pc, #160]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800372e:	f023 0301 	bic.w	r3, r3, #1
 8003732:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003734:	f7fe fd84 	bl	8002240 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800373c:	f7fe fd80 	bl	8002240 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e314      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800374e:	4b20      	ldr	r3, [pc, #128]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x1dc>
 800375a:	e000      	b.n	800375e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800375c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d073      	beq.n	8003852 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	2b08      	cmp	r3, #8
 800376e:	d005      	beq.n	800377c <HAL_RCC_OscConfig+0x21c>
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b0c      	cmp	r3, #12
 8003774:	d10e      	bne.n	8003794 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2b03      	cmp	r3, #3
 800377a:	d10b      	bne.n	8003794 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800377c:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d063      	beq.n	8003850 <HAL_RCC_OscConfig+0x2f0>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d15f      	bne.n	8003850 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e2f1      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800379c:	d106      	bne.n	80037ac <HAL_RCC_OscConfig+0x24c>
 800379e:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a0b      	ldr	r2, [pc, #44]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e025      	b.n	80037f8 <HAL_RCC_OscConfig+0x298>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037b4:	d114      	bne.n	80037e0 <HAL_RCC_OscConfig+0x280>
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a05      	ldr	r2, [pc, #20]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037c0:	6013      	str	r3, [r2, #0]
 80037c2:	4b03      	ldr	r3, [pc, #12]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a02      	ldr	r2, [pc, #8]	@ (80037d0 <HAL_RCC_OscConfig+0x270>)
 80037c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037cc:	6013      	str	r3, [r2, #0]
 80037ce:	e013      	b.n	80037f8 <HAL_RCC_OscConfig+0x298>
 80037d0:	40021000 	.word	0x40021000
 80037d4:	08005290 	.word	0x08005290
 80037d8:	20000030 	.word	0x20000030
 80037dc:	20000034 	.word	0x20000034
 80037e0:	4ba0      	ldr	r3, [pc, #640]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a9f      	ldr	r2, [pc, #636]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ea:	6013      	str	r3, [r2, #0]
 80037ec:	4b9d      	ldr	r3, [pc, #628]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a9c      	ldr	r2, [pc, #624]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80037f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d013      	beq.n	8003828 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7fe fd1e 	bl	8002240 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003808:	f7fe fd1a 	bl	8002240 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b64      	cmp	r3, #100	@ 0x64
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e2ae      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800381a:	4b92      	ldr	r3, [pc, #584]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0x2a8>
 8003826:	e014      	b.n	8003852 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003828:	f7fe fd0a 	bl	8002240 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003830:	f7fe fd06 	bl	8002240 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b64      	cmp	r3, #100	@ 0x64
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e29a      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003842:	4b88      	ldr	r3, [pc, #544]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x2d0>
 800384e:	e000      	b.n	8003852 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d060      	beq.n	8003920 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b04      	cmp	r3, #4
 8003862:	d005      	beq.n	8003870 <HAL_RCC_OscConfig+0x310>
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d119      	bne.n	800389e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	2b02      	cmp	r3, #2
 800386e:	d116      	bne.n	800389e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003870:	4b7c      	ldr	r3, [pc, #496]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_OscConfig+0x328>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e277      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b76      	ldr	r3, [pc, #472]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	061b      	lsls	r3, r3, #24
 8003896:	4973      	ldr	r1, [pc, #460]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800389c:	e040      	b.n	8003920 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d023      	beq.n	80038ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038a6:	4b6f      	ldr	r3, [pc, #444]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a6e      	ldr	r2, [pc, #440]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b2:	f7fe fcc5 	bl	8002240 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ba:	f7fe fcc1 	bl	8002240 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e255      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038cc:	4b65      	ldr	r3, [pc, #404]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0f0      	beq.n	80038ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038d8:	4b62      	ldr	r3, [pc, #392]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	061b      	lsls	r3, r3, #24
 80038e6:	495f      	ldr	r1, [pc, #380]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]
 80038ec:	e018      	b.n	8003920 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80038f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fa:	f7fe fca1 	bl	8002240 <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003902:	f7fe fc9d 	bl	8002240 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e231      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003914:	4b53      	ldr	r3, [pc, #332]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f0      	bne.n	8003902 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d03c      	beq.n	80039a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d01c      	beq.n	800396e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003934:	4b4b      	ldr	r3, [pc, #300]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003936:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800393a:	4a4a      	ldr	r2, [pc, #296]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800393c:	f043 0301 	orr.w	r3, r3, #1
 8003940:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003944:	f7fe fc7c 	bl	8002240 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800394c:	f7fe fc78 	bl	8002240 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e20c      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800395e:	4b41      	ldr	r3, [pc, #260]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0ef      	beq.n	800394c <HAL_RCC_OscConfig+0x3ec>
 800396c:	e01b      	b.n	80039a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800396e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003970:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003974:	4a3b      	ldr	r2, [pc, #236]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397e:	f7fe fc5f 	bl	8002240 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003986:	f7fe fc5b 	bl	8002240 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e1ef      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003998:	4b32      	ldr	r3, [pc, #200]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 800399a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1ef      	bne.n	8003986 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0304 	and.w	r3, r3, #4
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 80a6 	beq.w	8003b00 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039b4:	2300      	movs	r3, #0
 80039b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80039b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10d      	bne.n	80039e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c4:	4b27      	ldr	r3, [pc, #156]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	4a26      	ldr	r2, [pc, #152]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d0:	4b24      	ldr	r3, [pc, #144]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d8:	60bb      	str	r3, [r7, #8]
 80039da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039dc:	2301      	movs	r3, #1
 80039de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039e0:	4b21      	ldr	r3, [pc, #132]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d118      	bne.n	8003a1e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 80039f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039f8:	f7fe fc22 	bl	8002240 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a00:	f7fe fc1e 	bl	8002240 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e1b2      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a12:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_RCC_OscConfig+0x508>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f0      	beq.n	8003a00 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d108      	bne.n	8003a38 <HAL_RCC_OscConfig+0x4d8>
 8003a26:	4b0f      	ldr	r3, [pc, #60]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a36:	e029      	b.n	8003a8c <HAL_RCC_OscConfig+0x52c>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b05      	cmp	r3, #5
 8003a3e:	d115      	bne.n	8003a6c <HAL_RCC_OscConfig+0x50c>
 8003a40:	4b08      	ldr	r3, [pc, #32]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a46:	4a07      	ldr	r2, [pc, #28]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a48:	f043 0304 	orr.w	r3, r3, #4
 8003a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a50:	4b04      	ldr	r3, [pc, #16]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a56:	4a03      	ldr	r2, [pc, #12]	@ (8003a64 <HAL_RCC_OscConfig+0x504>)
 8003a58:	f043 0301 	orr.w	r3, r3, #1
 8003a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a60:	e014      	b.n	8003a8c <HAL_RCC_OscConfig+0x52c>
 8003a62:	bf00      	nop
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40007000 	.word	0x40007000
 8003a6c:	4b9a      	ldr	r3, [pc, #616]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a72:	4a99      	ldr	r2, [pc, #612]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a7c:	4b96      	ldr	r3, [pc, #600]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a82:	4a95      	ldr	r2, [pc, #596]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003a84:	f023 0304 	bic.w	r3, r3, #4
 8003a88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d016      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a94:	f7fe fbd4 	bl	8002240 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a9a:	e00a      	b.n	8003ab2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a9c:	f7fe fbd0 	bl	8002240 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e162      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ab2:	4b89      	ldr	r3, [pc, #548]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0ed      	beq.n	8003a9c <HAL_RCC_OscConfig+0x53c>
 8003ac0:	e015      	b.n	8003aee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac2:	f7fe fbbd 	bl	8002240 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ac8:	e00a      	b.n	8003ae0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aca:	f7fe fbb9 	bl	8002240 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e14b      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ae0:	4b7d      	ldr	r3, [pc, #500]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1ed      	bne.n	8003aca <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aee:	7ffb      	ldrb	r3, [r7, #31]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d105      	bne.n	8003b00 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003af4:	4b78      	ldr	r3, [pc, #480]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af8:	4a77      	ldr	r2, [pc, #476]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003afa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003afe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0320 	and.w	r3, r3, #32
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d03c      	beq.n	8003b86 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01c      	beq.n	8003b4e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b14:	4b70      	ldr	r3, [pc, #448]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b1a:	4a6f      	ldr	r2, [pc, #444]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b24:	f7fe fb8c 	bl	8002240 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b2c:	f7fe fb88 	bl	8002240 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e11c      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b3e:	4b66      	ldr	r3, [pc, #408]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0ef      	beq.n	8003b2c <HAL_RCC_OscConfig+0x5cc>
 8003b4c:	e01b      	b.n	8003b86 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b4e:	4b62      	ldr	r3, [pc, #392]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b54:	4a60      	ldr	r2, [pc, #384]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5e:	f7fe fb6f 	bl	8002240 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b66:	f7fe fb6b 	bl	8002240 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e0ff      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b78:	4b57      	ldr	r3, [pc, #348]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1ef      	bne.n	8003b66 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 80f3 	beq.w	8003d76 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	f040 80c9 	bne.w	8003d2c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b9a:	4b4f      	ldr	r3, [pc, #316]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f003 0203 	and.w	r2, r3, #3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d12c      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d123      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bca:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d11b      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bda:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d113      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bea:	085b      	lsrs	r3, r3, #1
 8003bec:	3b01      	subs	r3, #1
 8003bee:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d109      	bne.n	8003c08 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	085b      	lsrs	r3, r3, #1
 8003c00:	3b01      	subs	r3, #1
 8003c02:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d06b      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b0c      	cmp	r3, #12
 8003c0c:	d062      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c0e:	4b32      	ldr	r3, [pc, #200]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e0ac      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a2d      	ldr	r2, [pc, #180]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c28:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c2a:	f7fe fb09 	bl	8002240 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c32:	f7fe fb05 	bl	8002240 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e099      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c44:	4b24      	ldr	r3, [pc, #144]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1f0      	bne.n	8003c32 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c50:	4b21      	ldr	r3, [pc, #132]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c52:	68da      	ldr	r2, [r3, #12]
 8003c54:	4b21      	ldr	r3, [pc, #132]	@ (8003cdc <HAL_RCC_OscConfig+0x77c>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c60:	3a01      	subs	r2, #1
 8003c62:	0112      	lsls	r2, r2, #4
 8003c64:	4311      	orrs	r1, r2
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c6a:	0212      	lsls	r2, r2, #8
 8003c6c:	4311      	orrs	r1, r2
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c72:	0852      	lsrs	r2, r2, #1
 8003c74:	3a01      	subs	r2, #1
 8003c76:	0552      	lsls	r2, r2, #21
 8003c78:	4311      	orrs	r1, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c7e:	0852      	lsrs	r2, r2, #1
 8003c80:	3a01      	subs	r2, #1
 8003c82:	0652      	lsls	r2, r2, #25
 8003c84:	4311      	orrs	r1, r2
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c8a:	06d2      	lsls	r2, r2, #27
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	4912      	ldr	r1, [pc, #72]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c94:	4b10      	ldr	r3, [pc, #64]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a0f      	ldr	r2, [pc, #60]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003c9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	4a0c      	ldr	r2, [pc, #48]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003ca6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003caa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cac:	f7fe fac8 	bl	8002240 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb4:	f7fe fac4 	bl	8002240 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e058      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc6:	4b04      	ldr	r3, [pc, #16]	@ (8003cd8 <HAL_RCC_OscConfig+0x778>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cd2:	e050      	b.n	8003d76 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e04f      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ce0:	4b27      	ldr	r3, [pc, #156]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d144      	bne.n	8003d76 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003cec:	4b24      	ldr	r3, [pc, #144]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a23      	ldr	r2, [pc, #140]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003cf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cf6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cf8:	4b21      	ldr	r3, [pc, #132]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	4a20      	ldr	r2, [pc, #128]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d02:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d04:	f7fe fa9c 	bl	8002240 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d0c:	f7fe fa98 	bl	8002240 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e02c      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d1e:	4b18      	ldr	r3, [pc, #96]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0x7ac>
 8003d2a:	e024      	b.n	8003d76 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	2b0c      	cmp	r3, #12
 8003d30:	d01f      	beq.n	8003d72 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d32:	4b13      	ldr	r3, [pc, #76]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a12      	ldr	r2, [pc, #72]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003d38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3e:	f7fe fa7f 	bl	8002240 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d44:	e008      	b.n	8003d58 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d46:	f7fe fa7b 	bl	8002240 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e00f      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d58:	4b09      	ldr	r3, [pc, #36]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1f0      	bne.n	8003d46 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003d64:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	4905      	ldr	r1, [pc, #20]	@ (8003d80 <HAL_RCC_OscConfig+0x820>)
 8003d6a:	4b06      	ldr	r3, [pc, #24]	@ (8003d84 <HAL_RCC_OscConfig+0x824>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	60cb      	str	r3, [r1, #12]
 8003d70:	e001      	b.n	8003d76 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3720      	adds	r7, #32
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40021000 	.word	0x40021000
 8003d84:	feeefffc 	.word	0xfeeefffc

08003d88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0e7      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b75      	ldr	r3, [pc, #468]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d910      	bls.n	8003dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b72      	ldr	r3, [pc, #456]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 0207 	bic.w	r2, r3, #7
 8003db2:	4970      	ldr	r1, [pc, #448]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dba:	4b6e      	ldr	r3, [pc, #440]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e0cf      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d010      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	4b66      	ldr	r3, [pc, #408]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d908      	bls.n	8003dfa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de8:	4b63      	ldr	r3, [pc, #396]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	4960      	ldr	r1, [pc, #384]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d04c      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	2b03      	cmp	r3, #3
 8003e0c:	d107      	bne.n	8003e1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e0e:	4b5a      	ldr	r3, [pc, #360]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d121      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e0a6      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d107      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e26:	4b54      	ldr	r3, [pc, #336]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d115      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e09a      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d107      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e3e:	4b4e      	ldr	r3, [pc, #312]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d109      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e08e      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e086      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e5e:	4b46      	ldr	r3, [pc, #280]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f023 0203 	bic.w	r2, r3, #3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	4943      	ldr	r1, [pc, #268]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e70:	f7fe f9e6 	bl	8002240 <HAL_GetTick>
 8003e74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e76:	e00a      	b.n	8003e8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e78:	f7fe f9e2 	bl	8002240 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e06e      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 020c 	and.w	r2, r3, #12
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d1eb      	bne.n	8003e78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d010      	beq.n	8003ece <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	4b31      	ldr	r3, [pc, #196]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d208      	bcs.n	8003ece <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ebc:	4b2e      	ldr	r3, [pc, #184]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	492b      	ldr	r1, [pc, #172]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ece:	4b29      	ldr	r3, [pc, #164]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d210      	bcs.n	8003efe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003edc:	4b25      	ldr	r3, [pc, #148]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f023 0207 	bic.w	r2, r3, #7
 8003ee4:	4923      	ldr	r1, [pc, #140]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eec:	4b21      	ldr	r3, [pc, #132]	@ (8003f74 <HAL_RCC_ClockConfig+0x1ec>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d001      	beq.n	8003efe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e036      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d008      	beq.n	8003f1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	4918      	ldr	r1, [pc, #96]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0308 	and.w	r3, r3, #8
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d009      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f28:	4b13      	ldr	r3, [pc, #76]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	4910      	ldr	r1, [pc, #64]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f3c:	f000 f824 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8003f40:	4602      	mov	r2, r0
 8003f42:	4b0d      	ldr	r3, [pc, #52]	@ (8003f78 <HAL_RCC_ClockConfig+0x1f0>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	f003 030f 	and.w	r3, r3, #15
 8003f4c:	490b      	ldr	r1, [pc, #44]	@ (8003f7c <HAL_RCC_ClockConfig+0x1f4>)
 8003f4e:	5ccb      	ldrb	r3, [r1, r3]
 8003f50:	f003 031f 	and.w	r3, r3, #31
 8003f54:	fa22 f303 	lsr.w	r3, r2, r3
 8003f58:	4a09      	ldr	r2, [pc, #36]	@ (8003f80 <HAL_RCC_ClockConfig+0x1f8>)
 8003f5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f5c:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <HAL_RCC_ClockConfig+0x1fc>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fe f91d 	bl	80021a0 <HAL_InitTick>
 8003f66:	4603      	mov	r3, r0
 8003f68:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f6a:	7afb      	ldrb	r3, [r7, #11]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40022000 	.word	0x40022000
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	08005290 	.word	0x08005290
 8003f80:	20000030 	.word	0x20000030
 8003f84:	20000034 	.word	0x20000034

08003f88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b089      	sub	sp, #36	@ 0x24
 8003f8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	61fb      	str	r3, [r7, #28]
 8003f92:	2300      	movs	r3, #0
 8003f94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f96:	4b3e      	ldr	r3, [pc, #248]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 030c 	and.w	r3, r3, #12
 8003f9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0303 	and.w	r3, r3, #3
 8003fa8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0x34>
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	2b0c      	cmp	r3, #12
 8003fb4:	d121      	bne.n	8003ffa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d11e      	bne.n	8003ffa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003fbc:	4b34      	ldr	r3, [pc, #208]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0308 	and.w	r3, r3, #8
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d107      	bne.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003fc8:	4b31      	ldr	r3, [pc, #196]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fce:	0a1b      	lsrs	r3, r3, #8
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	e005      	b.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	091b      	lsrs	r3, r3, #4
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8004094 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10d      	bne.n	8004010 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ff8:	e00a      	b.n	8004010 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d102      	bne.n	8004006 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004000:	4b25      	ldr	r3, [pc, #148]	@ (8004098 <HAL_RCC_GetSysClockFreq+0x110>)
 8004002:	61bb      	str	r3, [r7, #24]
 8004004:	e004      	b.n	8004010 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	2b08      	cmp	r3, #8
 800400a:	d101      	bne.n	8004010 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800400c:	4b23      	ldr	r3, [pc, #140]	@ (800409c <HAL_RCC_GetSysClockFreq+0x114>)
 800400e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	2b0c      	cmp	r3, #12
 8004014:	d134      	bne.n	8004080 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004016:	4b1e      	ldr	r3, [pc, #120]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f003 0303 	and.w	r3, r3, #3
 800401e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	2b02      	cmp	r3, #2
 8004024:	d003      	beq.n	800402e <HAL_RCC_GetSysClockFreq+0xa6>
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	2b03      	cmp	r3, #3
 800402a:	d003      	beq.n	8004034 <HAL_RCC_GetSysClockFreq+0xac>
 800402c:	e005      	b.n	800403a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800402e:	4b1a      	ldr	r3, [pc, #104]	@ (8004098 <HAL_RCC_GetSysClockFreq+0x110>)
 8004030:	617b      	str	r3, [r7, #20]
      break;
 8004032:	e005      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004034:	4b19      	ldr	r3, [pc, #100]	@ (800409c <HAL_RCC_GetSysClockFreq+0x114>)
 8004036:	617b      	str	r3, [r7, #20]
      break;
 8004038:	e002      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	617b      	str	r3, [r7, #20]
      break;
 800403e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004040:	4b13      	ldr	r3, [pc, #76]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	091b      	lsrs	r3, r3, #4
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	3301      	adds	r3, #1
 800404c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800404e:	4b10      	ldr	r3, [pc, #64]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	0a1b      	lsrs	r3, r3, #8
 8004054:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004058:	697a      	ldr	r2, [r7, #20]
 800405a:	fb03 f202 	mul.w	r2, r3, r2
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	fbb2 f3f3 	udiv	r3, r2, r3
 8004064:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004066:	4b0a      	ldr	r3, [pc, #40]	@ (8004090 <HAL_RCC_GetSysClockFreq+0x108>)
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	0e5b      	lsrs	r3, r3, #25
 800406c:	f003 0303 	and.w	r3, r3, #3
 8004070:	3301      	adds	r3, #1
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	fbb2 f3f3 	udiv	r3, r2, r3
 800407e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004080:	69bb      	ldr	r3, [r7, #24]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3724      	adds	r7, #36	@ 0x24
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	40021000 	.word	0x40021000
 8004094:	080052a8 	.word	0x080052a8
 8004098:	00f42400 	.word	0x00f42400
 800409c:	007a1200 	.word	0x007a1200

080040a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040a4:	4b03      	ldr	r3, [pc, #12]	@ (80040b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040a6:	681b      	ldr	r3, [r3, #0]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	20000030 	.word	0x20000030

080040b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040bc:	f7ff fff0 	bl	80040a0 <HAL_RCC_GetHCLKFreq>
 80040c0:	4602      	mov	r2, r0
 80040c2:	4b06      	ldr	r3, [pc, #24]	@ (80040dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	0a1b      	lsrs	r3, r3, #8
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	4904      	ldr	r1, [pc, #16]	@ (80040e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040ce:	5ccb      	ldrb	r3, [r1, r3]
 80040d0:	f003 031f 	and.w	r3, r3, #31
 80040d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040d8:	4618      	mov	r0, r3
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40021000 	.word	0x40021000
 80040e0:	080052a0 	.word	0x080052a0

080040e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040e8:	f7ff ffda 	bl	80040a0 <HAL_RCC_GetHCLKFreq>
 80040ec:	4602      	mov	r2, r0
 80040ee:	4b06      	ldr	r3, [pc, #24]	@ (8004108 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	0adb      	lsrs	r3, r3, #11
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	4904      	ldr	r1, [pc, #16]	@ (800410c <HAL_RCC_GetPCLK2Freq+0x28>)
 80040fa:	5ccb      	ldrb	r3, [r1, r3]
 80040fc:	f003 031f 	and.w	r3, r3, #31
 8004100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004104:	4618      	mov	r0, r3
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40021000 	.word	0x40021000
 800410c:	080052a0 	.word	0x080052a0

08004110 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004118:	2300      	movs	r3, #0
 800411a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800411c:	4b2a      	ldr	r3, [pc, #168]	@ (80041c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800411e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004128:	f7ff f9b6 	bl	8003498 <HAL_PWREx_GetVoltageRange>
 800412c:	6178      	str	r0, [r7, #20]
 800412e:	e014      	b.n	800415a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004130:	4b25      	ldr	r3, [pc, #148]	@ (80041c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004134:	4a24      	ldr	r2, [pc, #144]	@ (80041c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800413a:	6593      	str	r3, [r2, #88]	@ 0x58
 800413c:	4b22      	ldr	r3, [pc, #136]	@ (80041c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800413e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004148:	f7ff f9a6 	bl	8003498 <HAL_PWREx_GetVoltageRange>
 800414c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800414e:	4b1e      	ldr	r3, [pc, #120]	@ (80041c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004152:	4a1d      	ldr	r2, [pc, #116]	@ (80041c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004154:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004158:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004160:	d10b      	bne.n	800417a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b80      	cmp	r3, #128	@ 0x80
 8004166:	d919      	bls.n	800419c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2ba0      	cmp	r3, #160	@ 0xa0
 800416c:	d902      	bls.n	8004174 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800416e:	2302      	movs	r3, #2
 8004170:	613b      	str	r3, [r7, #16]
 8004172:	e013      	b.n	800419c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004174:	2301      	movs	r3, #1
 8004176:	613b      	str	r3, [r7, #16]
 8004178:	e010      	b.n	800419c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2b80      	cmp	r3, #128	@ 0x80
 800417e:	d902      	bls.n	8004186 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004180:	2303      	movs	r3, #3
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	e00a      	b.n	800419c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b80      	cmp	r3, #128	@ 0x80
 800418a:	d102      	bne.n	8004192 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800418c:	2302      	movs	r3, #2
 800418e:	613b      	str	r3, [r7, #16]
 8004190:	e004      	b.n	800419c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b70      	cmp	r3, #112	@ 0x70
 8004196:	d101      	bne.n	800419c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004198:	2301      	movs	r3, #1
 800419a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800419c:	4b0b      	ldr	r3, [pc, #44]	@ (80041cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f023 0207 	bic.w	r2, r3, #7
 80041a4:	4909      	ldr	r1, [pc, #36]	@ (80041cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80041ac:	4b07      	ldr	r3, [pc, #28]	@ (80041cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d001      	beq.n	80041be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e000      	b.n	80041c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40021000 	.word	0x40021000
 80041cc:	40022000 	.word	0x40022000

080041d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041d8:	2300      	movs	r3, #0
 80041da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041dc:	2300      	movs	r3, #0
 80041de:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d031      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041f0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041f4:	d01a      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80041f6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041fa:	d814      	bhi.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d009      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004200:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004204:	d10f      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004206:	4b5d      	ldr	r3, [pc, #372]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	4a5c      	ldr	r2, [pc, #368]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004210:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004212:	e00c      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3304      	adds	r3, #4
 8004218:	2100      	movs	r1, #0
 800421a:	4618      	mov	r0, r3
 800421c:	f000 f9ce 	bl	80045bc <RCCEx_PLLSAI1_Config>
 8004220:	4603      	mov	r3, r0
 8004222:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004224:	e003      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	74fb      	strb	r3, [r7, #19]
      break;
 800422a:	e000      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800422c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800422e:	7cfb      	ldrb	r3, [r7, #19]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10b      	bne.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004234:	4b51      	ldr	r3, [pc, #324]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800423a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004242:	494e      	ldr	r1, [pc, #312]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004244:	4313      	orrs	r3, r2
 8004246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800424a:	e001      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800424c:	7cfb      	ldrb	r3, [r7, #19]
 800424e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 809e 	beq.w	800439a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800425e:	2300      	movs	r3, #0
 8004260:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004262:	4b46      	ldr	r3, [pc, #280]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800426e:	2301      	movs	r3, #1
 8004270:	e000      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004272:	2300      	movs	r3, #0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00d      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004278:	4b40      	ldr	r3, [pc, #256]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800427a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427c:	4a3f      	ldr	r2, [pc, #252]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800427e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004282:	6593      	str	r3, [r2, #88]	@ 0x58
 8004284:	4b3d      	ldr	r3, [pc, #244]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004290:	2301      	movs	r3, #1
 8004292:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004294:	4b3a      	ldr	r3, [pc, #232]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a39      	ldr	r2, [pc, #228]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800429a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800429e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042a0:	f7fd ffce 	bl	8002240 <HAL_GetTick>
 80042a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042a6:	e009      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a8:	f7fd ffca 	bl	8002240 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d902      	bls.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	74fb      	strb	r3, [r7, #19]
        break;
 80042ba:	e005      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042bc:	4b30      	ldr	r3, [pc, #192]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0ef      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80042c8:	7cfb      	ldrb	r3, [r7, #19]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d15a      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042ce:	4b2b      	ldr	r3, [pc, #172]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d01e      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d019      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042ea:	4b24      	ldr	r3, [pc, #144]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042f4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042f6:	4b21      	ldr	r3, [pc, #132]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042fc:	4a1f      	ldr	r2, [pc, #124]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004302:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004306:	4b1d      	ldr	r3, [pc, #116]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800430c:	4a1b      	ldr	r2, [pc, #108]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800430e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004312:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004316:	4a19      	ldr	r2, [pc, #100]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b00      	cmp	r3, #0
 8004326:	d016      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004328:	f7fd ff8a 	bl	8002240 <HAL_GetTick>
 800432c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800432e:	e00b      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004330:	f7fd ff86 	bl	8002240 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433e:	4293      	cmp	r3, r2
 8004340:	d902      	bls.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	74fb      	strb	r3, [r7, #19]
            break;
 8004346:	e006      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004348:	4b0c      	ldr	r3, [pc, #48]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800434a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0ec      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004356:	7cfb      	ldrb	r3, [r7, #19]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800435c:	4b07      	ldr	r3, [pc, #28]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800435e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004362:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800436a:	4904      	ldr	r1, [pc, #16]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800436c:	4313      	orrs	r3, r2
 800436e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004372:	e009      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004374:	7cfb      	ldrb	r3, [r7, #19]
 8004376:	74bb      	strb	r3, [r7, #18]
 8004378:	e006      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800437a:	bf00      	nop
 800437c:	40021000 	.word	0x40021000
 8004380:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004388:	7c7b      	ldrb	r3, [r7, #17]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d105      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438e:	4b8a      	ldr	r3, [pc, #552]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004392:	4a89      	ldr	r2, [pc, #548]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004398:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043a6:	4b84      	ldr	r3, [pc, #528]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ac:	f023 0203 	bic.w	r2, r3, #3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	4980      	ldr	r1, [pc, #512]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00a      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043c8:	4b7b      	ldr	r3, [pc, #492]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ce:	f023 020c 	bic.w	r2, r3, #12
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d6:	4978      	ldr	r1, [pc, #480]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00a      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043ea:	4b73      	ldr	r3, [pc, #460]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f8:	496f      	ldr	r1, [pc, #444]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00a      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800440c:	4b6a      	ldr	r3, [pc, #424]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800440e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004412:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800441a:	4967      	ldr	r1, [pc, #412]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800441c:	4313      	orrs	r3, r2
 800441e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00a      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800442e:	4b62      	ldr	r3, [pc, #392]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004434:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443c:	495e      	ldr	r1, [pc, #376]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800443e:	4313      	orrs	r3, r2
 8004440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00a      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004450:	4b59      	ldr	r3, [pc, #356]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004456:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445e:	4956      	ldr	r1, [pc, #344]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004460:	4313      	orrs	r3, r2
 8004462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00a      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004472:	4b51      	ldr	r3, [pc, #324]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004478:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004480:	494d      	ldr	r1, [pc, #308]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004482:	4313      	orrs	r3, r2
 8004484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d028      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004494:	4b48      	ldr	r3, [pc, #288]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	4945      	ldr	r1, [pc, #276]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044b2:	d106      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044b4:	4b40      	ldr	r3, [pc, #256]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	4a3f      	ldr	r2, [pc, #252]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044be:	60d3      	str	r3, [r2, #12]
 80044c0:	e011      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044ca:	d10c      	bne.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3304      	adds	r3, #4
 80044d0:	2101      	movs	r1, #1
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 f872 	bl	80045bc <RCCEx_PLLSAI1_Config>
 80044d8:	4603      	mov	r3, r0
 80044da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80044dc:	7cfb      	ldrb	r3, [r7, #19]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80044e2:	7cfb      	ldrb	r3, [r7, #19]
 80044e4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d028      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044f2:	4b31      	ldr	r3, [pc, #196]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004500:	492d      	ldr	r1, [pc, #180]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004502:	4313      	orrs	r3, r2
 8004504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004510:	d106      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004512:	4b29      	ldr	r3, [pc, #164]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	4a28      	ldr	r2, [pc, #160]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004518:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800451c:	60d3      	str	r3, [r2, #12]
 800451e:	e011      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004524:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004528:	d10c      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	3304      	adds	r3, #4
 800452e:	2101      	movs	r1, #1
 8004530:	4618      	mov	r0, r3
 8004532:	f000 f843 	bl	80045bc <RCCEx_PLLSAI1_Config>
 8004536:	4603      	mov	r3, r0
 8004538:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800453a:	7cfb      	ldrb	r3, [r7, #19]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004540:	7cfb      	ldrb	r3, [r7, #19]
 8004542:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01c      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004550:	4b19      	ldr	r3, [pc, #100]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004556:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800455e:	4916      	ldr	r1, [pc, #88]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800456a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800456e:	d10c      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	3304      	adds	r3, #4
 8004574:	2102      	movs	r1, #2
 8004576:	4618      	mov	r0, r3
 8004578:	f000 f820 	bl	80045bc <RCCEx_PLLSAI1_Config>
 800457c:	4603      	mov	r3, r0
 800457e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004580:	7cfb      	ldrb	r3, [r7, #19]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004586:	7cfb      	ldrb	r3, [r7, #19]
 8004588:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004596:	4b08      	ldr	r3, [pc, #32]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a4:	4904      	ldr	r1, [pc, #16]	@ (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3718      	adds	r7, #24
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	40021000 	.word	0x40021000

080045bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045c6:	2300      	movs	r3, #0
 80045c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045ca:	4b74      	ldr	r3, [pc, #464]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d018      	beq.n	8004608 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045d6:	4b71      	ldr	r3, [pc, #452]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	f003 0203 	and.w	r2, r3, #3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d10d      	bne.n	8004602 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
       ||
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d009      	beq.n	8004602 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80045ee:	4b6b      	ldr	r3, [pc, #428]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	091b      	lsrs	r3, r3, #4
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	1c5a      	adds	r2, r3, #1
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
       ||
 80045fe:	429a      	cmp	r2, r3
 8004600:	d047      	beq.n	8004692 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
 8004606:	e044      	b.n	8004692 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b03      	cmp	r3, #3
 800460e:	d018      	beq.n	8004642 <RCCEx_PLLSAI1_Config+0x86>
 8004610:	2b03      	cmp	r3, #3
 8004612:	d825      	bhi.n	8004660 <RCCEx_PLLSAI1_Config+0xa4>
 8004614:	2b01      	cmp	r3, #1
 8004616:	d002      	beq.n	800461e <RCCEx_PLLSAI1_Config+0x62>
 8004618:	2b02      	cmp	r3, #2
 800461a:	d009      	beq.n	8004630 <RCCEx_PLLSAI1_Config+0x74>
 800461c:	e020      	b.n	8004660 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800461e:	4b5f      	ldr	r3, [pc, #380]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d11d      	bne.n	8004666 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800462e:	e01a      	b.n	8004666 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004630:	4b5a      	ldr	r3, [pc, #360]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004638:	2b00      	cmp	r3, #0
 800463a:	d116      	bne.n	800466a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004640:	e013      	b.n	800466a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004642:	4b56      	ldr	r3, [pc, #344]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10f      	bne.n	800466e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800464e:	4b53      	ldr	r3, [pc, #332]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d109      	bne.n	800466e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800465e:	e006      	b.n	800466e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	73fb      	strb	r3, [r7, #15]
      break;
 8004664:	e004      	b.n	8004670 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004666:	bf00      	nop
 8004668:	e002      	b.n	8004670 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800466a:	bf00      	nop
 800466c:	e000      	b.n	8004670 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800466e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10d      	bne.n	8004692 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004676:	4b49      	ldr	r3, [pc, #292]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6819      	ldr	r1, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	3b01      	subs	r3, #1
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	430b      	orrs	r3, r1
 800468c:	4943      	ldr	r1, [pc, #268]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 800468e:	4313      	orrs	r3, r2
 8004690:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004692:	7bfb      	ldrb	r3, [r7, #15]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d17c      	bne.n	8004792 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004698:	4b40      	ldr	r3, [pc, #256]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a3f      	ldr	r2, [pc, #252]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 800469e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a4:	f7fd fdcc 	bl	8002240 <HAL_GetTick>
 80046a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046aa:	e009      	b.n	80046c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046ac:	f7fd fdc8 	bl	8002240 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d902      	bls.n	80046c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	73fb      	strb	r3, [r7, #15]
        break;
 80046be:	e005      	b.n	80046cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046c0:	4b36      	ldr	r3, [pc, #216]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1ef      	bne.n	80046ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d15f      	bne.n	8004792 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d110      	bne.n	80046fa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046d8:	4b30      	ldr	r3, [pc, #192]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80046e0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6892      	ldr	r2, [r2, #8]
 80046e8:	0211      	lsls	r1, r2, #8
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	68d2      	ldr	r2, [r2, #12]
 80046ee:	06d2      	lsls	r2, r2, #27
 80046f0:	430a      	orrs	r2, r1
 80046f2:	492a      	ldr	r1, [pc, #168]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	610b      	str	r3, [r1, #16]
 80046f8:	e027      	b.n	800474a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d112      	bne.n	8004726 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004700:	4b26      	ldr	r3, [pc, #152]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004708:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6892      	ldr	r2, [r2, #8]
 8004710:	0211      	lsls	r1, r2, #8
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6912      	ldr	r2, [r2, #16]
 8004716:	0852      	lsrs	r2, r2, #1
 8004718:	3a01      	subs	r2, #1
 800471a:	0552      	lsls	r2, r2, #21
 800471c:	430a      	orrs	r2, r1
 800471e:	491f      	ldr	r1, [pc, #124]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004720:	4313      	orrs	r3, r2
 8004722:	610b      	str	r3, [r1, #16]
 8004724:	e011      	b.n	800474a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004726:	4b1d      	ldr	r3, [pc, #116]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800472e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6892      	ldr	r2, [r2, #8]
 8004736:	0211      	lsls	r1, r2, #8
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6952      	ldr	r2, [r2, #20]
 800473c:	0852      	lsrs	r2, r2, #1
 800473e:	3a01      	subs	r2, #1
 8004740:	0652      	lsls	r2, r2, #25
 8004742:	430a      	orrs	r2, r1
 8004744:	4915      	ldr	r1, [pc, #84]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004746:	4313      	orrs	r3, r2
 8004748:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800474a:	4b14      	ldr	r3, [pc, #80]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a13      	ldr	r2, [pc, #76]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004750:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004754:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004756:	f7fd fd73 	bl	8002240 <HAL_GetTick>
 800475a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800475c:	e009      	b.n	8004772 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800475e:	f7fd fd6f 	bl	8002240 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d902      	bls.n	8004772 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	73fb      	strb	r3, [r7, #15]
          break;
 8004770:	e005      	b.n	800477e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004772:	4b0a      	ldr	r3, [pc, #40]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d0ef      	beq.n	800475e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800477e:	7bfb      	ldrb	r3, [r7, #15]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d106      	bne.n	8004792 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004784:	4b05      	ldr	r3, [pc, #20]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	4903      	ldr	r1, [pc, #12]	@ (800479c <RCCEx_PLLSAI1_Config+0x1e0>)
 800478e:	4313      	orrs	r3, r2
 8004790:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004792:	7bfb      	ldrb	r3, [r7, #15]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	40021000 	.word	0x40021000

080047a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e040      	b.n	8004834 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d106      	bne.n	80047c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7fd fc06 	bl	8001fd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2224      	movs	r2, #36	@ 0x24
 80047cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f022 0201 	bic.w	r2, r2, #1
 80047dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d002      	beq.n	80047ec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fade 	bl	8004da8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 f8af 	bl	8004950 <UART_SetConfig>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e01b      	b.n	8004834 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800480a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689a      	ldr	r2, [r3, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800481a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0201 	orr.w	r2, r2, #1
 800482a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 fb5d 	bl	8004eec <UART_CheckIdleState>
 8004832:	4603      	mov	r3, r0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	@ 0x28
 8004840:	af02      	add	r7, sp, #8
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	4613      	mov	r3, r2
 800484a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004850:	2b20      	cmp	r3, #32
 8004852:	d177      	bne.n	8004944 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <HAL_UART_Transmit+0x24>
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e070      	b.n	8004946 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2221      	movs	r2, #33	@ 0x21
 8004870:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004872:	f7fd fce5 	bl	8002240 <HAL_GetTick>
 8004876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	88fa      	ldrh	r2, [r7, #6]
 800487c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	88fa      	ldrh	r2, [r7, #6]
 8004884:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004890:	d108      	bne.n	80048a4 <HAL_UART_Transmit+0x68>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d104      	bne.n	80048a4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	61bb      	str	r3, [r7, #24]
 80048a2:	e003      	b.n	80048ac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048ac:	e02f      	b.n	800490e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2200      	movs	r2, #0
 80048b6:	2180      	movs	r1, #128	@ 0x80
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 fbbf 	bl	800503c <UART_WaitOnFlagUntilTimeout>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d004      	beq.n	80048ce <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e03b      	b.n	8004946 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10b      	bne.n	80048ec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	881a      	ldrh	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048e0:	b292      	uxth	r2, r2
 80048e2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	3302      	adds	r3, #2
 80048e8:	61bb      	str	r3, [r7, #24]
 80048ea:	e007      	b.n	80048fc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	781a      	ldrb	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	3301      	adds	r3, #1
 80048fa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004902:	b29b      	uxth	r3, r3
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1c9      	bne.n	80048ae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	2200      	movs	r2, #0
 8004922:	2140      	movs	r1, #64	@ 0x40
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 fb89 	bl	800503c <UART_WaitOnFlagUntilTimeout>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d004      	beq.n	800493a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2220      	movs	r2, #32
 8004934:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e005      	b.n	8004946 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2220      	movs	r2, #32
 800493e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004940:	2300      	movs	r3, #0
 8004942:	e000      	b.n	8004946 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004944:	2302      	movs	r3, #2
  }
}
 8004946:	4618      	mov	r0, r3
 8004948:	3720      	adds	r7, #32
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004954:	b08a      	sub	sp, #40	@ 0x28
 8004956:	af00      	add	r7, sp, #0
 8004958:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	431a      	orrs	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	431a      	orrs	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	69db      	ldr	r3, [r3, #28]
 8004974:	4313      	orrs	r3, r2
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	4bb4      	ldr	r3, [pc, #720]	@ (8004c50 <UART_SetConfig+0x300>)
 8004980:	4013      	ands	r3, r2
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	6812      	ldr	r2, [r2, #0]
 8004986:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004988:	430b      	orrs	r3, r1
 800498a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4aa9      	ldr	r2, [pc, #676]	@ (8004c54 <UART_SetConfig+0x304>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b8:	4313      	orrs	r3, r2
 80049ba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049cc:	430a      	orrs	r2, r1
 80049ce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4aa0      	ldr	r2, [pc, #640]	@ (8004c58 <UART_SetConfig+0x308>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d126      	bne.n	8004a28 <UART_SetConfig+0xd8>
 80049da:	4ba0      	ldr	r3, [pc, #640]	@ (8004c5c <UART_SetConfig+0x30c>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e0:	f003 0303 	and.w	r3, r3, #3
 80049e4:	2b03      	cmp	r3, #3
 80049e6:	d81b      	bhi.n	8004a20 <UART_SetConfig+0xd0>
 80049e8:	a201      	add	r2, pc, #4	@ (adr r2, 80049f0 <UART_SetConfig+0xa0>)
 80049ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ee:	bf00      	nop
 80049f0:	08004a01 	.word	0x08004a01
 80049f4:	08004a11 	.word	0x08004a11
 80049f8:	08004a09 	.word	0x08004a09
 80049fc:	08004a19 	.word	0x08004a19
 8004a00:	2301      	movs	r3, #1
 8004a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a06:	e080      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a0e:	e07c      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a10:	2304      	movs	r3, #4
 8004a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a16:	e078      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a18:	2308      	movs	r3, #8
 8004a1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a1e:	e074      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a20:	2310      	movs	r3, #16
 8004a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a26:	e070      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a8c      	ldr	r2, [pc, #560]	@ (8004c60 <UART_SetConfig+0x310>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d138      	bne.n	8004aa4 <UART_SetConfig+0x154>
 8004a32:	4b8a      	ldr	r3, [pc, #552]	@ (8004c5c <UART_SetConfig+0x30c>)
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a38:	f003 030c 	and.w	r3, r3, #12
 8004a3c:	2b0c      	cmp	r3, #12
 8004a3e:	d82d      	bhi.n	8004a9c <UART_SetConfig+0x14c>
 8004a40:	a201      	add	r2, pc, #4	@ (adr r2, 8004a48 <UART_SetConfig+0xf8>)
 8004a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a46:	bf00      	nop
 8004a48:	08004a7d 	.word	0x08004a7d
 8004a4c:	08004a9d 	.word	0x08004a9d
 8004a50:	08004a9d 	.word	0x08004a9d
 8004a54:	08004a9d 	.word	0x08004a9d
 8004a58:	08004a8d 	.word	0x08004a8d
 8004a5c:	08004a9d 	.word	0x08004a9d
 8004a60:	08004a9d 	.word	0x08004a9d
 8004a64:	08004a9d 	.word	0x08004a9d
 8004a68:	08004a85 	.word	0x08004a85
 8004a6c:	08004a9d 	.word	0x08004a9d
 8004a70:	08004a9d 	.word	0x08004a9d
 8004a74:	08004a9d 	.word	0x08004a9d
 8004a78:	08004a95 	.word	0x08004a95
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a82:	e042      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a84:	2302      	movs	r3, #2
 8004a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a8a:	e03e      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a8c:	2304      	movs	r3, #4
 8004a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a92:	e03a      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a94:	2308      	movs	r3, #8
 8004a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a9a:	e036      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004a9c:	2310      	movs	r3, #16
 8004a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aa2:	e032      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a6a      	ldr	r2, [pc, #424]	@ (8004c54 <UART_SetConfig+0x304>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d12a      	bne.n	8004b04 <UART_SetConfig+0x1b4>
 8004aae:	4b6b      	ldr	r3, [pc, #428]	@ (8004c5c <UART_SetConfig+0x30c>)
 8004ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ab8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004abc:	d01a      	beq.n	8004af4 <UART_SetConfig+0x1a4>
 8004abe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ac2:	d81b      	bhi.n	8004afc <UART_SetConfig+0x1ac>
 8004ac4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ac8:	d00c      	beq.n	8004ae4 <UART_SetConfig+0x194>
 8004aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ace:	d815      	bhi.n	8004afc <UART_SetConfig+0x1ac>
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <UART_SetConfig+0x18c>
 8004ad4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ad8:	d008      	beq.n	8004aec <UART_SetConfig+0x19c>
 8004ada:	e00f      	b.n	8004afc <UART_SetConfig+0x1ac>
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ae2:	e012      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aea:	e00e      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004aec:	2304      	movs	r3, #4
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004af2:	e00a      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004af4:	2308      	movs	r3, #8
 8004af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004afa:	e006      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004afc:	2310      	movs	r3, #16
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b02:	e002      	b.n	8004b0a <UART_SetConfig+0x1ba>
 8004b04:	2310      	movs	r3, #16
 8004b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a51      	ldr	r2, [pc, #324]	@ (8004c54 <UART_SetConfig+0x304>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d17a      	bne.n	8004c0a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d824      	bhi.n	8004b66 <UART_SetConfig+0x216>
 8004b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b24 <UART_SetConfig+0x1d4>)
 8004b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b22:	bf00      	nop
 8004b24:	08004b49 	.word	0x08004b49
 8004b28:	08004b67 	.word	0x08004b67
 8004b2c:	08004b51 	.word	0x08004b51
 8004b30:	08004b67 	.word	0x08004b67
 8004b34:	08004b57 	.word	0x08004b57
 8004b38:	08004b67 	.word	0x08004b67
 8004b3c:	08004b67 	.word	0x08004b67
 8004b40:	08004b67 	.word	0x08004b67
 8004b44:	08004b5f 	.word	0x08004b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b48:	f7ff fab6 	bl	80040b8 <HAL_RCC_GetPCLK1Freq>
 8004b4c:	61f8      	str	r0, [r7, #28]
        break;
 8004b4e:	e010      	b.n	8004b72 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b50:	4b44      	ldr	r3, [pc, #272]	@ (8004c64 <UART_SetConfig+0x314>)
 8004b52:	61fb      	str	r3, [r7, #28]
        break;
 8004b54:	e00d      	b.n	8004b72 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b56:	f7ff fa17 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8004b5a:	61f8      	str	r0, [r7, #28]
        break;
 8004b5c:	e009      	b.n	8004b72 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b62:	61fb      	str	r3, [r7, #28]
        break;
 8004b64:	e005      	b.n	8004b72 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 8107 	beq.w	8004d88 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	005b      	lsls	r3, r3, #1
 8004b82:	4413      	add	r3, r2
 8004b84:	69fa      	ldr	r2, [r7, #28]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d305      	bcc.n	8004b96 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b90:	69fa      	ldr	r2, [r7, #28]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d903      	bls.n	8004b9e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b9c:	e0f4      	b.n	8004d88 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	461c      	mov	r4, r3
 8004ba4:	4615      	mov	r5, r2
 8004ba6:	f04f 0200 	mov.w	r2, #0
 8004baa:	f04f 0300 	mov.w	r3, #0
 8004bae:	022b      	lsls	r3, r5, #8
 8004bb0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004bb4:	0222      	lsls	r2, r4, #8
 8004bb6:	68f9      	ldr	r1, [r7, #12]
 8004bb8:	6849      	ldr	r1, [r1, #4]
 8004bba:	0849      	lsrs	r1, r1, #1
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	4688      	mov	r8, r1
 8004bc0:	4681      	mov	r9, r0
 8004bc2:	eb12 0a08 	adds.w	sl, r2, r8
 8004bc6:	eb43 0b09 	adc.w	fp, r3, r9
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	603b      	str	r3, [r7, #0]
 8004bd2:	607a      	str	r2, [r7, #4]
 8004bd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bd8:	4650      	mov	r0, sl
 8004bda:	4659      	mov	r1, fp
 8004bdc:	f7fc f82c 	bl	8000c38 <__aeabi_uldivmod>
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4613      	mov	r3, r2
 8004be6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bee:	d308      	bcc.n	8004c02 <UART_SetConfig+0x2b2>
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bf6:	d204      	bcs.n	8004c02 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	69ba      	ldr	r2, [r7, #24]
 8004bfe:	60da      	str	r2, [r3, #12]
 8004c00:	e0c2      	b.n	8004d88 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c08:	e0be      	b.n	8004d88 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	69db      	ldr	r3, [r3, #28]
 8004c0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c12:	d16a      	bne.n	8004cea <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004c14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	d834      	bhi.n	8004c86 <UART_SetConfig+0x336>
 8004c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c24 <UART_SetConfig+0x2d4>)
 8004c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c22:	bf00      	nop
 8004c24:	08004c49 	.word	0x08004c49
 8004c28:	08004c69 	.word	0x08004c69
 8004c2c:	08004c71 	.word	0x08004c71
 8004c30:	08004c87 	.word	0x08004c87
 8004c34:	08004c77 	.word	0x08004c77
 8004c38:	08004c87 	.word	0x08004c87
 8004c3c:	08004c87 	.word	0x08004c87
 8004c40:	08004c87 	.word	0x08004c87
 8004c44:	08004c7f 	.word	0x08004c7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c48:	f7ff fa36 	bl	80040b8 <HAL_RCC_GetPCLK1Freq>
 8004c4c:	61f8      	str	r0, [r7, #28]
        break;
 8004c4e:	e020      	b.n	8004c92 <UART_SetConfig+0x342>
 8004c50:	efff69f3 	.word	0xefff69f3
 8004c54:	40008000 	.word	0x40008000
 8004c58:	40013800 	.word	0x40013800
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	40004400 	.word	0x40004400
 8004c64:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c68:	f7ff fa3c 	bl	80040e4 <HAL_RCC_GetPCLK2Freq>
 8004c6c:	61f8      	str	r0, [r7, #28]
        break;
 8004c6e:	e010      	b.n	8004c92 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c70:	4b4c      	ldr	r3, [pc, #304]	@ (8004da4 <UART_SetConfig+0x454>)
 8004c72:	61fb      	str	r3, [r7, #28]
        break;
 8004c74:	e00d      	b.n	8004c92 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c76:	f7ff f987 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8004c7a:	61f8      	str	r0, [r7, #28]
        break;
 8004c7c:	e009      	b.n	8004c92 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c82:	61fb      	str	r3, [r7, #28]
        break;
 8004c84:	e005      	b.n	8004c92 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d077      	beq.n	8004d88 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	005a      	lsls	r2, r3, #1
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	085b      	lsrs	r3, r3, #1
 8004ca2:	441a      	add	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	2b0f      	cmp	r3, #15
 8004cb2:	d916      	bls.n	8004ce2 <UART_SetConfig+0x392>
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cba:	d212      	bcs.n	8004ce2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	f023 030f 	bic.w	r3, r3, #15
 8004cc4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	085b      	lsrs	r3, r3, #1
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	f003 0307 	and.w	r3, r3, #7
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	8afb      	ldrh	r3, [r7, #22]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	8afa      	ldrh	r2, [r7, #22]
 8004cde:	60da      	str	r2, [r3, #12]
 8004ce0:	e052      	b.n	8004d88 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ce8:	e04e      	b.n	8004d88 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004cee:	2b08      	cmp	r3, #8
 8004cf0:	d827      	bhi.n	8004d42 <UART_SetConfig+0x3f2>
 8004cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf8 <UART_SetConfig+0x3a8>)
 8004cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d25 	.word	0x08004d25
 8004d00:	08004d2d 	.word	0x08004d2d
 8004d04:	08004d43 	.word	0x08004d43
 8004d08:	08004d33 	.word	0x08004d33
 8004d0c:	08004d43 	.word	0x08004d43
 8004d10:	08004d43 	.word	0x08004d43
 8004d14:	08004d43 	.word	0x08004d43
 8004d18:	08004d3b 	.word	0x08004d3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d1c:	f7ff f9cc 	bl	80040b8 <HAL_RCC_GetPCLK1Freq>
 8004d20:	61f8      	str	r0, [r7, #28]
        break;
 8004d22:	e014      	b.n	8004d4e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d24:	f7ff f9de 	bl	80040e4 <HAL_RCC_GetPCLK2Freq>
 8004d28:	61f8      	str	r0, [r7, #28]
        break;
 8004d2a:	e010      	b.n	8004d4e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004da4 <UART_SetConfig+0x454>)
 8004d2e:	61fb      	str	r3, [r7, #28]
        break;
 8004d30:	e00d      	b.n	8004d4e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d32:	f7ff f929 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8004d36:	61f8      	str	r0, [r7, #28]
        break;
 8004d38:	e009      	b.n	8004d4e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d3e:	61fb      	str	r3, [r7, #28]
        break;
 8004d40:	e005      	b.n	8004d4e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d4c:	bf00      	nop
    }

    if (pclk != 0U)
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d019      	beq.n	8004d88 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	085a      	lsrs	r2, r3, #1
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	441a      	add	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d66:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	2b0f      	cmp	r3, #15
 8004d6c:	d909      	bls.n	8004d82 <UART_SetConfig+0x432>
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d74:	d205      	bcs.n	8004d82 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60da      	str	r2, [r3, #12]
 8004d80:	e002      	b.n	8004d88 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3728      	adds	r7, #40	@ 0x28
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004da2:	bf00      	nop
 8004da4:	00f42400 	.word	0x00f42400

08004da8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00a      	beq.n	8004dd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00a      	beq.n	8004e16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1a:	f003 0304 	and.w	r3, r3, #4
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00a      	beq.n	8004e38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3c:	f003 0310 	and.w	r3, r3, #16
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	f003 0320 	and.w	r3, r3, #32
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d01a      	beq.n	8004ebe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ea6:	d10a      	bne.n	8004ebe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00a      	beq.n	8004ee0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	605a      	str	r2, [r3, #4]
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b098      	sub	sp, #96	@ 0x60
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004efc:	f7fd f9a0 	bl	8002240 <HAL_GetTick>
 8004f00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0308 	and.w	r3, r3, #8
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d12e      	bne.n	8004f6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f88c 	bl	800503c <UART_WaitOnFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d021      	beq.n	8004f6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f32:	e853 3f00 	ldrex	r3, [r3]
 8004f36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	461a      	mov	r2, r3
 8004f46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f50:	e841 2300 	strex	r3, r2, [r1]
 8004f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1e6      	bne.n	8004f2a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e062      	b.n	8005034 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0304 	and.w	r3, r3, #4
 8004f78:	2b04      	cmp	r3, #4
 8004f7a:	d149      	bne.n	8005010 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f84:	2200      	movs	r2, #0
 8004f86:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f856 	bl	800503c <UART_WaitOnFlagUntilTimeout>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d03c      	beq.n	8005010 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9e:	e853 3f00 	ldrex	r3, [r3]
 8004fa2:	623b      	str	r3, [r7, #32]
   return(result);
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fbc:	e841 2300 	strex	r3, r2, [r1]
 8004fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1e6      	bne.n	8004f96 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	3308      	adds	r3, #8
 8004fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	e853 3f00 	ldrex	r3, [r3]
 8004fd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f023 0301 	bic.w	r3, r3, #1
 8004fde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	3308      	adds	r3, #8
 8004fe6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fe8:	61fa      	str	r2, [r7, #28]
 8004fea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fec:	69b9      	ldr	r1, [r7, #24]
 8004fee:	69fa      	ldr	r2, [r7, #28]
 8004ff0:	e841 2300 	strex	r3, r2, [r1]
 8004ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1e5      	bne.n	8004fc8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2220      	movs	r2, #32
 8005000:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e011      	b.n	8005034 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2220      	movs	r2, #32
 8005014:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2220      	movs	r2, #32
 800501a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3758      	adds	r7, #88	@ 0x58
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	4613      	mov	r3, r2
 800504a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800504c:	e04f      	b.n	80050ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005054:	d04b      	beq.n	80050ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005056:	f7fd f8f3 	bl	8002240 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	429a      	cmp	r2, r3
 8005064:	d302      	bcc.n	800506c <UART_WaitOnFlagUntilTimeout+0x30>
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e04e      	b.n	800510e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b00      	cmp	r3, #0
 800507c:	d037      	beq.n	80050ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2b80      	cmp	r3, #128	@ 0x80
 8005082:	d034      	beq.n	80050ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	2b40      	cmp	r3, #64	@ 0x40
 8005088:	d031      	beq.n	80050ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	69db      	ldr	r3, [r3, #28]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	2b08      	cmp	r3, #8
 8005096:	d110      	bne.n	80050ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2208      	movs	r2, #8
 800509e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 f838 	bl	8005116 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2208      	movs	r2, #8
 80050aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e029      	b.n	800510e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050c8:	d111      	bne.n	80050ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f000 f81e 	bl	8005116 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2220      	movs	r2, #32
 80050de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e00f      	b.n	800510e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	69da      	ldr	r2, [r3, #28]
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	4013      	ands	r3, r2
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	bf0c      	ite	eq
 80050fe:	2301      	moveq	r3, #1
 8005100:	2300      	movne	r3, #0
 8005102:	b2db      	uxtb	r3, r3
 8005104:	461a      	mov	r2, r3
 8005106:	79fb      	ldrb	r3, [r7, #7]
 8005108:	429a      	cmp	r2, r3
 800510a:	d0a0      	beq.n	800504e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005116:	b480      	push	{r7}
 8005118:	b095      	sub	sp, #84	@ 0x54
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005126:	e853 3f00 	ldrex	r3, [r3]
 800512a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800512c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005132:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	461a      	mov	r2, r3
 800513a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800513c:	643b      	str	r3, [r7, #64]	@ 0x40
 800513e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005140:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005142:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005144:	e841 2300 	strex	r3, r2, [r1]
 8005148:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800514a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1e6      	bne.n	800511e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3308      	adds	r3, #8
 8005156:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	e853 3f00 	ldrex	r3, [r3]
 800515e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f023 0301 	bic.w	r3, r3, #1
 8005166:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3308      	adds	r3, #8
 800516e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005170:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005172:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005174:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005176:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005178:	e841 2300 	strex	r3, r2, [r1]
 800517c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1e5      	bne.n	8005150 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005188:	2b01      	cmp	r3, #1
 800518a:	d118      	bne.n	80051be <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	60bb      	str	r3, [r7, #8]
   return(result);
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f023 0310 	bic.w	r3, r3, #16
 80051a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051aa:	61bb      	str	r3, [r7, #24]
 80051ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ae:	6979      	ldr	r1, [r7, #20]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	e841 2300 	strex	r3, r2, [r1]
 80051b6:	613b      	str	r3, [r7, #16]
   return(result);
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e6      	bne.n	800518c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80051d2:	bf00      	nop
 80051d4:	3754      	adds	r7, #84	@ 0x54
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <memset>:
 80051de:	4402      	add	r2, r0
 80051e0:	4603      	mov	r3, r0
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d100      	bne.n	80051e8 <memset+0xa>
 80051e6:	4770      	bx	lr
 80051e8:	f803 1b01 	strb.w	r1, [r3], #1
 80051ec:	e7f9      	b.n	80051e2 <memset+0x4>
	...

080051f0 <__libc_init_array>:
 80051f0:	b570      	push	{r4, r5, r6, lr}
 80051f2:	4d0d      	ldr	r5, [pc, #52]	@ (8005228 <__libc_init_array+0x38>)
 80051f4:	4c0d      	ldr	r4, [pc, #52]	@ (800522c <__libc_init_array+0x3c>)
 80051f6:	1b64      	subs	r4, r4, r5
 80051f8:	10a4      	asrs	r4, r4, #2
 80051fa:	2600      	movs	r6, #0
 80051fc:	42a6      	cmp	r6, r4
 80051fe:	d109      	bne.n	8005214 <__libc_init_array+0x24>
 8005200:	4d0b      	ldr	r5, [pc, #44]	@ (8005230 <__libc_init_array+0x40>)
 8005202:	4c0c      	ldr	r4, [pc, #48]	@ (8005234 <__libc_init_array+0x44>)
 8005204:	f000 f826 	bl	8005254 <_init>
 8005208:	1b64      	subs	r4, r4, r5
 800520a:	10a4      	asrs	r4, r4, #2
 800520c:	2600      	movs	r6, #0
 800520e:	42a6      	cmp	r6, r4
 8005210:	d105      	bne.n	800521e <__libc_init_array+0x2e>
 8005212:	bd70      	pop	{r4, r5, r6, pc}
 8005214:	f855 3b04 	ldr.w	r3, [r5], #4
 8005218:	4798      	blx	r3
 800521a:	3601      	adds	r6, #1
 800521c:	e7ee      	b.n	80051fc <__libc_init_array+0xc>
 800521e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005222:	4798      	blx	r3
 8005224:	3601      	adds	r6, #1
 8005226:	e7f2      	b.n	800520e <__libc_init_array+0x1e>
 8005228:	080052e0 	.word	0x080052e0
 800522c:	080052e0 	.word	0x080052e0
 8005230:	080052e0 	.word	0x080052e0
 8005234:	080052e4 	.word	0x080052e4

08005238 <memcpy>:
 8005238:	440a      	add	r2, r1
 800523a:	4291      	cmp	r1, r2
 800523c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005240:	d100      	bne.n	8005244 <memcpy+0xc>
 8005242:	4770      	bx	lr
 8005244:	b510      	push	{r4, lr}
 8005246:	f811 4b01 	ldrb.w	r4, [r1], #1
 800524a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800524e:	4291      	cmp	r1, r2
 8005250:	d1f9      	bne.n	8005246 <memcpy+0xe>
 8005252:	bd10      	pop	{r4, pc}

08005254 <_init>:
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	bf00      	nop
 8005258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525a:	bc08      	pop	{r3}
 800525c:	469e      	mov	lr, r3
 800525e:	4770      	bx	lr

08005260 <_fini>:
 8005260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005262:	bf00      	nop
 8005264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005266:	bc08      	pop	{r3}
 8005268:	469e      	mov	lr, r3
 800526a:	4770      	bx	lr
