/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~celloutsig_0_9z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_19z = ~((_00_ | celloutsig_1_10z[4]) & in_data[119]);
  assign celloutsig_1_0z = ~((in_data[183] | in_data[179]) & in_data[110]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_3z[2]) & celloutsig_1_6z);
  assign celloutsig_0_9z = celloutsig_0_4z[7] | ~(in_data[93]);
  assign celloutsig_1_12z = celloutsig_1_9z | ~(celloutsig_1_11z[5]);
  assign celloutsig_1_18z = celloutsig_1_9z | celloutsig_1_0z;
  assign celloutsig_0_5z = celloutsig_0_2z[0] | celloutsig_0_0z[0];
  assign celloutsig_1_5z = in_data[190] | celloutsig_1_4z[2];
  assign celloutsig_1_13z = ~(celloutsig_1_7z ^ celloutsig_1_3z[5]);
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } + in_data[41:39];
  reg [10:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 11'h000;
    else _14_ <= { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign { _01_[10:7], _00_, _01_[5:0] } = _14_;
  reg [10:0] _15_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 11'h000;
    else _15_ <= { celloutsig_0_11z[9:0], celloutsig_0_1z };
  assign out_data[42:32] = _15_;
  assign celloutsig_0_3z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[78:67], in_data[0] };
  assign celloutsig_0_6z = { celloutsig_0_2z[2:1], celloutsig_0_5z } / { 1'h1, in_data[88:87] };
  assign celloutsig_0_11z = celloutsig_0_3z[13:1] / { 1'h1, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[107:105], celloutsig_1_1z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_11z = celloutsig_1_3z[8:0] / { 1'h1, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = celloutsig_0_0z >= in_data[2:0];
  assign celloutsig_1_6z = in_data[125:123] >= { celloutsig_1_3z[4:3], celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_14z[2:1], celloutsig_1_12z } && { celloutsig_1_14z[4:3], celloutsig_1_5z };
  assign celloutsig_1_2z = { in_data[178:156], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } < { in_data[150:126], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[5:2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_0z = in_data[83] ? in_data[46:44] : in_data[91:89];
  assign celloutsig_0_8z = celloutsig_0_6z != celloutsig_0_3z[8:6];
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_2z, in_data[133:126] };
  assign celloutsig_0_4z = { in_data[83:77], celloutsig_0_0z } << { in_data[27:21], celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_8z[6:1] >> in_data[160:155];
  assign celloutsig_1_14z = { celloutsig_1_11z[5:2], celloutsig_1_12z } ^ celloutsig_1_10z[5:1];
  assign celloutsig_1_3z = { in_data[176:170], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } ^ in_data[112:103];
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
