{
  "Top": "g_rg_t",
  "RtlTop": "g_rg_t",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexuplus",
    "Device": "xcku5p",
    "Package": "-sfvb784",
    "Speed": "-3-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.416667"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "g_rg_t",
    "Version": "1.0",
    "DisplayName": "G_rg_t",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/g_rg_t.cc"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w32_d1_A.vhd",
      "impl\/vhdl\/g_rg_t_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/g_rg_t_control_s_axi.vhd",
      "impl\/vhdl\/g_rg_t_gmem_m_axi.vhd",
      "impl\/vhdl\/readItems.vhd",
      "impl\/vhdl\/unite.vhd",
      "impl\/vhdl\/writeResult.vhd",
      "impl\/vhdl\/g_rg_t.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w32_d1_A.v",
      "impl\/verilog\/g_rg_t_AXILiteS_s_axi.v",
      "impl\/verilog\/g_rg_t_control_s_axi.v",
      "impl\/verilog\/g_rg_t_gmem_m_axi.v",
      "impl\/verilog\/readItems.v",
      "impl\/verilog\/unite.v",
      "impl\/verilog\/writeResult.v",
      "impl\/verilog\/g_rg_t.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/g_rg_t_v1_0\/data\/g_rg_t.mdd",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/data\/g_rg_t.tcl",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/src\/xg_rg_t.c",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/src\/xg_rg_t.h",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/src\/xg_rg_t_hw.h",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/src\/xg_rg_t_linux.c",
      "impl\/misc\/drivers\/g_rg_t_v1_0\/src\/xg_rg_t_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS s_axi_control m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "1024",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "null",
          "Width": "1024"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "null",
          "Width": "1024"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "1024",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "1024",
        "WID": "1",
        "WSTRB": "128",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "rg_data_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rg_data_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rg_data_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rg_data_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "g_data_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of g_data_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "g_data_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of g_data_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_data_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_data_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_data_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of out_data_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "adjs_data_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of adjs_data_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "adjs_data_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of adjs_data_V"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "5",
      "registers": [{
          "offset": "0x10",
          "name": "N",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of N",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of N"
            }]
        }],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "1024"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "1024"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "rg_data_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "g_data_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "out_data_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "adjs_data_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "gmem": {
      "interfaceRef": "m_axi_gmem",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "g_rg_t",
      "Instances": [{
          "ModuleName": "unite",
          "InstanceName": "grp_unite_fu_2147",
          "Instances": [
            {
              "ModuleName": "writeResult",
              "InstanceName": "grp_writeResult_fu_138"
            },
            {
              "ModuleName": "readItems",
              "InstanceName": "grp_readItems_fu_144"
            }
          ]
        }]
    },
    "Metrics": {
      "readItems": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "11265",
          "PipelineIIMin": "1",
          "PipelineIIMax": "11265",
          "PipelineII": "1 ~ 11265",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.917"
        },
        "Loops": [{
            "Name": "readAdj0",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "11264",
            "Latency": "0 ~ 11264",
            "PipelineII": "",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "1164",
          "LUT": "6662",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "writeResult": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.744"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "9504",
          "LUT": "33009",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "unite": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "",
          "LatencyWorst": "14347",
          "PipelineIIMin": "11",
          "PipelineIIMax": "14347",
          "PipelineII": "11 ~ 14347",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.917"
        },
        "Loops": [{
            "Name": "readAdj1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "3072",
            "Latency": "0 ~ 3072",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "2299",
          "LUT": "17508",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "g_rg_t": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.917"
        },
        "Loops": [{
            "Name": "transit_loop_rg",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "transit_loop_rg.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.4",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.6",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.7",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.8",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.9",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.10",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.11",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.12",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.13",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.14",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.15",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.16",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.17",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.18",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.19",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.20",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.21",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.22",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.23",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.24",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.25",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.26",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.27",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.28",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.29",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.30",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.31",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              },
              {
                "Name": "transit_loop_rg.32",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "15"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "58",
          "FF": "78323",
          "LUT": "32364",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-07 10:37:44 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
