{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1505839346888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1505839346891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 13:42:26 2017 " "Processing started: Tue Sep 19 13:42:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1505839346891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839346891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839346891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1505839347224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1505839347224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise1.v 4 4 " "Found 4 design units, including 4 entities, in source file exercise1.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise1a " "Found entity 1: exercise1a" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357034 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise1b " "Found entity 2: exercise1b" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357034 ""} { "Info" "ISGN_ENTITY_NAME" "3 exercise1c " "Found entity 3: exercise1c" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357034 ""} { "Info" "ISGN_ENTITY_NAME" "4 exercise1d " "Found entity 4: exercise1d" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise7.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise7 " "Found entity 1: exercise7" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357040 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise7tb " "Found entity 2: exercise7tb" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise4.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise4 " "Found entity 1: exercise4" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357046 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise4tb " "Found entity 2: exercise4tb" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357051 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise3 " "Found entity 2: exercise3" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2.v 1 1 " "Found 1 design units, including 1 entities, in source file exercise2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise2 " "Found entity 1: exercise2" {  } { { "exercise2.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise6.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise6.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise6 " "Found entity 1: exercise6" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357062 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise6tb " "Found entity 2: exercise6tb" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise5.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise5 " "Found entity 1: exercise5" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357068 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise5tb " "Found entity 2: exercise5tb" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_1.v 1 1 " "Found 1 design units, including 1 entities, in source file list_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 list1 " "Found entity 1: list1" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505839357073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out exercise3.v(35) " "Verilog HDL Implicit Net warning at exercise3.v(35): created implicit net for \"carry_out\"" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1505839357074 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "list_1 " "Top-level design entity \"list_1\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1505839357334 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1505839357447 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 13:42:37 2017 " "Processing ended: Tue Sep 19 13:42:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1505839357447 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1505839357447 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1505839357447 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357447 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505839357593 ""}
