$date
	Sun Oct 23 01:56:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#680408
b10000 !
1"
#680410
b10000 &
b10000 %
1$
#680411
0"
#680414
b1000 &
b1000 %
#680418
b100 &
b100 %
#680422
b10 &
b10 %
#680426
b1 &
b1 %
1#
#680430
b0 &
0#
b0 %
0$
#1737735
b10100 !
1"
#1737738
b10100 &
b10100 %
1$
#1737739
0"
#1737742
b1010 &
b1010 %
#1737746
b101 &
b101 %
#1737750
b10000 &
b10000 %
#1737754
b1000 &
b1000 %
#1737758
b100 &
b100 %
#1737762
b10 &
b10 %
#1737766
b1 &
1#
b1 %
#1737770
b0 &
b0 %
0#
0$
#2690033
b101 !
1"
#2690034
b101 &
b101 %
1$
#2690035
0"
#2690038
b10000 &
b10000 %
#2690042
b1000 &
b1000 %
#2690046
b100 &
b100 %
#2690050
b10 &
b10 %
#2690054
b1 &
1#
b1 %
#2690058
b0 &
b0 %
0#
0$
#4500012
