INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sources_1/new/complex.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sources_1/new/D_Latch_8by8_complex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_Latch_8by8_complex
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sources_1/new/butterfly_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity butterfly_unit
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0_rom
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sources_1/new/fft_8point_3stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_8point_3stage
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sources_1/new/fft_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit_pipelined/butterfly_unit.srcs/sim_1/new/fft_8point_3stage_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_8point_3stage_test
