
---------- Begin Simulation Statistics ----------
final_tick                               109757504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709640                       # Number of bytes of host memory used
host_op_rate                                   390561                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   279.44                       # Real time elapsed on the host
host_tick_rate                              392773002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109758                       # Number of seconds simulated
sim_ticks                                109757504000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.963560                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062962                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673250                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88896                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819069                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263241                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050605                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.097575                       # CPI: cycles per instruction
system.cpu.discardedOps                        430735                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49083063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523790                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083657                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3270718                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.911099                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        109757504                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106486786                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           54                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        55363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       113254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36345                       # Transaction distribution
system.membus.trans_dist::CleanEvict              774                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7904                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       128809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 128809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5260160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5260160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45845                       # Request fanout histogram
system.membus.respLayer1.occupancy          247744750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           228344000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          297                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39956                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       169288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                171147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6931840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7000832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40812                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2326080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            98705                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.211725                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94235     95.47%     95.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4416      4.47%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     54      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              98705                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          216244000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171336999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2343999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11783                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12046                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 263                       # number of overall hits
system.l2.overall_hits::.cpu.data               11783                       # number of overall hits
system.l2.overall_hits::total                   12046                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45329                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45847                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data             45329                       # number of overall misses
system.l2.overall_misses::total                 45847                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4888497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4938990000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50493000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4888497000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4938990000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.663252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.793686                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.663252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.793686                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791926                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97476.833977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107844.801341                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107727.659389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97476.833977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107844.801341                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107727.659389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36345                       # number of writebacks
system.l2.writebacks::total                     36345                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45845                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45845                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3981850000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4021929000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3981850000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4021929000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.661972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.793669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.661972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.793669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791892                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77522.243714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87845.261207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87728.847203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77522.243714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87845.261207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87728.847203                       # average overall mshr miss latency
system.l2.replacements                          40812                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              296                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2015                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4059565000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4059565000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106996.784481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106996.784481                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3300745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3300745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86996.784481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86996.784481                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.663252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.663252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97476.833977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97476.833977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40079000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40079000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.661972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.661972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77522.243714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77522.243714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    828932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    828932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.430637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.430637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112199.783433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112199.783433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    681105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    681105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.430578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.430578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92203.194802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92203.194802                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7964.147595                       # Cycle average of tags in use
system.l2.tags.total_refs                      112477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49004                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.295262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     257.042050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.585250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7689.520295                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.938662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972186                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5426                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    275068                       # Number of tag accesses
system.l2.tags.data_accesses                   275068                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2900992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2934080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2326080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2326080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            301465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          26430922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26732386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       301465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           301465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21192902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21192902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21192902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           301465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         26430922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47925288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002762100500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2030                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2030                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36345                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45845                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    806355500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  229090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1665443000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17599.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36349.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.252435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.058968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   168.936265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20227     55.50%     55.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11516     31.60%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2237      6.14%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          726      1.99%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          374      1.03%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          291      0.80%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          305      0.84%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      0.94%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          427      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.569458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.305580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.974040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2023     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2030                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.895567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.882865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.658515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              185      9.11%      9.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.10%      9.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1683     82.91%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      7.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2030                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2932352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2324992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2934080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2326080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109755401000                       # Total gap between requests
system.mem_ctrls.avgGap                    1335386.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2899264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2324992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 301464.581410306098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 26415177.954484093934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21182989.000916056335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13554250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1651888750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2532997811000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26217.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36443.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69693157.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124535880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66188595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           157865400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92503620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8663965440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25064558700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21039885120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55209502755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.013468                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54448900250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3664960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51643643750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            135688560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             72120180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169275120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97128540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8663965440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26274472620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20021010240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55433660700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.055770                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51787613250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3664960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54304930750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27000752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27000752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27000752                       # number of overall hits
system.cpu.icache.overall_hits::total        27000752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          781                       # number of overall misses
system.cpu.icache.overall_misses::total           781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59938000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59938000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59938000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59938000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27001533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27001533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27001533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27001533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76745.198464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76745.198464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76745.198464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76745.198464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.icache.writebacks::total               297                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58376000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58376000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74745.198464                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74745.198464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74745.198464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74745.198464                       # average overall mshr miss latency
system.cpu.icache.replacements                    297                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27000752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27000752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59938000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59938000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27001533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27001533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76745.198464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76745.198464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58376000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58376000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74745.198464                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74745.198464                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           482.850528                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27001533                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               781                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34573.025608                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   482.850528                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.235767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.235767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27002314                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27002314                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35092613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35092613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35095699                       # number of overall hits
system.cpu.dcache.overall_hits::total        35095699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        78028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          78028                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        78071                       # number of overall misses
system.cpu.dcache.overall_misses::total         78071                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6862658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6862658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6862658000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6862658000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173770                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002219                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002219                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87951.222638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87951.222638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87902.780802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87902.780802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51198                       # number of writebacks
system.cpu.dcache.writebacks::total             51198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20955                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20955                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5325574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5325574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5328376000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5328376000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001624                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93311.618454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93311.618454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93296.960359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93296.960359                       # average overall mshr miss latency
system.cpu.dcache.replacements                  55064                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20883619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20883619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1280558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1280558000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63912.856858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63912.856858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1094661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1094661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63951.685459                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63951.685459                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14208994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14208994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5582100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5582100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96256.380190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96256.380190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18036                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4230913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4230913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105889.303234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105889.303234                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3086                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3086                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013742                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013742                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2802000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2802000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 71846.153846                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71846.153846                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2031.042491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35324031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57112                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            618.504535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2031.042491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35402102                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35402102                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109757504000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
