<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_32_strid'" level="0">
<item name = "Date">Fri Dec 21 17:12:39 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">try_single_function</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.96, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">222001, 222001, 222001, 222001, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">222000, 222000, 9250, -, -, 24, no</column>
<column name=" + Loop 1.1">9248, 9248, 578, -, -, 16, no</column>
<column name="  ++ Loop 1.1.1">576, 576, 36, -, -, 16, no</column>
<column name="   +++ Loop 1.1.1.1">33, 33, 11, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">9, 9, 3, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 628, 292</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 118</column>
<column name="Register">-, -, 167, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ShuffleNetV2_mac_cud_x_U168">ShuffleNetV2_mac_cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_4_fu_274_p2">+, 0, 20, 10, 5, 1</column>
<column name="h_4_fu_357_p2">+, 0, 20, 10, 5, 1</column>
<column name="m_4_fu_390_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_4_fu_472_p2">+, 0, 11, 8, 2, 1</column>
<column name="output_V_d0">+, 0, 29, 13, 8, 8</column>
<column name="tmp_103_fu_244_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_105_fu_262_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_106_fu_284_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_107_fu_309_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_108_fu_333_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_109_fu_367_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_111_fu_415_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_112_fu_440_p2">+, 0, 53, 21, 16, 16</column>
<column name="tmp_113_fu_456_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_114_fu_497_p2">+, 0, 53, 21, 16, 16</column>
<column name="tmp_3_fu_488_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_8_fu_406_p2">+, 0, 23, 11, 6, 6</column>
<column name="w_4_fu_446_p2">+, 0, 20, 10, 5, 1</column>
<column name="tmp_100_fu_206_p2">-, 0, 29, 13, 8, 8</column>
<column name="tmp_110_fu_378_p2">-, 0, 32, 14, 9, 9</column>
<column name="exitcond4_fu_268_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond5_fu_315_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond6_fu_343_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond7_fu_384_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_466_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp1_fu_396_p2">xor, 0, 0, 3, 2, 3</column>
<column name="tmp2_fu_478_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">55, 10, 1, 10</column>
<column name="co_reg_104">9, 2, 5, 10</column>
<column name="h_reg_115">9, 2, 5, 10</column>
<column name="m_reg_151">9, 2, 2, 4</column>
<column name="n_reg_174">9, 2, 2, 4</column>
<column name="p_09_1_reg_162">9, 2, 8, 16</column>
<column name="p_s_reg_139">9, 2, 8, 16</column>
<column name="w_reg_127">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="bias_V_addr_reg_543">5, 0, 5, 0</column>
<column name="co_4_reg_538">5, 0, 5, 0</column>
<column name="co_reg_104">5, 0, 5, 0</column>
<column name="conv1_output_p_V_loa_reg_625">8, 0, 8, 0</column>
<column name="h_reg_115">5, 0, 5, 0</column>
<column name="m_4_reg_587">2, 0, 2, 0</column>
<column name="m_reg_151">2, 0, 2, 0</column>
<column name="n_4_reg_610">2, 0, 2, 0</column>
<column name="n_reg_174">2, 0, 2, 0</column>
<column name="output_V_addr_reg_561">13, 0, 13, 0</column>
<column name="p_09_1_reg_162">8, 0, 8, 0</column>
<column name="p_s_reg_139">8, 0, 8, 0</column>
<column name="tmp_103_reg_525">9, 0, 10, 1</column>
<column name="tmp_105_reg_530">10, 0, 11, 1</column>
<column name="tmp_107_reg_548">13, 0, 14, 1</column>
<column name="tmp_110_reg_579">9, 0, 9, 0</column>
<column name="tmp_112_reg_592">15, 0, 16, 1</column>
<column name="tmp_120_cast_reg_520">9, 0, 9, 0</column>
<column name="tmp_reg_556">5, 0, 6, 1</column>
<column name="tmp_s_reg_569">5, 0, 6, 1</column>
<column name="w_4_reg_597">5, 0, 5, 0</column>
<column name="w_reg_127">5, 0, 5, 0</column>
<column name="weight_V_load_reg_620">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="weight_V_address0">out, 8, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 5, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="conv1_output_p_V_address0">out, 15, ap_memory, conv1_output_p_V, array</column>
<column name="conv1_output_p_V_ce0">out, 1, ap_memory, conv1_output_p_V, array</column>
<column name="conv1_output_p_V_q0">in, 8, ap_memory, conv1_output_p_V, array</column>
</table>
</item>
</section>
</profile>
