{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476499335882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476499335883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 21:42:15 2016 " "Processing started: Fri Oct 14 21:42:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476499335883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499335883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499335883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476499336098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/swap_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/swap_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap_word " "Found entity 1: swap_word" {  } { { "cache/swap_word.sv" "" { Text "/home/nate/ece411/mp3/cache/swap_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348799 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_datapath.sv(167) " "Verilog HDL information at cache_datapath.sv(167): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1476499348800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sel_way_mux SEL_WAY_MUX cache_datapath.sv(23) " "Verilog HDL Declaration information at cache_datapath.sv(23): object \"sel_way_mux\" differs only in case from object \"SEL_WAY_MUX\" in the same scope" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1476499348800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_control.sv(59) " "Verilog HDL information at cache_control.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_control.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_control.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1476499348801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache/cache_control.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache/cache.sv" "" { Text "/home/nate/ece411/mp3/cache/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/nate/ece411/mp3/sext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/nate/ece411/mp3/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/nate/ece411/mp3/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/nate/ece411/mp3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/nate/ece411/mp3/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/nate/ece411/mp3/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/nate/ece411/mp3/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/nate/ece411/mp3/cccomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/nate/ece411/mp3/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/nate/ece411/mp3/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/nate/ece411/mp3/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348809 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "datapath.sv(33) " "Verilog HDL syntax warning at datapath.sv(33): extra block comment delimiter characters /* within block comment" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 33 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1476499348809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476499348810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499348810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache_in_mux_sel cache_datapath.sv(101) " "Verilog HDL Implicit Net warning at cache_datapath.sv(101): created implicit net for \"cache_in_mux_sel\"" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499348810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mp3.sv(52) " "Verilog HDL Implicit Net warning at mp3.sv(52): created implicit net for \"reset\"" {  } { { "mp3.sv" "" { Text "/home/nate/ece411/mp3/mp3.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499348810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp3 " "Elaborating entity \"mp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476499348881 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_address mp3.sv(12) " "Output port \"pmem_address\" at mp3.sv(12) has no driver" {  } { { "mp3.sv" "" { Text "/home/nate/ece411/mp3/mp3.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499348898 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_wdata mp3.sv(15) " "Output port \"pmem_wdata\" at mp3.sv(15) has no driver" {  } { { "mp3.sv" "" { Text "/home/nate/ece411/mp3/mp3.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499348898 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_read mp3.sv(10) " "Output port \"pmem_read\" at mp3.sv(10) has no driver" {  } { { "mp3.sv" "" { Text "/home/nate/ece411/mp3/mp3.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499348898 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_write mp3.sv(11) " "Output port \"pmem_write\" at mp3.sv(11) has no driver" {  } { { "mp3.sv" "" { Text "/home/nate/ece411/mp3/mp3.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499348898 "|mp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:D_CACHE " "Elaborating entity \"cache\" for hierarchy \"cache:D_CACHE\"" {  } { { "mp3.sv" "D_CACHE" { Text "/home/nate/ece411/mp3/mp3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499348926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:D_CACHE\|cache_control:CACHE_CONTROL " "Elaborating entity \"cache_control\" for hierarchy \"cache:D_CACHE\|cache_control:CACHE_CONTROL\"" {  } { { "cache/cache.sv" "CACHE_CONTROL" { Text "/home/nate/ece411/mp3/cache/cache.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499348935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:D_CACHE\|cache_datapath:CACHE_DATAPATH " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\"" {  } { { "cache/cache.sv" "CACHE_DATAPATH" { Text "/home/nate/ece411/mp3/cache/cache.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499348944 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cache_datapath.sv(170) " "Verilog HDL warning at cache_datapath.sv(170): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 170 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1476499348963 "|mp3|cache:D_CACHE|cache_datapath:CACHE_DATAPATH"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1476499349339 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tag_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tag_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1476499349339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WAY_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WAY_MUX\"" {  } { { "cache/cache_datapath.sv" "SEL_WAY_MUX" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:TAG_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:TAG_MUX\"" {  } { { "cache/cache_datapath.sv" "TAG_MUX" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:PMEM_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:PMEM_MUX\"" {  } { { "cache/cache_datapath.sv" "PMEM_MUX" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap_word cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|swap_word:SWAP_WORD " "Elaborating entity \"swap_word\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|swap_word:SWAP_WORD\"" {  } { { "cache/cache_datapath.sv" "SWAP_WORD" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WDATA_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WDATA_MUX\"" {  } { { "cache/cache_datapath.sv" "SEL_WDATA_MUX" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH\"" {  } { { "mp3.sv" "DATAPATH" { Text "/home/nate/ece411/mp3/mp3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349517 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "opcode_ex datapath.sv(27) " "Verilog HDL warning at datapath.sv(27): object opcode_ex used but never assigned" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1476499349517 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_mem datapath.sv(28) " "Verilog HDL or VHDL warning at datapath.sv(28): object \"opcode_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476499349517 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_mem datapath.sv(31) " "Verilog HDL or VHDL warning at datapath.sv(31): object \"pc_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476499349517 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_out_mem datapath.sv(69) " "Verilog HDL or VHDL warning at datapath.sv(69): object \"alu_out_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476499349518 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sr2_mem datapath.sv(70) " "Verilog HDL or VHDL warning at datapath.sv(70): object \"sr2_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476499349518 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "aluop 0 datapath.sv(50) " "Net \"aluop\" at datapath.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D_mem_address datapath.sv(10) " "Output port \"D_mem_address\" at datapath.sv(10) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_byte_enable datapath.sv(15) " "Output port \"mem_byte_enable\" at datapath.sv(15) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D_mem_wdata datapath.sv(16) " "Output port \"D_mem_wdata\" at datapath.sv(16) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I_mem_address datapath.sv(20) " "Output port \"I_mem_address\" at datapath.sv(20) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D_mem_read datapath.sv(12) " "Output port \"D_mem_read\" at datapath.sv(12) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D_mem_write datapath.sv(14) " "Output port \"D_mem_write\" at datapath.sv(14) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I_mem_read datapath.sv(22) " "Output port \"I_mem_read\" at datapath.sv(22) has no driver" {  } { { "datapath.sv" "" { Text "/home/nate/ece411/mp3/datapath.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1476499349520 "|mp3|datapath:DATAPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:DATAPATH\|mux4:ALUMUX1 " "Elaborating entity \"mux4\" for hierarchy \"datapath:DATAPATH\|mux4:ALUMUX1\"" {  } { { "datapath.sv" "ALUMUX1" { Text "/home/nate/ece411/mp3/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DATAPATH\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:DATAPATH\|alu:ALU\"" {  } { { "datapath.sv" "ALU" { Text "/home/nate/ece411/mp3/datapath.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476499349528 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "COMPARE\[0\].COMPAREi compare " "Node instance \"COMPARE\[0\].COMPAREi\" instantiates undefined entity \"compare\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cache/cache_datapath.sv" "COMPARE\[0\].COMPAREi" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1476499349534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "COMPARE\[1\].COMPAREi compare " "Node instance \"COMPARE\[1\].COMPAREi\" instantiates undefined entity \"compare\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cache/cache_datapath.sv" "COMPARE\[1\].COMPAREi" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1476499349534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "COMPARE\[0\].COMPAREi compare " "Node instance \"COMPARE\[0\].COMPAREi\" instantiates undefined entity \"compare\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cache/cache_datapath.sv" "COMPARE\[0\].COMPAREi" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1476499349534 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "COMPARE\[1\].COMPAREi compare " "Node instance \"COMPARE\[1\].COMPAREi\" instantiates undefined entity \"compare\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cache/cache_datapath.sv" "COMPARE\[1\].COMPAREi" { Text "/home/nate/ece411/mp3/cache/cache_datapath.sv" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1476499349534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nate/ece411/mp3/output_files/mp3.map.smsg " "Generated suppressed messages file /home/nate/ece411/mp3/output_files/mp3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499349556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1188 " "Peak virtual memory: 1188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476499349597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 14 21:42:29 2016 " "Processing ended: Fri Oct 14 21:42:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476499349597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476499349597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476499349597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499349597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476499349730 ""}
