Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 39C6BB97247
	for <lists+qemu-devel@lfdr.de>; Tue, 23 Sep 2025 19:59:14 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v17H9-0003WO-Ee; Tue, 23 Sep 2025 13:58:03 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1v17H6-0003W0-8t
 for qemu-devel@nongnu.org; Tue, 23 Sep 2025 13:58:00 -0400
Received: from mail-wm1-x32e.google.com ([2a00:1450:4864:20::32e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1v17H2-0002z8-Uu
 for qemu-devel@nongnu.org; Tue, 23 Sep 2025 13:57:59 -0400
Received: by mail-wm1-x32e.google.com with SMTP id
 5b1f17b1804b1-46b303f755aso30409045e9.1
 for <qemu-devel@nongnu.org>; Tue, 23 Sep 2025 10:57:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1758650275; x=1759255075; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:to
 :from:from:to:cc:subject:date:message-id:reply-to;
 bh=zfei7KP/bWoKW/hTT+e9D33ufJy04pPBV2x8zyynI/o=;
 b=GXC1BtnlicoKyzv8noqWoma7lyFq3rDYYamK93kWA/uTQl0FFl6wN4FSatwkKrXVVw
 zI084EPh2rzEfpzsEzOiYTO/oaiSS0UGECKZ4FbwMSqGpaKcxB8CY2N3p2KXBwvzjVUp
 d1LRVYZ7rkdrMihpzKTnFvqhpWfoooofuqARZMLGaJbFm+e7jejjeAnbHdzmSSmcws9d
 paYTm2bNMUBeSRTfQkrdkEq3QsmA3j9Cbx/jKsZGHWJFZpny3mXJm5KinBDPgc392IIQ
 virVBjim6yF5ns3xfScB+BBufqMULMDYjOwnWD65IVzjtDQ/tP/WtdaG+wa1vYKS4xCX
 0VLw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1758650275; x=1759255075;
 h=content-transfer-encoding:mime-version:message-id:date:subject:to
 :from:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=zfei7KP/bWoKW/hTT+e9D33ufJy04pPBV2x8zyynI/o=;
 b=A8hXu9GdgsKZC83/j7hKXE4D7wESge3WLBNhG/MuohwbTb8d4TzcGcfFbDVxmAF6Jp
 9rthecLYm1dRnhbe18NtPvjDeVtjtPh9fMSQMHat0P3QxcUl5AhSrSLDzZh52b7vLqLi
 a3yXIOzq1nE/FgC/GctptFXyAX48mTz+BBAd1kIrUENFpq3v/f5R/5mDoVPyaaw9bfMx
 yfJWJa+IF6nfURwIj82NokokxlWlm/p5Wprw7Ui/ke4YI121O0/MCTH5YAx7fQ78vNeX
 NycacLFM6tSyBhQZXgatHI7isotXKqBXuMR0QQPQa1AS1Qa1fV+l7vdD+prp1XDG90Rz
 CfFw==
X-Forwarded-Encrypted: i=1;
 AJvYcCVU2PksIG0u8L4g75J9w+Q8dKrjIFe2ZZmoAmnwcKZrBtm6J/tSzP1OAYZ8q/dCgTnmHPYWzTx81WXz@nongnu.org
X-Gm-Message-State: AOJu0YzRUneoSB7goAfRzZx8MF84VlbcGPhfhR/OdkHlBhl9K8ntIW3Q
 Ms8OSx3Sro1KIHDWZfbA9AUOqIYSLZFsr0uY1prlx2ESSWDBw8D9Fmj5SVkGtr0JMGF/akzCPpI
 1PMB4
X-Gm-Gg: ASbGnctrvOrRP5cs6yFqufReZJt5Mq6L9jZwUpx+5Gh3hnhMwTtkksV/PY3uVwllGUW
 x8xxBdeb7iSOI+OpIAep9+pMoAx5L1iyMg2GIgtxSi8re4olcw6D1qxjRqFQvSm4//uomoV74By
 fHXbIsuM13ZRfdTyB7wFRXdAT0x8eUiHNA+zpU9zTlYd0jEaUvrv3hy8OQ2r6Y0Nyk8VMkRHoxq
 bgyTxSaeZegb276ENDezMgEa6hqGoB9j+tkA/AHseITyd+1GfbDBkfJvanIZMYJOPBcCrg80bFI
 WNnN1xOtMhsQQiv9rH/usy/QvUQHclp/wckiPmqrmZ92eFYD9lBYr3EYzD1I3KxDaisvOnEvoqY
 QTgRCw/N2XVrgPK5fCEByqAWh6RGm
X-Google-Smtp-Source: AGHT+IEk0XGtBmVdhCzAetVIl3ErF9/RaywQqumMnZ0uctRLhR46tbhz/CxrIJl9F+V9bM+M9woiHw==
X-Received: by 2002:a05:600c:4fc7:b0:45f:286e:49a8 with SMTP id
 5b1f17b1804b1-46e1e0564famr42504125e9.30.1758650274835; 
 Tue, 23 Sep 2025 10:57:54 -0700 (PDT)
Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2])
 by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-46d1c97a87csm97657155e9.20.2025.09.23.10.57.52
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 23 Sep 2025 10:57:53 -0700 (PDT)
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-arm@nongnu.org,
	qemu-devel@nongnu.org
Subject: [PATCH v2 0/2] target/arm: Implement ID_AA64PFR2_EL1
Date: Tue, 23 Sep 2025 18:57:49 +0100
Message-ID: <20250923175751.966795-1-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.43.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::32e;
 envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32e.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

The ID register ID_AA64PFR2_EL1 is in the space previously reserved
in the system register ID space, but recent versions of the
architecture have started to define fields in it to advertise the
presence of new architectural features. We don't implement any
of those new features yet, but will need to do so at some point.
(Notably, the GICv5 EAC spec defines a field in this register
to advertise the GICv5 CPU interface.)

This patchset gives ID_AA64PFR2_EL1 a backing field in the CPU
ID regs struct, defines the field names, and reads it from KVM if
it's present there. The only visible behaviour change is the
name we present to the user via the gdbstub.

Commit 1 is a code movement one to clear some more stuff out
of cpu.h that doesn't need to be there; it's mostly because of that
that I'm sending this patchset rather than holding on to it until
I have some GICv5 patches ready to send.

(Compare commit f7ddd7b6a1f90c from last year which added the
ID_AA64MMFR3_EL1 register.)

v2 here is just a rebase which updates the patchset to handle
the new array-based storage we're using for ID register values.

thanks
-- PMM

Peter Maydell (2):
  target/arm: Move ID register field defs to cpu-features.h
  target/arm: Implement ID_AA64PFR2_EL1

 linux-user/arm/target_proc.h |   2 +
 target/arm/cpu-features.h    | 415 +++++++++++++++++++++++++++++++++++
 target/arm/cpu.h             | 410 ----------------------------------
 target/arm/cpu-sysregs.h.inc |   1 +
 target/arm/helper.c          |   6 +-
 target/arm/hvf/hvf.c         |   2 +
 target/arm/kvm.c             |   1 +
 7 files changed, 425 insertions(+), 412 deletions(-)

-- 
2.43.0


