AuthorID,Author,Date,Content,Attachments,Reactions
"220639106915368960","tholin","2025-11-24T01:03:44.0960000+00:00","First DRC, LVS, STA clean GDSII","project-template_media/test_black-85010.png","üëè (2)"
"378788837452677120","asc9742","2025-11-24T01:09:34.3660000+00:00","What flow are you using for LVS? Did you create your own padframe schematic using the io spice files from GF or is there a way to get it from the project template?","",""
"220639106915368960","tholin","2025-11-24T01:10:17.1670000+00:00","The LVS that runs when you do `make librelane`","",""
"378788837452677120","asc9742","2025-11-24T01:11:17.9710000+00:00","I see.","",""
"738396032295108721","bailey8889","2025-11-24T01:12:16.9180000+00:00","@Tholin Be aware that the librelane LVS abstracts any macros and standard cells.
I can advise on a setup to run full device level LVS along with soft connection and ERC checks.","",""
"220639106915368960","tholin","2025-11-24T01:13:28.7470000+00:00","I‚Äôm mostly just interested in checking for VDD/VSS shorts","","üëç (1)"
"220639106915368960","tholin","2025-11-24T01:13:37.8060000+00:00","I accidentally created such shorts before and the flow did not fail.","",""
