#Auto generated by Edalize

TOP	:= {{ top }}
VERILOG := {{ sources }}
PARTNAME:= {{ partname }}
DEVICE  := {{ part }}_test
BITSTREAM_DEVICE := {{ bitstream_device }}
SDC	:= {{ sdc }}
PCF	:= {{ pcf }}
XDC	:= {{ xdc }}
BUILDDIR:= {{ builddir }}

{% if options -%}
VPR_OPTIONS = VPR_OPTIONS="{{ options }}"
{%- endif %}

{% if xdc -%}
XDC_OPTS = "-x ${XDC}"
{%- endif %}

{% if sdc -%}
SDC_OPTS = "-s ${SDC}"
{%- endif %}

{% if fasm2bels %}
RR_GRAPH = {{ rr_graph }}
VPR_GRID = {{ vpr_grid }}

all: timing_summary.rpt
{% else %}
all: ${TOP}.bit
{% endif %}

${BUILDDIR}:
	mkdir ${BUILDDIR}

${TOP}.eblif: | ${BUILDDIR}
	cd ${BUILDDIR} && synth -t ${TOP} -v ${VERILOG} -d ${BITSTREAM_DEVICE} -p ${PARTNAME} ${XDC_OPTS}

${TOP}.net: ${TOP}.eblif
	cd ${BUILDDIR} && ${VPR_OPTIONS} pack -e ${TOP}.eblif -d ${DEVICE} ${SDC_OPTS}

${TOP}.place: ${TOP}.net
	cd ${BUILDDIR} && ${VPR_OPTIONS} place -e ${TOP}.eblif -d ${DEVICE} -p ${PCF} -n ${TOP}.net -P ${PARTNAME} ${SDC_OPTS}

${TOP}.route: ${TOP}.place
	cd ${BUILDDIR} && ${VPR_OPTIONS} route -e ${TOP}.eblif -d ${DEVICE} ${SDC_OPTS}

${TOP}.fasm: ${TOP}.route
	cd ${BUILDDIR} && ${VPR_OPTIONS} write_fasm -e ${TOP}.eblif -d ${DEVICE} ${SDC_OPTS}

${TOP}.bit: ${TOP}.fasm
	cd ${BUILDDIR} && write_bitstream -d ${BITSTREAM_DEVICE} -f ${TOP}.fasm -p ${PARTNAME} -b ${TOP}.bit

{% if fasm2bels %}
timing_summary.rpt: ${TOP}.bit.v
	bash vivado.sh

${TOP}.bit.v:
	python -m fasm2bels \
		--db_root {{ dbroot }}/${BITSTREAM_DEVICE} \
		--part ${PARTNAME} \
		--bitread bitread \
		--bit_file ${TOP}.bit \
		--fasm_file ${TOP}.bit.fasm \
		--pcf ${PCF} \
		--eblif ${TOP}.eblif \
		--connection_database channels.db \
		--rr_graph ${RR_GRAPH} \
		--route_file ${TOP}.route \
		--vpr_grid_map ${VPR_GRID} \
		${TOP}.bit.v ${TOP}.bit.tcl
	rm channels.db

{% endif %}


clean:
	rm -rf ${BUILDDIR}

