#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000191a9f9f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000191a9fdcff0_0 .net "PC", 31 0, v00000191a9fd6520_0;  1 drivers
v00000191a9fdd090_0 .var "clk", 0 0;
v00000191a9fddbd0_0 .net "clkout", 0 0, L_00000191aa015e80;  1 drivers
v00000191a9fdc370_0 .net "cycles_consumed", 31 0, v00000191a9fdddb0_0;  1 drivers
v00000191a9fdc730_0 .var "rst", 0 0;
S_00000191a9f9f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000191a9f9f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000191a9fb1810 .param/l "RType" 0 4 2, C4<000000>;
P_00000191a9fb1848 .param/l "add" 0 4 5, C4<100000>;
P_00000191a9fb1880 .param/l "addi" 0 4 8, C4<001000>;
P_00000191a9fb18b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000191a9fb18f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000191a9fb1928 .param/l "andi" 0 4 8, C4<001100>;
P_00000191a9fb1960 .param/l "beq" 0 4 10, C4<000100>;
P_00000191a9fb1998 .param/l "bne" 0 4 10, C4<000101>;
P_00000191a9fb19d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000191a9fb1a08 .param/l "j" 0 4 12, C4<000010>;
P_00000191a9fb1a40 .param/l "jal" 0 4 12, C4<000011>;
P_00000191a9fb1a78 .param/l "jr" 0 4 6, C4<001000>;
P_00000191a9fb1ab0 .param/l "lw" 0 4 8, C4<100011>;
P_00000191a9fb1ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000191a9fb1b20 .param/l "or_" 0 4 5, C4<100101>;
P_00000191a9fb1b58 .param/l "ori" 0 4 8, C4<001101>;
P_00000191a9fb1b90 .param/l "sgt" 0 4 6, C4<101011>;
P_00000191a9fb1bc8 .param/l "sll" 0 4 6, C4<000000>;
P_00000191a9fb1c00 .param/l "slt" 0 4 5, C4<101010>;
P_00000191a9fb1c38 .param/l "slti" 0 4 8, C4<101010>;
P_00000191a9fb1c70 .param/l "srl" 0 4 6, C4<000010>;
P_00000191a9fb1ca8 .param/l "sub" 0 4 5, C4<100010>;
P_00000191a9fb1ce0 .param/l "subu" 0 4 5, C4<100011>;
P_00000191a9fb1d18 .param/l "sw" 0 4 8, C4<101011>;
P_00000191a9fb1d50 .param/l "xor_" 0 4 5, C4<100110>;
P_00000191a9fb1d88 .param/l "xori" 0 4 8, C4<001110>;
L_00000191aa016ac0 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa016820 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa016660 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa015f60 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa016270 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa016b30 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa016c80 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa016a50 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa015e80 .functor OR 1, v00000191a9fdd090_0, v00000191a9fa8300_0, C4<0>, C4<0>;
L_00000191aa0166d0 .functor OR 1, L_00000191aa0605f0, L_00000191aa05fc90, C4<0>, C4<0>;
L_00000191aa016ba0 .functor AND 1, L_00000191aa05fdd0, L_00000191aa05ffb0, C4<1>, C4<1>;
L_00000191aa016c10 .functor NOT 1, v00000191a9fdc730_0, C4<0>, C4<0>, C4<0>;
L_00000191aa0167b0 .functor OR 1, L_00000191aa060550, L_00000191aa060cd0, C4<0>, C4<0>;
L_00000191aa016890 .functor OR 1, L_00000191aa0167b0, L_00000191aa060730, C4<0>, C4<0>;
L_00000191aa016900 .functor OR 1, L_00000191aa05f5b0, L_00000191aa0717b0, C4<0>, C4<0>;
L_00000191aa016350 .functor AND 1, L_00000191aa05ee30, L_00000191aa016900, C4<1>, C4<1>;
L_00000191aa0162e0 .functor OR 1, L_00000191aa071d50, L_00000191aa072cf0, C4<0>, C4<0>;
L_00000191aa015fd0 .functor AND 1, L_00000191aa071490, L_00000191aa0162e0, C4<1>, C4<1>;
L_00000191aa0165f0 .functor NOT 1, L_00000191aa015e80, C4<0>, C4<0>, C4<0>;
v00000191a9fd6200_0 .net "ALUOp", 3 0, v00000191a9fa7220_0;  1 drivers
v00000191a9fd65c0_0 .net "ALUResult", 31 0, v00000191a9fd7380_0;  1 drivers
v00000191a9fd6700_0 .net "ALUSrc", 0 0, v00000191a9fa7400_0;  1 drivers
v00000191a9fd9890_0 .net "ALUin2", 31 0, L_00000191aa0721b0;  1 drivers
v00000191a9fd97f0_0 .net "MemReadEn", 0 0, v00000191a9fa6960_0;  1 drivers
v00000191a9fd8cb0_0 .net "MemWriteEn", 0 0, v00000191a9fa72c0_0;  1 drivers
v00000191a9fd85d0_0 .net "MemtoReg", 0 0, v00000191a9fa7720_0;  1 drivers
v00000191a9fd91b0_0 .net "PC", 31 0, v00000191a9fd6520_0;  alias, 1 drivers
v00000191a9fd9250_0 .net "PCPlus1", 31 0, L_00000191aa05f290;  1 drivers
v00000191a9fd9610_0 .net "PCsrc", 0 0, v00000191a9fd6840_0;  1 drivers
v00000191a9fd8490_0 .net "RegDst", 0 0, v00000191a9fa68c0_0;  1 drivers
v00000191a9fd8a30_0 .net "RegWriteEn", 0 0, v00000191a9fa7e00_0;  1 drivers
v00000191a9fd94d0_0 .net "WriteRegister", 4 0, L_00000191aa05fa10;  1 drivers
v00000191a9fd92f0_0 .net *"_ivl_0", 0 0, L_00000191aa016ac0;  1 drivers
L_00000191aa016e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8e90_0 .net/2u *"_ivl_10", 4 0, L_00000191aa016e20;  1 drivers
L_00000191aa017210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8210_0 .net *"_ivl_101", 15 0, L_00000191aa017210;  1 drivers
v00000191a9fd83f0_0 .net *"_ivl_102", 31 0, L_00000191aa05fd30;  1 drivers
L_00000191aa017258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8710_0 .net *"_ivl_105", 25 0, L_00000191aa017258;  1 drivers
L_00000191aa0172a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9390_0 .net/2u *"_ivl_106", 31 0, L_00000191aa0172a0;  1 drivers
v00000191a9fd8530_0 .net *"_ivl_108", 0 0, L_00000191aa05fdd0;  1 drivers
L_00000191aa0172e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9e30_0 .net/2u *"_ivl_110", 5 0, L_00000191aa0172e8;  1 drivers
v00000191a9fd7f90_0 .net *"_ivl_112", 0 0, L_00000191aa05ffb0;  1 drivers
v00000191a9fd9570_0 .net *"_ivl_115", 0 0, L_00000191aa016ba0;  1 drivers
v00000191a9fd96b0_0 .net *"_ivl_116", 47 0, L_00000191aa05f790;  1 drivers
L_00000191aa017330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8fd0_0 .net *"_ivl_119", 15 0, L_00000191aa017330;  1 drivers
L_00000191aa016e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8f30_0 .net/2u *"_ivl_12", 5 0, L_00000191aa016e68;  1 drivers
v00000191a9fd9070_0 .net *"_ivl_120", 47 0, L_00000191aa05ef70;  1 drivers
L_00000191aa017378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9110_0 .net *"_ivl_123", 15 0, L_00000191aa017378;  1 drivers
v00000191a9fd87b0_0 .net *"_ivl_125", 0 0, L_00000191aa05fe70;  1 drivers
v00000191a9fd9430_0 .net *"_ivl_126", 31 0, L_00000191aa05f970;  1 drivers
v00000191a9fd9750_0 .net *"_ivl_128", 47 0, L_00000191aa05f510;  1 drivers
v00000191a9fd9930_0 .net *"_ivl_130", 47 0, L_00000191aa05ff10;  1 drivers
v00000191a9fd99d0_0 .net *"_ivl_132", 47 0, L_00000191aa05f1f0;  1 drivers
v00000191a9fd8ad0_0 .net *"_ivl_134", 47 0, L_00000191aa0600f0;  1 drivers
v00000191a9fd8170_0 .net *"_ivl_14", 0 0, L_00000191a9fdd1d0;  1 drivers
v00000191a9fd8850_0 .net *"_ivl_140", 0 0, L_00000191aa016c10;  1 drivers
L_00000191aa017408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8d50_0 .net/2u *"_ivl_142", 31 0, L_00000191aa017408;  1 drivers
L_00000191aa0174e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8b70_0 .net/2u *"_ivl_146", 5 0, L_00000191aa0174e0;  1 drivers
v00000191a9fd9a70_0 .net *"_ivl_148", 0 0, L_00000191aa060550;  1 drivers
L_00000191aa017528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9b10_0 .net/2u *"_ivl_150", 5 0, L_00000191aa017528;  1 drivers
v00000191a9fd82b0_0 .net *"_ivl_152", 0 0, L_00000191aa060cd0;  1 drivers
v00000191a9fd9bb0_0 .net *"_ivl_155", 0 0, L_00000191aa0167b0;  1 drivers
L_00000191aa017570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9c50_0 .net/2u *"_ivl_156", 5 0, L_00000191aa017570;  1 drivers
v00000191a9fd8670_0 .net *"_ivl_158", 0 0, L_00000191aa060730;  1 drivers
L_00000191aa016eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9cf0_0 .net/2u *"_ivl_16", 4 0, L_00000191aa016eb0;  1 drivers
v00000191a9fd88f0_0 .net *"_ivl_161", 0 0, L_00000191aa016890;  1 drivers
L_00000191aa0175b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8350_0 .net/2u *"_ivl_162", 15 0, L_00000191aa0175b8;  1 drivers
v00000191a9fd9d90_0 .net *"_ivl_164", 31 0, L_00000191aa0607d0;  1 drivers
v00000191a9fd8030_0 .net *"_ivl_167", 0 0, L_00000191aa060910;  1 drivers
v00000191a9fd80d0_0 .net *"_ivl_168", 15 0, L_00000191aa0609b0;  1 drivers
v00000191a9fd8990_0 .net *"_ivl_170", 31 0, L_00000191aa060a50;  1 drivers
v00000191a9fd8c10_0 .net *"_ivl_174", 31 0, L_00000191aa060c30;  1 drivers
L_00000191aa017600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd8df0_0 .net *"_ivl_177", 25 0, L_00000191aa017600;  1 drivers
L_00000191aa017648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdba80_0 .net/2u *"_ivl_178", 31 0, L_00000191aa017648;  1 drivers
v00000191a9fdb6c0_0 .net *"_ivl_180", 0 0, L_00000191aa05ee30;  1 drivers
L_00000191aa017690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda360_0 .net/2u *"_ivl_182", 5 0, L_00000191aa017690;  1 drivers
v00000191a9fdb940_0 .net *"_ivl_184", 0 0, L_00000191aa05f5b0;  1 drivers
L_00000191aa0176d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb440_0 .net/2u *"_ivl_186", 5 0, L_00000191aa0176d8;  1 drivers
v00000191a9fdbd00_0 .net *"_ivl_188", 0 0, L_00000191aa0717b0;  1 drivers
v00000191a9fdacc0_0 .net *"_ivl_19", 4 0, L_00000191a9fddc70;  1 drivers
v00000191a9fda040_0 .net *"_ivl_191", 0 0, L_00000191aa016900;  1 drivers
v00000191a9fdbb20_0 .net *"_ivl_193", 0 0, L_00000191aa016350;  1 drivers
L_00000191aa017720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000191a9fdaea0_0 .net/2u *"_ivl_194", 5 0, L_00000191aa017720;  1 drivers
v00000191a9fdb8a0_0 .net *"_ivl_196", 0 0, L_00000191aa071350;  1 drivers
L_00000191aa017768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb620_0 .net/2u *"_ivl_198", 31 0, L_00000191aa017768;  1 drivers
L_00000191aa016dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda540_0 .net/2u *"_ivl_2", 5 0, L_00000191aa016dd8;  1 drivers
v00000191a9fda5e0_0 .net *"_ivl_20", 4 0, L_00000191a9fddd10;  1 drivers
v00000191a9fda720_0 .net *"_ivl_200", 31 0, L_00000191aa0729d0;  1 drivers
v00000191a9fdbc60_0 .net *"_ivl_204", 31 0, L_00000191aa072b10;  1 drivers
L_00000191aa0177b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb9e0_0 .net *"_ivl_207", 25 0, L_00000191aa0177b0;  1 drivers
L_00000191aa0177f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb760_0 .net/2u *"_ivl_208", 31 0, L_00000191aa0177f8;  1 drivers
v00000191a9fdad60_0 .net *"_ivl_210", 0 0, L_00000191aa071490;  1 drivers
L_00000191aa017840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda860_0 .net/2u *"_ivl_212", 5 0, L_00000191aa017840;  1 drivers
v00000191a9fdb4e0_0 .net *"_ivl_214", 0 0, L_00000191aa071d50;  1 drivers
L_00000191aa017888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000191a9fda9a0_0 .net/2u *"_ivl_216", 5 0, L_00000191aa017888;  1 drivers
v00000191a9fdae00_0 .net *"_ivl_218", 0 0, L_00000191aa072cf0;  1 drivers
v00000191a9fda900_0 .net *"_ivl_221", 0 0, L_00000191aa0162e0;  1 drivers
v00000191a9fdaae0_0 .net *"_ivl_223", 0 0, L_00000191aa015fd0;  1 drivers
L_00000191aa0178d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000191a9fd9fa0_0 .net/2u *"_ivl_224", 5 0, L_00000191aa0178d0;  1 drivers
v00000191a9fdb580_0 .net *"_ivl_226", 0 0, L_00000191aa0715d0;  1 drivers
v00000191a9fda180_0 .net *"_ivl_228", 31 0, L_00000191aa070f90;  1 drivers
v00000191a9fdbbc0_0 .net *"_ivl_24", 0 0, L_00000191aa016660;  1 drivers
L_00000191aa016ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda4a0_0 .net/2u *"_ivl_26", 4 0, L_00000191aa016ef8;  1 drivers
v00000191a9fdaf40_0 .net *"_ivl_29", 4 0, L_00000191a9fdc410;  1 drivers
v00000191a9fdb1c0_0 .net *"_ivl_32", 0 0, L_00000191aa015f60;  1 drivers
L_00000191aa016f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda2c0_0 .net/2u *"_ivl_34", 4 0, L_00000191aa016f40;  1 drivers
v00000191a9fdab80_0 .net *"_ivl_37", 4 0, L_00000191a9fdc7d0;  1 drivers
v00000191a9fda680_0 .net *"_ivl_40", 0 0, L_00000191aa016270;  1 drivers
L_00000191aa016f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda400_0 .net/2u *"_ivl_42", 15 0, L_00000191aa016f88;  1 drivers
v00000191a9fdafe0_0 .net *"_ivl_45", 15 0, L_00000191aa05f010;  1 drivers
v00000191a9fdb800_0 .net *"_ivl_48", 0 0, L_00000191aa016b30;  1 drivers
v00000191a9fda220_0 .net *"_ivl_5", 5 0, L_00000191a9fdc0f0;  1 drivers
L_00000191aa016fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fda7c0_0 .net/2u *"_ivl_50", 36 0, L_00000191aa016fd0;  1 drivers
L_00000191aa017018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdbda0_0 .net/2u *"_ivl_52", 31 0, L_00000191aa017018;  1 drivers
v00000191a9fdbe40_0 .net *"_ivl_55", 4 0, L_00000191aa060870;  1 drivers
v00000191a9fda0e0_0 .net *"_ivl_56", 36 0, L_00000191aa05f650;  1 drivers
v00000191a9fdaa40_0 .net *"_ivl_58", 36 0, L_00000191aa060050;  1 drivers
v00000191a9fdac20_0 .net *"_ivl_62", 0 0, L_00000191aa016c80;  1 drivers
L_00000191aa017060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb080_0 .net/2u *"_ivl_64", 5 0, L_00000191aa017060;  1 drivers
v00000191a9fdb120_0 .net *"_ivl_67", 5 0, L_00000191aa060af0;  1 drivers
v00000191a9fdb260_0 .net *"_ivl_70", 0 0, L_00000191aa016a50;  1 drivers
L_00000191aa0170a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb300_0 .net/2u *"_ivl_72", 57 0, L_00000191aa0170a8;  1 drivers
L_00000191aa0170f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fdb3a0_0 .net/2u *"_ivl_74", 31 0, L_00000191aa0170f0;  1 drivers
v00000191a9fdd950_0 .net *"_ivl_77", 25 0, L_00000191aa05f470;  1 drivers
v00000191a9fdd630_0 .net *"_ivl_78", 57 0, L_00000191aa05f6f0;  1 drivers
v00000191a9fdd130_0 .net *"_ivl_8", 0 0, L_00000191aa016820;  1 drivers
v00000191a9fdc870_0 .net *"_ivl_80", 57 0, L_00000191aa05fab0;  1 drivers
L_00000191aa017138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000191a9fdceb0_0 .net/2u *"_ivl_84", 31 0, L_00000191aa017138;  1 drivers
L_00000191aa017180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000191a9fdc910_0 .net/2u *"_ivl_88", 5 0, L_00000191aa017180;  1 drivers
v00000191a9fdd4f0_0 .net *"_ivl_90", 0 0, L_00000191aa0605f0;  1 drivers
L_00000191aa0171c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000191a9fdc9b0_0 .net/2u *"_ivl_92", 5 0, L_00000191aa0171c8;  1 drivers
v00000191a9fdccd0_0 .net *"_ivl_94", 0 0, L_00000191aa05fc90;  1 drivers
v00000191a9fdca50_0 .net *"_ivl_97", 0 0, L_00000191aa0166d0;  1 drivers
v00000191a9fdcaf0_0 .net *"_ivl_98", 47 0, L_00000191aa0602d0;  1 drivers
v00000191a9fdbfb0_0 .net "adderResult", 31 0, L_00000191aa05f8d0;  1 drivers
v00000191a9fdd270_0 .net "address", 31 0, L_00000191aa05fbf0;  1 drivers
v00000191a9fdc190_0 .net "clk", 0 0, L_00000191aa015e80;  alias, 1 drivers
v00000191a9fdddb0_0 .var "cycles_consumed", 31 0;
v00000191a9fddb30_0 .net "extImm", 31 0, L_00000191aa05f150;  1 drivers
v00000191a9fdce10_0 .net "funct", 5 0, L_00000191aa05fb50;  1 drivers
v00000191a9fdd590_0 .net "hlt", 0 0, v00000191a9fa8300_0;  1 drivers
v00000191a9fdda90_0 .net "imm", 15 0, L_00000191aa05eed0;  1 drivers
v00000191a9fdcb90_0 .net "immediate", 31 0, L_00000191aa071e90;  1 drivers
v00000191a9fdcc30_0 .net "input_clk", 0 0, v00000191a9fdd090_0;  1 drivers
v00000191a9fdc550_0 .net "instruction", 31 0, L_00000191aa05f830;  1 drivers
v00000191a9fdc050_0 .net "memoryReadData", 31 0, v00000191a9fd7a60_0;  1 drivers
v00000191a9fdd6d0_0 .net "nextPC", 31 0, L_00000191aa05f330;  1 drivers
v00000191a9fdcf50_0 .net "opcode", 5 0, L_00000191a9fdd9f0;  1 drivers
v00000191a9fdd770_0 .net "rd", 4 0, L_00000191a9fdde50;  1 drivers
v00000191a9fdc230_0 .net "readData1", 31 0, L_00000191aa015e10;  1 drivers
v00000191a9fdc5f0_0 .net "readData1_w", 31 0, L_00000191aa071710;  1 drivers
v00000191a9fdc2d0_0 .net "readData2", 31 0, L_00000191aa015ef0;  1 drivers
v00000191a9fdd810_0 .net "rs", 4 0, L_00000191a9fdc4b0;  1 drivers
v00000191a9fdc690_0 .net "rst", 0 0, v00000191a9fdc730_0;  1 drivers
v00000191a9fdcd70_0 .net "rt", 4 0, L_00000191aa05f0b0;  1 drivers
v00000191a9fdd8b0_0 .net "shamt", 31 0, L_00000191aa060b90;  1 drivers
v00000191a9fdd310_0 .net "wire_instruction", 31 0, L_00000191aa016740;  1 drivers
v00000191a9fdd3b0_0 .net "writeData", 31 0, L_00000191aa071030;  1 drivers
v00000191a9fdd450_0 .net "zero", 0 0, L_00000191aa072930;  1 drivers
L_00000191a9fdc0f0 .part L_00000191aa05f830, 26, 6;
L_00000191a9fdd9f0 .functor MUXZ 6, L_00000191a9fdc0f0, L_00000191aa016dd8, L_00000191aa016ac0, C4<>;
L_00000191a9fdd1d0 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa016e68;
L_00000191a9fddc70 .part L_00000191aa05f830, 11, 5;
L_00000191a9fddd10 .functor MUXZ 5, L_00000191a9fddc70, L_00000191aa016eb0, L_00000191a9fdd1d0, C4<>;
L_00000191a9fdde50 .functor MUXZ 5, L_00000191a9fddd10, L_00000191aa016e20, L_00000191aa016820, C4<>;
L_00000191a9fdc410 .part L_00000191aa05f830, 21, 5;
L_00000191a9fdc4b0 .functor MUXZ 5, L_00000191a9fdc410, L_00000191aa016ef8, L_00000191aa016660, C4<>;
L_00000191a9fdc7d0 .part L_00000191aa05f830, 16, 5;
L_00000191aa05f0b0 .functor MUXZ 5, L_00000191a9fdc7d0, L_00000191aa016f40, L_00000191aa015f60, C4<>;
L_00000191aa05f010 .part L_00000191aa05f830, 0, 16;
L_00000191aa05eed0 .functor MUXZ 16, L_00000191aa05f010, L_00000191aa016f88, L_00000191aa016270, C4<>;
L_00000191aa060870 .part L_00000191aa05f830, 6, 5;
L_00000191aa05f650 .concat [ 5 32 0 0], L_00000191aa060870, L_00000191aa017018;
L_00000191aa060050 .functor MUXZ 37, L_00000191aa05f650, L_00000191aa016fd0, L_00000191aa016b30, C4<>;
L_00000191aa060b90 .part L_00000191aa060050, 0, 32;
L_00000191aa060af0 .part L_00000191aa05f830, 0, 6;
L_00000191aa05fb50 .functor MUXZ 6, L_00000191aa060af0, L_00000191aa017060, L_00000191aa016c80, C4<>;
L_00000191aa05f470 .part L_00000191aa05f830, 0, 26;
L_00000191aa05f6f0 .concat [ 26 32 0 0], L_00000191aa05f470, L_00000191aa0170f0;
L_00000191aa05fab0 .functor MUXZ 58, L_00000191aa05f6f0, L_00000191aa0170a8, L_00000191aa016a50, C4<>;
L_00000191aa05fbf0 .part L_00000191aa05fab0, 0, 32;
L_00000191aa05f290 .arith/sum 32, v00000191a9fd6520_0, L_00000191aa017138;
L_00000191aa0605f0 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa017180;
L_00000191aa05fc90 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa0171c8;
L_00000191aa0602d0 .concat [ 32 16 0 0], L_00000191aa05fbf0, L_00000191aa017210;
L_00000191aa05fd30 .concat [ 6 26 0 0], L_00000191a9fdd9f0, L_00000191aa017258;
L_00000191aa05fdd0 .cmp/eq 32, L_00000191aa05fd30, L_00000191aa0172a0;
L_00000191aa05ffb0 .cmp/eq 6, L_00000191aa05fb50, L_00000191aa0172e8;
L_00000191aa05f790 .concat [ 32 16 0 0], L_00000191aa015e10, L_00000191aa017330;
L_00000191aa05ef70 .concat [ 32 16 0 0], v00000191a9fd6520_0, L_00000191aa017378;
L_00000191aa05fe70 .part L_00000191aa05eed0, 15, 1;
LS_00000191aa05f970_0_0 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_4 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_8 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_12 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_16 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_20 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_24 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_0_28 .concat [ 1 1 1 1], L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70, L_00000191aa05fe70;
LS_00000191aa05f970_1_0 .concat [ 4 4 4 4], LS_00000191aa05f970_0_0, LS_00000191aa05f970_0_4, LS_00000191aa05f970_0_8, LS_00000191aa05f970_0_12;
LS_00000191aa05f970_1_4 .concat [ 4 4 4 4], LS_00000191aa05f970_0_16, LS_00000191aa05f970_0_20, LS_00000191aa05f970_0_24, LS_00000191aa05f970_0_28;
L_00000191aa05f970 .concat [ 16 16 0 0], LS_00000191aa05f970_1_0, LS_00000191aa05f970_1_4;
L_00000191aa05f510 .concat [ 16 32 0 0], L_00000191aa05eed0, L_00000191aa05f970;
L_00000191aa05ff10 .arith/sum 48, L_00000191aa05ef70, L_00000191aa05f510;
L_00000191aa05f1f0 .functor MUXZ 48, L_00000191aa05ff10, L_00000191aa05f790, L_00000191aa016ba0, C4<>;
L_00000191aa0600f0 .functor MUXZ 48, L_00000191aa05f1f0, L_00000191aa0602d0, L_00000191aa0166d0, C4<>;
L_00000191aa05f8d0 .part L_00000191aa0600f0, 0, 32;
L_00000191aa05f330 .functor MUXZ 32, L_00000191aa05f290, L_00000191aa05f8d0, v00000191a9fd6840_0, C4<>;
L_00000191aa05f830 .functor MUXZ 32, L_00000191aa016740, L_00000191aa017408, L_00000191aa016c10, C4<>;
L_00000191aa060550 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa0174e0;
L_00000191aa060cd0 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa017528;
L_00000191aa060730 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa017570;
L_00000191aa0607d0 .concat [ 16 16 0 0], L_00000191aa05eed0, L_00000191aa0175b8;
L_00000191aa060910 .part L_00000191aa05eed0, 15, 1;
LS_00000191aa0609b0_0_0 .concat [ 1 1 1 1], L_00000191aa060910, L_00000191aa060910, L_00000191aa060910, L_00000191aa060910;
LS_00000191aa0609b0_0_4 .concat [ 1 1 1 1], L_00000191aa060910, L_00000191aa060910, L_00000191aa060910, L_00000191aa060910;
LS_00000191aa0609b0_0_8 .concat [ 1 1 1 1], L_00000191aa060910, L_00000191aa060910, L_00000191aa060910, L_00000191aa060910;
LS_00000191aa0609b0_0_12 .concat [ 1 1 1 1], L_00000191aa060910, L_00000191aa060910, L_00000191aa060910, L_00000191aa060910;
L_00000191aa0609b0 .concat [ 4 4 4 4], LS_00000191aa0609b0_0_0, LS_00000191aa0609b0_0_4, LS_00000191aa0609b0_0_8, LS_00000191aa0609b0_0_12;
L_00000191aa060a50 .concat [ 16 16 0 0], L_00000191aa05eed0, L_00000191aa0609b0;
L_00000191aa05f150 .functor MUXZ 32, L_00000191aa060a50, L_00000191aa0607d0, L_00000191aa016890, C4<>;
L_00000191aa060c30 .concat [ 6 26 0 0], L_00000191a9fdd9f0, L_00000191aa017600;
L_00000191aa05ee30 .cmp/eq 32, L_00000191aa060c30, L_00000191aa017648;
L_00000191aa05f5b0 .cmp/eq 6, L_00000191aa05fb50, L_00000191aa017690;
L_00000191aa0717b0 .cmp/eq 6, L_00000191aa05fb50, L_00000191aa0176d8;
L_00000191aa071350 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa017720;
L_00000191aa0729d0 .functor MUXZ 32, L_00000191aa05f150, L_00000191aa017768, L_00000191aa071350, C4<>;
L_00000191aa071e90 .functor MUXZ 32, L_00000191aa0729d0, L_00000191aa060b90, L_00000191aa016350, C4<>;
L_00000191aa072b10 .concat [ 6 26 0 0], L_00000191a9fdd9f0, L_00000191aa0177b0;
L_00000191aa071490 .cmp/eq 32, L_00000191aa072b10, L_00000191aa0177f8;
L_00000191aa071d50 .cmp/eq 6, L_00000191aa05fb50, L_00000191aa017840;
L_00000191aa072cf0 .cmp/eq 6, L_00000191aa05fb50, L_00000191aa017888;
L_00000191aa0715d0 .cmp/eq 6, L_00000191a9fdd9f0, L_00000191aa0178d0;
L_00000191aa070f90 .functor MUXZ 32, L_00000191aa015e10, v00000191a9fd6520_0, L_00000191aa0715d0, C4<>;
L_00000191aa071710 .functor MUXZ 32, L_00000191aa070f90, L_00000191aa015ef0, L_00000191aa015fd0, C4<>;
S_00000191a9f9f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000191a9f95650 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000191aa016190 .functor NOT 1, v00000191a9fa7400_0, C4<0>, C4<0>, C4<0>;
v00000191a9fa7900_0 .net *"_ivl_0", 0 0, L_00000191aa016190;  1 drivers
v00000191a9fa81c0_0 .net "in1", 31 0, L_00000191aa015ef0;  alias, 1 drivers
v00000191a9fa6820_0 .net "in2", 31 0, L_00000191aa071e90;  alias, 1 drivers
v00000191a9fa7d60_0 .net "out", 31 0, L_00000191aa0721b0;  alias, 1 drivers
v00000191a9fa79a0_0 .net "s", 0 0, v00000191a9fa7400_0;  alias, 1 drivers
L_00000191aa0721b0 .functor MUXZ 32, L_00000191aa071e90, L_00000191aa015ef0, L_00000191aa016190, C4<>;
S_00000191a9fb0b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000191aa010090 .param/l "RType" 0 4 2, C4<000000>;
P_00000191aa0100c8 .param/l "add" 0 4 5, C4<100000>;
P_00000191aa010100 .param/l "addi" 0 4 8, C4<001000>;
P_00000191aa010138 .param/l "addu" 0 4 5, C4<100001>;
P_00000191aa010170 .param/l "and_" 0 4 5, C4<100100>;
P_00000191aa0101a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000191aa0101e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000191aa010218 .param/l "bne" 0 4 10, C4<000101>;
P_00000191aa010250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000191aa010288 .param/l "j" 0 4 12, C4<000010>;
P_00000191aa0102c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000191aa0102f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000191aa010330 .param/l "lw" 0 4 8, C4<100011>;
P_00000191aa010368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000191aa0103a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000191aa0103d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000191aa010410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000191aa010448 .param/l "sll" 0 4 6, C4<000000>;
P_00000191aa010480 .param/l "slt" 0 4 5, C4<101010>;
P_00000191aa0104b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000191aa0104f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000191aa010528 .param/l "sub" 0 4 5, C4<100010>;
P_00000191aa010560 .param/l "subu" 0 4 5, C4<100011>;
P_00000191aa010598 .param/l "sw" 0 4 8, C4<101011>;
P_00000191aa0105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000191aa010608 .param/l "xori" 0 4 8, C4<001110>;
v00000191a9fa7220_0 .var "ALUOp", 3 0;
v00000191a9fa7400_0 .var "ALUSrc", 0 0;
v00000191a9fa6960_0 .var "MemReadEn", 0 0;
v00000191a9fa72c0_0 .var "MemWriteEn", 0 0;
v00000191a9fa7720_0 .var "MemtoReg", 0 0;
v00000191a9fa68c0_0 .var "RegDst", 0 0;
v00000191a9fa7e00_0 .var "RegWriteEn", 0 0;
v00000191a9fa6b40_0 .net "funct", 5 0, L_00000191aa05fb50;  alias, 1 drivers
v00000191a9fa8300_0 .var "hlt", 0 0;
v00000191a9fa8080_0 .net "opcode", 5 0, L_00000191a9fdd9f0;  alias, 1 drivers
v00000191a9fa7f40_0 .net "rst", 0 0, v00000191a9fdc730_0;  alias, 1 drivers
E_00000191a9f95290 .event anyedge, v00000191a9fa7f40_0, v00000191a9fa8080_0, v00000191a9fa6b40_0;
S_00000191a9fb0d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000191a9f94a50 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000191aa016740 .functor BUFZ 32, L_00000191aa060190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000191a9fa6a00_0 .net "Data_Out", 31 0, L_00000191aa016740;  alias, 1 drivers
v00000191a9fa6be0 .array "InstMem", 0 1023, 31 0;
v00000191a9fa83a0_0 .net *"_ivl_0", 31 0, L_00000191aa060190;  1 drivers
v00000191a9fa7a40_0 .net *"_ivl_3", 9 0, L_00000191aa060230;  1 drivers
v00000191a9fa6e60_0 .net *"_ivl_4", 11 0, L_00000191aa060690;  1 drivers
L_00000191aa0173c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191a9fa8580_0 .net *"_ivl_7", 1 0, L_00000191aa0173c0;  1 drivers
v00000191a9fa7b80_0 .net "addr", 31 0, v00000191a9fd6520_0;  alias, 1 drivers
v00000191a9fa6c80_0 .var/i "i", 31 0;
L_00000191aa060190 .array/port v00000191a9fa6be0, L_00000191aa060690;
L_00000191aa060230 .part v00000191a9fd6520_0, 0, 10;
L_00000191aa060690 .concat [ 10 2 0 0], L_00000191aa060230, L_00000191aa0173c0;
S_00000191a9f46550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000191aa015e10 .functor BUFZ 32, L_00000191aa060370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000191aa015ef0 .functor BUFZ 32, L_00000191aa060410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000191a9fa6fa0_0 .net *"_ivl_0", 31 0, L_00000191aa060370;  1 drivers
v00000191a9fa7040_0 .net *"_ivl_10", 6 0, L_00000191aa0604b0;  1 drivers
L_00000191aa017498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191a9f86040_0 .net *"_ivl_13", 1 0, L_00000191aa017498;  1 drivers
v00000191a9f84ba0_0 .net *"_ivl_2", 6 0, L_00000191aa05f3d0;  1 drivers
L_00000191aa017450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191a9fd7600_0 .net *"_ivl_5", 1 0, L_00000191aa017450;  1 drivers
v00000191a9fd63e0_0 .net *"_ivl_8", 31 0, L_00000191aa060410;  1 drivers
v00000191a9fd71a0_0 .net "clk", 0 0, L_00000191aa015e80;  alias, 1 drivers
v00000191a9fd7e20_0 .var/i "i", 31 0;
v00000191a9fd6d40_0 .net "readData1", 31 0, L_00000191aa015e10;  alias, 1 drivers
v00000191a9fd6f20_0 .net "readData2", 31 0, L_00000191aa015ef0;  alias, 1 drivers
v00000191a9fd6e80_0 .net "readRegister1", 4 0, L_00000191a9fdc4b0;  alias, 1 drivers
v00000191a9fd6fc0_0 .net "readRegister2", 4 0, L_00000191aa05f0b0;  alias, 1 drivers
v00000191a9fd7060 .array "registers", 31 0, 31 0;
v00000191a9fd6980_0 .net "rst", 0 0, v00000191a9fdc730_0;  alias, 1 drivers
v00000191a9fd7420_0 .net "we", 0 0, v00000191a9fa7e00_0;  alias, 1 drivers
v00000191a9fd7100_0 .net "writeData", 31 0, L_00000191aa071030;  alias, 1 drivers
v00000191a9fd76a0_0 .net "writeRegister", 4 0, L_00000191aa05fa10;  alias, 1 drivers
E_00000191a9f94ad0/0 .event negedge, v00000191a9fa7f40_0;
E_00000191a9f94ad0/1 .event posedge, v00000191a9fd71a0_0;
E_00000191a9f94ad0 .event/or E_00000191a9f94ad0/0, E_00000191a9f94ad0/1;
L_00000191aa060370 .array/port v00000191a9fd7060, L_00000191aa05f3d0;
L_00000191aa05f3d0 .concat [ 5 2 0 0], L_00000191a9fdc4b0, L_00000191aa017450;
L_00000191aa060410 .array/port v00000191a9fd7060, L_00000191aa0604b0;
L_00000191aa0604b0 .concat [ 5 2 0 0], L_00000191aa05f0b0, L_00000191aa017498;
S_00000191a9f466e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000191a9f46550;
 .timescale 0 0;
v00000191a9fa6f00_0 .var/i "i", 31 0;
S_00000191a9ed69c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000191a9f96410 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000191aa016cf0 .functor NOT 1, v00000191a9fa68c0_0, C4<0>, C4<0>, C4<0>;
v00000191a9fd6340_0 .net *"_ivl_0", 0 0, L_00000191aa016cf0;  1 drivers
v00000191a9fd6660_0 .net "in1", 4 0, L_00000191aa05f0b0;  alias, 1 drivers
v00000191a9fd62a0_0 .net "in2", 4 0, L_00000191a9fdde50;  alias, 1 drivers
v00000191a9fd7240_0 .net "out", 4 0, L_00000191aa05fa10;  alias, 1 drivers
v00000191a9fd67a0_0 .net "s", 0 0, v00000191a9fa68c0_0;  alias, 1 drivers
L_00000191aa05fa10 .functor MUXZ 5, L_00000191a9fdde50, L_00000191aa05f0b0, L_00000191aa016cf0, C4<>;
S_00000191a9ed6b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000191a9f95b10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000191aa016040 .functor NOT 1, v00000191a9fa7720_0, C4<0>, C4<0>, C4<0>;
v00000191a9fd6480_0 .net *"_ivl_0", 0 0, L_00000191aa016040;  1 drivers
v00000191a9fd5f80_0 .net "in1", 31 0, v00000191a9fd7380_0;  alias, 1 drivers
v00000191a9fd7740_0 .net "in2", 31 0, v00000191a9fd7a60_0;  alias, 1 drivers
v00000191a9fd6de0_0 .net "out", 31 0, L_00000191aa071030;  alias, 1 drivers
v00000191a9fd74c0_0 .net "s", 0 0, v00000191a9fa7720_0;  alias, 1 drivers
L_00000191aa071030 .functor MUXZ 32, v00000191a9fd7a60_0, v00000191a9fd7380_0, L_00000191aa016040, C4<>;
S_00000191a9f44c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000191a9f44d90 .param/l "ADD" 0 9 12, C4<0000>;
P_00000191a9f44dc8 .param/l "AND" 0 9 12, C4<0010>;
P_00000191a9f44e00 .param/l "NOR" 0 9 12, C4<0101>;
P_00000191a9f44e38 .param/l "OR" 0 9 12, C4<0011>;
P_00000191a9f44e70 .param/l "SGT" 0 9 12, C4<0111>;
P_00000191a9f44ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000191a9f44ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000191a9f44f18 .param/l "SRL" 0 9 12, C4<1001>;
P_00000191a9f44f50 .param/l "SUB" 0 9 12, C4<0001>;
P_00000191a9f44f88 .param/l "XOR" 0 9 12, C4<0100>;
P_00000191a9f44fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000191a9f44ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000191aa017918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191a9fd6b60_0 .net/2u *"_ivl_0", 31 0, L_00000191aa017918;  1 drivers
v00000191a9fd6a20_0 .net "opSel", 3 0, v00000191a9fa7220_0;  alias, 1 drivers
v00000191a9fd72e0_0 .net "operand1", 31 0, L_00000191aa071710;  alias, 1 drivers
v00000191a9fd79c0_0 .net "operand2", 31 0, L_00000191aa0721b0;  alias, 1 drivers
v00000191a9fd7380_0 .var "result", 31 0;
v00000191a9fd7560_0 .net "zero", 0 0, L_00000191aa072930;  alias, 1 drivers
E_00000191a9f96490 .event anyedge, v00000191a9fa7220_0, v00000191a9fd72e0_0, v00000191a9fa7d60_0;
L_00000191aa072930 .cmp/eq 32, v00000191a9fd7380_0, L_00000191aa017918;
S_00000191a9f2ed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000191aa011660 .param/l "RType" 0 4 2, C4<000000>;
P_00000191aa011698 .param/l "add" 0 4 5, C4<100000>;
P_00000191aa0116d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000191aa011708 .param/l "addu" 0 4 5, C4<100001>;
P_00000191aa011740 .param/l "and_" 0 4 5, C4<100100>;
P_00000191aa011778 .param/l "andi" 0 4 8, C4<001100>;
P_00000191aa0117b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000191aa0117e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000191aa011820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000191aa011858 .param/l "j" 0 4 12, C4<000010>;
P_00000191aa011890 .param/l "jal" 0 4 12, C4<000011>;
P_00000191aa0118c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000191aa011900 .param/l "lw" 0 4 8, C4<100011>;
P_00000191aa011938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000191aa011970 .param/l "or_" 0 4 5, C4<100101>;
P_00000191aa0119a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000191aa0119e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000191aa011a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000191aa011a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000191aa011a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000191aa011ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000191aa011af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000191aa011b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000191aa011b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000191aa011ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000191aa011bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000191a9fd6840_0 .var "PCsrc", 0 0;
v00000191a9fd7ce0_0 .net "funct", 5 0, L_00000191aa05fb50;  alias, 1 drivers
v00000191a9fd68e0_0 .net "opcode", 5 0, L_00000191a9fdd9f0;  alias, 1 drivers
v00000191a9fd77e0_0 .net "operand1", 31 0, L_00000191aa015e10;  alias, 1 drivers
v00000191a9fd6ac0_0 .net "operand2", 31 0, L_00000191aa0721b0;  alias, 1 drivers
v00000191a9fd6c00_0 .net "rst", 0 0, v00000191a9fdc730_0;  alias, 1 drivers
E_00000191a9f95a50/0 .event anyedge, v00000191a9fa7f40_0, v00000191a9fa8080_0, v00000191a9fd6d40_0, v00000191a9fa7d60_0;
E_00000191a9f95a50/1 .event anyedge, v00000191a9fa6b40_0;
E_00000191a9f95a50 .event/or E_00000191a9f95a50/0, E_00000191a9f95a50/1;
S_00000191a9f2ef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000191a9fd6ca0 .array "DataMem", 0 1023, 31 0;
v00000191a9fd7d80_0 .net "address", 31 0, v00000191a9fd7380_0;  alias, 1 drivers
v00000191a9fd7880_0 .net "clock", 0 0, L_00000191aa0165f0;  1 drivers
v00000191a9fd6020_0 .net "data", 31 0, L_00000191aa015ef0;  alias, 1 drivers
v00000191a9fd7920_0 .var/i "i", 31 0;
v00000191a9fd7a60_0 .var "q", 31 0;
v00000191a9fd7b00_0 .net "rden", 0 0, v00000191a9fa6960_0;  alias, 1 drivers
v00000191a9fd7c40_0 .net "wren", 0 0, v00000191a9fa72c0_0;  alias, 1 drivers
E_00000191a9f96150 .event posedge, v00000191a9fd7880_0;
S_00000191aa011c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000191a9f9f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000191a9f964d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000191a9fd7ba0_0 .net "PCin", 31 0, L_00000191aa05f330;  alias, 1 drivers
v00000191a9fd6520_0 .var "PCout", 31 0;
v00000191a9fd60c0_0 .net "clk", 0 0, L_00000191aa015e80;  alias, 1 drivers
v00000191a9fd6160_0 .net "rst", 0 0, v00000191a9fdc730_0;  alias, 1 drivers
    .scope S_00000191a9f2ed90;
T_0 ;
    %wait E_00000191a9f95a50;
    %load/vec4 v00000191a9fd6c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000191a9fd6840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000191a9fd68e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000191a9fd77e0_0;
    %load/vec4 v00000191a9fd6ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000191a9fd68e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000191a9fd77e0_0;
    %load/vec4 v00000191a9fd6ac0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000191a9fd68e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000191a9fd68e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000191a9fd68e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000191a9fd7ce0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000191a9fd6840_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000191aa011c20;
T_1 ;
    %wait E_00000191a9f94ad0;
    %load/vec4 v00000191a9fd6160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000191a9fd6520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000191a9fd7ba0_0;
    %assign/vec4 v00000191a9fd6520_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000191a9fb0d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000191a9fa6c80_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000191a9fa6c80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000191a9fa6c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %load/vec4 v00000191a9fa6c80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000191a9fa6c80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fa6be0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000191a9fb0b80;
T_3 ;
    %wait E_00000191a9f95290;
    %load/vec4 v00000191a9fa7f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000191a9fa8300_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000191a9fa72c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000191a9fa7720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000191a9fa6960_0, 0;
    %assign/vec4 v00000191a9fa68c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000191a9fa8300_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000191a9fa7220_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000191a9fa7400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000191a9fa7e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000191a9fa72c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000191a9fa7720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000191a9fa6960_0, 0, 1;
    %store/vec4 v00000191a9fa68c0_0, 0, 1;
    %load/vec4 v00000191a9fa8080_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa8300_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa68c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %load/vec4 v00000191a9fa6b40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa68c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000191a9fa68c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa6960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7720_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa72c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000191a9fa7400_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000191a9fa7220_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000191a9f46550;
T_4 ;
    %wait E_00000191a9f94ad0;
    %fork t_1, S_00000191a9f466e0;
    %jmp t_0;
    .scope S_00000191a9f466e0;
t_1 ;
    %load/vec4 v00000191a9fd6980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000191a9fa6f00_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000191a9fa6f00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000191a9fa6f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fd7060, 0, 4;
    %load/vec4 v00000191a9fa6f00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000191a9fa6f00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000191a9fd7420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000191a9fd7100_0;
    %load/vec4 v00000191a9fd76a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fd7060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fd7060, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000191a9f46550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000191a9f46550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000191a9fd7e20_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000191a9fd7e20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000191a9fd7e20_0;
    %ix/getv/s 4, v00000191a9fd7e20_0;
    %load/vec4a v00000191a9fd7060, 4;
    %ix/getv/s 4, v00000191a9fd7e20_0;
    %load/vec4a v00000191a9fd7060, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000191a9fd7e20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000191a9fd7e20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000191a9f44c00;
T_6 ;
    %wait E_00000191a9f96490;
    %load/vec4 v00000191a9fd6a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %add;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %sub;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %and;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %or;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %xor;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %or;
    %inv;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000191a9fd72e0_0;
    %load/vec4 v00000191a9fd79c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000191a9fd79c0_0;
    %load/vec4 v00000191a9fd72e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000191a9fd72e0_0;
    %ix/getv 4, v00000191a9fd79c0_0;
    %shiftl 4;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000191a9fd72e0_0;
    %ix/getv 4, v00000191a9fd79c0_0;
    %shiftr 4;
    %assign/vec4 v00000191a9fd7380_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000191a9f2ef20;
T_7 ;
    %wait E_00000191a9f96150;
    %load/vec4 v00000191a9fd7b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000191a9fd7d80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000191a9fd6ca0, 4;
    %assign/vec4 v00000191a9fd7a60_0, 0;
T_7.0 ;
    %load/vec4 v00000191a9fd7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000191a9fd6020_0;
    %ix/getv 3, v00000191a9fd7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fd6ca0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000191a9f2ef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000191a9fd7920_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000191a9fd7920_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000191a9fd7920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000191a9fd6ca0, 0, 4;
    %load/vec4 v00000191a9fd7920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000191a9fd7920_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000191a9f2ef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000191a9fd7920_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000191a9fd7920_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000191a9fd7920_0;
    %load/vec4a v00000191a9fd6ca0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000191a9fd7920_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000191a9fd7920_0;
    %addi 1, 0, 32;
    %store/vec4 v00000191a9fd7920_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000191a9f9f570;
T_10 ;
    %wait E_00000191a9f94ad0;
    %load/vec4 v00000191a9fdc690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000191a9fdddb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000191a9fdddb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000191a9fdddb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000191a9f9f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000191a9fdd090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000191a9fdc730_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000191a9f9f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000191a9fdd090_0;
    %inv;
    %assign/vec4 v00000191a9fdd090_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000191a9f9f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191a9fdc730_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000191a9fdc730_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000191a9fdc370_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
