Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 24 23:26:47 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     62.633        0.000                      0                 1321        0.096        0.000                      0                 1321       40.410        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            62.633        0.000                      0                 1321        0.096        0.000                      0                 1321       40.410        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       62.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.633ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.685ns  (logic 8.240ns (39.835%)  route 12.445ns (60.165%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 f  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 f  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 f  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.844    24.054    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.178 r  operation_result[5]_i_4/O
                         net (fo=5, routed)           0.633    24.810    operation_result[5]_i_4_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.934 r  operation_result[0]_i_6/O
                         net (fo=1, routed)           0.752    25.686    operation_result[0]_i_6_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124    25.810 r  operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    25.810    operation_result[0]_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.496    88.190    clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.257    88.448    
                         clock uncertainty           -0.035    88.412    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.031    88.443    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.443    
                         arrival time                         -25.810    
  -------------------------------------------------------------------
                         slack                                 62.633    

Slack (MET) :             62.799ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.517ns  (logic 9.037ns (44.046%)  route 11.480ns (55.954%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=4 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.190 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           1.048    22.347    op_out0_carry_i_8_n_3
    SLICE_X11Y66         LUT4 (Prop_lut4_I3_O)        0.367    22.714 r  op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    22.714    op_out0_carry_i_6_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.264 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.264    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.577 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.845    24.422    op_out0[7]
    SLICE_X10Y68         LUT6 (Prop_lut6_I0_O)        0.306    24.728 r  operation_result[7]_i_3/O
                         net (fo=1, routed)           0.790    25.518    operation_result[7]_i_3_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I1_O)        0.124    25.642 r  operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    25.642    operation_result[7]_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.496    88.190    clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.257    88.448    
                         clock uncertainty           -0.035    88.412    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.029    88.441    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -25.642    
  -------------------------------------------------------------------
                         slack                                 62.799    

Slack (MET) :             62.860ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.391ns  (logic 8.240ns (40.409%)  route 12.151ns (59.591%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 r  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.853    24.063    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.187 f  operation_result[6]_i_3/O
                         net (fo=7, routed)           0.507    24.693    operation_result[6]_i_3_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.817 r  operation_result[3]_i_3/O
                         net (fo=1, routed)           0.575    25.393    operation_result[3]_i_3_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I1_O)        0.124    25.517 r  operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    25.517    operation_result[3]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.431    88.125    clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.257    88.383    
                         clock uncertainty           -0.035    88.347    
    SLICE_X11Y68         FDRE (Setup_fdre_C_D)        0.029    88.376    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.376    
                         arrival time                         -25.517    
  -------------------------------------------------------------------
                         slack                                 62.860    

Slack (MET) :             62.916ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.388ns  (logic 8.240ns (40.416%)  route 12.148ns (59.584%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=4 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 r  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.853    24.063    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.187 f  operation_result[6]_i_3/O
                         net (fo=7, routed)           0.502    24.688    operation_result[6]_i_3_n_0
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.812 r  operation_result[5]_i_3/O
                         net (fo=1, routed)           0.576    25.389    operation_result[5]_i_3_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.513 r  operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    25.513    operation_result[5]_i_1_n_0
    SLICE_X12Y67         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.432    88.126    clk_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X12Y67         FDRE (Setup_fdre_C_D)        0.081    88.429    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.429    
                         arrival time                         -25.513    
  -------------------------------------------------------------------
                         slack                                 62.916    

Slack (MET) :             62.964ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 8.240ns (40.618%)  route 12.046ns (59.382%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=5 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 r  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.853    24.063    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.187 f  operation_result[6]_i_3/O
                         net (fo=7, routed)           0.516    24.702    operation_result[6]_i_3_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    24.826 r  operation_result[4]_i_4/O
                         net (fo=1, routed)           0.461    25.287    operation_result[4]_i_4_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I3_O)        0.124    25.411 r  operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    25.411    operation_result[4]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.430    88.124    clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X9Y68          FDRE (Setup_fdre_C_D)        0.029    88.375    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.375    
                         arrival time                         -25.411    
  -------------------------------------------------------------------
                         slack                                 62.964    

Slack (MET) :             62.995ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.258ns  (logic 8.240ns (40.676%)  route 12.018ns (59.324%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=5 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 r  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.853    24.063    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.187 f  operation_result[6]_i_3/O
                         net (fo=7, routed)           0.506    24.692    operation_result[6]_i_3_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  operation_result[2]_i_4/O
                         net (fo=1, routed)           0.442    25.259    operation_result[2]_i_4_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I3_O)        0.124    25.383 r  operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    25.383    operation_result[2]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.432    88.126    clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.029    88.377    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -25.383    
  -------------------------------------------------------------------
                         slack                                 62.995    

Slack (MET) :             63.506ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.799ns  (logic 8.116ns (40.992%)  route 11.683ns (59.008%))
  Logic Levels:           20  (CARRY4=6 LUT3=1 LUT4=2 LUT5=4 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 r  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.853    24.063    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.187 f  operation_result[6]_i_3/O
                         net (fo=7, routed)           0.613    24.800    operation_result[6]_i_3_n_0
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.124    24.924 r  operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    24.924    operation_result[6]_i_1_n_0
    SLICE_X10Y67         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.433    88.127    clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)        0.081    88.430    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                         -24.924    
  -------------------------------------------------------------------
                         slack                                 63.506    

Slack (MET) :             63.610ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.691ns  (logic 8.116ns (41.216%)  route 11.575ns (58.784%))
  Logic Levels:           20  (CARRY4=6 LUT3=1 LUT4=2 LUT5=4 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.581     5.125    clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.997 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.062    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.487 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=3, routed)           1.837    10.324    dmem_dout[1]
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124    10.448 f  operation_result[9]_i_4/O
                         net (fo=2, routed)           0.812    11.260    operation_result[9]_i_4_n_0
    SLICE_X13Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.410 f  operation_result[9]_i_2/O
                         net (fo=33, routed)          2.319    13.729    operation_result[9]_i_2_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.326    14.055 r  result0__30_carry__0_i_4/O
                         net (fo=2, routed)           0.649    14.704    result0__30_carry__0_i_4_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.828 r  result0__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.828    result0__30_carry__0_i_8_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.375 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           0.814    16.188    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X13Y72         LUT4 (Prop_lut4_I1_O)        0.332    16.520 r  result0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.422    16.943    result0__60_carry__0_i_9_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I4_O)        0.327    17.270 r  result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.436    17.705    result0__60_carry__0_i_1_n_0
    SLICE_X12Y73         LUT5 (Prop_lut5_I0_O)        0.124    17.829 r  result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    17.829    result0__60_carry__0_i_5_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.205 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.205    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.520 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[3]
                         net (fo=2, routed)           1.013    19.534    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_4
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.307    19.841 r  step_one__0_carry_i_3/O
                         net (fo=2, routed)           0.431    20.272    step_one__0_carry_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I0_O)        0.124    20.396 r  step_one__0_carry_i_6/O
                         net (fo=1, routed)           0.000    20.396    step_one__0_carry_i_6_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.929 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.300 r  op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.587    21.886    op_out0_carry_i_8_n_3
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.367    22.253 r  operation_result[5]_i_5/O
                         net (fo=7, routed)           0.833    23.086    operation_result[5]_i_5_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.210 r  operation_result[6]_i_11/O
                         net (fo=3, routed)           0.853    24.063    operation_result[6]_i_11_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.124    24.187 f  operation_result[6]_i_3/O
                         net (fo=7, routed)           0.506    24.692    operation_result[6]_i_3_n_0
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.124    24.816 r  operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    24.816    operation_result[1]_i_1_n_0
    SLICE_X10Y67         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.433    88.127    clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)        0.077    88.426    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.426    
                         arrival time                         -24.816    
  -------------------------------------------------------------------
                         slack                                 63.610    

Slack (MET) :             67.710ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.411ns  (logic 5.534ns (35.909%)  route 9.877ns (64.091%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.598     5.142    clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=4, routed)           2.671    11.175    dmem_dout[2]
    SLICE_X15Y64         LUT6 (Prop_lut6_I4_O)        0.124    11.299 f  data_wr_addr[2]_i_2/O
                         net (fo=27, routed)          1.722    13.021    data_wr_addr[2]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.124    13.145 f  result0_carry_i_14/O
                         net (fo=13, routed)          1.727    14.872    result0_carry_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124    14.996 r  result0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.724    15.720    result0__0_carry__0_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.124    15.844 r  result0__0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    15.844    result0__0_carry__0_i_6__0_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.484 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[3]
                         net (fo=1, routed)           0.581    17.065    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_4
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.306    17.371 r  result0__35_carry__0_i_2/O
                         net (fo=1, routed)           0.520    17.891    result0__35_carry__0_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.124    18.015 r  result0__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.015    result0__35_carry__0_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    18.267 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, routed)           0.824    19.091    result[7]
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.295    19.386 r  operation_result[15]_i_5/O
                         net (fo=1, routed)           0.421    19.806    operation_result[15]_i_5_n_0
    SLICE_X4Y69          LUT4 (Prop_lut4_I3_O)        0.124    19.930 r  operation_result[15]_i_2/O
                         net (fo=1, routed)           0.623    20.553    operation_result[15]_i_2_n_0
    SLICE_X4Y67          FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.499    88.193    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.186    88.379    
                         clock uncertainty           -0.035    88.344    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)       -0.081    88.263    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         88.263    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 67.710    

Slack (MET) :             68.890ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.245ns  (logic 5.898ns (41.405%)  route 8.347ns (58.595%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.598     5.142    clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.014 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.079    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.504 f  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=4, routed)           2.671    11.175    dmem_dout[2]
    SLICE_X15Y64         LUT6 (Prop_lut6_I4_O)        0.124    11.299 r  data_wr_addr[2]_i_2/O
                         net (fo=27, routed)          1.722    13.021    data_wr_addr[2]_i_2_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.124    13.145 r  result0_carry_i_14/O
                         net (fo=13, routed)          1.326    14.471    result0_carry_i_14_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I3_O)        0.152    14.623 r  result0__0_carry_i_2__0/O
                         net (fo=1, routed)           0.665    15.289    result0__0_carry_i_2__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.895 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.895    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.117 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[0]
                         net (fo=2, routed)           0.489    16.606    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_7
    SLICE_X2Y68          LUT2 (Prop_lut2_I0_O)        0.299    16.905 r  result0__35_carry_i_4/O
                         net (fo=1, routed)           0.000    16.905    result0__35_carry_i_4_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.548 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[3]
                         net (fo=1, routed)           0.588    18.136    result[6]
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.307    18.443 r  operation_result[14]_i_3/O
                         net (fo=1, routed)           0.484    18.927    operation_result[14]_i_3_n_0
    SLICE_X4Y68          LUT4 (Prop_lut4_I3_O)        0.124    19.051 r  operation_result[14]_i_1/O
                         net (fo=1, routed)           0.336    19.387    operation_result[14]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  processor/stage_EX/operation_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.499    88.193    clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  processor/stage_EX/operation_result_reg[14]/C
                         clock pessimism              0.186    88.379    
                         clock uncertainty           -0.035    88.344    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)       -0.067    88.277    processor/stage_EX/operation_result_reg[14]
  -------------------------------------------------------------------
                         required time                         88.277    
                         arrival time                         -19.387    
  -------------------------------------------------------------------
                         slack                                 68.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.389%)  route 0.168ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.554     1.458    clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.622 r  processor/stage_EX/data_wr_addr_reg[13]/Q
                         net (fo=16, routed)          0.168     1.790    data_wr_addr[13]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.861     2.010    clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_4/CLKARDCLK
                         clock pessimism             -0.499     1.511    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.694    processor/data_mem/memory_file_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.113%)  route 0.239ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.554     1.458    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  processor/stage_EX/data_wr_addr_reg[8]/Q
                         net (fo=16, routed)          0.239     1.838    data_wr_addr[8]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.861     2.010    clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_4/CLKARDCLK
                         clock pessimism             -0.479     1.531    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.714    processor/data_mem/memory_file_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/EX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.587     1.491    clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  processor/stage_IFID/IFID_reg_reg[17]/Q
                         net (fo=1, routed)           0.065     1.697    processor/IFID_reg[17]
    SLICE_X4Y65          FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.855     2.005    clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.075     1.566    processor/stage_EX/EX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.538%)  route 0.231ns (58.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.554     1.458    clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  processor/stage_EX/data_wr_addr_reg[9]/Q
                         net (fo=16, routed)          0.231     1.853    data_wr_addr[9]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.861     2.010    clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_4/CLKARDCLK
                         clock pessimism             -0.479     1.531    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.714    processor/data_mem/memory_file_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART/transmitter/pointer1_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/transmitter/pointer3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.579     1.483    clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer1_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  UART/transmitter/pointer1_flop/Q
                         net (fo=14, routed)          0.090     1.714    UART/transmitter/pointer[1]
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  UART/transmitter/pointer3_lut/O
                         net (fo=1, routed)           0.000     1.759    UART/transmitter/pointer_value[3]
    SLICE_X6Y76          FDRE                                         r  UART/transmitter/pointer3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     1.996    clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  UART/transmitter/pointer3_flop/C
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.120     1.616    UART/transmitter/pointer3_flop
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UART/receiver/data3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.555     1.459    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  UART/receiver/data3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  UART/receiver/data3_flop/Q
                         net (fo=3, routed)           0.128     1.728    UART/receiver/data[3]
    SLICE_X8Y78          SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.822     1.971    clk_IBUF_BUFG
    SLICE_X8Y78          SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
                         clock pessimism             -0.499     1.472    
    SLICE_X8Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.580    UART/receiver/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART/receiver/data4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[4].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.555     1.459    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  UART/receiver/data4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  UART/receiver/data4_flop/Q
                         net (fo=5, routed)           0.138     1.737    UART/receiver/data[4]
    SLICE_X8Y78          SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.822     1.971    clk_IBUF_BUFG
    SLICE_X8Y78          SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
                         clock pessimism             -0.499     1.472    
    SLICE_X8Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.589    UART/receiver/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART/receiver/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.555     1.459    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  UART/receiver/data7_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  UART/receiver/data7_flop/Q
                         net (fo=3, routed)           0.181     1.804    UART/receiver/data[7]
    SLICE_X8Y78          SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.822     1.971    clk_IBUF_BUFG
    SLICE_X8Y78          SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.499     1.472    
    SLICE_X8Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.655    UART/receiver/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/programcounter/prog_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.589     1.493    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[0]/Q
                         net (fo=2, routed)           0.098     1.732    pred_nxt_prog_ctr_EX[0]
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  prog_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    prog_ctr[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.858     2.008    clk_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.120     1.626    processor/programcounter/prog_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART/receiver/run_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.582     1.486    clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  UART/receiver/run_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  UART/receiver/run_flop/Q
                         net (fo=16, routed)          0.103     1.730    UART/receiver/div23_lut/I4
    SLICE_X6Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  UART/receiver/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000     1.775    UART/receiver/div_value[3]
    SLICE_X6Y79          FDRE                                         r  UART/receiver/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.850     2.000    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  UART/receiver/div3_flop/C
                         clock pessimism             -0.501     1.499    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.121     1.620    UART/receiver/div3_flop
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y14  processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y15  processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y12  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y17  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y13  processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y10  processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y12  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y14  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y15  processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16  processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X12Y64  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pio_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.114ns (47.717%)  route 4.507ns (52.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.621     5.165    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     5.584 r  pio_reg[8]/Q
                         net (fo=1, routed)           4.507    10.091    pio_OBUF[8]
    A14                  OBUF (Prop_obuf_I_O)         3.695    13.786 r  pio_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.786    pio[8]
    A14                                                               r  pio[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 3.959ns (47.762%)  route 4.330ns (52.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.621     5.165    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pio_reg[6]/Q
                         net (fo=1, routed)           4.330     9.951    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         3.503    13.454 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.454    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.950ns  (logic 3.966ns (49.894%)  route 3.983ns (50.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.621     5.165    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pio_reg[3]/Q
                         net (fo=1, routed)           3.983     9.604    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.510    13.114 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.114    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 3.959ns (49.822%)  route 3.988ns (50.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.616     5.160    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  pio_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pio_reg[9]/Q
                         net (fo=1, routed)           3.988     9.603    pio_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         3.503    13.107 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.107    pio[9]
    J3                                                                r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 3.981ns (50.226%)  route 3.945ns (49.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.621     5.165    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pio_reg[7]/Q
                         net (fo=1, routed)           3.945     9.565    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         3.525    13.090 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.090    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 3.961ns (50.580%)  route 3.870ns (49.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.609     5.153    clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  pio_reg[5]/Q
                         net (fo=1, routed)           3.870     9.478    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         3.505    12.983 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.983    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 3.968ns (50.790%)  route 3.845ns (49.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.616     5.160    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  pio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pio_reg[0]/Q
                         net (fo=1, routed)           3.845     9.460    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    12.973 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.973    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 3.959ns (50.803%)  route 3.834ns (49.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.616     5.160    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  pio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  pio_reg[1]/Q
                         net (fo=1, routed)           3.834     9.450    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.503    12.953 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.953    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 3.968ns (54.075%)  route 3.370ns (45.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.621     5.165    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pio_reg[2]/Q
                         net (fo=1, routed)           3.370     8.990    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    12.502 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.502    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 3.981ns (54.798%)  route 3.284ns (45.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.603     5.147    clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           3.284     8.886    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.411 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.411    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.394ns (60.065%)  route 0.927ns (39.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.582     1.486    clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.148     1.634 r  led_reg[1]/Q
                         net (fo=1, routed)           0.927     2.561    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.246     3.807 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.347ns (56.831%)  route 1.023ns (43.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.585     1.489    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  pio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  pio_reg[4]/Q
                         net (fo=1, routed)           1.023     2.653    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.859 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.859    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.354ns (56.822%)  route 1.029ns (43.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.589     1.493    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pio_reg[2]/Q
                         net (fo=1, routed)           1.029     2.662    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.875 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.875    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.367ns (57.034%)  route 1.030ns (42.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.578     1.482    clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.030     2.652    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.878 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.878    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.367ns (50.569%)  route 1.336ns (49.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.589     1.493    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pio_reg[7]/Q
                         net (fo=1, routed)           1.336     2.970    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.195 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.195    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.345ns (49.273%)  route 1.385ns (50.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.587     1.491    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  pio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  pio_reg[1]/Q
                         net (fo=1, routed)           1.385     3.017    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.204     4.221 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.221    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.347ns (48.840%)  route 1.411ns (51.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.581     1.485    clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  pio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pio_reg[5]/Q
                         net (fo=1, routed)           1.411     3.036    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.242 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.242    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.354ns (49.032%)  route 1.408ns (50.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.587     1.491    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  pio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  pio_reg[0]/Q
                         net (fo=1, routed)           1.408     3.040    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     4.253 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.253    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.352ns (48.464%)  route 1.438ns (51.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.589     1.493    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  pio_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  pio_reg[3]/Q
                         net (fo=1, routed)           1.438     3.072    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.211     4.283 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.283    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pio_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.346ns (48.156%)  route 1.449ns (51.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.587     1.491    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  pio_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  pio_reg[9]/Q
                         net (fo=1, routed)           1.449     3.080    pio_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.285 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.285    pio[9]
    J3                                                                r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.121ns  (logic 1.835ns (18.130%)  route 8.286ns (81.869%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         5.109     6.572    btn_IBUF[0]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.124     6.696 r  reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=27, routed)          1.551     8.247    processor/op1_addr_IFID[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     8.371 r  op1_dout_IFID[15]_i_2/O
                         net (fo=16, routed)          1.626     9.997    processor/fwd/bypass_op1_dcd_stage
    SLICE_X13Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.121 r  op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000    10.121    op1_data_FWD_ID[7]
    SLICE_X13Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.116ns  (logic 1.835ns (18.139%)  route 8.281ns (81.861%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         5.109     6.572    btn_IBUF[0]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.124     6.696 r  reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=27, routed)          1.551     8.247    processor/op1_addr_IFID[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     8.371 r  op1_dout_IFID[15]_i_2/O
                         net (fo=16, routed)          1.621     9.992    processor/fwd/bypass_op1_dcd_stage
    SLICE_X13Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.116 r  op1_dout_IFID[5]_i_1/O
                         net (fo=1, routed)           0.000    10.116    op1_data_FWD_ID[5]
    SLICE_X13Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.091ns  (logic 1.835ns (18.185%)  route 8.256ns (81.815%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         5.109     6.572    btn_IBUF[0]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.124     6.696 r  reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=27, routed)          1.551     8.247    processor/op1_addr_IFID[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     8.371 r  op1_dout_IFID[15]_i_2/O
                         net (fo=16, routed)          1.596     9.967    processor/fwd/bypass_op1_dcd_stage
    SLICE_X15Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.091 r  op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000    10.091    op1_data_FWD_ID[0]
    SLICE_X15Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.089ns  (logic 1.835ns (18.188%)  route 8.254ns (81.812%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         5.109     6.572    btn_IBUF[0]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.124     6.696 r  reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=27, routed)          1.551     8.247    processor/op1_addr_IFID[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     8.371 r  op1_dout_IFID[15]_i_2/O
                         net (fo=16, routed)          1.594     9.965    processor/fwd/bypass_op1_dcd_stage
    SLICE_X15Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.089 r  op1_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000    10.089    op1_data_FWD_ID[2]
    SLICE_X15Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.943ns  (logic 1.835ns (18.455%)  route 8.108ns (81.545%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         5.109     6.572    btn_IBUF[0]
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.124     6.696 r  reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=27, routed)          1.551     8.247    processor/op1_addr_IFID[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     8.371 r  op1_dout_IFID[15]_i_2/O
                         net (fo=16, routed)          1.448     9.819    processor/fwd/bypass_op1_dcd_stage
    SLICE_X13Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.943 r  op1_dout_IFID[3]_i_1/O
                         net (fo=1, routed)           0.000     9.943    op1_data_FWD_ID[3]
    SLICE_X13Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 2.341ns (23.733%)  route 7.523ns (76.267%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         4.352     5.815    btn_IBUF[0]
    SLICE_X5Y65          LUT3 (Prop_lut3_I0_O)        0.150     5.965 r  IFID_reg[17]_i_4/O
                         net (fo=8, routed)           0.349     6.314    IFID_reg[17]_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.326     6.640 r  reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.812     7.452    rd_addr3[1]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.576 f  op3_dout_IFID[7]_i_3/O
                         net (fo=1, routed)           0.808     8.384    op3_dout_IFID[7]_i_3_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  op3_dout_IFID[7]_i_2/O
                         net (fo=8, routed)           1.202     9.710    processor/fwd/bypass_op3_dcd_stage
    SLICE_X9Y63          LUT3 (Prop_lut3_I1_O)        0.154     9.864 r  op3_dout_IFID[3]_i_1/O
                         net (fo=1, routed)           0.000     9.864    op3_data_FWD_ID[3]
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.861ns  (logic 2.339ns (23.720%)  route 7.522ns (76.280%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         4.352     5.815    btn_IBUF[0]
    SLICE_X5Y65          LUT3 (Prop_lut3_I0_O)        0.150     5.965 r  IFID_reg[17]_i_4/O
                         net (fo=8, routed)           0.349     6.314    IFID_reg[17]_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.326     6.640 r  reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.812     7.452    rd_addr3[1]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.576 f  op3_dout_IFID[7]_i_3/O
                         net (fo=1, routed)           0.808     8.384    op3_dout_IFID[7]_i_3_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  op3_dout_IFID[7]_i_2/O
                         net (fo=8, routed)           1.201     9.709    processor/fwd/bypass_op3_dcd_stage
    SLICE_X9Y63          LUT3 (Prop_lut3_I1_O)        0.152     9.861 r  op3_dout_IFID[1]_i_1/O
                         net (fo=1, routed)           0.000     9.861    op3_data_FWD_ID[1]
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.852ns  (logic 2.417ns (24.533%)  route 7.435ns (75.467%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         4.352     5.815    btn_IBUF[0]
    SLICE_X5Y65          LUT3 (Prop_lut3_I0_O)        0.150     5.965 r  IFID_reg[17]_i_4/O
                         net (fo=8, routed)           0.628     6.593    IFID_reg[17]_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.326     6.919 r  reg_file_reg_r3_0_7_0_5_i_3/O
                         net (fo=10, routed)          1.595     8.514    processor/reg_file/reg_file_reg_r3_0_7_0_5/ADDRA0
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.664 r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.859     9.524    rd_data3[0]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.328     9.852 r  op3_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     9.852    op3_data_FWD_ID[0]
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 2.311ns (23.500%)  route 7.523ns (76.500%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         4.352     5.815    btn_IBUF[0]
    SLICE_X5Y65          LUT3 (Prop_lut3_I0_O)        0.150     5.965 r  IFID_reg[17]_i_4/O
                         net (fo=8, routed)           0.349     6.314    IFID_reg[17]_i_4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.326     6.640 r  reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.812     7.452    rd_addr3[1]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.576 f  op3_dout_IFID[7]_i_3/O
                         net (fo=1, routed)           0.808     8.384    op3_dout_IFID[7]_i_3_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  op3_dout_IFID[7]_i_2/O
                         net (fo=8, routed)           1.202     9.710    processor/fwd/bypass_op3_dcd_stage
    SLICE_X9Y63          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  op3_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     9.834    op3_data_FWD_ID[2]
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 2.061ns (20.959%)  route 7.772ns (79.041%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         5.073     6.536    btn_IBUF[0]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.660 r  reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=26, routed)          1.841     8.502    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA1
    SLICE_X8Y64          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.648 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.857     9.505    rd_data11[12]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.328     9.833 r  op1_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     9.833    op1_data_FWD_ID[12]
    SLICE_X9Y64          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.435     4.799    clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.158%)  route 0.861ns (78.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.861     1.092    btn_IBUF[0]
    SLICE_X3Y84          FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.857     2.007    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.276ns (23.233%)  route 0.912ns (76.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.776     1.007    btn_IBUF[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.052 r  baud_count[9]_i_1/O
                         net (fo=10, routed)          0.136     1.188    baud_count[9]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.856     2.006    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.276ns (23.233%)  route 0.912ns (76.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.776     1.007    btn_IBUF[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.052 r  baud_count[9]_i_1/O
                         net (fo=10, routed)          0.136     1.188    baud_count[9]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.856     2.006    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.276ns (23.233%)  route 0.912ns (76.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.776     1.007    btn_IBUF[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.052 r  baud_count[9]_i_1/O
                         net (fo=10, routed)          0.136     1.188    baud_count[9]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.856     2.006    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  UART/baud_count_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.276ns (23.233%)  route 0.912ns (76.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.776     1.007    btn_IBUF[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.052 r  baud_count[9]_i_1/O
                         net (fo=10, routed)          0.136     1.188    baud_count[9]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.856     2.006    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.276ns (23.233%)  route 0.912ns (76.767%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.776     1.007    btn_IBUF[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.052 r  baud_count[9]_i_1/O
                         net (fo=10, routed)          0.136     1.188    baud_count[9]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.856     2.006    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  UART/baud_count_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.231ns (19.274%)  route 0.967ns (80.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.967     1.198    btn_IBUF[0]
    SLICE_X6Y76          FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     1.996    clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.231ns (19.274%)  route 0.967ns (80.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.967     1.198    btn_IBUF[0]
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     1.996    clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.231ns (19.274%)  route 0.967ns (80.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.967     1.198    btn_IBUF[0]
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     1.996    clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.231ns (19.274%)  route 0.967ns (80.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=114, routed)         0.967     1.198    btn_IBUF[0]
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     1.996    clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  UART/transmitter/pointer2_flop/C





