{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398815990205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398815990205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 17:59:50 2014 " "Processing started: Tue Apr 29 17:59:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398815990205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398815990205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram -c sram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398815990206 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1398815990561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "C:/Jay/Altera/Sram/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991021 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "C:/Jay/Altera/Sram/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/Jay/Altera/Sram/VGA_top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991023 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/Jay/Altera/Sram/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Jay/Altera/Sram/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991028 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Jay/Altera/Sram/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/Jay/Altera/Sram/pixelGenerator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991031 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/Jay/Altera/Sram/pixelGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jay/college/softwares/altera/13.0sp1/lcdcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jay/college/softwares/altera/13.0sp1/lcdcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdcdc-data_flow " "Found design unit 1: lcdcdc-data_flow" {  } { { "../../College/Softwares/Altera/13.0sp1/lcdcdc.vhd" "" { Text "C:/Jay/College/Softwares/Altera/13.0sp1/lcdcdc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991033 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdcdc " "Found entity 1: lcdcdc" {  } { { "../../College/Softwares/Altera/13.0sp1/lcdcdc.vhd" "" { Text "C:/Jay/College/Softwares/Altera/13.0sp1/lcdcdc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-arch " "Found design unit 1: sram-arch" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991036 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramdec.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sramdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramdec " "Found design unit 1: sramdec" {  } { { "sramdec.vhd" "" { Text "C:/Jay/Altera/Sram/sramdec.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991038 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sramdec-body " "Found design unit 2: sramdec-body" {  } { { "sramdec.vhd" "" { Text "C:/Jay/Altera/Sram/sramdec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1398815991038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1398815991076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst sram.vhd(45) " "Verilog HDL or VHDL warning at sram.vhd(45): object \"rst\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398815991078 "|sram"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "fstatus sram.vhd(68) " "VHDL Variable Declaration warning at sram.vhd(68): used default initial value for variable \"fstatus\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 68 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "" 0 -1 1398815991079 "|sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_sig sram.vhd(141) " "VHDL Process Statement warning at sram.vhd(141): signal \"addr_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1398815991081 "|sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_sig sram.vhd(125) " "VHDL Process Statement warning at sram.vhd(125): inferring latch(es) for signal or variable \"addr_sig\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1398815991082 "|sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_f2s_next sram.vhd(125) " "VHDL Process Statement warning at sram.vhd(125): inferring latch(es) for signal or variable \"data_f2s_next\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1398815991082 "|sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colorAddress sram.vhd(125) " "VHDL Process Statement warning at sram.vhd(125): inferring latch(es) for signal or variable \"colorAddress\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1398815991083 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorAddress\[0\] sram.vhd(125) " "Inferred latch for \"colorAddress\[0\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991089 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorAddress\[1\] sram.vhd(125) " "Inferred latch for \"colorAddress\[1\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991089 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorAddress\[2\] sram.vhd(125) " "Inferred latch for \"colorAddress\[2\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[0\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[0\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[1\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[1\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[2\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[2\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[3\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[3\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[4\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[4\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[5\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[5\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[6\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[6\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991090 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[7\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[7\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[8\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[8\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[9\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[9\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[10\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[10\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[11\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[11\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[12\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[12\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[13\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[13\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[14\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[14\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_f2s_next\[15\] sram.vhd(125) " "Inferred latch for \"data_f2s_next\[15\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991091 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[0\] sram.vhd(125) " "Inferred latch for \"addr_sig\[0\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[1\] sram.vhd(125) " "Inferred latch for \"addr_sig\[1\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[2\] sram.vhd(125) " "Inferred latch for \"addr_sig\[2\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[3\] sram.vhd(125) " "Inferred latch for \"addr_sig\[3\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[4\] sram.vhd(125) " "Inferred latch for \"addr_sig\[4\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[5\] sram.vhd(125) " "Inferred latch for \"addr_sig\[5\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[6\] sram.vhd(125) " "Inferred latch for \"addr_sig\[6\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991092 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[7\] sram.vhd(125) " "Inferred latch for \"addr_sig\[7\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[8\] sram.vhd(125) " "Inferred latch for \"addr_sig\[8\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[9\] sram.vhd(125) " "Inferred latch for \"addr_sig\[9\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[10\] sram.vhd(125) " "Inferred latch for \"addr_sig\[10\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[11\] sram.vhd(125) " "Inferred latch for \"addr_sig\[11\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[12\] sram.vhd(125) " "Inferred latch for \"addr_sig\[12\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[13\] sram.vhd(125) " "Inferred latch for \"addr_sig\[13\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[14\] sram.vhd(125) " "Inferred latch for \"addr_sig\[14\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991093 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[15\] sram.vhd(125) " "Inferred latch for \"addr_sig\[15\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991094 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[16\] sram.vhd(125) " "Inferred latch for \"addr_sig\[16\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991094 "|sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_sig\[17\] sram.vhd(125) " "Inferred latch for \"addr_sig\[17\]\" at sram.vhd(125)" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1398815991094 "|sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdcdc lcdcdc:led " "Elaborating entity \"lcdcdc\" for hierarchy \"lcdcdc:led\"" {  } { { "sram.vhd" "led" { Text "C:/Jay/Altera/Sram/sram.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:c3 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:c3\"" {  } { { "sram.vhd" "c3" { Text "C:/Jay/Altera/Sram/sram.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:c3\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:c3\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "C:/Jay/Altera/Sram/VGA_top_level.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_row_int pixelGenerator.vhd(38) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(38): object \"pixel_row_int\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/Jay/Altera/Sram/pixelGenerator.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398815991127 "|sram|VGA_top_level:c3|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_column_int pixelGenerator.vhd(38) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(38): object \"pixel_column_int\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/Jay/Altera/Sram/pixelGenerator.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1398815991127 "|sram|VGA_top_level:c3|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "pixelGenerator.vhd" "colors" { Text "C:/Jay/Altera/Sram/pixelGenerator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "altsyncram_component" { Text "C:/Jay/Altera/Sram/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "" { Text "C:/Jay/Altera/Sram/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1398815991165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1398815991166 ""}  } { { "colorROM.vhd" "" { Text "C:/Jay/Altera/Sram/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1398815991166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/Jay/Altera/Sram/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1398815991236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1398815991236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"VGA_top_level:c3\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:c3\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:c3\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "C:/Jay/Altera/Sram/VGA_top_level.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1398815991241 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "colorAddress\[0\] " "Inserted always-enabled tri-state buffer between \"colorAddress\[0\]\" and its non-tri-state driver." {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1398815991900 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "colorAddress\[1\] " "Inserted always-enabled tri-state buffer between \"colorAddress\[1\]\" and its non-tri-state driver." {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1398815991900 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "colorAddress\[2\] " "Inserted always-enabled tri-state buffer between \"colorAddress\[2\]\" and its non-tri-state driver." {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1398815991900 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1398815991900 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "colorAddress\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"colorAddress\[0\]\" is moved to its source" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1398815991909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "colorAddress\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"colorAddress\[1\]\" is moved to its source" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1398815991909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "colorAddress\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"colorAddress\[2\]\" is moved to its source" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1398815991909 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1398815991909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[0\] " "Latch addr_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991914 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[1\] " "Latch addr_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991915 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[2\] " "Latch addr_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991915 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[3\] " "Latch addr_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991915 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[4\] " "Latch addr_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991915 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[5\] " "Latch addr_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991915 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[6\] " "Latch addr_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991916 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[7\] " "Latch addr_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991916 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[8\] " "Latch addr_sig\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991916 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[9\] " "Latch addr_sig\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991916 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[10\] " "Latch addr_sig\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991916 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[11\] " "Latch addr_sig\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991916 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[12\] " "Latch addr_sig\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991917 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[13\] " "Latch addr_sig\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991917 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[14\] " "Latch addr_sig\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991917 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[15\] " "Latch addr_sig\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991917 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[16\] " "Latch addr_sig\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991917 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr_sig\[17\] " "Latch addr_sig\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem " "Ports D and ENA on the latch are fed by the same signal mem" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1398815991917 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1398815991917 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1398815991921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1398815991921 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "colorAddress\[0\]~synth " "Node \"colorAddress\[0\]~synth\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1398815992063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "colorAddress\[1\]~synth " "Node \"colorAddress\[1\]~synth\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1398815992063 ""} { "Warning" "WMLS_MLS_NODE_NAME" "colorAddress\[2\]~synth " "Node \"colorAddress\[2\]~synth\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1398815992063 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1398815992063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ce_a_n GND " "Pin \"ce_a_n\" is stuck at GND" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398815992063 "|sram|ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ub_a_n GND " "Pin \"ub_a_n\" is stuck at GND" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398815992063 "|sram|ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "lb_a_n GND " "Pin \"lb_a_n\" is stuck at GND" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1398815992063 "|sram|lb_a_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1398815992063 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[0\] dio_a\[0\] " "Output pin \"data_s2f_ur\[0\]\" driven by bidirectional pin \"dio_a\[0\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992067 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[1\] dio_a\[1\] " "Output pin \"data_s2f_ur\[1\]\" driven by bidirectional pin \"dio_a\[1\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992067 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[2\] dio_a\[2\] " "Output pin \"data_s2f_ur\[2\]\" driven by bidirectional pin \"dio_a\[2\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992067 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[3\] dio_a\[3\] " "Output pin \"data_s2f_ur\[3\]\" driven by bidirectional pin \"dio_a\[3\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[4\] dio_a\[4\] " "Output pin \"data_s2f_ur\[4\]\" driven by bidirectional pin \"dio_a\[4\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[5\] dio_a\[5\] " "Output pin \"data_s2f_ur\[5\]\" driven by bidirectional pin \"dio_a\[5\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[6\] dio_a\[6\] " "Output pin \"data_s2f_ur\[6\]\" driven by bidirectional pin \"dio_a\[6\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[7\] dio_a\[7\] " "Output pin \"data_s2f_ur\[7\]\" driven by bidirectional pin \"dio_a\[7\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[8\] dio_a\[8\] " "Output pin \"data_s2f_ur\[8\]\" driven by bidirectional pin \"dio_a\[8\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[9\] dio_a\[9\] " "Output pin \"data_s2f_ur\[9\]\" driven by bidirectional pin \"dio_a\[9\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[10\] dio_a\[10\] " "Output pin \"data_s2f_ur\[10\]\" driven by bidirectional pin \"dio_a\[10\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[11\] dio_a\[11\] " "Output pin \"data_s2f_ur\[11\]\" driven by bidirectional pin \"dio_a\[11\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[12\] dio_a\[12\] " "Output pin \"data_s2f_ur\[12\]\" driven by bidirectional pin \"dio_a\[12\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992068 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[13\] dio_a\[13\] " "Output pin \"data_s2f_ur\[13\]\" driven by bidirectional pin \"dio_a\[13\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992069 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[14\] dio_a\[14\] " "Output pin \"data_s2f_ur\[14\]\" driven by bidirectional pin \"dio_a\[14\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992069 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "data_s2f_ur\[15\] dio_a\[15\] " "Output pin \"data_s2f_ur\[15\]\" driven by bidirectional pin \"dio_a\[15\]\" cannot be tri-stated" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 -1 0 } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 19 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1398815992069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1398815992631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1398815992631 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[4\] " "No output dependent on input pin \"data_f2s\[4\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[5\] " "No output dependent on input pin \"data_f2s\[5\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[6\] " "No output dependent on input pin \"data_f2s\[6\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[7\] " "No output dependent on input pin \"data_f2s\[7\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[8\] " "No output dependent on input pin \"data_f2s\[8\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[9\] " "No output dependent on input pin \"data_f2s\[9\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[10\] " "No output dependent on input pin \"data_f2s\[10\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[11\] " "No output dependent on input pin \"data_f2s\[11\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[12\] " "No output dependent on input pin \"data_f2s\[12\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[13\] " "No output dependent on input pin \"data_f2s\[13\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[14\] " "No output dependent on input pin \"data_f2s\[14\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_f2s\[15\] " "No output dependent on input pin \"data_f2s\[15\]\"" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1398815992698 "|sram|data_f2s[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1398815992698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1398815992699 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1398815992699 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1398815992699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1398815992699 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1398815992699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1398815992699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398815992731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 17:59:52 2014 " "Processing ended: Tue Apr 29 17:59:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398815992731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398815992731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398815992731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398815992731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398815993704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398815993705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 17:59:53 2014 " "Processing started: Tue Apr 29 17:59:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398815993705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398815993705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sram -c sram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398815993705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1398815993890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sram EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"sram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1398815993906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398815993943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398815993943 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1398815994062 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1398815994071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1398815994542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1398815994542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1398815994542 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 1078 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1398815994545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 1079 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1398815994545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 1080 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1398815994545 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1398815994545 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1398815994548 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 183 " "No exact pin location assignment(s) for 47 pins of 183 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorAddress\[0\] " "Pin colorAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { colorAddress[0] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorAddress\[1\] " "Pin colorAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { colorAddress[1] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colorAddress\[2\] " "Pin colorAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { colorAddress[2] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[4\] " "Pin data_f2s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[4] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[5\] " "Pin data_f2s\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[5] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[6\] " "Pin data_f2s\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[6] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[7\] " "Pin data_f2s\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[7] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[8\] " "Pin data_f2s\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[8] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[9\] " "Pin data_f2s\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[9] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[10\] " "Pin data_f2s\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[10] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[11\] " "Pin data_f2s\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[11] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[12\] " "Pin data_f2s\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[12] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[13\] " "Pin data_f2s\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[13] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[14\] " "Pin data_f2s\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[14] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_f2s\[15\] " "Pin data_f2s\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_f2s[15] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_f2s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[0\] " "Pin data_s2f_r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[0] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[1\] " "Pin data_s2f_r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[1] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[2\] " "Pin data_s2f_r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[2] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[3\] " "Pin data_s2f_r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[3] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[4\] " "Pin data_s2f_r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[4] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[5\] " "Pin data_s2f_r\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[5] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[6\] " "Pin data_s2f_r\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[6] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[7\] " "Pin data_s2f_r\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[7] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[8\] " "Pin data_s2f_r\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[8] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[9\] " "Pin data_s2f_r\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[9] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[10\] " "Pin data_s2f_r\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[10] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[11\] " "Pin data_s2f_r\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[11] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[12\] " "Pin data_s2f_r\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[12] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[13\] " "Pin data_s2f_r\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[13] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[14\] " "Pin data_s2f_r\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[14] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_r\[15\] " "Pin data_s2f_r\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_r[15] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_r[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[0\] " "Pin data_s2f_ur\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[0] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[1\] " "Pin data_s2f_ur\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[1] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[2\] " "Pin data_s2f_ur\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[2] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[3\] " "Pin data_s2f_ur\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[3] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[4\] " "Pin data_s2f_ur\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[4] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[5\] " "Pin data_s2f_ur\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[5] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[6\] " "Pin data_s2f_ur\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[6] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[7\] " "Pin data_s2f_ur\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[7] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[8\] " "Pin data_s2f_ur\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[8] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[9\] " "Pin data_s2f_ur\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[9] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[10\] " "Pin data_s2f_ur\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[10] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[11\] " "Pin data_s2f_ur\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[11] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[12\] " "Pin data_s2f_ur\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[12] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[13\] " "Pin data_s2f_ur\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[13] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[14\] " "Pin data_s2f_ur\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[14] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s2f_ur\[15\] " "Pin data_s2f_ur\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { data_s2f_ur[15] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_ur[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1398815994710 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1398815994710 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1398815994813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sram.sdc " "Synopsys Design Constraints File file not found: 'sram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1398815994813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1398815994814 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1398815994821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1398815994847 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg.idle " "Destination node state_reg.idle" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 39 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_reg.idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 491 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994847 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1398815994847 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1398815994847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1398815994847 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "vga_sync.vhd" "" { Text "C:/Jay/Altera/Sram/vga_sync.vhd" 55 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:c3|VGA_SYNC:videoSync|pixel_clock_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 908 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994847 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994847 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1398815994847 ""}  } { { "vga_sync.vhd" "" { Text "C:/Jay/Altera/Sram/vga_sync.vhd" 55 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:c3|VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1398815994847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector8~0  " "Automatically promoted node Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1398815994848 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 134 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 627 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1398815994848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_next.wr1~0  " "Automatically promoted node state_next.wr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "we_reg~0 " "Destination node we_reg~0" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg.wr1~0 " "Destination node state_reg.wr1~0" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 39 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_reg.wr1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 909 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1398815994848 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 39 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_next.wr1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 645 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1398815994848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_reg.rd2  " "Automatically promoted node state_reg.rd2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[15\] " "Destination node data_s2f_reg\[15\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 372 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[14\] " "Destination node data_s2f_reg\[14\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 373 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[13\] " "Destination node data_s2f_reg\[13\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 374 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[12\] " "Destination node data_s2f_reg\[12\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 375 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[11\] " "Destination node data_s2f_reg\[11\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[10\] " "Destination node data_s2f_reg\[10\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[9\] " "Destination node data_s2f_reg\[9\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[8\] " "Destination node data_s2f_reg\[8\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[7\] " "Destination node data_s2f_reg\[7\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_s2f_reg\[6\] " "Destination node data_s2f_reg\[6\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_s2f_reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 381 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1398815994848 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1398815994848 ""}  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 39 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_reg.rd2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 493 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1398815994848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node reset (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addrdisp~reg0 " "Destination node addrdisp~reg0" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrdisp~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 503 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[6\] " "Destination node count\[6\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[5\] " "Destination node count\[5\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 464 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[4\] " "Destination node count\[4\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 465 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[3\] " "Destination node count\[3\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 466 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[2\] " "Destination node count\[2\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 467 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[1\] " "Destination node count\[1\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 468 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\] " "Destination node count\[0\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[17\] " "Destination node count\[17\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[16\] " "Destination node count\[16\]" {  } { { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 76 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1398815994849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1398815994849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1398815994849 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1398815994849 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1398815994933 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1398815994934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1398815994934 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1398815994935 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1398815994937 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1398815994937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1398815994937 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1398815994938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1398815994957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1398815994958 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1398815994958 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 12 32 3 " "Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 12 input, 32 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1398815994993 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1398815994993 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1398815994993 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 50 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 34 22 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 54 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 47 9 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 47 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1398815994994 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1398815994994 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1398815994994 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398815995106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1398815996591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398815996805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1398815996809 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1398815998136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398815998136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1398815998632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11" {  } { { "loc" "" { Generic "C:/Jay/Altera/Sram/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} 11 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1398816000131 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1398816000131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398816000875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1398816000877 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1398816000877 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1398816000898 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "159 " "Found 159 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[0\] 0 " "Pin \"dio_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[1\] 0 " "Pin \"dio_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[2\] 0 " "Pin \"dio_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[3\] 0 " "Pin \"dio_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[4\] 0 " "Pin \"dio_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[5\] 0 " "Pin \"dio_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[6\] 0 " "Pin \"dio_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[7\] 0 " "Pin \"dio_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[8\] 0 " "Pin \"dio_a\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[9\] 0 " "Pin \"dio_a\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[10\] 0 " "Pin \"dio_a\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[11\] 0 " "Pin \"dio_a\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[12\] 0 " "Pin \"dio_a\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[13\] 0 " "Pin \"dio_a\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[14\] 0 " "Pin \"dio_a\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio_a\[15\] 0 " "Pin \"dio_a\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "colorAddress\[0\] 0 " "Pin \"colorAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "colorAddress\[1\] 0 " "Pin \"colorAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "colorAddress\[2\] 0 " "Pin \"colorAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready 0 " "Pin \"ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[0\] 0 " "Pin \"data_s2f_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[1\] 0 " "Pin \"data_s2f_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[2\] 0 " "Pin \"data_s2f_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[3\] 0 " "Pin \"data_s2f_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[4\] 0 " "Pin \"data_s2f_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[5\] 0 " "Pin \"data_s2f_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[6\] 0 " "Pin \"data_s2f_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[7\] 0 " "Pin \"data_s2f_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[8\] 0 " "Pin \"data_s2f_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[9\] 0 " "Pin \"data_s2f_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[10\] 0 " "Pin \"data_s2f_r\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[11\] 0 " "Pin \"data_s2f_r\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[12\] 0 " "Pin \"data_s2f_r\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[13\] 0 " "Pin \"data_s2f_r\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[14\] 0 " "Pin \"data_s2f_r\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_r\[15\] 0 " "Pin \"data_s2f_r\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[0\] 0 " "Pin \"data_s2f_ur\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[1\] 0 " "Pin \"data_s2f_ur\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[2\] 0 " "Pin \"data_s2f_ur\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[3\] 0 " "Pin \"data_s2f_ur\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[4\] 0 " "Pin \"data_s2f_ur\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[5\] 0 " "Pin \"data_s2f_ur\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[6\] 0 " "Pin \"data_s2f_ur\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[7\] 0 " "Pin \"data_s2f_ur\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[8\] 0 " "Pin \"data_s2f_ur\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[9\] 0 " "Pin \"data_s2f_ur\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[10\] 0 " "Pin \"data_s2f_ur\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[11\] 0 " "Pin \"data_s2f_ur\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[12\] 0 " "Pin \"data_s2f_ur\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[13\] 0 " "Pin \"data_s2f_ur\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[14\] 0 " "Pin \"data_s2f_ur\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_s2f_ur\[15\] 0 " "Pin \"data_s2f_ur\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[0\] 0 " "Pin \"ad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[1\] 0 " "Pin \"ad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[2\] 0 " "Pin \"ad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[3\] 0 " "Pin \"ad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[4\] 0 " "Pin \"ad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[5\] 0 " "Pin \"ad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[6\] 0 " "Pin \"ad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[7\] 0 " "Pin \"ad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[8\] 0 " "Pin \"ad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[9\] 0 " "Pin \"ad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[10\] 0 " "Pin \"ad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[11\] 0 " "Pin \"ad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[12\] 0 " "Pin \"ad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[13\] 0 " "Pin \"ad\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[14\] 0 " "Pin \"ad\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[15\] 0 " "Pin \"ad\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[16\] 0 " "Pin \"ad\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[17\] 0 " "Pin \"ad\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we_n 0 " "Pin \"we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe_n 0 " "Pin \"oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrdisp 0 " "Pin \"addrdisp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[0\] 0 " "Pin \"segments_out8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[1\] 0 " "Pin \"segments_out8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[2\] 0 " "Pin \"segments_out8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[3\] 0 " "Pin \"segments_out8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[4\] 0 " "Pin \"segments_out8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[5\] 0 " "Pin \"segments_out8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out8\[6\] 0 " "Pin \"segments_out8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[0\] 0 " "Pin \"segments_out9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[1\] 0 " "Pin \"segments_out9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[2\] 0 " "Pin \"segments_out9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[3\] 0 " "Pin \"segments_out9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[4\] 0 " "Pin \"segments_out9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[5\] 0 " "Pin \"segments_out9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out9\[6\] 0 " "Pin \"segments_out9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[0\] 0 " "Pin \"segments_out10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[1\] 0 " "Pin \"segments_out10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[2\] 0 " "Pin \"segments_out10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[3\] 0 " "Pin \"segments_out10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[4\] 0 " "Pin \"segments_out10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[5\] 0 " "Pin \"segments_out10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_out10\[6\] 0 " "Pin \"segments_out10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[0\] 0 " "Pin \"segment_out\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[1\] 0 " "Pin \"segment_out\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[2\] 0 " "Pin \"segment_out\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[3\] 0 " "Pin \"segment_out\[0\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[4\] 0 " "Pin \"segment_out\[0\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[5\] 0 " "Pin \"segment_out\[0\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[0\]\[6\] 0 " "Pin \"segment_out\[0\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[0\] 0 " "Pin \"segment_out\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[1\] 0 " "Pin \"segment_out\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[2\] 0 " "Pin \"segment_out\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[3\] 0 " "Pin \"segment_out\[1\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[4\] 0 " "Pin \"segment_out\[1\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[5\] 0 " "Pin \"segment_out\[1\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[1\]\[6\] 0 " "Pin \"segment_out\[1\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[0\] 0 " "Pin \"segment_out\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[1\] 0 " "Pin \"segment_out\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[2\] 0 " "Pin \"segment_out\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[3\] 0 " "Pin \"segment_out\[2\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[4\] 0 " "Pin \"segment_out\[2\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[5\] 0 " "Pin \"segment_out\[2\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[2\]\[6\] 0 " "Pin \"segment_out\[2\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[0\] 0 " "Pin \"segment_out\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[1\] 0 " "Pin \"segment_out\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[2\] 0 " "Pin \"segment_out\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[3\] 0 " "Pin \"segment_out\[3\]\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[4\] 0 " "Pin \"segment_out\[3\]\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[5\] 0 " "Pin \"segment_out\[3\]\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment_out\[3\]\[6\] 0 " "Pin \"segment_out\[3\]\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ce_a_n 0 " "Pin \"ce_a_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ub_a_n 0 " "Pin \"ub_a_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lb_a_n 0 " "Pin \"lb_a_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[0\] 0 " "Pin \"VGA_RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[1\] 0 " "Pin \"VGA_RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[2\] 0 " "Pin \"VGA_RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[3\] 0 " "Pin \"VGA_RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[4\] 0 " "Pin \"VGA_RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[5\] 0 " "Pin \"VGA_RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[6\] 0 " "Pin \"VGA_RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[7\] 0 " "Pin \"VGA_RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[8\] 0 " "Pin \"VGA_RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[9\] 0 " "Pin \"VGA_RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[0\] 0 " "Pin \"VGA_GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[1\] 0 " "Pin \"VGA_GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[2\] 0 " "Pin \"VGA_GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[3\] 0 " "Pin \"VGA_GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[4\] 0 " "Pin \"VGA_GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[5\] 0 " "Pin \"VGA_GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[6\] 0 " "Pin \"VGA_GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[7\] 0 " "Pin \"VGA_GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[8\] 0 " "Pin \"VGA_GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[9\] 0 " "Pin \"VGA_GREEN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[0\] 0 " "Pin \"VGA_BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[1\] 0 " "Pin \"VGA_BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[2\] 0 " "Pin \"VGA_BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[3\] 0 " "Pin \"VGA_BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[4\] 0 " "Pin \"VGA_BLUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[5\] 0 " "Pin \"VGA_BLUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[6\] 0 " "Pin \"VGA_BLUE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[7\] 0 " "Pin \"VGA_BLUE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[8\] 0 " "Pin \"VGA_BLUE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[9\] 0 " "Pin \"VGA_BLUE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HORIZ_SYNC 0 " "Pin \"HORIZ_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERT_SYNC 0 " "Pin \"VERT_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1398816000913 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1398816000913 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1398816001139 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1398816001169 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1398816001403 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1398816001728 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1398816001736 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "colorAddress\[0\] a permanently enabled " "Pin colorAddress\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { colorAddress[0] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1398816001945 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "colorAddress\[1\] a permanently enabled " "Pin colorAddress\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { colorAddress[1] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1398816001945 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "colorAddress\[2\] a permanently enabled " "Pin colorAddress\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { colorAddress[2] } } } { "sram.vhd" "" { Text "C:/Jay/Altera/Sram/sram.vhd" 125 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colorAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jay/Altera/Sram/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1398816001945 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1398816001945 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1398816001978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jay/Altera/Sram/output_files/sram.fit.smsg " "Generated suppressed messages file C:/Jay/Altera/Sram/output_files/sram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1398816002115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398816002382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 18:00:02 2014 " "Processing ended: Tue Apr 29 18:00:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398816002382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398816002382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398816002382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398816002382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398816003366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398816003367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 18:00:03 2014 " "Processing started: Tue Apr 29 18:00:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398816003367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398816003367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sram -c sram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398816003367 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1398816004609 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1398816004654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398816005155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 18:00:05 2014 " "Processing ended: Tue Apr 29 18:00:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398816005155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398816005155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398816005155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398816005155 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1398816005809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398816006237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398816006238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 18:00:05 2014 " "Processing started: Tue Apr 29 18:00:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398816006238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398816006238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sram -c sram " "Command: quartus_sta sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398816006238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1398816006314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1398816006451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398816006482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398816006482 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1398816006572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sram.sdc " "Synopsys Design Constraints File file not found: 'sram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1398816006584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1398816006585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398816006586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398816006586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem mem " "create_clock -period 1.000 -name mem mem" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398816006586 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_reg.rd2 state_reg.rd2 " "create_clock -period 1.000 -name state_reg.rd2 state_reg.rd2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398816006586 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1398816006586 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1398816006591 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1398816006601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1398816006621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.907 " "Worst-case setup slack is -3.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907      -242.550 clk  " "   -3.907      -242.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191       -36.288 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.191       -36.288 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856        -8.322 state_reg.rd2  " "   -0.856        -8.322 state_reg.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.378         0.000 mem  " "    2.378         0.000 mem " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398816006625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.952 " "Worst-case hold slack is -5.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.952      -136.491 mem  " "   -5.952      -136.491 mem " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028       -47.542 state_reg.rd2  " "   -3.028       -47.542 state_reg.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558       -16.352 clk  " "   -2.558       -16.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.391         0.000 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398816006631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398816006634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398816006637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -34.538 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.423       -34.538 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -112.380 clk  " "   -1.380      -112.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 mem  " "   -1.380        -1.380 mem " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state_reg.rd2  " "    0.500         0.000 state_reg.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398816006651 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1398816006811 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1398816006813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1398816006836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.416 " "Worst-case setup slack is -1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416       -72.612 clk  " "   -1.416       -72.612 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507        -4.509 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -0.507        -4.509 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240        -0.884 state_reg.rd2  " "   -0.240        -0.884 state_reg.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.467         0.000 mem  " "    1.467         0.000 mem " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398816006844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.283 " "Worst-case hold slack is -3.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283       -69.517 mem  " "   -3.283       -69.517 mem " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699       -27.483 state_reg.rd2  " "   -1.699       -27.483 state_reg.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598       -13.689 clk  " "   -1.598       -13.689 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.215         0.000 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398816006853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398816006861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1398816006869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -34.538 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.423       -34.538 VGA_top_level:c3\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -112.380 clk  " "   -1.380      -112.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 mem  " "   -1.380        -1.380 mem " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state_reg.rd2  " "    0.500         0.000 state_reg.rd2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398816006876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398816006876 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1398816007133 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1398816007240 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1398816007241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398816007371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 18:00:07 2014 " "Processing ended: Tue Apr 29 18:00:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398816007371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398816007371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398816007371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398816007371 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398816008126 ""}
