{
    "celltypes": {
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 2032,
                    "minv": 1197,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 2525,
                    "minv": 1381,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2032,
                    "minv": 1197,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2525,
                    "minv": 1381,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1826,
                    "min_hold": 0,
                    "min_setup": 1494,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1016,
                    "min_hold": 0,
                    "min_setup": 956,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1040,
                    "min_hold": 0,
                    "min_setup": 967,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1063,
                    "minv": 750,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 939,
                    "minv": 740,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2242,
                    "minv": 1522,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1212,
                    "min_hold": 0,
                    "min_setup": 940,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 966,
                    "min_hold": 0,
                    "min_setup": 898,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 2032,
                    "minv": 1197,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 2525,
                    "minv": 1381,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2032,
                    "minv": 1197,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2525,
                    "minv": 1381,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1350,
                    "min_hold": 0,
                    "min_setup": 1227,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 2032,
                    "minv": 1197,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 2525,
                    "minv": 1381,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2032,
                    "minv": 1197,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2525,
                    "minv": 1381,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2340,
                    "minv": 1307,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2904,
                    "minv": 1741,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1741,
                    "minv": 503,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2217,
                    "minv": 1499,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2705,
                    "minv": 1693,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3046,
                    "minv": 2112,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1055,
                    "minv": 832,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1010,
                    "minv": 610,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1762,
                    "min_hold": 0,
                    "min_setup": 1762,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1275,
                    "min_hold": 0,
                    "min_setup": 1092,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1840,
                    "min_hold": 0,
                    "min_setup": 1496,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1184,
                    "min_hold": 0,
                    "min_setup": 1014,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1254,
                    "min_hold": 0,
                    "min_setup": 1098,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 986,
                    "min_hold": 0,
                    "min_setup": 878,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1094,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1878,
                    "min_hold": 0,
                    "min_setup": 1866,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1264,
                    "min_hold": 0,
                    "min_setup": 1236,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2240,
                    "min_hold": 0,
                    "min_setup": 2162,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 982,
                    "min_hold": 0,
                    "min_setup": 976,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "DP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKA",
                    "maxv": 3460,
                    "minv": 3460,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 3460,
                    "minv": 3460,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 61,
                    "max_setup": 18,
                    "min_hold": 61,
                    "min_setup": 18,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 96,
                    "max_setup": 338,
                    "min_hold": 96,
                    "min_setup": 338,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 97,
                    "max_setup": 0,
                    "min_hold": 97,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 127,
                    "max_setup": 294,
                    "min_hold": 127,
                    "min_setup": 294,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 250,
                    "min_hold": 0,
                    "min_setup": 250,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 267,
                    "min_hold": 0,
                    "min_setup": 267,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 248,
                    "min_hold": 0,
                    "min_setup": 248,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 266,
                    "min_hold": 0,
                    "min_setup": 266,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 113,
                    "max_setup": 99,
                    "min_hold": 113,
                    "min_setup": 99,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 54,
                    "max_setup": 201,
                    "min_hold": 54,
                    "min_setup": 201,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 144,
                    "max_setup": 7,
                    "min_hold": 144,
                    "min_setup": 7,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 150,
                    "max_setup": 9,
                    "min_hold": 150,
                    "min_setup": 9,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 120,
                    "max_setup": 112,
                    "min_hold": 120,
                    "min_setup": 112,
                    "pin": "WEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 111,
                    "max_setup": 178,
                    "min_hold": 111,
                    "min_setup": 178,
                    "pin": "WEB"
                }
            ]
        },
        "FIFO16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKA",
                    "maxv": 1539,
                    "minv": 1539,
                    "to_pin": "AEMPTY"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1544,
                    "minv": 1544,
                    "to_pin": "AFULL"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1536,
                    "minv": 1536,
                    "to_pin": "EMPTYF"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1565,
                    "minv": 1565,
                    "to_pin": "FULLF"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1569,
                    "minv": 1569,
                    "to_pin": "AEMPTY"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1528,
                    "minv": 1528,
                    "to_pin": "AFULL"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 3460,
                    "minv": 3460,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 3460,
                    "minv": 3460,
                    "to_pin": "DOB"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1566,
                    "minv": 1566,
                    "to_pin": "EMPTYF"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1546,
                    "minv": 1546,
                    "to_pin": "FULLF"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 250,
                    "min_hold": 0,
                    "min_setup": 250,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 267,
                    "min_hold": 0,
                    "min_setup": 267,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 248,
                    "min_hold": 0,
                    "min_setup": 248,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 266,
                    "min_hold": 0,
                    "min_setup": 266,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 93,
                    "max_setup": 110,
                    "min_hold": 93,
                    "min_setup": 110,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 83,
                    "max_setup": 57,
                    "min_hold": 83,
                    "min_setup": 57,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 144,
                    "max_setup": 7,
                    "min_hold": 144,
                    "min_setup": 7,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 138,
                    "max_setup": 9,
                    "min_hold": 138,
                    "min_setup": 9,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 150,
                    "max_setup": 9,
                    "min_hold": 150,
                    "min_setup": 9,
                    "pin": "RSTB"
                }
            ]
        },
        "IOLOGIC:DELAY": {
            "iopaths": [
                {
                    "from_pin": "DI",
                    "maxv": 1372,
                    "minv": 1303,
                    "to_pin": "INDD"
                },
                {
                    "from_pin": "DIR",
                    "maxv": 406,
                    "minv": 398,
                    "to_pin": "COUT"
                },
                {
                    "from_pin": "LOAD_N",
                    "maxv": 1040,
                    "minv": 1020,
                    "to_pin": "COUT"
                },
                {
                    "from_pin": "MOVE",
                    "maxv": 890,
                    "minv": 872,
                    "to_pin": "COUT"
                }
            ],
            "setupholds": []
        },
        "IOLOGIC:IDDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 741,
                    "minv": 703,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 1765,
                    "max_setup": 29,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 155,
                    "max_setup": 0,
                    "min_hold": 149,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 169,
                    "max_setup": 0,
                    "min_hold": 165,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                }
            ]
        },
        "IOLOGIC:IDDRXN": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 745,
                    "minv": 647,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 1353,
                    "max_setup": 737,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "ECLK"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 155,
                    "max_setup": 0,
                    "min_hold": 149,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 169,
                    "max_setup": 0,
                    "min_hold": 165,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                },
                {
                    "clock": "ECLK",
                    "max_hold": 192,
                    "max_setup": 0,
                    "min_hold": 181,
                    "min_setup": 0,
                    "pin": "WORDALIGN"
                }
            ]
        },
        "IOLOGIC:IREG": {
            "iopaths": [
                {
                    "from_pin": "LSRIN",
                    "maxv": 1641,
                    "minv": 1609,
                    "to_pin": "INFF"
                },
                {
                    "from_pin": "SCLKIN",
                    "maxv": 547,
                    "minv": 536,
                    "to_pin": "INFF"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 778,
                    "min_hold": 0,
                    "min_setup": 778,
                    "pin": "CEIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 732,
                    "min_hold": 0,
                    "min_setup": 84,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 974,
                    "min_hold": 0,
                    "min_setup": 969,
                    "pin": "LSRIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 155,
                    "max_setup": 0,
                    "min_hold": 149,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 169,
                    "max_setup": 0,
                    "min_hold": 165,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                }
            ]
        },
        "IOLOGIC:ODDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 724,
                    "minv": 709,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 936,
                    "min_hold": 0,
                    "min_setup": 894,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRX1:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 1725,
                    "minv": 1417,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 936,
                    "min_hold": 0,
                    "min_setup": 894,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRXN": {
            "iopaths": [
                {
                    "from_pin": "ECLK",
                    "maxv": 847,
                    "minv": 725,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "SCLKOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 580,
                    "min_hold": 0,
                    "min_setup": 509,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRXN:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "ECLK",
                    "maxv": 1668,
                    "minv": 1553,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "SCLKOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 571,
                    "min_hold": 0,
                    "min_setup": 509,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:OREG": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 1914,
                    "minv": 1877,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 1916,
                    "minv": 1879,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 778,
                    "minv": 754,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 779,
                    "minv": 762,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 818,
                    "min_hold": 0,
                    "min_setup": 817,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 1032,
                    "min_hold": 0,
                    "min_setup": 973,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 589,
                    "min_hold": 0,
                    "min_setup": 589,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 601,
                    "min_hold": 0,
                    "min_setup": 601,
                    "pin": "TXDATA0"
                }
            ]
        },
        "IOLOGIC:OREG:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 1914,
                    "minv": 1877,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 1615,
                    "minv": 1578,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 818,
                    "min_hold": 0,
                    "min_setup": 817,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 1032,
                    "min_hold": 0,
                    "min_setup": 973,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 601,
                    "min_hold": 0,
                    "min_setup": 601,
                    "pin": "TXDATA0"
                }
            ]
        },
        "MULT18X36_CORE": {
            "iopaths": [
                {
                    "from_pin": "PH36",
                    "maxv": 833,
                    "minv": 63,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "PL36",
                    "maxv": 827,
                    "minv": 274,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 525,
                    "minv": 286,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1040,
                    "minv": 1040,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SGNED18H",
                    "maxv": 1399,
                    "minv": 1399,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SGNED18L",
                    "maxv": 940,
                    "minv": 717,
                    "to_pin": "P72"
                }
            ],
            "setupholds": []
        },
        "MULT18_CORE": {
            "iopaths": [
                {
                    "from_pin": "ARH",
                    "maxv": 1941,
                    "minv": 1620,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "ARHSIGN",
                    "maxv": 1883,
                    "minv": 1620,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "ARHSIGN",
                    "maxv": 148,
                    "minv": 122,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "ARL",
                    "maxv": 1931,
                    "minv": 1581,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRH",
                    "maxv": 1867,
                    "minv": 1512,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRHSIGN",
                    "maxv": 1865,
                    "minv": 1602,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRHSIGN",
                    "maxv": 140,
                    "minv": 119,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "BRL",
                    "maxv": 1947,
                    "minv": 1626,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PH18",
                    "maxv": 1115,
                    "minv": 392,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PL18",
                    "maxv": 1128,
                    "minv": 226,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PL18",
                    "maxv": 1399,
                    "minv": 1399,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 663,
                    "minv": 371,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1950,
                    "minv": 1950,
                    "to_pin": "P36"
                }
            ],
            "setupholds": []
        },
        "MULT36_CORE": {
            "iopaths": [
                {
                    "from_pin": "PH72",
                    "maxv": 501,
                    "minv": 193,
                    "to_pin": "PMH72"
                },
                {
                    "from_pin": "PH72",
                    "maxv": 501,
                    "minv": 193,
                    "to_pin": "PML72"
                },
                {
                    "from_pin": "PL72",
                    "maxv": 518,
                    "minv": 0,
                    "to_pin": "PMH72"
                },
                {
                    "from_pin": "PL72",
                    "maxv": 518,
                    "minv": 0,
                    "to_pin": "PML72"
                }
            ],
            "setupholds": []
        },
        "MULT9_CORE": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 395,
                    "minv": 263,
                    "to_pin": "AO"
                },
                {
                    "from_pin": "A",
                    "maxv": 253,
                    "minv": 186,
                    "to_pin": "AR"
                },
                {
                    "from_pin": "A",
                    "maxv": 1247,
                    "minv": 455,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 368,
                    "minv": 326,
                    "to_pin": "AOSIGNED"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 202,
                    "minv": 192,
                    "to_pin": "ARSIGNED"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 1223,
                    "minv": 865,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BR",
                    "maxv": 177,
                    "minv": 133,
                    "to_pin": "BO"
                },
                {
                    "from_pin": "BR",
                    "maxv": 299,
                    "minv": 155,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 142,
                    "minv": 133,
                    "to_pin": "BOSIGNED"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 1220,
                    "minv": 880,
                    "to_pin": "P18"
                }
            ],
            "setupholds": []
        },
        "MULT9_CORE:REGA1": {
            "iopaths": [
                {
                    "from_pin": "BR",
                    "maxv": 177,
                    "minv": 133,
                    "to_pin": "BO"
                },
                {
                    "from_pin": "BR",
                    "maxv": 299,
                    "minv": 155,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 142,
                    "minv": 133,
                    "to_pin": "BOSIGNED"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 1220,
                    "minv": 880,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 907,
                    "minv": 561,
                    "to_pin": "AO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 669,
                    "minv": 654,
                    "to_pin": "AOSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 805,
                    "minv": 501,
                    "to_pin": "AR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 521,
                    "minv": 504,
                    "to_pin": "ARSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1750,
                    "minv": 745,
                    "to_pin": "P18"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 733,
                    "min_hold": 0,
                    "min_setup": 590,
                    "pin": "A"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 792,
                    "min_hold": 0,
                    "min_setup": 646,
                    "pin": "ASIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1126,
                    "min_hold": 0,
                    "min_setup": 1074,
                    "pin": "CEA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1152,
                    "min_hold": 0,
                    "min_setup": 736,
                    "pin": "RSTA"
                }
            ]
        },
        "OXIDE_COMB:CCU2": {
            "iopaths": [
                {
                    "from_pin": "A0",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "A0",
                    "maxv": 483,
                    "minv": 436,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "A0",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "A1",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "A1",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "B0",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "B0",
                    "maxv": 483,
                    "minv": 436,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "B0",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "B1",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "B1",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "C0",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "C0",
                    "maxv": 483,
                    "minv": 436,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "C0",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "C1",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "C1",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "D0",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "D0",
                    "maxv": 483,
                    "minv": 436,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "D0",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "D1",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "D1",
                    "maxv": 347,
                    "minv": 269,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 230,
                    "minv": 182,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 309,
                    "minv": 257,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 58,
                    "minv": 49,
                    "to_pin": "FCO"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:DPRAM": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "B",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "C",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "D",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "WDI",
                    "maxv": 1116,
                    "minv": 953,
                    "to_pin": "F"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:LUT4": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "B",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "C",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                },
                {
                    "from_pin": "D",
                    "maxv": 234,
                    "minv": 197,
                    "to_pin": "F"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:WIDEFN9": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 299,
                    "minv": 267,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "B",
                    "maxv": 303,
                    "minv": 266,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "C",
                    "maxv": 299,
                    "minv": 267,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "D",
                    "maxv": 302,
                    "minv": 258,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "F1",
                    "maxv": 108,
                    "minv": 41,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "SEL",
                    "maxv": 170,
                    "minv": 142,
                    "to_pin": "OFX"
                }
            ],
            "setupholds": []
        },
        "OXIDE_FF:PPP:ASYNC": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 338,
                    "minv": 297,
                    "to_pin": "Q"
                },
                {
                    "from_pin": "LSR",
                    "maxv": 660,
                    "minv": 612,
                    "to_pin": "Q"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 214,
                    "min_hold": 0,
                    "min_setup": 200,
                    "pin": "CE"
                },
                {
                    "clock": "CLK",
                    "max_hold": 177,
                    "max_setup": 0,
                    "min_hold": 176,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 430,
                    "min_hold": 0,
                    "min_setup": 430,
                    "pin": "LSR"
                },
                {
                    "clock": "CLK",
                    "max_hold": 159,
                    "max_setup": 0,
                    "min_hold": 153,
                    "min_setup": 0,
                    "pin": "M"
                }
            ]
        },
        "OXIDE_FF:PPP:SYNC": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 338,
                    "minv": 297,
                    "to_pin": "Q"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 214,
                    "min_hold": 0,
                    "min_setup": 200,
                    "pin": "CE"
                },
                {
                    "clock": "CLK",
                    "max_hold": 177,
                    "max_setup": 0,
                    "min_hold": 176,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "CLK",
                    "max_hold": 45,
                    "max_setup": 226,
                    "min_hold": 45,
                    "min_setup": 214,
                    "pin": "LSR"
                },
                {
                    "clock": "CLK",
                    "max_hold": 159,
                    "max_setup": 0,
                    "min_hold": 153,
                    "min_setup": 0,
                    "pin": "M"
                }
            ]
        },
        "PDP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 3460,
                    "minv": 3460,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 3460,
                    "minv": 3460,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 61,
                    "max_setup": 18,
                    "min_hold": 61,
                    "min_setup": 18,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 96,
                    "max_setup": 338,
                    "min_hold": 96,
                    "min_setup": 338,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 97,
                    "max_setup": 0,
                    "min_hold": 97,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 127,
                    "max_setup": 294,
                    "min_hold": 127,
                    "min_setup": 294,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 250,
                    "min_hold": 0,
                    "min_setup": 250,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 267,
                    "min_hold": 0,
                    "min_setup": 267,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 248,
                    "min_hold": 0,
                    "min_setup": 248,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 266,
                    "min_hold": 0,
                    "min_setup": 266,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 93,
                    "max_setup": 110,
                    "min_hold": 93,
                    "min_setup": 110,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 83,
                    "max_setup": 57,
                    "min_hold": 83,
                    "min_setup": 57,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 144,
                    "max_setup": 7,
                    "min_hold": 144,
                    "min_setup": 7,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 138,
                    "max_setup": 9,
                    "min_hold": 138,
                    "min_setup": 9,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 150,
                    "max_setup": 9,
                    "min_hold": 150,
                    "min_setup": 9,
                    "pin": "RSTB"
                }
            ]
        },
        "PDPSC16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 1994,
                    "minv": 1994,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1979,
                    "minv": 1979,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 61,
                    "max_setup": 18,
                    "min_hold": 61,
                    "min_setup": 18,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 96,
                    "max_setup": 338,
                    "min_hold": 96,
                    "min_setup": 338,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 97,
                    "max_setup": 0,
                    "min_hold": 97,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 127,
                    "max_setup": 294,
                    "min_hold": 127,
                    "min_setup": 294,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 250,
                    "min_hold": 0,
                    "min_setup": 250,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 267,
                    "min_hold": 0,
                    "min_setup": 267,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 248,
                    "min_hold": 0,
                    "min_setup": 248,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 266,
                    "min_hold": 0,
                    "min_setup": 266,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 93,
                    "max_setup": 110,
                    "min_hold": 93,
                    "min_setup": 110,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 83,
                    "max_setup": 57,
                    "min_hold": 83,
                    "min_setup": 57,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 144,
                    "max_setup": 7,
                    "min_hold": 144,
                    "min_setup": 7,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 138,
                    "max_setup": 9,
                    "min_hold": 138,
                    "min_setup": 9,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 150,
                    "max_setup": 9,
                    "min_hold": 150,
                    "min_setup": 9,
                    "pin": "RSTB"
                }
            ]
        },
        "PIO:HSTL15D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 442,
                    "minv": 402,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3254,
                    "minv": 2979,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4264,
                    "minv": 3317,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 442,
                    "minv": 402,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 442,
                    "minv": 402,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1457,
                    "minv": 1349,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4257,
                    "minv": 1464,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 442,
                    "minv": 402,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3254,
                    "minv": 2979,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4264,
                    "minv": 3317,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 471,
                    "minv": 456,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 471,
                    "minv": 456,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1102,
                    "minv": 994,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2614,
                    "minv": 1974,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 471,
                    "minv": 456,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2337,
                    "minv": 1965,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4875,
                    "minv": 2136,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 471,
                    "minv": 456,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1000,
                    "minv": 973,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2840,
                    "minv": 1422,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 471,
                    "minv": 456,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2131,
                    "minv": 1987,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3656,
                    "minv": 2718,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12D": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 471,
                    "minv": 456,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2131,
                    "minv": 1987,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3656,
                    "minv": 2718,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1179,
                    "minv": 1012,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 452,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 452,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1063,
                    "minv": 1050,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5006,
                    "minv": 1245,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 452,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3271,
                    "minv": 2611,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5032,
                    "minv": 3093,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 452,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5448,
                    "minv": 4440,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5229,
                    "minv": 4406,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10R": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 428,
                    "minv": 424,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2686,
                    "minv": 2630,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6638,
                    "minv": 3131,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4863,
                    "minv": 4220,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8865,
                    "minv": 3168,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 9277,
                    "minv": 7094,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 12857,
                    "minv": 3193,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2342,
                    "minv": 2172,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4644,
                    "minv": 2790,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3387,
                    "minv": 3377,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4723,
                    "minv": 4005,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1076,
                    "minv": 1039,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5807,
                    "minv": 5360,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7153,
                    "minv": 4271,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1392,
                    "minv": 1347,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4221,
                    "minv": 3306,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6592,
                    "minv": 2709,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 7022,
                    "minv": 5560,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1079,
                    "minv": 1011,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5047,
                    "minv": 1883,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3426,
                    "minv": 2664,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5063,
                    "minv": 3816,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5715,
                    "minv": 4521,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7536,
                    "minv": 4496,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 959,
                    "minv": 931,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2636,
                    "minv": 1434,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2804,
                    "minv": 2535,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3690,
                    "minv": 2640,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 487,
                    "minv": 407,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4634,
                    "minv": 4341,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6232,
                    "minv": 2640,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2797,
                    "minv": 2657,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6429,
                    "minv": 2716,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4545,
                    "minv": 4259,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7423,
                    "minv": 2748,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8132,
                    "minv": 7325,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 11312,
                    "minv": 2767,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2104,
                    "minv": 2083,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4246,
                    "minv": 2468,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3368,
                    "minv": 2981,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4274,
                    "minv": 3643,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1409,
                    "minv": 1283,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5497,
                    "minv": 4679,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5889,
                    "minv": 4030,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 758,
                    "minv": 635,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1508,
                    "minv": 1362,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 4484,
                    "minv": 2841,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 758,
                    "minv": 635,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1124,
                    "minv": 1005,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4841,
                    "minv": 1734,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 758,
                    "minv": 635,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3631,
                    "minv": 2805,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4849,
                    "minv": 3492,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 758,
                    "minv": 635,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 983,
                    "minv": 890,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2822,
                    "minv": 1361,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 758,
                    "minv": 635,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2973,
                    "minv": 2736,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3546,
                    "minv": 2658,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 758,
                    "minv": 635,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4933,
                    "minv": 4669,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5951,
                    "minv": 2658,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2708,
                    "minv": 2580,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4970,
                    "minv": 2965,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4315,
                    "minv": 4240,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6296,
                    "minv": 2975,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7534,
                    "minv": 7489,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10306,
                    "minv": 2982,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2033,
                    "minv": 1959,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4380,
                    "minv": 2514,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3348,
                    "minv": 3240,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4454,
                    "minv": 3750,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5610,
                    "minv": 5251,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6643,
                    "minv": 4263,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1775,
                    "minv": 1748,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2755,
                    "minv": 1972,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2668,
                    "minv": 2534,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3547,
                    "minv": 1982,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4307,
                    "minv": 3856,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5114,
                    "minv": 1989,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1789,
                    "minv": 1751,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2934,
                    "minv": 2209,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2683,
                    "minv": 2533,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3510,
                    "minv": 2737,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1418,
                    "minv": 1357,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4336,
                    "minv": 3841,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4989,
                    "minv": 2741,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 967,
                    "minv": 875,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2902,
                    "minv": 2612,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3631,
                    "minv": 2162,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1632,
                    "minv": 1441,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 4721,
                    "minv": 3212,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7880,
                    "minv": 5416,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10522,
                    "minv": 2428,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1180,
                    "minv": 1064,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5319,
                    "minv": 1928,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3816,
                    "minv": 3425,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5322,
                    "minv": 4153,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6398,
                    "minv": 5654,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7846,
                    "minv": 5136,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1009,
                    "minv": 927,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3120,
                    "minv": 2954,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6432,
                    "minv": 3350,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5191,
                    "minv": 4962,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6433,
                    "minv": 5180,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 589,
                    "minv": 588,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1009,
                    "minv": 927,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3028,
                    "minv": 1463,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 5191,
                    "minv": 4962,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2216,
                    "minv": 1986,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3377,
                    "minv": 2127,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3774,
                    "minv": 3218,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4039,
                    "minv": 2137,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6337,
                    "minv": 6323,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7322,
                    "minv": 2144,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3493,
                    "minv": 3235,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5401,
                    "minv": 2946,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8625,
                    "minv": 7977,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 9749,
                    "minv": 2485,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 18567,
                    "minv": 14210,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 19617,
                    "minv": 1894,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2593,
                    "minv": 2411,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4916,
                    "minv": 2797,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5868,
                    "minv": 5762,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5985,
                    "minv": 4414,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 12223,
                    "minv": 9988,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10165,
                    "minv": 4424,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2228,
                    "minv": 1992,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3329,
                    "minv": 2081,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3752,
                    "minv": 3265,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4030,
                    "minv": 2083,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6469,
                    "minv": 6325,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7332,
                    "minv": 2078,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2266,
                    "minv": 2111,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3484,
                    "minv": 2506,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4344,
                    "minv": 3878,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4523,
                    "minv": 3116,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1476,
                    "minv": 1377,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7965,
                    "minv": 7324,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7564,
                    "minv": 3111,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2129,
                    "minv": 1932,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3728,
                    "minv": 2430,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3960,
                    "minv": 3565,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4662,
                    "minv": 2702,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7044,
                    "minv": 7005,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7910,
                    "minv": 2689,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3484,
                    "minv": 3157,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5816,
                    "minv": 3747,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8619,
                    "minv": 8290,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 9845,
                    "minv": 3803,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 16997,
                    "minv": 15848,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 18017,
                    "minv": 3573,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2514,
                    "minv": 2457,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5747,
                    "minv": 3159,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6385,
                    "minv": 5554,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6936,
                    "minv": 4994,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 11181,
                    "minv": 11034,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 12099,
                    "minv": 4999,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2046,
                    "minv": 1812,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3455,
                    "minv": 2268,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4165,
                    "minv": 2780,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4707,
                    "minv": 2413,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7934,
                    "minv": 5385,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 9220,
                    "minv": 2407,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2190,
                    "minv": 2068,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3854,
                    "minv": 2581,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4628,
                    "minv": 4033,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5026,
                    "minv": 3390,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1376,
                    "minv": 1305,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8086,
                    "minv": 8073,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8766,
                    "minv": 3382,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVDS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 463,
                    "minv": 453,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 782,
                    "minv": 779,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SLVS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 432,
                    "minv": 424,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 470,
                    "minv": 452,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2854,
                    "minv": 2481,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5278,
                    "minv": 3309,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 470,
                    "minv": 452,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 470,
                    "minv": 452,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1421,
                    "minv": 1329,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5268,
                    "minv": 1736,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 470,
                    "minv": 452,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2854,
                    "minv": 2481,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5278,
                    "minv": 3309,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 462,
                    "minv": 439,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2903,
                    "minv": 2634,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5711,
                    "minv": 3239,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 462,
                    "minv": 439,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 462,
                    "minv": 439,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1456,
                    "minv": 1349,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5703,
                    "minv": 1682,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 462,
                    "minv": 439,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2903,
                    "minv": 2634,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5711,
                    "minv": 3239,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SUBLVDS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 456,
                    "minv": 446,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PREADD9_CORE": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 605,
                    "minv": 187,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 336,
                    "minv": 187,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "B",
                    "maxv": 591,
                    "minv": 460,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 432,
                    "minv": 386,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 336,
                    "minv": 308,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "C",
                    "maxv": 1047,
                    "minv": 476,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "C",
                    "maxv": 1047,
                    "minv": 476,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "C",
                    "maxv": 548,
                    "minv": 345,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 397,
                    "minv": 356,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 356,
                    "to_pin": "BLSOSGND"
                }
            ],
            "setupholds": []
        },
        "PREADD9_CORE:BYPASS,REGBL": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 353,
                    "minv": 331,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 336,
                    "minv": 187,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 431,
                    "minv": 371,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 336,
                    "minv": 308,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 397,
                    "minv": 356,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 356,
                    "to_pin": "BLSOSGND"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 725,
                    "min_hold": 0,
                    "min_setup": 571,
                    "pin": "BLS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 715,
                    "min_hold": 0,
                    "min_setup": 590,
                    "pin": "BLSS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1135,
                    "min_hold": 0,
                    "min_setup": 886,
                    "pin": "RSTCL"
                }
            ]
        },
        "PREADD9_CORE:BYPASS,REGBL,REGBR0": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 397,
                    "minv": 356,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 356,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 852,
                    "minv": 481,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 689,
                    "minv": 665,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 743,
                    "minv": 481,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 592,
                    "minv": 589,
                    "to_pin": "BRSOSGND"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 814,
                    "min_hold": 0,
                    "min_setup": 691,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 725,
                    "min_hold": 0,
                    "min_setup": 571,
                    "pin": "BLS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 715,
                    "min_hold": 0,
                    "min_setup": 590,
                    "pin": "BLSS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 728,
                    "min_hold": 0,
                    "min_setup": 613,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1229,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1335,
                    "min_hold": 0,
                    "min_setup": 886,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1135,
                    "min_hold": 0,
                    "min_setup": 886,
                    "pin": "RSTCL"
                }
            ]
        },
        "PREADD9_CORE:REGBL": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 605,
                    "minv": 187,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 336,
                    "minv": 187,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "B",
                    "maxv": 591,
                    "minv": 460,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 432,
                    "minv": 386,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 336,
                    "minv": 308,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 397,
                    "minv": 356,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 356,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 566,
                    "minv": 536,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 862,
                    "minv": 821,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 865,
                    "min_hold": 0,
                    "min_setup": 627,
                    "pin": "C"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 911,
                    "min_hold": 0,
                    "min_setup": 887,
                    "pin": "CECL"
                }
            ]
        },
        "PREADD9_CORE:REGBL,REGBR0": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 397,
                    "minv": 356,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 356,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1014,
                    "minv": 481,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 689,
                    "minv": 668,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 743,
                    "minv": 481,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 592,
                    "minv": 589,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1001,
                    "minv": 991,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 814,
                    "min_hold": 0,
                    "min_setup": 691,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 728,
                    "min_hold": 0,
                    "min_setup": 613,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 865,
                    "min_hold": 0,
                    "min_setup": 627,
                    "pin": "C"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1229,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 911,
                    "min_hold": 0,
                    "min_setup": 887,
                    "pin": "CECL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1335,
                    "min_hold": 0,
                    "min_setup": 886,
                    "pin": "RSTB"
                }
            ]
        },
        "PREADD9_CORE:REGBR0": {
            "iopaths": [
                {
                    "from_pin": "C",
                    "maxv": 1047,
                    "minv": 476,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "C",
                    "maxv": 1047,
                    "minv": 476,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "C",
                    "maxv": 548,
                    "minv": 345,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 397,
                    "minv": 356,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 356,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1014,
                    "minv": 481,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 689,
                    "minv": 668,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 743,
                    "minv": 481,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 592,
                    "minv": 589,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1001,
                    "minv": 991,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 814,
                    "min_hold": 0,
                    "min_setup": 691,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 728,
                    "min_hold": 0,
                    "min_setup": 613,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1229,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1335,
                    "min_hold": 0,
                    "min_setup": 886,
                    "pin": "RSTB"
                }
            ]
        },
        "RAMW": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO1"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO2"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO3"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 300,
                    "max_setup": 0,
                    "min_hold": 295,
                    "min_setup": 0,
                    "pin": "A0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 270,
                    "max_setup": 0,
                    "min_hold": 269,
                    "min_setup": 0,
                    "pin": "A1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 300,
                    "max_setup": 0,
                    "min_hold": 295,
                    "min_setup": 0,
                    "pin": "B0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 270,
                    "max_setup": 0,
                    "min_hold": 269,
                    "min_setup": 0,
                    "pin": "B1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 300,
                    "max_setup": 0,
                    "min_hold": 295,
                    "min_setup": 0,
                    "pin": "C0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 270,
                    "max_setup": 0,
                    "min_hold": 269,
                    "min_setup": 0,
                    "pin": "C1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 300,
                    "max_setup": 0,
                    "min_hold": 295,
                    "min_setup": 0,
                    "pin": "D0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 270,
                    "max_setup": 0,
                    "min_hold": 269,
                    "min_setup": 0,
                    "pin": "D1"
                }
            ]
        },
        "REG18_CORE": {
            "iopaths": [
                {
                    "from_pin": "PM",
                    "maxv": 154,
                    "minv": 127,
                    "to_pin": "PP"
                }
            ],
            "setupholds": []
        },
        "REG18_CORE:REG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 449,
                    "minv": 381,
                    "to_pin": "PP"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1032,
                    "min_hold": 0,
                    "min_setup": 986,
                    "pin": "CEP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 621,
                    "min_hold": 0,
                    "min_setup": 527,
                    "pin": "PM"
                }
            ]
        },
        "SIOLOGIC:DELAY": {
            "iopaths": [
                {
                    "from_pin": "DI",
                    "maxv": 2033,
                    "minv": 1994,
                    "to_pin": "INDD"
                }
            ],
            "setupholds": []
        },
        "SIOLOGIC:IDDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 649,
                    "minv": 635,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 867,
                    "max_setup": 302,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "DI"
                }
            ]
        },
        "SIOLOGIC:IREG": {
            "iopaths": [
                {
                    "from_pin": "LSRIN",
                    "maxv": 750,
                    "minv": 735,
                    "to_pin": "INFF"
                },
                {
                    "from_pin": "SCLKIN",
                    "maxv": 512,
                    "minv": 502,
                    "to_pin": "INFF"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 158,
                    "min_hold": 0,
                    "min_setup": 155,
                    "pin": "CEIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 351,
                    "min_hold": 0,
                    "min_setup": 345,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 340,
                    "min_hold": 0,
                    "min_setup": 225,
                    "pin": "LSRIN"
                }
            ]
        },
        "SIOLOGIC:ODDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 647,
                    "minv": 635,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 242,
                    "min_hold": 0,
                    "min_setup": 237,
                    "pin": "TXDATA"
                }
            ]
        },
        "SIOLOGIC:ODDRX1:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 953,
                    "minv": 647,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 242,
                    "min_hold": 0,
                    "min_setup": 237,
                    "pin": "TXDATA"
                }
            ]
        },
        "SIOLOGIC:OREG": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 955,
                    "minv": 936,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 955,
                    "minv": 936,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 705,
                    "minv": 691,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 706,
                    "minv": 692,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 159,
                    "min_hold": 0,
                    "min_setup": 156,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 335,
                    "min_hold": 0,
                    "min_setup": 235,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 344,
                    "min_hold": 0,
                    "min_setup": 337,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 341,
                    "min_hold": 0,
                    "min_setup": 334,
                    "pin": "TXDATA0"
                }
            ]
        },
        "SIOLOGIC:OREG:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 955,
                    "minv": 936,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 706,
                    "minv": 692,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 159,
                    "min_hold": 0,
                    "min_setup": 156,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 335,
                    "min_hold": 0,
                    "min_setup": 235,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 344,
                    "min_hold": 0,
                    "min_setup": 337,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 341,
                    "min_hold": 0,
                    "min_setup": 334,
                    "pin": "TXDATA0"
                }
            ]
        },
        "SP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 1979,
                    "minv": 1979,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKB",
                    "max_hold": 97,
                    "max_setup": 0,
                    "min_hold": 97,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 127,
                    "max_setup": 294,
                    "min_hold": 127,
                    "min_setup": 294,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 267,
                    "min_hold": 0,
                    "min_setup": 267,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 266,
                    "min_hold": 0,
                    "min_setup": 266,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 54,
                    "max_setup": 201,
                    "min_hold": 54,
                    "min_setup": 201,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 150,
                    "max_setup": 9,
                    "min_hold": 150,
                    "min_setup": 9,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 111,
                    "max_setup": 178,
                    "min_hold": 111,
                    "min_setup": 178,
                    "pin": "WEB"
                }
            ]
        }
    }
}