fifo_generator.v,verilog,xil_defaultlib,../../../../test_clk_gen.srcs/sources_1/ip/fifo_generator/sim/fifo_generator.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
