Balancing Programmability and Silicon Efficiency of Heterogeneous Multicore Architectures