#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000187827483c0 .scope module, "Testbench" "Testbench" 2 5;
 .timescale -12 -12;
v00000187829ea540_0 .net "clock", 0 0, v0000018782748b40_0;  1 drivers
v00000187829ea5e0_0 .var "enable", 0 0;
S_00000187827489b0 .scope module, "clk1" "clk_gen" 2 10, 3 3 0, S_00000187827483c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "clk";
P_00000187829ea2d0 .param/l "DUTY" 1 3 10, +C4<00000000000000000000000001100100>;
P_00000187829ea308 .param/l "FREQ" 1 3 8, +C4<00000000000000000000000000011011>;
P_00000187829ea340 .param/l "PHASE" 1 3 9, +C4<00000000000000000000000000000000>;
P_00000187829ea378 .param/real "clk_off" 0 3 14, Cr<m0gfc1>; value=0.00000
P_00000187829ea3b0 .param/real "clk_on" 0 3 13, Cr<m4a12f684bda13000gfc7>; value=37.0370
P_00000187829ea3e8 .param/real "clk_pd" 0 3 12, Cr<m4a12f684bda13000gfc7>; value=37.0370
P_00000187829ea420 .param/real "quarter" 0 3 15, Cr<m4a12f684bda13000gfc5>; value=9.25926
P_00000187829ea458 .param/real "start_dly" 0 3 16, Cr<m0gfc1>; value=0.00000
v0000018782748b40_0 .var "clk", 0 0;
v00000187829b2dd0_0 .net "enable", 0 0, v00000187829ea5e0_0;  1 drivers
v00000187829ea4a0_0 .var "start_clk", 0 0;
E_00000187829d58d0 .event posedge, v00000187829ea4a0_0;
E_00000187829d5690/0 .event negedge, v00000187829b2dd0_0;
E_00000187829d5690/1 .event posedge, v00000187829b2dd0_0;
E_00000187829d5690 .event/or E_00000187829d5690/0, E_00000187829d5690/1;
    .scope S_00000187827489b0;
T_0 ;
    %vpi_call 3 21 "$display", "FREQ = %0d MHz", P_00000187829ea308 {0 0 0};
    %vpi_call 3 22 "$display", "PHASE = %0d deg", P_00000187829ea340 {0 0 0};
    %vpi_call 3 23 "$display", "DUTY = %0d %%", P_00000187829ea2d0 {0 0 0};
    %vpi_call 3 25 "$display", "PERIOD = %0.3f ns", P_00000187829ea3e8 {0 0 0};
    %vpi_call 3 26 "$display", "CLK_ON = %0.3f ns", P_00000187829ea3b0 {0 0 0};
    %vpi_call 3 27 "$display", "CLK_OFF = %0.3f ns", P_00000187829ea378 {0 0 0};
    %vpi_call 3 28 "$display", "QUARTER = %0.3f ns", P_00000187829ea420 {0 0 0};
    %vpi_call 3 29 "$display", "START_DELAY = %0.3f ns", P_00000187829ea458 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000187827489b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018782748b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187829ea4a0_0, 0;
    %end;
    .thread T_1;
    .scope S_00000187827489b0;
T_2 ;
    %wait E_00000187829d5690;
    %load/vec4 v00000187829b2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187829ea4a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187829ea4a0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000187827489b0;
T_3 ;
    %wait E_00000187829d58d0;
    %load/vec4 v00000187829ea4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018782748b40_0, 0, 1;
T_3.2 ;
    %load/vec4 v00000187829ea4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %delay 37, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018782748b40_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018782748b40_0, 0, 1;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018782748b40_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000187827483c0;
T_4 ;
    %vpi_call 2 16 "$dumpfile", "Testbench.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", v00000187829ea5e0_0, v00000187829ea540_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187829ea5e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187829ea5e0_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench.v";
    "./simu.v";
