

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Sep 15 03:13:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        8|        8|         7|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    267|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|    109|    -|
|Memory           |        0|   -|     61|     32|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    573|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    634|    613|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U55  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  48|    0|
    |mul_25ns_25ns_50_1_1_U53  |mul_25ns_25ns_50_1_1  |        0|   2|  0|  48|    0|
    |mux_3_2_16_1_1_U54        |mux_3_2_16_1_1        |        0|   0|  0|  13|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   3|  0| 109|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                   Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_U      |neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_1_table_ROM_AUTO_1R      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_U  |neural_network_Pipeline_VITIS_LOOP_28_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_U          |neural_network_Pipeline_VITIS_LOOP_28_2_f_x_lsb_table_ROM_AUTO_1R          |        0|  11|   6|    0|    32|   11|     1|          352|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                           |        0|  61|  32|    0|    96|   61|     3|         1952|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_550_p2            |         +|   0|  0|  27|          20|          20|
    |add_ln28_fu_268_p2             |         +|   0|  0|  10|           2|           1|
    |exp_x_msb_2_lsb_m_1_fu_560_p2  |         +|   0|  0|  32|          25|          25|
    |sum_4_fu_672_p2                |         +|   0|  0|  23|          16|          16|
    |y_l_fu_596_p2                  |         +|   0|  0|  32|          25|          25|
    |x_fu_290_p2                    |         -|   0|  0|  24|          17|          17|
    |and_ln202_fu_408_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_1_fu_402_p2         |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln202_fu_396_p2           |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln28_fu_262_p2            |      icmp|   0|  0|  10|           2|           2|
    |overf_1_fu_627_p2              |      icmp|   0|  0|  10|           2|           1|
    |or_ln202_1_fu_462_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_468_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_474_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_480_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_456_p2             |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_641_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln190_fu_588_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln274_fu_657_p3         |    select|   0|  0|  16|           1|           2|
    |y_2_fu_610_p3                  |    select|   0|  0|  22|           1|          22|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |overf_fu_334_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_1_fu_362_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_2_fu_376_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_3_fu_390_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_fu_348_p2            |       xor|   0|  0|   2|           1|           1|
    |y_fu_583_p2                    |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 267|         141|         163|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_3_fu_154               |   9|          2|    2|          4|
    |sum_fu_150               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |exp_x_msb_1_reg_769                    |  25|   0|   25|          0|
    |exp_x_msb_1_reg_769_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_reg_764            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_748                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_748_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_reg_742                        |  11|   0|   11|          0|
    |f_x_lsb_reg_742_pp0_iter2_reg          |  11|   0|   11|          0|
    |i_3_fu_154                             |   2|   0|    2|          0|
    |i_reg_701                              |   2|   0|    2|          0|
    |icmp_ln28_reg_706                      |   1|   0|    1|          0|
    |or_ln202_4_reg_737                     |   1|   0|    1|          0|
    |select_ln274_reg_780                   |  16|   0|   16|          0|
    |sum_fu_150                             |  16|   0|   16|          0|
    |tmp_2_reg_710                          |   1|   0|    1|          0|
    |tmp_reg_716                            |   4|   0|    4|          0|
    |tmp_reg_716_pp0_iter1_reg              |   4|   0|    4|          0|
    |trunc_ln217_reg_721                    |   2|   0|    2|          0|
    |trunc_ln2_reg_754                      |  19|   0|   19|          0|
    |y_lo_s_reg_775                         |  25|   0|   25|          0|
    |i_reg_701                              |  64|  32|    2|          0|
    |icmp_ln28_reg_706                      |  64|  32|    1|          0|
    |or_ln202_4_reg_737                     |  64|  32|    1|          0|
    |tmp_2_reg_710                          |  64|  32|    1|          0|
    |trunc_ln217_reg_721                    |  64|  32|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 573| 160|  260|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_28_2|  return value|
|layer2_output_0_01_reload  |   in|   16|     ap_none|                layer2_output_0_01_reload|        scalar|
|layer2_output_1_02_reload  |   in|   16|     ap_none|                layer2_output_1_02_reload|        scalar|
|layer2_output_2_03_reload  |   in|   16|     ap_none|                layer2_output_2_03_reload|        scalar|
|conv_i_i13_i_i8            |   in|   16|     ap_none|                          conv_i_i13_i_i8|        scalar|
|output_r_address0          |  out|    2|   ap_memory|                                 output_r|         array|
|output_r_ce0               |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_we0               |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_d0                |  out|   16|   ap_memory|                                 output_r|         array|
|sum_4_out                  |  out|   16|      ap_vld|                                sum_4_out|       pointer|
|sum_4_out_ap_vld           |  out|    1|      ap_vld|                                sum_4_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

