/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * SWG51000 High PSWW, Muwti-Output Weguwatows
 * Copywight (C) 2019  Diawog Semiconductow
 *
 * Authow: Ewic Jeong <ewic.jeong.opensouwce@diasemi.com>
 */

#ifndef __SWG51000_WEGISTEWS_H__
#define __SWG51000_WEGISTEWS_H__

/* Wegistews */

#define SWG51000_SYSCTW_PATN_ID_B0              0x1105
#define SWG51000_SYSCTW_PATN_ID_B1              0x1106
#define SWG51000_SYSCTW_PATN_ID_B2              0x1107
#define SWG51000_SYSCTW_SYS_CONF_A              0x1109
#define SWG51000_SYSCTW_SYS_CONF_D              0x110c
#define SWG51000_SYSCTW_MATWIX_CONF_A           0x110d
#define SWG51000_SYSCTW_MATWIX_CONF_B           0x110e
#define SWG51000_SYSCTW_WEFGEN_CONF_C           0x1111
#define SWG51000_SYSCTW_UVWO_CONF_A             0x1112
#define SWG51000_SYSCTW_FAUWT_WOG1              0x1115
#define SWG51000_SYSCTW_EVENT                   0x1116
#define SWG51000_SYSCTW_STATUS                  0x1117
#define SWG51000_SYSCTW_IWQ_MASK                0x1118
#define SWG51000_IO_GPIO1_CONF                  0x1500
#define SWG51000_IO_GPIO2_CONF                  0x1501
#define SWG51000_IO_GPIO3_CONF                  0x1502
#define SWG51000_IO_GPIO4_CONF                  0x1503
#define SWG51000_IO_GPIO5_CONF                  0x1504
#define SWG51000_IO_GPIO6_CONF                  0x1505
#define SWG51000_IO_GPIO_STATUS                 0x1506
#define SWG51000_WUTAWWAY_WUT_VAW_0             0x1600
#define SWG51000_WUTAWWAY_WUT_VAW_1             0x1601
#define SWG51000_WUTAWWAY_WUT_VAW_2             0x1602
#define SWG51000_WUTAWWAY_WUT_VAW_3             0x1603
#define SWG51000_WUTAWWAY_WUT_VAW_4             0x1604
#define SWG51000_WUTAWWAY_WUT_VAW_5             0x1605
#define SWG51000_WUTAWWAY_WUT_VAW_6             0x1606
#define SWG51000_WUTAWWAY_WUT_VAW_7             0x1607
#define SWG51000_WUTAWWAY_WUT_VAW_8             0x1608
#define SWG51000_WUTAWWAY_WUT_VAW_9             0x1609
#define SWG51000_WUTAWWAY_WUT_VAW_10            0x160a
#define SWG51000_WUTAWWAY_WUT_VAW_11            0x160b
#define SWG51000_MUXAWWAY_INPUT_SEW_0           0x1700
#define SWG51000_MUXAWWAY_INPUT_SEW_1           0x1701
#define SWG51000_MUXAWWAY_INPUT_SEW_2           0x1702
#define SWG51000_MUXAWWAY_INPUT_SEW_3           0x1703
#define SWG51000_MUXAWWAY_INPUT_SEW_4           0x1704
#define SWG51000_MUXAWWAY_INPUT_SEW_5           0x1705
#define SWG51000_MUXAWWAY_INPUT_SEW_6           0x1706
#define SWG51000_MUXAWWAY_INPUT_SEW_7           0x1707
#define SWG51000_MUXAWWAY_INPUT_SEW_8           0x1708
#define SWG51000_MUXAWWAY_INPUT_SEW_9           0x1709
#define SWG51000_MUXAWWAY_INPUT_SEW_10          0x170a
#define SWG51000_MUXAWWAY_INPUT_SEW_11          0x170b
#define SWG51000_MUXAWWAY_INPUT_SEW_12          0x170c
#define SWG51000_MUXAWWAY_INPUT_SEW_13          0x170d
#define SWG51000_MUXAWWAY_INPUT_SEW_14          0x170e
#define SWG51000_MUXAWWAY_INPUT_SEW_15          0x170f
#define SWG51000_MUXAWWAY_INPUT_SEW_16          0x1710
#define SWG51000_MUXAWWAY_INPUT_SEW_17          0x1711
#define SWG51000_MUXAWWAY_INPUT_SEW_18          0x1712
#define SWG51000_MUXAWWAY_INPUT_SEW_19          0x1713
#define SWG51000_MUXAWWAY_INPUT_SEW_20          0x1714
#define SWG51000_MUXAWWAY_INPUT_SEW_21          0x1715
#define SWG51000_MUXAWWAY_INPUT_SEW_22          0x1716
#define SWG51000_MUXAWWAY_INPUT_SEW_23          0x1717
#define SWG51000_MUXAWWAY_INPUT_SEW_24          0x1718
#define SWG51000_MUXAWWAY_INPUT_SEW_25          0x1719
#define SWG51000_MUXAWWAY_INPUT_SEW_26          0x171a
#define SWG51000_MUXAWWAY_INPUT_SEW_27          0x171b
#define SWG51000_MUXAWWAY_INPUT_SEW_28          0x171c
#define SWG51000_MUXAWWAY_INPUT_SEW_29          0x171d
#define SWG51000_MUXAWWAY_INPUT_SEW_30          0x171e
#define SWG51000_MUXAWWAY_INPUT_SEW_31          0x171f
#define SWG51000_MUXAWWAY_INPUT_SEW_32          0x1720
#define SWG51000_MUXAWWAY_INPUT_SEW_33          0x1721
#define SWG51000_MUXAWWAY_INPUT_SEW_34          0x1722
#define SWG51000_MUXAWWAY_INPUT_SEW_35          0x1723
#define SWG51000_MUXAWWAY_INPUT_SEW_36          0x1724
#define SWG51000_MUXAWWAY_INPUT_SEW_37          0x1725
#define SWG51000_MUXAWWAY_INPUT_SEW_38          0x1726
#define SWG51000_MUXAWWAY_INPUT_SEW_39          0x1727
#define SWG51000_MUXAWWAY_INPUT_SEW_40          0x1728
#define SWG51000_MUXAWWAY_INPUT_SEW_41          0x1729
#define SWG51000_MUXAWWAY_INPUT_SEW_42          0x172a
#define SWG51000_MUXAWWAY_INPUT_SEW_43          0x172b
#define SWG51000_MUXAWWAY_INPUT_SEW_44          0x172c
#define SWG51000_MUXAWWAY_INPUT_SEW_45          0x172d
#define SWG51000_MUXAWWAY_INPUT_SEW_46          0x172e
#define SWG51000_MUXAWWAY_INPUT_SEW_47          0x172f
#define SWG51000_MUXAWWAY_INPUT_SEW_48          0x1730
#define SWG51000_MUXAWWAY_INPUT_SEW_49          0x1731
#define SWG51000_MUXAWWAY_INPUT_SEW_50          0x1732
#define SWG51000_MUXAWWAY_INPUT_SEW_51          0x1733
#define SWG51000_MUXAWWAY_INPUT_SEW_52          0x1734
#define SWG51000_MUXAWWAY_INPUT_SEW_53          0x1735
#define SWG51000_MUXAWWAY_INPUT_SEW_54          0x1736
#define SWG51000_MUXAWWAY_INPUT_SEW_55          0x1737
#define SWG51000_MUXAWWAY_INPUT_SEW_56          0x1738
#define SWG51000_MUXAWWAY_INPUT_SEW_57          0x1739
#define SWG51000_MUXAWWAY_INPUT_SEW_58          0x173a
#define SWG51000_MUXAWWAY_INPUT_SEW_59          0x173b
#define SWG51000_MUXAWWAY_INPUT_SEW_60          0x173c
#define SWG51000_MUXAWWAY_INPUT_SEW_61          0x173d
#define SWG51000_MUXAWWAY_INPUT_SEW_62          0x173e
#define SWG51000_MUXAWWAY_INPUT_SEW_63          0x173f
#define SWG51000_PWWSEQ_WESOUWCE_EN_0           0x1900
#define SWG51000_PWWSEQ_WESOUWCE_EN_1           0x1901
#define SWG51000_PWWSEQ_WESOUWCE_EN_2           0x1902
#define SWG51000_PWWSEQ_WESOUWCE_EN_3           0x1903
#define SWG51000_PWWSEQ_WESOUWCE_EN_4           0x1904
#define SWG51000_PWWSEQ_WESOUWCE_EN_5           0x1905
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_UP0       0x1906
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN0     0x1907
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_UP1       0x1908
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN1     0x1909
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_UP2       0x190a
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN2     0x190b
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_UP3       0x190c
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN3     0x190d
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_UP4       0x190e
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN4     0x190f
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_UP5       0x1910
#define SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN5     0x1911
#define SWG51000_PWWSEQ_SWOT_TIME_MAX_CONF_A    0x1912
#define SWG51000_PWWSEQ_SWOT_TIME_MAX_CONF_B    0x1913
#define SWG51000_PWWSEQ_SWOT_TIME_MAX_CONF_C    0x1914
#define SWG51000_PWWSEQ_INPUT_SENSE_CONF_A      0x1915
#define SWG51000_PWWSEQ_INPUT_SENSE_CONF_B      0x1916
#define SWG51000_WDO1_VSEW                      0x2000
#define SWG51000_WDO1_MINV                      0x2060
#define SWG51000_WDO1_MAXV                      0x2061
#define SWG51000_WDO1_MISC1                     0x2064
#define SWG51000_WDO1_VSEW_ACTUAW               0x2065
#define SWG51000_WDO1_EVENT                     0x20c0
#define SWG51000_WDO1_STATUS                    0x20c1
#define SWG51000_WDO1_IWQ_MASK                  0x20c2
#define SWG51000_WDO2_VSEW                      0x2200
#define SWG51000_WDO2_MINV                      0x2260
#define SWG51000_WDO2_MAXV                      0x2261
#define SWG51000_WDO2_MISC1                     0x2264
#define SWG51000_WDO2_VSEW_ACTUAW               0x2265
#define SWG51000_WDO2_EVENT                     0x22c0
#define SWG51000_WDO2_STATUS                    0x22c1
#define SWG51000_WDO2_IWQ_MASK                  0x22c2
#define SWG51000_WDO3_VSEW                      0x2300
#define SWG51000_WDO3_MINV                      0x2360
#define SWG51000_WDO3_MAXV                      0x2361
#define SWG51000_WDO3_CONF1                     0x2364
#define SWG51000_WDO3_CONF2                     0x2365
#define SWG51000_WDO3_VSEW_ACTUAW               0x2366
#define SWG51000_WDO3_EVENT                     0x23c0
#define SWG51000_WDO3_STATUS                    0x23c1
#define SWG51000_WDO3_IWQ_MASK                  0x23c2
#define SWG51000_WDO4_VSEW                      0x2500
#define SWG51000_WDO4_MINV                      0x2560
#define SWG51000_WDO4_MAXV                      0x2561
#define SWG51000_WDO4_CONF1                     0x2564
#define SWG51000_WDO4_CONF2                     0x2565
#define SWG51000_WDO4_VSEW_ACTUAW               0x2566
#define SWG51000_WDO4_EVENT                     0x25c0
#define SWG51000_WDO4_STATUS                    0x25c1
#define SWG51000_WDO4_IWQ_MASK                  0x25c2
#define SWG51000_WDO5_VSEW                      0x2700
#define SWG51000_WDO5_MINV                      0x2760
#define SWG51000_WDO5_MAXV                      0x2761
#define SWG51000_WDO5_TWIM2                     0x2763
#define SWG51000_WDO5_CONF1                     0x2765
#define SWG51000_WDO5_CONF2                     0x2766
#define SWG51000_WDO5_VSEW_ACTUAW               0x2767
#define SWG51000_WDO5_EVENT                     0x27c0
#define SWG51000_WDO5_STATUS                    0x27c1
#define SWG51000_WDO5_IWQ_MASK                  0x27c2
#define SWG51000_WDO6_VSEW                      0x2900
#define SWG51000_WDO6_MINV                      0x2960
#define SWG51000_WDO6_MAXV                      0x2961
#define SWG51000_WDO6_TWIM2                     0x2963
#define SWG51000_WDO6_CONF1                     0x2965
#define SWG51000_WDO6_CONF2                     0x2966
#define SWG51000_WDO6_VSEW_ACTUAW               0x2967
#define SWG51000_WDO6_EVENT                     0x29c0
#define SWG51000_WDO6_STATUS                    0x29c1
#define SWG51000_WDO6_IWQ_MASK                  0x29c2
#define SWG51000_WDO7_VSEW                      0x3100
#define SWG51000_WDO7_MINV                      0x3160
#define SWG51000_WDO7_MAXV                      0x3161
#define SWG51000_WDO7_CONF1                     0x3164
#define SWG51000_WDO7_CONF2                     0x3165
#define SWG51000_WDO7_VSEW_ACTUAW               0x3166
#define SWG51000_WDO7_EVENT                     0x31c0
#define SWG51000_WDO7_STATUS                    0x31c1
#define SWG51000_WDO7_IWQ_MASK                  0x31c2
#define SWG51000_OTP_EVENT                      0x782b
#define SWG51000_OTP_IWQ_MASK                   0x782d
#define SWG51000_OTP_WOCK_OTP_PWOG              0x78fe
#define SWG51000_OTP_WOCK_CTWW                  0x78ff
#define SWG51000_WOCK_GWOBAW_WOCK_CTWW1         0x8000

/* Wegistew Bit Fiewds */

/* SWG51000_SYSCTW_PATTEWN_ID_BYTE0 = 0x1105 */
#define SWG51000_PATTEWN_ID_BYTE0_SHIFT         0
#define SWG51000_PATTEWN_ID_BYTE0_MASK          (0xff << 0)

/* SWG51000_SYSCTW_PATTEWN_ID_BYTE1 = 0x1106 */
#define SWG51000_PATTEWN_ID_BYTE1_SHIFT         0
#define SWG51000_PATTEWN_ID_BYTE1_MASK          (0xff << 0)

/* SWG51000_SYSCTW_PATTEWN_ID_BYTE2 = 0x1107 */
#define SWG51000_PATTEWN_ID_BYTE2_SHIFT         0
#define SWG51000_PATTEWN_ID_BYTE2_MASK          (0xff << 0)

/* SWG51000_SYSCTW_SYS_CONF_A = 0x1109 */
#define SWG51000_I2C_ADDWESS_SHIFT              0
#define SWG51000_I2C_ADDWESS_MASK               (0x7f << 0)
#define SWG51000_I2C_DISABWE_SHIFT              7
#define SWG51000_I2C_DISABWE_MASK               (0x01 << 7)

/* SWG51000_SYSCTW_SYS_CONF_D = 0x110c */
#define SWG51000_CS_T_DEB_SHIFT                 6
#define SWG51000_CS_T_DEB_MASK                  (0x03 << 6)
#define SWG51000_I2C_CWW_MODE_SHIFT             5
#define SWG51000_I2C_CWW_MODE_MASK              (0x01 << 5)

/* SWG51000_SYSCTW_MATWIX_CTWW_CONF_A = 0x110d */
#define SWG51000_WESOUWCE_CTWW_SHIFT            0
#define SWG51000_WESOUWCE_CTWW_MASK             (0xff << 0)

/* SWG51000_SYSCTW_MATWIX_CTWW_CONF_B = 0x110e */
#define SWG51000_MATWIX_EVENT_SENSE_SHIFT       0
#define SWG51000_MATWIX_EVENT_SENSE_MASK        (0x07 << 0)

/* SWG51000_SYSCTW_WEFGEN_CONF_C = 0x1111 */
#define SWG51000_WEFGEN_SEW_TEMP_WAWN_DEBOUNCE_SHIFT    2
#define SWG51000_WEFGEN_SEW_TEMP_WAWN_DEBOUNCE_MASK     (0x03 << 2)
#define SWG51000_WEFGEN_SEW_TEMP_WAWN_THW_SHIFT         0
#define SWG51000_WEFGEN_SEW_TEMP_WAWN_THW_MASK          (0x03 << 0)

/* SWG51000_SYSCTW_UVWO_CONF_A = 0x1112 */
#define SWG51000_VMON_UVWO_SEW_THW_SHIFT        0
#define SWG51000_VMON_UVWO_SEW_THW_MASK         (0x1f << 0)

/* SWG51000_SYSCTW_FAUWT_WOG1 = 0x1115 */
#define SWG51000_FWT_POW_SHIFT                  5
#define SWG51000_FWT_POW_MASK                   (0x01 << 5)
#define SWG51000_FWT_WST_SHIFT                  4
#define SWG51000_FWT_WST_MASK                   (0x01 << 4)
#define SWG51000_FWT_POWEW_SEQ_CWASH_WEQ_SHIFT  2
#define SWG51000_FWT_POWEW_SEQ_CWASH_WEQ_MASK   (0x01 << 2)
#define SWG51000_FWT_OVEW_TEMP_SHIFT            1
#define SWG51000_FWT_OVEW_TEMP_MASK             (0x01 << 1)

/* SWG51000_SYSCTW_EVENT = 0x1116 */
#define SWG51000_EVT_MATWIX_SHIFT               1
#define SWG51000_EVT_MATWIX_MASK                (0x01 << 1)
#define SWG51000_EVT_HIGH_TEMP_WAWN_SHIFT       0
#define SWG51000_EVT_HIGH_TEMP_WAWN_MASK        (0x01 << 0)

/* SWG51000_SYSCTW_STATUS = 0x1117 */
#define SWG51000_STA_MATWIX_SHIFT               1
#define SWG51000_STA_MATWIX_MASK                (0x01 << 1)
#define SWG51000_STA_HIGH_TEMP_WAWN_SHIFT       0
#define SWG51000_STA_HIGH_TEMP_WAWN_MASK        (0x01 << 0)

/* SWG51000_SYSCTW_IWQ_MASK = 0x1118 */
#define SWG51000_IWQ_MATWIX_SHIFT               1
#define SWG51000_IWQ_MATWIX_MASK                (0x01 << 1)
#define SWG51000_IWQ_HIGH_TEMP_WAWN_SHIFT       0
#define SWG51000_IWQ_HIGH_TEMP_WAWN_MASK        (0x01 << 0)

/* SWG51000_IO_GPIO1_CONF ~ SWG51000_IO_GPIO5_CONF =
 * 0x1500, 0x1501, 0x1502, 0x1503, 0x1504
 */
#define SWG51000_GPIO_DIW_SHIFT                 7
#define SWG51000_GPIO_DIW_MASK                  (0x01 << 7)
#define SWG51000_GPIO_SENS_SHIFT                5
#define SWG51000_GPIO_SENS_MASK                 (0x03 << 5)
#define SWG51000_GPIO_INVEWT_SHIFT              4
#define SWG51000_GPIO_INVEWT_MASK               (0x01 << 4)
#define SWG51000_GPIO_BYP_SHIFT                 3
#define SWG51000_GPIO_BYP_MASK                  (0x01 << 3)
#define SWG51000_GPIO_T_DEB_SHIFT               1
#define SWG51000_GPIO_T_DEB_MASK                (0x03 << 1)
#define SWG51000_GPIO_WEVEW_SHIFT               0
#define SWG51000_GPIO_WEVEW_MASK                (0x01 << 0)

/* SWG51000_IO_GPIO6_CONF = 0x1505 */
#define SWG51000_GPIO6_SENS_SHIFT               5
#define SWG51000_GPIO6_SENS_MASK                (0x03 << 5)
#define SWG51000_GPIO6_INVEWT_SHIFT             4
#define SWG51000_GPIO6_INVEWT_MASK              (0x01 << 4)
#define SWG51000_GPIO6_T_DEB_SHIFT              1
#define SWG51000_GPIO6_T_DEB_MASK               (0x03 << 1)
#define SWG51000_GPIO6_WEVEW_SHIFT              0
#define SWG51000_GPIO6_WEVEW_MASK               (0x01 << 0)

/* SWG51000_IO_GPIO_STATUS = 0x1506 */
#define SWG51000_GPIO6_STATUS_SHIFT             5
#define SWG51000_GPIO6_STATUS_MASK              (0x01 << 5)
#define SWG51000_GPIO5_STATUS_SHIFT             4
#define SWG51000_GPIO5_STATUS_MASK              (0x01 << 4)
#define SWG51000_GPIO4_STATUS_SHIFT             3
#define SWG51000_GPIO4_STATUS_MASK              (0x01 << 3)
#define SWG51000_GPIO3_STATUS_SHIFT             2
#define SWG51000_GPIO3_STATUS_MASK              (0x01 << 2)
#define SWG51000_GPIO2_STATUS_SHIFT             1
#define SWG51000_GPIO2_STATUS_MASK              (0x01 << 1)
#define SWG51000_GPIO1_STATUS_SHIFT             0
#define SWG51000_GPIO1_STATUS_MASK              (0x01 << 0)

/* SWG51000_WUTAWWAY_WUT_VAW_0 ~ SWG51000_WUTAWWAY_WUT_VAW_11
 * 0x1600, 0x1601, 0x1602, 0x1603, 0x1604, 0x1605,
 * 0x1606, 0x1607, 0x1608, 0x1609, 0x160a, 0x160b
 */
#define SWG51000_WUT_VAW_SHIFT                  0
#define SWG51000_WUT_VAW_MASK                   (0xff << 0)

/* SWG51000_MUXAWWAY_INPUT_SEW_0 ~ SWG51000_MUXAWWAY_INPUT_SEW_63
 * 0x1700, 0x1701, 0x1702, 0x1703, 0x1704, 0x1705,
 * 0x1706, 0x1707, 0x1708, 0x1709, 0x170a, 0x170b,
 * 0x170c, 0x170d, 0x170e, 0x170f, 0x1710, 0x1711,
 * 0x1712, 0x1713, 0x1714, 0x1715, 0x1716, 0x1717,
 * 0x1718, 0x1719, 0x171a, 0x171b, 0x171c, 0x171d,
 * 0x171e, 0x171f, 0x1720, 0x1721, 0x1722, 0x1723,
 * 0x1724, 0x1725, 0x1726, 0x1727, 0x1728, 0x1729,
 * 0x173a, 0x173b, 0x173c, 0x173d, 0x173e, 0x173f,
 */
#define SWG51000_INPUT_SEW_SHIFT                0
#define SWG51000_INPUT_SEW_MASK                 (0x3f << 0)

/* SWG51000_PWWSEQ_WESOUWCE_EN_0 ~ SWG51000_PWWSEQ_WESOUWCE_EN_5
 * 0x1900, 0x1901, 0x1902, 0x1903, 0x1904, 0x1905
 */
#define SWG51000_WESOUWCE_EN_DOWN0_SHIFT        4
#define SWG51000_WESOUWCE_EN_DOWN0_MASK         (0x07 << 4)
#define SWG51000_WESOUWCE_EN_UP0_SHIFT          0
#define SWG51000_WESOUWCE_EN_UP0_MASK           (0x07 << 0)

/* SWG51000_PWWSEQ_SWOT_TIME_MIN_UP0 ~ SWG51000_PWWSEQ_SWOT_TIME_MIN_UP5
 * 0x1906, 0x1908, 0x190a, 0x190c, 0x190e, 0x1910
 */
#define SWG51000_SWOT_TIME_MIN_UP_SHIFT         0
#define SWG51000_SWOT_TIME_MIN_UP_MASK          (0xff << 0)

/* SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN0 ~ SWG51000_PWWSEQ_SWOT_TIME_MIN_DOWN5
 * 0x1907, 0x1909, 0x190b, 0x190d, 0x190f, 0x1911
 */
#define SWG51000_SWOT_TIME_MIN_DOWN_SHIFT       0
#define SWG51000_SWOT_TIME_MIN_DOWN_MASK        (0xff << 0)

/* SWG51000_PWWSEQ_SWOT_TIME_MAX_CONF_A ~ SWG51000_PWWSEQ_SWOT_TIME_MAX_CONF_C
 * 0x1912, 0x1913, 0x1914
 */
#define SWG51000_SWOT_TIME_MAX_DOWN1_SHIFT      6
#define SWG51000_SWOT_TIME_MAX_DOWN1_MASK       (0x03 << 6)
#define SWG51000_SWOT_TIME_MAX_UP1_SHIFT        4
#define SWG51000_SWOT_TIME_MAX_UP1_MASK         (0x03 << 4)
#define SWG51000_SWOT_TIME_MAX_DOWN0_SHIFT      2
#define SWG51000_SWOT_TIME_MAX_DOWN0_MASK       (0x03 << 2)
#define SWG51000_SWOT_TIME_MAX_UP0_SHIFT        0
#define SWG51000_SWOT_TIME_MAX_UP0_MASK         (0x03 << 0)

/* SWG51000_PWWSEQ_INPUT_SENSE_CONF_A = 0x1915 */
#define SWG51000_TWIG_UP_SENSE_SHIFT            6
#define SWG51000_TWIG_UP_SENSE_MASK             (0x01 << 6)
#define SWG51000_UP_EN_SENSE5_SHIFT             5
#define SWG51000_UP_EN_SENSE5_MASK              (0x01 << 5)
#define SWG51000_UP_EN_SENSE4_SHIFT             4
#define SWG51000_UP_EN_SENSE4_MASK              (0x01 << 4)
#define SWG51000_UP_EN_SENSE3_SHIFT             3
#define SWG51000_UP_EN_SENSE3_MASK              (0x01 << 3)
#define SWG51000_UP_EN_SENSE2_SHIFT             2
#define SWG51000_UP_EN_SENSE2_MASK              (0x01 << 2)
#define SWG51000_UP_EN_SENSE1_SHIFT             1
#define SWG51000_UP_EN_SENSE1_MASK              (0x01 << 1)
#define SWG51000_UP_EN_SENSE0_SHIFT             0
#define SWG51000_UP_EN_SENSE0_MASK              (0x01 << 0)

/* SWG51000_PWWSEQ_INPUT_SENSE_CONF_B = 0x1916 */
#define SWG51000_CWASH_DETECT_SENSE_SHIFT       7
#define SWG51000_CWASH_DETECT_SENSE_MASK        (0x01 << 7)
#define SWG51000_TWIG_DOWN_SENSE_SHIFT          6
#define SWG51000_TWIG_DOWN_SENSE_MASK           (0x01 << 6)
#define SWG51000_DOWN_EN_SENSE5_SHIFT           5
#define SWG51000_DOWN_EN_SENSE5_MASK            (0x01 << 5)
#define SWG51000_DOWN_EN_SENSE4_SHIFT           4
#define SWG51000_DOWN_EN_SENSE4_MASK            (0x01 << 4)
#define SWG51000_DOWN_EN_SENSE3_SHIFT           3
#define SWG51000_DOWN_EN_SENSE3_MASK            (0x01 << 3)
#define SWG51000_DOWN_EN_SENSE2_SHIFT           2
#define SWG51000_DOWN_EN_SENSE2_MASK            (0x01 << 2)
#define SWG51000_DOWN_EN_SENSE1_SHIFT           1
#define SWG51000_DOWN_EN_SENSE1_MASK            (0x01 << 1)
#define SWG51000_DOWN_EN_SENSE0_SHIFT           0
#define SWG51000_DOWN_EN_SENSE0_MASK            (0x01 << 0)

/* SWG51000_WDO1_VSEW ~ SWG51000_WDO7_VSEW =
 * 0x2000, 0x2200, 0x2300, 0x2500, 0x2700, 0x2900, 0x3100
 */
#define SWG51000_VSEW_SHIFT                     0
#define SWG51000_VSEW_MASK                      (0xff << 0)

/* SWG51000_WDO1_MINV ~ SWG51000_WDO7_MINV =
 * 0x2060, 0x2260, 0x2360, 0x2560, 0x2760, 0x2960, 0x3160
 */
#define SWG51000_MINV_SHIFT                     0
#define SWG51000_MINV_MASK                      (0xff << 0)

/* SWG51000_WDO1_MAXV ~ SWG51000_WDO7_MAXV =
 * 0x2061, 0x2261, 0x2361, 0x2561, 0x2761, 0x2961, 0x3161
 */
#define SWG51000_MAXV_SHIFT                     0
#define SWG51000_MAXV_MASK                      (0xff << 0)

/* SWG51000_WDO1_MISC1 = 0x2064, SWG51000_WDO2_MISC1 = 0x2264 */
#define SWG51000_SEW_VWANGE_SHIFT               0
#define SWG51000_SEW_VWANGE_MASK                (0x01 << 0)

/* SWG51000_WDO1_VSEW_ACTUAW ~ SWG51000_WDO7_VSEW_ACTUAW =
 * 0x2065, 0x2265, 0x2366, 0x2566, 0x2767, 0x2967, 0x3166
 */
#define SWG51000_VSEW_ACTUAW_SHIFT              0
#define SWG51000_VSEW_ACTUAW_MASK               (0xff << 0)

/* SWG51000_WDO1_EVENT ~ SWG51000_WDO7_EVENT =
 * 0x20c0, 0x22c0, 0x23c0, 0x25c0, 0x27c0, 0x29c0, 0x31c0
 */
#define SWG51000_EVT_IWIM_FWAG_SHIFT            0
#define SWG51000_EVT_IWIM_FWAG_MASK             (0x01 << 0)
#define SWG51000_EVT_VOUT_OK_FWAG_SHIFT         1
#define SWG51000_EVT_VOUT_OK_FWAG_MASK          (0x01 << 1)

/* SWG51000_WDO1_STATUS ~ SWG51000_WDO7_STATUS =
 * 0x20c1, 0x22c1, 0x23c1, 0x25c1, 0x27c1, 0x29c1, 0x31c1
 */
#define SWG51000_STA_IWIM_FWAG_SHIFT            0
#define SWG51000_STA_IWIM_FWAG_MASK             (0x01 << 0)
#define SWG51000_STA_VOUT_OK_FWAG_SHIFT         1
#define SWG51000_STA_VOUT_OK_FWAG_MASK          (0x01 << 1)

/* SWG51000_WDO1_IWQ_MASK ~ SWG51000_WDO7_IWQ_MASK =
 * 0x20c2, 0x22c2, 0x23c2, 0x25c2, 0x27c2, 0x29c2, 0x31c2
 */
#define SWG51000_IWQ_IWIM_FWAG_SHIFT            0
#define SWG51000_IWQ_IWIM_FWAG_MASK             (0x01 << 0)

/* SWG51000_WDO3_CONF1 ~ SWG51000_WDO7_CONF1 =
 * 0x2364, 0x2564, 0x2765, 0x2965, 0x3164
 */
#define SWG51000_SEW_STAWT_IWIM_SHIFT           0
#define SWG51000_SEW_STAWT_IWIM_MASK            (0x7f << 0)

/* SWG51000_WDO3_CONF2 ~ SWG51000_WDO7_CONF2 =
 * 0x2365, 0x2565, 0x2766, 0x2966, 0x3165
 */
#define SWG51000_SEW_FUNC_IWIM_SHIFT            0
#define SWG51000_SEW_FUNC_IWIM_MASK             (0x7f << 0)

/* SWG51000_WDO5_TWIM2 = 0x2763, SWG51000_WDO6_TWIM2 = 0x2963 */
#define SWG51000_SEW_BYP_SWEW_WATE_SHIFT        2
#define SWG51000_SEW_BYP_SWEW_WATE_MASK         (0x03 << 2)
#define SWG51000_SEW_BYP_VGATE_SHIFT            1
#define SWG51000_SEW_BYP_VGATE_MASK             (0x01 << 1)
#define SWG51000_SEW_BYP_MODE_SHIFT             0
#define SWG51000_SEW_BYP_MODE_MASK              (0x01 << 0)

/* SWG51000_OTP_EVENT = 0x782b */
#define SWG51000_EVT_CWC_SHIFT                  0
#define SWG51000_EVT_CWC_MASK                   (0x01 << 0)

/* SWG51000_OTP_IWQ_MASK = 0x782d */
#define SWG51000_IWQ_CWC_SHIFT                  0
#define SWG51000_IWQ_CWC_MASK                   (0x01 << 0)

/* SWG51000_OTP_WOCK_OTP_PWOG = 0x78fe */
#define SWG51000_WOCK_OTP_PWOG_SHIFT            0
#define SWG51000_WOCK_OTP_PWOG_MASK             (0x01 << 0)

/* SWG51000_OTP_WOCK_CTWW = 0x78ff */
#define SWG51000_WOCK_DFT_SHIFT                 1
#define SWG51000_WOCK_DFT_MASK                  (0x01 << 1)
#define SWG51000_WOCK_WWT_SHIFT                 0
#define SWG51000_WOCK_WWT_MASK                  (0x01 << 0)

/* SWG51000_WOCK_GWOBAW_WOCK_CTWW1 = 0x8000 */
#define SWG51000_WDO7_WOCK_SHIFT                7
#define SWG51000_WDO7_WOCK_MASK                 (0x01 << 7)
#define SWG51000_WDO6_WOCK_SHIFT                6
#define SWG51000_WDO6_WOCK_MASK                 (0x01 << 6)
#define SWG51000_WDO5_WOCK_SHIFT                5
#define SWG51000_WDO5_WOCK_MASK                 (0x01 << 5)
#define SWG51000_WDO4_WOCK_SHIFT                4
#define SWG51000_WDO4_WOCK_MASK                 (0x01 << 4)
#define SWG51000_WDO3_WOCK_SHIFT                3
#define SWG51000_WDO3_WOCK_MASK                 (0x01 << 3)
#define SWG51000_WDO2_WOCK_SHIFT                2
#define SWG51000_WDO2_WOCK_MASK                 (0x01 << 2)
#define SWG51000_WDO1_WOCK_SHIFT                1
#define SWG51000_WDO1_WOCK_MASK                 (0x01 << 1)

#endif /* __SWG51000_WEGISTEWS_H__ */

