
ubuntu-preinstalled/pstree:     file format elf32-littlearm


Disassembly of section .init:

00000f38 <.init>:
 f38:	push	{r3, lr}
 f3c:	bl	1b10 <__assert_fail@plt+0x8c8>
 f40:	pop	{r3, pc}

Disassembly of section .plt:

00000f44 <calloc@plt-0x14>:
     f44:	push	{lr}		; (str lr, [sp, #-4]!)
     f48:	ldr	lr, [pc, #4]	; f54 <calloc@plt-0x4>
     f4c:	add	lr, pc, lr
     f50:	ldr	pc, [lr, #8]!
     f54:	andeq	r3, r1, r8, ror #30

00000f58 <calloc@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #3944]!	; 0xf68

00000f64 <raise@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #3936]!	; 0xf60

00000f70 <getpwnam@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #3928]!	; 0xf58

00000f7c <tputs@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #3920]!	; 0xf50

00000f88 <is_selinux_enabled@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #77824	; 0x13000
     f90:	ldr	pc, [ip, #3912]!	; 0xf48

00000f94 <strcmp@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #77824	; 0x13000
     f9c:	ldr	pc, [ip, #3904]!	; 0xf40

00000fa0 <__cxa_finalize@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #77824	; 0x13000
     fa8:	ldr	pc, [ip, #3896]!	; 0xf38

00000fac <strtol@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #77824	; 0x13000
     fb4:	ldr	pc, [ip, #3888]!	; 0xf30

00000fb8 <getpwuid@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #77824	; 0x13000
     fc0:	ldr	pc, [ip, #3880]!	; 0xf28

00000fc4 <__isoc99_fscanf@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #77824	; 0x13000
     fcc:	ldr	pc, [ip, #3872]!	; 0xf20

00000fd0 <read@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #77824	; 0x13000
     fd8:	ldr	pc, [ip, #3864]!	; 0xf18

00000fdc <free@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #77824	; 0x13000
     fe4:	ldr	pc, [ip, #3856]!	; 0xf10

00000fe8 <fgets@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #77824	; 0x13000
     ff0:	ldr	pc, [ip, #3848]!	; 0xf08

00000ff4 <ferror@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #77824	; 0x13000
     ffc:	ldr	pc, [ip, #3840]!	; 0xf00

00001000 <memcpy@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #77824	; 0x13000
    1008:	ldr	pc, [ip, #3832]!	; 0xef8

0000100c <dcgettext@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #77824	; 0x13000
    1014:	ldr	pc, [ip, #3824]!	; 0xef0

00001018 <__stack_chk_fail@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #77824	; 0x13000
    1020:	ldr	pc, [ip, #3816]!	; 0xee8

00001024 <sysconf@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #77824	; 0x13000
    102c:	ldr	pc, [ip, #3808]!	; 0xee0

00001030 <realloc@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #77824	; 0x13000
    1038:	ldr	pc, [ip, #3800]!	; 0xed8

0000103c <textdomain@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #77824	; 0x13000
    1044:	ldr	pc, [ip, #3792]!	; 0xed0

00001048 <strcasecmp@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #77824	; 0x13000
    1050:	ldr	pc, [ip, #3784]!	; 0xec8

00001054 <perror@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3776]!	; 0xec0

00001060 <fwrite@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #77824	; 0x13000
    1068:	ldr	pc, [ip, #3768]!	; 0xeb8

0000106c <ioctl@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #77824	; 0x13000
    1074:	ldr	pc, [ip, #3760]!	; 0xeb0

00001078 <fread@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #77824	; 0x13000
    1080:	ldr	pc, [ip, #3752]!	; 0xea8

00001084 <opendir@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #77824	; 0x13000
    108c:	ldr	pc, [ip, #3744]!	; 0xea0

00001090 <open64@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #77824	; 0x13000
    1098:	ldr	pc, [ip, #3736]!	; 0xe98

0000109c <getenv@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #77824	; 0x13000
    10a4:	ldr	pc, [ip, #3728]!	; 0xe90

000010a8 <malloc@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #77824	; 0x13000
    10b0:	ldr	pc, [ip, #3720]!	; 0xe88

000010b4 <__libc_start_main@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #77824	; 0x13000
    10bc:	ldr	pc, [ip, #3712]!	; 0xe80

000010c0 <__gmon_start__@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #77824	; 0x13000
    10c8:	ldr	pc, [ip, #3704]!	; 0xe78

000010cc <getopt_long@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #77824	; 0x13000
    10d4:	ldr	pc, [ip, #3696]!	; 0xe70

000010d8 <__ctype_b_loc@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #77824	; 0x13000
    10e0:	ldr	pc, [ip, #3688]!	; 0xe68

000010e4 <getpid@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #77824	; 0x13000
    10ec:	ldr	pc, [ip, #3680]!	; 0xe60

000010f0 <exit@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #77824	; 0x13000
    10f8:	ldr	pc, [ip, #3672]!	; 0xe58

000010fc <strlen@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #77824	; 0x13000
    1104:	ldr	pc, [ip, #3664]!	; 0xe50

00001108 <strchr@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #77824	; 0x13000
    1110:	ldr	pc, [ip, #3656]!	; 0xe48

00001114 <__sprintf_chk@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #77824	; 0x13000
    111c:	ldr	pc, [ip, #3648]!	; 0xe40

00001120 <__isoc99_sscanf@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #77824	; 0x13000
    1128:	ldr	pc, [ip, #3640]!	; 0xe38

0000112c <strncpy@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #77824	; 0x13000
    1134:	ldr	pc, [ip, #3632]!	; 0xe30

00001138 <strtod@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #77824	; 0x13000
    1140:	ldr	pc, [ip, #3624]!	; 0xe28

00001144 <tgetstr@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #77824	; 0x13000
    114c:	ldr	pc, [ip, #3616]!	; 0xe20

00001150 <__fprintf_chk@plt>:
    1150:			; <UNDEFINED> instruction: 0xe7fd4778
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #77824	; 0x13000
    115c:	ldr	pc, [ip, #3604]!	; 0xe14

00001160 <setupterm@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #77824	; 0x13000
    1168:	ldr	pc, [ip, #3596]!	; 0xe0c

0000116c <fclose@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #77824	; 0x13000
    1174:	ldr	pc, [ip, #3588]!	; 0xe04

00001178 <setlocale@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #77824	; 0x13000
    1180:	ldr	pc, [ip, #3580]!	; 0xdfc

00001184 <strrchr@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #77824	; 0x13000
    118c:	ldr	pc, [ip, #3572]!	; 0xdf4

00001190 <tigetstr@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #77824	; 0x13000
    1198:	ldr	pc, [ip, #3564]!	; 0xdec

0000119c <nl_langinfo@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #77824	; 0x13000
    11a4:	ldr	pc, [ip, #3556]!	; 0xde4

000011a8 <readdir64@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #77824	; 0x13000
    11b0:	ldr	pc, [ip, #3548]!	; 0xddc

000011b4 <putc@plt>:
    11b4:			; <UNDEFINED> instruction: 0xe7fd4778
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #77824	; 0x13000
    11c0:	ldr	pc, [ip, #3536]!	; 0xdd0

000011c4 <fopen64@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #77824	; 0x13000
    11cc:	ldr	pc, [ip, #3528]!	; 0xdc8

000011d0 <bindtextdomain@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #77824	; 0x13000
    11d8:	ldr	pc, [ip, #3520]!	; 0xdc0

000011dc <__xstat64@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #77824	; 0x13000
    11e4:	ldr	pc, [ip, #3512]!	; 0xdb8

000011e8 <isatty@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #77824	; 0x13000
    11f0:	ldr	pc, [ip, #3504]!	; 0xdb0

000011f4 <tgetent@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #77824	; 0x13000
    11fc:	ldr	pc, [ip, #3496]!	; 0xda8

00001200 <getpidcon@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #77824	; 0x13000
    1208:	ldr	pc, [ip, #3488]!	; 0xda0

0000120c <abort@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #77824	; 0x13000
    1214:	ldr	pc, [ip, #3480]!	; 0xd98

00001218 <getc@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #77824	; 0x13000
    1220:	ldr	pc, [ip, #3472]!	; 0xd90

00001224 <close@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #77824	; 0x13000
    122c:	ldr	pc, [ip, #3464]!	; 0xd88

00001230 <closedir@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #77824	; 0x13000
    1238:	ldr	pc, [ip, #3456]!	; 0xd80

0000123c <__snprintf_chk@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #77824	; 0x13000
    1244:	ldr	pc, [ip, #3448]!	; 0xd78

00001248 <__assert_fail@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #77824	; 0x13000
    1250:	ldr	pc, [ip, #3440]!	; 0xd70

Disassembly of section .text:

00001258 <.text>:
    1258:	svcmi	0x00f0e92d
    125c:	sfmvs	f7, 1, [ip, #-692]!	; 0xfffffd4c
    1260:			; <UNDEFINED> instruction: 0x3764f8df
    1264:			; <UNDEFINED> instruction: 0xf8dfaa0c
    1268:	cdpge	7, 2, cr12, cr8, cr4, {3}
    126c:			; <UNDEFINED> instruction: 0x7760f8df
    1270:	andls	r4, r5, #2063597568	; 0x7b000000
    1274:			; <UNDEFINED> instruction: 0x460d44fc
    1278:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    127c:			; <UNDEFINED> instruction: 0xf44f9b05
    1280:			; <UNDEFINED> instruction: 0xf85c72a8
    1284:	strmi	r7, [r4], -r7
    1288:			; <UNDEFINED> instruction: 0xf8df4630
    128c:	ldmdavs	pc!, {r3, r6, r8, r9, sl, ip, sp, pc}	; <UNPREDICTABLE>
    1290:	strtvc	pc, [r4], -sp, asr #17
    1294:	streq	pc, [r0, -pc, asr #32]
    1298:	andsvs	r2, pc, r0, lsl #14
    129c:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    12a0:			; <UNDEFINED> instruction: 0x0734f8df
    12a4:	ldrbtmi	r4, [r8], #-1275	; 0xfffffb05
    12a8:	mrc	7, 7, APSR_nzcv, cr8, cr15, {7}
    12ac:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    12b0:			; <UNDEFINED> instruction: 0xf0402b00
    12b4:	svcge	0x000e82a5
    12b8:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    12bc:	ldrtmi	r2, [sl], -r1
    12c0:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    12c4:	svclt	0x00b82800
    12c8:	blle	ca0e0 <age_to_color@@Base+0xb4f78>
    12cc:	blcs	234c0 <age_to_color@@Base+0xe358>
    12d0:	orrcs	fp, r4, #8, 30
    12d4:			; <UNDEFINED> instruction: 0x2704f8df
    12d8:			; <UNDEFINED> instruction: 0xf8df2006
    12dc:	ldrbtmi	r1, [sl], #-1796	; 0xfffff8fc
    12e0:			; <UNDEFINED> instruction: 0x7700f8df
    12e4:	addsvs	r4, r3, r9, ror r4
    12e8:			; <UNDEFINED> instruction: 0xf7ff447f
    12ec:			; <UNDEFINED> instruction: 0xf8dfef46
    12f0:			; <UNDEFINED> instruction: 0x463816f8
    12f4:			; <UNDEFINED> instruction: 0xf7ff4479
    12f8:	ldrtmi	lr, [r8], -ip, ror #30
    12fc:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    1300:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    1304:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    1308:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    130c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    1310:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1314:			; <UNDEFINED> instruction: 0xf8dfb920
    1318:	andcs	r3, r1, #220, 12	; 0xdc00000
    131c:	ldrbvs	r4, [sl], #-1147	; 0xfffffb85
    1320:			; <UNDEFINED> instruction: 0xf7ff2001
    1324:	cmplt	r0, r2, ror #30
    1328:			; <UNDEFINED> instruction: 0xf7ff200e
    132c:			; <UNDEFINED> instruction: 0xf8dfef38
    1330:	ldrbtmi	r1, [r9], #-1736	; 0xfffff938
    1334:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1338:			; <UNDEFINED> instruction: 0xf0002800
    133c:	andcs	r8, r1, r9, lsl #3
    1340:	svc	0x0052f7ff
    1344:			; <UNDEFINED> instruction: 0xf0402800
    1348:			; <UNDEFINED> instruction: 0xf8df826f
    134c:	ldrbtmi	r3, [fp], #-1712	; 0xfffff950
    1350:	eorseq	pc, r4, #-1073741824	; 0xc0000000
    1354:			; <UNDEFINED> instruction: 0xf8df619a
    1358:			; <UNDEFINED> instruction: 0xf04f36a8
    135c:			; <UNDEFINED> instruction: 0xf8df0907
    1360:	smlatbcs	r0, r4, r6, r2
    1364:	ssatvc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1368:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    136c:	ldrbtmi	r9, [pc], #-774	; 1374 <__assert_fail@plt+0x12c>
    1370:	movwls	r3, #29468	; 0x731c
    1374:	movteq	pc, #49410	; 0xc102	; <UNPREDICTABLE>
    1378:			; <UNDEFINED> instruction: 0xf8df9309
    137c:	andls	r3, r8, #144, 12	; 0x9000000
    1380:	tstls	r4, fp, ror r4
    1384:	ldrtmi	r9, [r3], -sl, lsl #6
    1388:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    138c:			; <UNDEFINED> instruction: 0x4629463a
    1390:			; <UNDEFINED> instruction: 0xf8cd4620
    1394:			; <UNDEFINED> instruction: 0xf7ff8000
    1398:	mcrrne	14, 9, lr, r3, cr10
    139c:	cmphi	pc, r0	; <UNPREDICTABLE>
    13a0:	ldmdacs	r4!, {r0, r6, fp, ip, sp}
    13a4:	sbcshi	pc, sp, r0, lsl #4
    13a8:			; <UNDEFINED> instruction: 0xf010e8df
    13ac:	sbcseq	r0, fp, r3, lsl r1
    13b0:	sbcseq	r0, fp, r1, lsl #2
    13b4:	ldrsbeq	r0, [fp], #11
    13b8:	sbcseq	r0, sp, sl, lsl r1
    13bc:	ldrsbeq	r0, [fp], #11
    13c0:	ldrsbeq	r0, [fp], #11
    13c4:	ldrsbteq	r0, [sp], fp
    13c8:	ldrsbeq	r0, [fp], #11
    13cc:	ldrsbeq	r0, [fp], #11
    13d0:	ldrhteq	r0, [r1], r7
    13d4:	addseq	r0, r9, ip, lsr #1
    13d8:	ldrsbeq	r0, [fp], #11
    13dc:	ldrdeq	r0, [lr], fp
    13e0:	ldrsbeq	r0, [fp], #11
    13e4:	ldrsbeq	r0, [fp], #11
    13e8:	ldrsbeq	r0, [fp], #11
    13ec:	sbcseq	r0, fp, r8, lsl #1
    13f0:	sbcseq	r0, fp, r2, lsl #1
    13f4:	ldrsbeq	r0, [fp], #11
    13f8:	subseq	r0, lr, r7, ror r0
    13fc:	ldrsbeq	r0, [fp], #11
    1400:	ldrsbeq	r0, [r8], #-11
    1404:	ldrsbeq	r0, [r2], #-11
    1408:	ldrdeq	r0, [r7], #-11
    140c:	ldrsbeq	r0, [fp], #11
    1410:	eorseq	r0, fp, r1, asr #32
    1414:			; <UNDEFINED> instruction: 0xf8df0035
    1418:	andcs	r3, r1, #248, 10	; 0x3e000000
    141c:	sbcsvs	r4, sl, fp, ror r4
    1420:			; <UNDEFINED> instruction: 0xf8dfe7b1
    1424:	andcs	r3, r1, #240, 10	; 0x3c000000
    1428:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    142c:			; <UNDEFINED> instruction: 0xf8dfe7ab
    1430:	andcs	r3, r1, #232, 10	; 0x3a000000
    1434:	ldrvs	r4, [sl], #1147	; 0x47b
    1438:			; <UNDEFINED> instruction: 0xf8dfe7a5
    143c:	andcs	r2, r1, r0, ror #11
    1440:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1444:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    1448:	tstvs	r0, #2063597568	; 0x7b000000
    144c:			; <UNDEFINED> instruction: 0xe79a60d9
    1450:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    1454:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1458:			; <UNDEFINED> instruction: 0xe794639a
    145c:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    1460:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1464:			; <UNDEFINED> instruction: 0xe78e605a
    1468:	blcs	28080 <age_to_color@@Base+0x12f18>
    146c:			; <UNDEFINED> instruction: 0xf8dfd179
    1470:	ldrbtmi	r8, [r8], #1468	; 0x5bc
    1474:			; <UNDEFINED> instruction: 0xf7ff4640
    1478:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    147c:	strbmi	sp, [r0], -r3, lsl #1
    1480:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1484:	stmge	r9, {r0, r9, sl, lr}
    1488:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
    148c:			; <UNDEFINED> instruction: 0xf77f2800
    1490:			; <UNDEFINED> instruction: 0xf7ffaf7a
    1494:	andls	lr, r4, r8, lsr #28
    1498:			; <UNDEFINED> instruction: 0xf8dfe775
    149c:	mulcs	r1, r4, r5
    14a0:	ldrcc	pc, [r0, #2271]	; 0x8df
    14a4:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    14a8:	sbcsvs	r4, r0, #2063597568	; 0x7b000000
    14ac:			; <UNDEFINED> instruction: 0xe76a60d9
    14b0:	strcc	pc, [r4, #2271]	; 0x8df
    14b4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    14b8:			; <UNDEFINED> instruction: 0xe76460da
    14bc:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    14c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    14c4:	smmla	lr, sl, r2, r6
    14c8:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    14cc:	vsub.i8	d18, d0, d0
    14d0:			; <UNDEFINED> instruction: 0xf8df81e6
    14d4:	andcs	r3, r1, #108, 10	; 0x1b000000
    14d8:	subsvs	r4, sl, #2063597568	; 0x7b000000
    14dc:			; <UNDEFINED> instruction: 0xf001e753
    14e0:	andcs	pc, r0, fp, lsr #31
    14e4:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    14e8:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    14ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    14f0:			; <UNDEFINED> instruction: 0xf8dd681a
    14f4:	subsmi	r3, sl, r4, lsr #12
    14f8:	rsbhi	pc, r4, #64	; 0x40
    14fc:	sfmvs	f7, 1, [ip, #-52]!	; 0xffffffcc
    1500:	svchi	0x00f0e8bd
    1504:	ldrmi	r9, [sl], -r6, lsl #22
    1508:	orrsvs	r9, r3, r7, lsl #22
    150c:			; <UNDEFINED> instruction: 0xf8dfe73b
    1510:	andcs	r3, r1, #56, 10	; 0xe000000
    1514:	bicsvs	r4, sl, #2063597568	; 0x7b000000
    1518:			; <UNDEFINED> instruction: 0xf8dfe735
    151c:	andcs	r3, r1, #48, 10	; 0xc000000
    1520:	tstvs	sl, fp, ror r4
    1524:			; <UNDEFINED> instruction: 0xf8dfe72f
    1528:			; <UNDEFINED> instruction: 0xf04f3528
    152c:			; <UNDEFINED> instruction: 0xf8df0900
    1530:			; <UNDEFINED> instruction: 0xf8dfa524
    1534:			; <UNDEFINED> instruction: 0xf85b0524
    1538:	ldrbtmi	r3, [sl], #3
    153c:			; <UNDEFINED> instruction: 0xf10a4478
    1540:	ldmdavs	r9, {r2, r9, fp}
    1544:	strmi	r9, [r8], fp, lsl #6
    1548:			; <UNDEFINED> instruction: 0xf85ae001
    154c:	strbmi	r0, [r1], -r4, lsl #22
    1550:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1554:	suble	r2, r8, r0, lsl #16
    1558:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    155c:	svceq	0x0007f1b9
    1560:			; <UNDEFINED> instruction: 0xf000d1f3
    1564:	blls	140250 <age_to_color@@Base+0x12b0e8>
    1568:	mvnsle	r2, r0, lsl #22
    156c:	strbthi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1570:			; <UNDEFINED> instruction: 0x464044f8
    1574:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    1578:			; <UNDEFINED> instruction: 0xf0002800
    157c:			; <UNDEFINED> instruction: 0x46408218
    1580:	stc	7, cr15, [ip, #1020]	; 0x3fc
    1584:	stmge	r9, {r0, r9, sl, lr}
    1588:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    158c:	vsub.i8	d18, d0, d0
    1590:			; <UNDEFINED> instruction: 0xf8df8213
    1594:	andcs	r3, sl, #188, 8	; 0xbc000000
    1598:			; <UNDEFINED> instruction: 0xf85b9904
    159c:	ldmdavs	r8, {r0, r1, ip, sp}
    15a0:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    15a4:	stmdacs	r0, {r2, ip, pc}
    15a8:	mcrge	4, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    15ac:			; <UNDEFINED> instruction: 0xf8dfe7d9
    15b0:			; <UNDEFINED> instruction: 0xf8df34a0
    15b4:			; <UNDEFINED> instruction: 0xf85b04ac
    15b8:	ldrbtmi	r3, [r8], #-3
    15bc:			; <UNDEFINED> instruction: 0xf7ff6819
    15c0:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
    15c4:			; <UNDEFINED> instruction: 0xf8dfd1cd
    15c8:	andcs	r3, r1, #156, 8	; 0x9c000000
    15cc:	bicsvs	r4, sl, fp, ror r4
    15d0:			; <UNDEFINED> instruction: 0xf8dfe6d9
    15d4:	ldrbtmi	r3, [fp], #-1172	; 0xfffffb6c
    15d8:	eorseq	pc, r4, #-1073741824	; 0xc0000000
    15dc:			; <UNDEFINED> instruction: 0xe6d2619a
    15e0:	ldrmi	r9, [sl], -r8, lsl #22
    15e4:	orrsvs	r9, r3, r9, lsl #22
    15e8:	strmi	lr, [r0], sp, asr #13
    15ec:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    15f0:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    15f4:	bvc	ffe3ea30 <age_to_color@@Base+0xffe298c8>
    15f8:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    15fc:	ldrbtmi	r2, [r9], #-818	; 0xfffffcce
    1600:	andls	r4, r0, #2046820352	; 0x7a000000
    1604:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    1608:	tstls	r2, r1, lsl #4
    160c:	andls	r4, r1, r9, lsl r6
    1610:			; <UNDEFINED> instruction: 0xf7ff4650
    1614:	bge	3bce6c <age_to_color@@Base+0x3a7d04>
    1618:	andcs	r4, r3, r1, asr r6
    161c:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    1620:			; <UNDEFINED> instruction: 0xf43f2800
    1624:			; <UNDEFINED> instruction: 0xf8dfaeb0
    1628:	andcs	r3, r5, #76, 8	; 0x4c000000
    162c:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1630:			; <UNDEFINED> instruction: 0xf85b4640
    1634:	ldrbtmi	r3, [r9], #-3
    1638:			; <UNDEFINED> instruction: 0xf7ff681c
    163c:	blls	2fc9e4 <age_to_color@@Base+0x2e787c>
    1640:	ldmdavs	fp, {r0, r8, sp}
    1644:	strtmi	r4, [r0], -r2, lsl #12
    1648:	stc	7, cr15, [r4, #1020]	; 0x3fc
    164c:	strb	r2, [r9, -r1]
    1650:	strtcc	pc, [r8], #-2271	; 0xfffff721
    1654:			; <UNDEFINED> instruction: 0xf103447b
    1658:	orrsvs	r0, sl, ip, lsl r2
    165c:			; <UNDEFINED> instruction: 0xf8dfe67b
    1660:	cdpne	4, 6, cr3, cr6, cr0, {1}
    1664:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1668:	addsmi	r6, lr, #3866624	; 0x3b0000
    166c:	rscshi	pc, fp, r0
    1670:	beq	7d7b4 <age_to_color@@Base+0x6864c>
    1674:	andshi	pc, r8, sp, asr #17
    1678:	adcmi	r6, r3, #3866624	; 0x3b0000
    167c:	svcge	0x0071f47f
    1680:	blx	10bd68e <age_to_color@@Base+0x10a8526>
    1684:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
    1688:	stccs	8, cr6, [r0], {28}
    168c:	cmnhi	sl, r0	; <UNPREDICTABLE>
    1690:	strtmi	r9, [r3], -r4, lsl #18
    1694:			; <UNDEFINED> instruction: 0xf8d3e002
    1698:	strhlt	r3, [r3, #-0]!
    169c:	addsmi	r6, r1, #55808	; 0xda00
    16a0:			; <UNDEFINED> instruction: 0xf893d1f9
    16a4:			; <UNDEFINED> instruction: 0xf0422098
    16a8:			; <UNDEFINED> instruction: 0xf8830201
    16ac:			; <UNDEFINED> instruction: 0xf8d32098
    16b0:	blcs	d968 <_IO_stdin_used@@Base+0x9e38>
    16b4:	blmi	ffd35e90 <age_to_color@@Base+0xffd20d28>
    16b8:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    16bc:			; <UNDEFINED> instruction: 0xf1b8b11b
    16c0:			; <UNDEFINED> instruction: 0xf0400f00
    16c4:			; <UNDEFINED> instruction: 0xf1b98141
    16c8:			; <UNDEFINED> instruction: 0xf0000f07
    16cc:	stcls	0, cr8, [r5], {242}	; 0xf2
    16d0:	andcs	r4, r0, r9, asr #12
    16d4:			; <UNDEFINED> instruction: 0xf0004622
    16d8:	stmdavs	r6!, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    16dc:			; <UNDEFINED> instruction: 0xf8dfb366
    16e0:	svcge	0x007c83ac
    16e4:	ldrbtmi	r2, [r8], #1281	; 0x501
    16e8:	movwcs	r6, #59444	; 0xe834
    16ec:	andcs	r4, r1, #26214400	; 0x1900000
    16f0:			; <UNDEFINED> instruction: 0xf8cd4638
    16f4:	strls	r8, [r1], #-0
    16f8:			; <UNDEFINED> instruction: 0xf7ff463c
    16fc:	ldmdavc	r8!, {r5, r7, r8, sl, fp, sp, lr, pc}
    1700:			; <UNDEFINED> instruction: 0xf000b128
    1704:			; <UNDEFINED> instruction: 0xf814fba5
    1708:	stmdacs	r0, {r0, r8, r9, sl, fp}
    170c:	ldmvs	r4!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1710:			; <UNDEFINED> instruction: 0xf04fb17c
    1714:	movwcs	r0, #6400	; 0x1900
    1718:	ldrmi	r6, [sl], -r0, lsr #16
    171c:			; <UNDEFINED> instruction: 0xf8cd2100
    1720:			; <UNDEFINED> instruction: 0xf8cd9008
    1724:	strls	r9, [r0, #-4]
    1728:	stc2l	0, cr15, [r4]
    172c:	stccs	8, cr6, [r0], {100}	; 0x64
    1730:	ldmvs	r6!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    1734:	bicsle	r2, r7, r0, lsl #28
    1738:	ldrbtmi	r4, [ip], #-3285	; 0xfffff32b
    173c:	tstlt	r8, r0, ror #18
    1740:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1744:	cmnvs	r3, r0, lsl #6
    1748:	ldrbtmi	r4, [ip], #-3282	; 0xfffff32e
    174c:	tstlt	r8, r0, lsr #19
    1750:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1754:			; <UNDEFINED> instruction: 0x61a32300
    1758:	andcs	r4, r0, #211968	; 0x33c00
    175c:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    1760:			; <UNDEFINED> instruction: 0xb1c6629a
    1764:			; <UNDEFINED> instruction: 0xf8d64635
    1768:			; <UNDEFINED> instruction: 0xf8d560b0
    176c:			; <UNDEFINED> instruction: 0xb12c40a8
    1770:	stmdavs	r4!, {r5, r9, sl, lr}^
    1774:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1778:	mvnsle	r2, r0, lsl #24
    177c:			; <UNDEFINED> instruction: 0xb12b6c6b
    1780:			; <UNDEFINED> instruction: 0xf7ff6818
    1784:	stclvs	12, cr14, [r8], #-176	; 0xffffff50
    1788:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    178c:			; <UNDEFINED> instruction: 0xf7ff4628
    1790:	cdpcs	12, 0, cr14, cr0, cr6, {1}
    1794:	stmdbls	r5, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    1798:	blmi	ff009fa0 <age_to_color@@Base+0xfeff4e38>
    179c:	ldrbtmi	r6, [fp], #-2061	; 0xfffff7f3
    17a0:	cmnlt	r5, sl, lsl r0
    17a4:	stmiavs	sp!, {r1, r2, r3, r5, r9, sl, lr}^
    17a8:			; <UNDEFINED> instruction: 0xb12c68b4
    17ac:	stmdavs	r4!, {r5, r9, sl, lr}^
    17b0:	ldc	7, cr15, [r4], {255}	; 0xff
    17b4:	mvnsle	r2, r0, lsl #24
    17b8:			; <UNDEFINED> instruction: 0xf7ff4630
    17bc:	stccs	12, cr14, [r0, #-64]	; 0xffffffc0
    17c0:	blmi	fedf5f88 <age_to_color@@Base+0xfede0e20>
    17c4:	bls	14a7cc <age_to_color@@Base+0x135664>
    17c8:	cfldrdvs	mvd4, [sp], {123}	; 0x7b
    17cc:	stccs	0, cr6, [r1, #-80]	; 0xffffffb0
    17d0:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    17d4:	andcs	r4, r5, #171008	; 0x29c00
    17d8:			; <UNDEFINED> instruction: 0x462049b2
    17dc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    17e0:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    17e4:	ldc	7, cr15, [r2], {255}	; 0xff
    17e8:	strmi	r4, [r2], -r9, lsr #12
    17ec:			; <UNDEFINED> instruction: 0xf7ff4630
    17f0:	blmi	feb7cac0 <age_to_color@@Base+0xfeb67958>
    17f4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    17f8:			; <UNDEFINED> instruction: 0xf7ff6818
    17fc:	ldrbt	lr, [r0], -lr, lsl #26
    1800:	svcge	0x000d463a
    1804:			; <UNDEFINED> instruction: 0xf7ff4639
    1808:	ldmdavs	sl!, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    180c:			; <UNDEFINED> instruction: 0x46037812
    1810:			; <UNDEFINED> instruction: 0xf47f2a00
    1814:	mcrne	13, 2, sl, cr1, cr0, {2}
    1818:	rscsvc	pc, sp, #82837504	; 0x4f00000
    181c:	rscsvc	pc, pc, #208666624	; 0xc700000
    1820:			; <UNDEFINED> instruction: 0xf63f4291
    1824:	ldrb	sl, [r5, #-3400]	; 0xfffff2b8
    1828:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
    182c:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1830:			; <UNDEFINED> instruction: 0xf43f2800
    1834:	stmdavc	r3, {r1, r3, r7, r8, sl, fp, sp, pc}
    1838:			; <UNDEFINED> instruction: 0xf43f2b00
    183c:	andcs	sl, r0, #8576	; 0x2180
    1840:	ldrmi	r2, [r0], -r1, lsl #2
    1844:	stc	7, cr15, [ip], {255}	; 0xff
    1848:			; <UNDEFINED> instruction: 0xf47f2800
    184c:	svcmi	0x0098ad7e
    1850:			; <UNDEFINED> instruction: 0x4638447f
    1854:	ldc	7, cr15, [ip], {255}	; 0xff
    1858:			; <UNDEFINED> instruction: 0xf43f2800
    185c:			; <UNDEFINED> instruction: 0x4638ad76
    1860:	ldc	7, cr15, [r6], {255}	; 0xff
    1864:			; <UNDEFINED> instruction: 0xf7ffe571
    1868:			; <UNDEFINED> instruction: 0xf855ec38
    186c:	ldmdavc	r1, {r1, r2, r5, sp}
    1870:	ldrmi	r6, [r0], -r3, lsl #16
    1874:	andscc	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    1878:	stmdavs	r0, {r0, r1, r4, sl, ip, sp, lr, pc}
    187c:	stcge	0, cr13, [lr, #-276]	; 0xfffffeec
    1880:	eorsvs	r2, ip, sl, lsl #4
    1884:			; <UNDEFINED> instruction: 0xf7ff4629
    1888:	stmdavs	fp!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    188c:	pkhbtmi	r7, r2, lr, lsl #16
    1890:			; <UNDEFINED> instruction: 0xf47f2e00
    1894:			; <UNDEFINED> instruction: 0xf04fae66
    1898:	strls	r0, [r6], -r1, lsl #16
    189c:	blmi	1d7b454 <age_to_color@@Base+0x1d662ec>
    18a0:	stmdals	sl, {r0, r3, r4, r5, r9, sp}
    18a4:			; <UNDEFINED> instruction: 0xf85b2101
    18a8:	ldmdavs	fp, {r0, r1, ip, sp}
    18ac:	bl	ff63f8b0 <age_to_color@@Base+0xff62a748>
    18b0:	blls	1bae5c <age_to_color@@Base+0x1a5cf4>
    18b4:	cmnlt	ip, r3, lsr r1
    18b8:	blcs	5cc4c <age_to_color@@Base+0x47ae4>
    18bc:			; <UNDEFINED> instruction: 0xf8d4d00a
    18c0:			; <UNDEFINED> instruction: 0xe7f840b0
    18c4:	rsble	r2, r8, r0, lsl #24
    18c8:	ldrmi	r6, [sl, #3299]	; 0xce3
    18cc:			; <UNDEFINED> instruction: 0xf8d4d065
    18d0:			; <UNDEFINED> instruction: 0xe7f740b0
    18d4:	strtmi	r9, [r0], -r6, lsl #22
    18d8:			; <UNDEFINED> instruction: 0xf0016899
    18dc:	blmi	1d7f9d8 <age_to_color@@Base+0x1d6a870>
    18e0:	blvs	1612ad4 <age_to_color@@Base+0x15fd96c>
    18e4:			; <UNDEFINED> instruction: 0xf47f2800
    18e8:	ldmdbmi	r3!, {r0, r1, r2, r5, r8, r9, sl, fp, sp, pc}^
    18ec:	blmi	184a108 <age_to_color@@Base+0x1834fa0>
    18f0:			; <UNDEFINED> instruction: 0xf85b4479
    18f4:	ldmdavs	ip, {r0, r1, ip, sp}
    18f8:	bl	fe23f8fc <age_to_color@@Base+0xfe22a794>
    18fc:	strmi	r2, [r2], -r1, lsl #2
    1900:			; <UNDEFINED> instruction: 0xf7ff4620
    1904:	andcs	lr, r1, r8, lsr #24
    1908:	eorsvs	lr, ip, ip, ror #11
    190c:	bl	c3f910 <age_to_color@@Base+0xc2a7a8>
    1910:	beq	7da54 <age_to_color@@Base+0x688ec>
    1914:	stmdacs	r0, {r1, r2, ip, pc}
    1918:	mcrge	4, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    191c:	andcs	r4, r5, #87040	; 0x15400
    1920:			; <UNDEFINED> instruction: 0xf85b4966
    1924:	ldrbtmi	r3, [r9], #-3
    1928:			; <UNDEFINED> instruction: 0xf7ff681c
    192c:	ldmdavs	fp!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    1930:			; <UNDEFINED> instruction: 0xf1032101
    1934:	blcc	5273c <age_to_color@@Base+0x3d5d4>
    1938:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    193c:	strtmi	r4, [r0], -r2, lsl #12
    1940:	stc	7, cr15, [r8], {255}	; 0xff
    1944:	strb	r2, [sp, #1]
    1948:	and	r4, r2, r5, lsr #12
    194c:	ldrsbtpl	pc, [r0], r5	; <UNPREDICTABLE>
    1950:	stclvs	3, cr11, [fp], #20
    1954:			; <UNDEFINED> instruction: 0xd1f9459a
    1958:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    195c:	ldrdvc	pc, [ip], r5	; <UNPREDICTABLE>
    1960:			; <UNDEFINED> instruction: 0xf8d7b1c7
    1964:			; <UNDEFINED> instruction: 0xb12e60a8
    1968:	ldmdavs	r6!, {r4, r5, r9, sl, lr}^
    196c:	bl	dbf970 <age_to_color@@Base+0xdaa808>
    1970:	mvnsle	r2, r0, lsl #28
    1974:	ldrtmi	r4, [r8], -r9, lsr #12
    1978:	adchi	pc, r8, r7, asr #17
    197c:			; <UNDEFINED> instruction: 0xf001463d
    1980:	strb	pc, [fp, r5, lsr #16]!	; <UNPREDICTABLE>
    1984:	blcs	1cbf8 <age_to_color@@Base+0x7a90>
    1988:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    198c:	svceq	0x0000f1b8
    1990:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {1}
    1994:	beq	7dad8 <age_to_color@@Base+0x68970>
    1998:	movwcs	lr, #5781	; 0x1695
    199c:	strtmi	r2, [r0], -r0, lsl #2
    19a0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    19a4:	movwls	r1, #257	; 0x101
    19a8:	blx	fe93d9b2 <age_to_color@@Base+0xfe92884a>
    19ac:	stmdbmi	r4, {r2, r6, r7, r9, sl, sp, lr, pc}^
    19b0:	blmi	c0a1cc <age_to_color@@Base+0xbf5064>
    19b4:			; <UNDEFINED> instruction: 0xe79c4479
    19b8:	andcs	r4, r5, #1081344	; 0x108000
    19bc:	stmdals	r4, {r0, r2, r3, r5, r8, r9, fp, lr}
    19c0:			; <UNDEFINED> instruction: 0xe7964479
    19c4:	bl	a3f9c8 <age_to_color@@Base+0xa2a860>
    19c8:	muleq	r1, r4, sp
    19cc:	andeq	r3, r1, r4, asr #24
    19d0:	andeq	r0, r0, r8, lsl r1
    19d4:	andeq	r3, r1, r4, lsl ip
    19d8:	andeq	r3, r0, sl, asr r2
    19dc:	andeq	r3, r1, r6, lsr #26
    19e0:	andeq	r3, r0, r4, lsr r1
    19e4:	andeq	r3, r0, r4, lsr r2
    19e8:	andeq	r3, r0, r4, lsl r2
    19ec:	andeq	r0, r0, ip, lsl #2
    19f0:	andeq	r3, r0, r8, lsl r2
    19f4:			; <UNDEFINED> instruction: 0x00013eb0
    19f8:	strdeq	r3, [r0], -lr
    19fc:	andeq	r3, r1, r6, lsl lr
    1a00:	strdeq	r3, [r1], -ip
    1a04:	strdeq	r3, [r1], -sl
    1a08:	andeq	r3, r0, lr, ror r2
    1a0c:	andeq	r3, r0, r0, lsr r2
    1a10:			; <UNDEFINED> instruction: 0x00013db0
    1a14:	andeq	r3, r1, r4, lsr #27
    1a18:	muleq	r1, r8, sp
    1a1c:	andeq	r3, r1, r6, lsl #27
    1a20:			; <UNDEFINED> instruction: 0x00013bbc
    1a24:	andeq	r3, r1, r6, ror sp
    1a28:	andeq	r3, r1, r2, lsr #23
    1a2c:	andeq	r3, r0, r6, asr #1
    1a30:	andeq	r3, r1, r6, lsr #26
    1a34:	andeq	r3, r1, ip, asr fp
    1a38:	andeq	r3, r1, lr, asr #22
    1a3c:	andeq	r3, r1, sl, lsl #26
    1a40:	strdeq	r3, [r1], -r4
    1a44:	andeq	r3, r1, ip, asr #19
    1a48:			; <UNDEFINED> instruction: 0x00013cb8
    1a4c:	andeq	r3, r1, ip, lsr #25
    1a50:	andeq	r0, r0, r0, asr #2
    1a54:	andeq	r3, r1, r2, asr r8
    1a58:	andeq	r2, r0, r4, lsr sp
    1a5c:	andeq	r2, r0, r8, asr #31
    1a60:	andeq	r2, r0, lr, lsl #31
    1a64:	andeq	r3, r1, r0, lsl #24
    1a68:	andeq	r3, r1, lr, lsl #23
    1a6c:	andeq	r3, r1, lr, lsl #15
    1a70:	andeq	r2, r0, r8, ror ip
    1a74:	andeq	r0, r0, r0, lsr #2
    1a78:	andeq	r2, r0, lr, asr #30
    1a7c:	andeq	r3, r1, r0, lsl fp
    1a80:	andeq	r0, r0, ip, lsl r1
    1a84:	andeq	r3, r1, r6, asr #22
    1a88:	andeq	r3, r1, r4, lsl fp
    1a8c:	andeq	r2, r0, r6, lsr pc
    1a90:	muleq	r1, r2, sl
    1a94:	andeq	r3, r1, r2, lsl #21
    1a98:	andeq	r3, r1, r0, ror sl
    1a9c:	andeq	r3, r1, lr, lsr #20
    1aa0:	andeq	r3, r1, r4, lsl #20
    1aa4:	andeq	r2, r0, ip, asr lr
    1aa8:	andeq	r0, r0, r8, lsr #2
    1aac:	andeq	r2, r0, lr, lsl #26
    1ab0:	strdeq	r2, [r0], -r0
    1ab4:	andeq	r3, r1, ip, ror #17
    1ab8:	andeq	r2, r0, r4, lsr sp
    1abc:	ldrdeq	r2, [r0], -lr
    1ac0:	muleq	r0, r8, fp
    1ac4:	andeq	r2, r0, r0, lsr #23
    1ac8:	bleq	3dc0c <age_to_color@@Base+0x28aa4>
    1acc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ad0:	strbtmi	fp, [sl], -r2, lsl #24
    1ad4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ad8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1adc:	ldrmi	sl, [sl], #776	; 0x308
    1ae0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1ae4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1ae8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1aec:			; <UNDEFINED> instruction: 0xf85a4b06
    1af0:	stmdami	r6, {r0, r1, ip, sp}
    1af4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1af8:	b	ff73fafc <age_to_color@@Base+0xff72a994>
    1afc:	bl	fe1bfb00 <age_to_color@@Base+0xfe1aa998>
    1b00:			; <UNDEFINED> instruction: 0x000133bc
    1b04:	andeq	r0, r0, r8, lsl #2
    1b08:	andeq	r0, r0, ip, lsr #2
    1b0c:	andeq	r0, r0, r8, lsr r1
    1b10:	ldr	r3, [pc, #20]	; 1b2c <__assert_fail@plt+0x8e4>
    1b14:	ldr	r2, [pc, #20]	; 1b30 <__assert_fail@plt+0x8e8>
    1b18:	add	r3, pc, r3
    1b1c:	ldr	r2, [r3, r2]
    1b20:	cmp	r2, #0
    1b24:	bxeq	lr
    1b28:	b	10c0 <__gmon_start__@plt>
    1b2c:	muleq	r1, ip, r3
    1b30:	andeq	r0, r0, r4, lsr #2
    1b34:	blmi	1d3b54 <age_to_color@@Base+0x1be9ec>
    1b38:	bmi	1d2d20 <age_to_color@@Base+0x1bdbb8>
    1b3c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1b40:	andle	r4, r3, sl, ror r4
    1b44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b48:	ldrmi	fp, [r8, -r3, lsl #2]
    1b4c:	svclt	0x00004770
    1b50:	muleq	r1, r0, r6
    1b54:	andeq	r3, r1, ip, lsl #13
    1b58:	andeq	r3, r1, r8, ror r3
    1b5c:	andeq	r0, r0, r4, lsl r1
    1b60:	stmdbmi	r9, {r3, fp, lr}
    1b64:	bmi	252d4c <age_to_color@@Base+0x23dbe4>
    1b68:	bne	252d54 <age_to_color@@Base+0x23dbec>
    1b6c:	svceq	0x00cb447a
    1b70:			; <UNDEFINED> instruction: 0x01a1eb03
    1b74:	andle	r1, r3, r9, asr #32
    1b78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b7c:	ldrmi	fp, [r8, -r3, lsl #2]
    1b80:	svclt	0x00004770
    1b84:	andeq	r3, r1, r4, ror #12
    1b88:	andeq	r3, r1, r0, ror #12
    1b8c:	andeq	r3, r1, ip, asr #6
    1b90:	andeq	r0, r0, ip, lsr r1
    1b94:	blmi	2aefbc <age_to_color@@Base+0x299e54>
    1b98:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1b9c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ba0:	blmi	270154 <age_to_color@@Base+0x25afec>
    1ba4:	ldrdlt	r5, [r3, -r3]!
    1ba8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1bac:			; <UNDEFINED> instruction: 0xf7ff6818
    1bb0:			; <UNDEFINED> instruction: 0xf7ffe9f8
    1bb4:	blmi	1c1ab8 <age_to_color@@Base+0x1ac950>
    1bb8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1bbc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1bc0:	andeq	r3, r1, lr, lsr #12
    1bc4:	andeq	r3, r1, ip, lsl r3
    1bc8:	andeq	r0, r0, r0, lsl r1
    1bcc:	andeq	r3, r1, r6, asr r4
    1bd0:	andeq	r3, r1, lr, lsl #12
    1bd4:	svclt	0x0000e7c4
    1bd8:	andcs	fp, r5, #8, 10	; 0x2000000
    1bdc:	andcs	r4, r0, r4, asr #22
    1be0:	ldrbtmi	r4, [fp], #-3140	; 0xfffff3bc
    1be4:	ldmdbpl	ip, {r2, r6, r8, fp, lr}
    1be8:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1bec:	b	3bfbf0 <age_to_color@@Base+0x3aaa88>
    1bf0:	strmi	r2, [r2], -r1, lsl #2
    1bf4:			; <UNDEFINED> instruction: 0xf7ff4628
    1bf8:	stmdbmi	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}^
    1bfc:	andcs	r2, r0, r5, lsl #4
    1c00:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c04:	b	bfc08 <age_to_color@@Base+0xaaaa0>
    1c08:	strmi	r2, [r2], -r1, lsl #2
    1c0c:			; <UNDEFINED> instruction: 0xf7ff4628
    1c10:	ldmdbmi	fp!, {r1, r5, r7, r9, fp, sp, lr, pc}
    1c14:	andcs	r2, r0, r5, lsl #4
    1c18:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c1c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c20:	strmi	r2, [r2], -r1, lsl #2
    1c24:			; <UNDEFINED> instruction: 0xf7ff4628
    1c28:	ldmdbmi	r6!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    1c2c:	andcs	r2, r0, r5, lsl #4
    1c30:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c34:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c38:	strmi	r2, [r2], -r1, lsl #2
    1c3c:			; <UNDEFINED> instruction: 0xf7ff4628
    1c40:	ldmdbmi	r1!, {r1, r3, r7, r9, fp, sp, lr, pc}
    1c44:	andcs	r2, r0, r5, lsl #4
    1c48:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c4c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c50:	strmi	r2, [r2], -r1, lsl #2
    1c54:			; <UNDEFINED> instruction: 0xf7ff4628
    1c58:	stmdbmi	ip!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1c5c:	andcs	r2, r0, r5, lsl #4
    1c60:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c64:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c68:	strmi	r2, [r2], -r1, lsl #2
    1c6c:			; <UNDEFINED> instruction: 0xf7ff4628
    1c70:	stmdbmi	r7!, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
    1c74:	andcs	r2, r0, r5, lsl #4
    1c78:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c7c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c80:	strmi	r2, [r2], -r1, lsl #2
    1c84:			; <UNDEFINED> instruction: 0xf7ff4628
    1c88:	stmdbmi	r2!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    1c8c:	andcs	r2, r0, r5, lsl #4
    1c90:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1c94:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c98:	strmi	r2, [r2], -r1, lsl #2
    1c9c:			; <UNDEFINED> instruction: 0xf7ff4628
    1ca0:	ldmdbmi	sp, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    1ca4:	andcs	r2, r0, r5, lsl #4
    1ca8:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1cac:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cb0:	strmi	r2, [r2], -r1, lsl #2
    1cb4:			; <UNDEFINED> instruction: 0xf7ff4628
    1cb8:	ldmdbmi	r8, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    1cbc:	andcs	r2, r0, r5, lsl #4
    1cc0:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1cc4:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cc8:	strmi	r2, [r2], -r1, lsl #2
    1ccc:			; <UNDEFINED> instruction: 0xf7ff4628
    1cd0:	ldmdbmi	r3, {r1, r6, r9, fp, sp, lr, pc}
    1cd4:	andcs	r2, r0, r5, lsl #4
    1cd8:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    1cdc:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ce0:	strmi	r2, [r2], -r1, lsl #2
    1ce4:			; <UNDEFINED> instruction: 0xf7ff4620
    1ce8:	andcs	lr, r1, r6, lsr sl
    1cec:	b	3fcf0 <age_to_color@@Base+0x2ab88>
    1cf0:	ldrdeq	r3, [r1], -r6
    1cf4:	andeq	r0, r0, r0, lsr #2
    1cf8:	andeq	r2, r0, ip, lsr r0
    1cfc:	andeq	r2, r0, r4, lsr #1
    1d00:	andeq	r2, r0, ip, lsr #1
    1d04:	andeq	r2, r0, r8, lsr r1
    1d08:	andeq	r2, r0, r0, ror r1
    1d0c:	andeq	r2, r0, ip, asr #3
    1d10:	andeq	r2, r0, r4, lsl #5
    1d14:	andeq	r2, r0, ip, asr r3
    1d18:	andeq	r2, r0, r8, lsl r4
    1d1c:	andeq	r2, r0, r0, lsr #9
    1d20:	ldrdeq	r2, [r0], -r8
    1d24:	mvnsmi	lr, #737280	; 0xb4000
    1d28:	ldrmi	r4, [r7], -lr, lsl #12
    1d2c:	stmdacs	r0, {r2, r9, sl, lr}
    1d30:			; <UNDEFINED> instruction: 0xf8d4d058
    1d34:	cmnlt	r2, ip, lsr #1
    1d38:	movweq	pc, #49414	; 0xc106	; <UNPREDICTABLE>
    1d3c:	ldrmi	r0, [sl], #-219	; 0xffffff25
    1d40:	ldmib	r2, {r0, r1, r5, sl, lr}^
    1d44:	ldmib	r3, {r8}^
    1d48:	addsmi	r2, r9, #0, 6
    1d4c:	addsmi	fp, r0, #8, 30
    1d50:	ldmdavs	sp!, {r1, r3, r4, r5, ip, lr, pc}
    1d54:	rsble	r2, r0, r0, lsl #26
    1d58:	stmiaeq	r6, {r2, r8, r9, fp, sp, lr, pc}^
    1d5c:	tstcs	r8, #216, 18	; 0x360000
    1d60:	stmiavs	r9!, {r0, r1, sp, lr, pc}^
    1d64:	suble	r2, fp, r0, lsl #18
    1d68:	ldmib	r5, {r0, r2, r3, r9, sl, lr}^
    1d6c:	addsmi	r0, r9, #0, 2
    1d70:	addsmi	fp, r0, #8, 30
    1d74:	stmiavs	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1d78:	subsle	r2, fp, r0, lsl #22
    1d7c:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
    1d80:	mvnsle	r2, r0, lsl #22
    1d84:	andcs	r1, r8, r5, lsl sp
    1d88:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d8c:	stmdacs	r0, {r3, r5, sp, lr}
    1d90:			; <UNDEFINED> instruction: 0xf8d4d052
    1d94:	andcs	r3, r0, #172	; 0xac
    1d98:	andmi	lr, r0, #192, 18	; 0x300000
    1d9c:			; <UNDEFINED> instruction: 0xf8d3b1a3
    1da0:			; <UNDEFINED> instruction: 0xf10350a8
    1da4:	ldmdblt	sp, {r3, r5, r7, fp}
    1da8:			; <UNDEFINED> instruction: 0xf100e00b
    1dac:	cmplt	r5, r4, lsl #16
    1db0:	strtmi	r6, [r8], -fp, lsr #16
    1db4:	addsmi	r6, ip, #7143424	; 0x6d0000
    1db8:			; <UNDEFINED> instruction: 0xf7ffd1f7
    1dbc:			; <UNDEFINED> instruction: 0xf8c8e910
    1dc0:	movwcs	r5, #0
    1dc4:	adccc	pc, ip, r4, asr #17
    1dc8:	ldrdmi	pc, [r8], r4	; <UNPREDICTABLE>
    1dcc:	strtmi	fp, [r3], -r4, asr #2
    1dd0:	ldmdavs	r8, {r2, r5, r6, fp, sp, lr}
    1dd4:			; <UNDEFINED> instruction: 0x4631463a
    1dd8:			; <UNDEFINED> instruction: 0xffa4f7ff
    1ddc:	mvnsle	r2, r0, lsl #24
    1de0:	mvnshi	lr, #12386304	; 0xbd0000
    1de4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    1de8:	stccs	8, cr6, [r0], {28}
    1dec:	stclvs	0, cr13, [r3], #992	; 0x3e0
    1df0:	addsle	r2, lr, r1, lsl #22
    1df4:	ldrsbtmi	pc, [r0], r4	; <UNPREDICTABLE>
    1df8:	mvnsle	r2, r0, lsl #24
    1dfc:	mvnshi	lr, #12386304	; 0xbd0000
    1e00:	andscs	r2, r0, r1, lsl #2
    1e04:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e08:	ldmib	r8, {r4, r5, r7, r8, ip, sp, pc}^
    1e0c:	stmib	r0, {r3, r4, r8, fp, pc}^
    1e10:	rscvs	r8, r8, r0, lsl #18
    1e14:	streq	pc, [r8, #-256]	; 0xffffff00
    1e18:			; <UNDEFINED> instruction: 0x2101e7b5
    1e1c:			; <UNDEFINED> instruction: 0xf7ff2010
    1e20:			; <UNDEFINED> instruction: 0xb148e89c
    1e24:	biceq	lr, r6, #4, 22	; 0x1000
    1e28:	ldmdbhi	r8, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    1e2c:	stmib	r0, {r3, r4, r5, sp, lr}^
    1e30:	strb	r8, [pc, r0, lsl #18]!
    1e34:	strb	r4, [sp, r8, lsr #12]!
    1e38:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    1e3c:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e40:			; <UNDEFINED> instruction: 0xf7ff2001
    1e44:	svclt	0x0000e956
    1e48:	andeq	r3, r1, r6, ror #7
    1e4c:	andeq	r2, r0, r6, ror #7
    1e50:	ldrtlt	r4, [r0], #-2847	; 0xfffff4e1
    1e54:	cfldrsmi	mvf4, [pc], {123}	; 0x7b
    1e58:	ldrbtmi	r6, [ip], #-2139	; 0xfffff7a5
    1e5c:	blcc	6e530 <age_to_color@@Base+0x593c8>
    1e60:	bmi	7942dc <age_to_color@@Base+0x77f174>
    1e64:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1e68:	subsvs	r6, r3, sp, asr #16
    1e6c:	stmdavs	sl, {r0, r2, r6, r8, ip, sp, pc}
    1e70:	addsmi	r6, sl, #9109504	; 0x8b0000
    1e74:	movwcc	sp, #7428	; 0x1d04
    1e78:	mlale	r1, sl, r2, r4
    1e7c:			; <UNDEFINED> instruction: 0x4770bc30
    1e80:	stmiapl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    1e84:	ldmdavs	r9, {r4, r5, sl, fp, ip, sp, pc}
    1e88:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e8c:	strle	r0, [r5], #-1538	; 0xfffff9fe
    1e90:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    1e94:	andcc	r6, r1, #655360	; 0xa0000
    1e98:	strb	r6, [r1, sl]!
    1e9c:	rsceq	pc, r0, #0
    1ea0:	svclt	0x00082ac0
    1ea4:	rscsle	r2, r3, r1, lsl #6
    1ea8:	rscseq	pc, r0, #0
    1eac:	svclt	0x00082ae0
    1eb0:	rscle	r2, sp, r2, lsl #6
    1eb4:	rscseq	pc, r8, #0
    1eb8:	svclt	0x00082af0
    1ebc:	strb	r2, [r7, r3, lsl #6]!
    1ec0:	eorcs	r4, fp, r7, lsl #22
    1ec4:	ldclt	8, cr5, [r0], #-908	; 0xfffffc74
    1ec8:			; <UNDEFINED> instruction: 0xf7ff6819
    1ecc:	svclt	0x0000b973
    1ed0:	andeq	r3, r1, r8, ror r3
    1ed4:	andeq	r3, r1, lr, asr r0
    1ed8:	andeq	r3, r1, r0, lsr #3
    1edc:	andeq	r3, r1, r6, ror #6
    1ee0:	andeq	r0, r0, r4, lsr r1
    1ee4:	andeq	r3, r1, r2, ror r1
    1ee8:	mvnsmi	lr, #737280	; 0xb4000
    1eec:			; <UNDEFINED> instruction: 0x4605b370
    1ef0:	strcs	r2, [r0], -r1, lsl #14
    1ef4:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ef8:			; <UNDEFINED> instruction: 0x4628463c
    1efc:			; <UNDEFINED> instruction: 0xf707fb08
    1f00:	ldrtmi	r3, [r9], -r1, lsl #12
    1f04:	blx	ff53df10 <age_to_color@@Base+0xff528da8>
    1f08:	mvnsle	r2, r0, lsl #16
    1f0c:	stmdavs	r7!, {r1, r2, r6, r9, ip, sp, lr, pc}^
    1f10:	strbmi	pc, [sp, ip, asr #12]	; <UNPREDICTABLE>
    1f14:	stmdavs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    1f18:	strbmi	pc, [ip, ip, asr #13]	; <UNPREDICTABLE>
    1f1c:	stmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f20:	strtmi	r4, [r8], -r1, lsr #12
    1f24:	blx	ff13df30 <age_to_color@@Base+0xff128dc8>
    1f28:	movwcs	pc, #2952	; 0xb88	; <UNPREDICTABLE>
    1f2c:	bl	ff087e3c <age_to_color@@Base+0xff072cd4>
    1f30:	blx	2429c6 <age_to_color@@Base+0x22d85e>
    1f34:	teqcc	r0, #1207959552	; 0x48000000
    1f38:	blx	fe9eeaa2 <age_to_color@@Base+0xfe9d993a>
    1f3c:			; <UNDEFINED> instruction: 0xf7ff3404
    1f40:	stmiaeq	r4!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    1f44:	ldrtmi	sp, [r0], -ip, ror #3
    1f48:	mvnshi	lr, #12386304	; 0xbd0000
    1f4c:	ldrtmi	r2, [r0], -r1, lsl #12
    1f50:	mvnshi	lr, #12386304	; 0xbd0000
    1f54:	blmi	a547fc <age_to_color@@Base+0xa3f694>
    1f58:	push	{r1, r3, r4, r5, r6, sl, lr}
    1f5c:			; <UNDEFINED> instruction: 0x460541f0
    1f60:	addlt	r7, r6, r0, lsl #16
    1f64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f68:			; <UNDEFINED> instruction: 0xf04f9305
    1f6c:	stmdacs	r0, {r8, r9}
    1f70:			; <UNDEFINED> instruction: 0xf8dfd03d
    1f74:	svcge	0x0003808c
    1f78:	ldrbtmi	r2, [r8], #1536	; 0x600
    1f7c:	strcc	lr, [r1], -r5
    1f80:			; <UNDEFINED> instruction: 0xff66f7ff
    1f84:	svceq	0x0001f815
    1f88:	ldmdacs	ip, {r3, r4, r6, r7, r8, ip, sp, pc}^
    1f8c:			; <UNDEFINED> instruction: 0xf1a0d025
    1f90:	blcs	1782c18 <age_to_color@@Base+0x176dab0>
    1f94:	strdls	sp, [r0], -r3
    1f98:	andcs	r4, r5, #70254592	; 0x4300000
    1f9c:	ldrtmi	r2, [r8], -r1, lsl #2
    1fa0:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fa4:	muleq	ip, sp, r8
    1fa8:			; <UNDEFINED> instruction: 0x463cb130
    1fac:			; <UNDEFINED> instruction: 0xff50f7ff
    1fb0:	svceq	0x0001f814
    1fb4:	mvnsle	r2, r0, lsl #16
    1fb8:	svceq	0x0001f815
    1fbc:	stmdacs	r0, {r2, r9, sl, ip, sp}
    1fc0:	bmi	436754 <age_to_color@@Base+0x4215ec>
    1fc4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    1fc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1fcc:	subsmi	r9, sl, r5, lsl #22
    1fd0:	ldrtmi	sp, [r0], -pc, lsl #2
    1fd4:	pop	{r1, r2, ip, sp, pc}
    1fd8:	stfmid	f0, [fp], {240}	; 0xf0
    1fdc:			; <UNDEFINED> instruction: 0xf7ff447c
    1fe0:			; <UNDEFINED> instruction: 0xf814ff37
    1fe4:	stmdacs	r0, {r0, r8, r9, sl, fp}
    1fe8:			; <UNDEFINED> instruction: 0x3602d1f9
    1fec:	strmi	lr, [r6], -sl, asr #15
    1ff0:			; <UNDEFINED> instruction: 0xf7ffe7e7
    1ff4:	svclt	0x0000e812
    1ff8:	andeq	r2, r1, r0, ror #30
    1ffc:	andeq	r0, r0, r8, lsl r1
    2000:			; <UNDEFINED> instruction: 0x000022b2
    2004:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2008:	andeq	r2, r0, ip, asr #4
    200c:	blmi	414450 <age_to_color@@Base+0x3ff2e8>
    2010:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    2014:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    2018:	bvc	618250 <age_to_color@@Base+0x6030e8>
    201c:			; <UNDEFINED> instruction: 0xb1286821
    2020:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    2024:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}
    2028:	mulle	fp, sl, r2
    202c:	andcs	r4, sl, fp, lsl #22
    2030:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2034:			; <UNDEFINED> instruction: 0xf7ff721a
    2038:	blmi	27c340 <age_to_color@@Base+0x2671d8>
    203c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2040:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    2044:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2048:	strb	r6, [pc, r1, lsr #16]!
    204c:	andeq	r2, r1, r6, lsr #29
    2050:			; <UNDEFINED> instruction: 0x000131b8
    2054:	andeq	r0, r0, r4, lsr r1
    2058:	andeq	r2, r1, r2, ror #31
    205c:	muleq	r1, sl, r1
    2060:	andeq	r2, r1, r6, asr #31
    2064:	svcmi	0x0070e92d
    2068:	strmi	r4, [lr], -r4, lsl #12
    206c:	svc	0x0092f7fe
    2070:	teqle	r7, r0, lsl #16
    2074:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    2078:	bllt	1adc3ec <age_to_color@@Base+0x1ac7284>
    207c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    2080:	cmnlt	fp, fp, lsl r9
    2084:	msreq	SPSR_, #4, 2
    2088:	rsbeq	pc, r0, #-2147483647	; 0x80000001
    208c:	orrseq	pc, r8, r4, lsl #2
    2090:	blge	bc464 <age_to_color@@Base+0xa72fc>
    2094:	stmdbhi	r2, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
    2098:	svclt	0x000845cb
    209c:	tstle	r9, r2, asr #11
    20a0:	mvnsle	r4, fp, lsl #5
    20a4:	ldrdpl	pc, [r8], r4	; <UNPREDICTABLE>
    20a8:	ldrdmi	pc, [r8], r6	; <UNPREDICTABLE>
    20ac:	svclt	0x00182c00
    20b0:	andle	r2, sl, r0, lsl #26
    20b4:	stmdavs	r8!, {r0, r5, fp, sp, lr}
    20b8:			; <UNDEFINED> instruction: 0xffd4f7ff
    20bc:	stmdavs	sp!, {r4, r6, r8, ip, sp, pc}^
    20c0:	stccs	8, cr6, [r0, #-400]	; 0xfffffe70
    20c4:	stccs	15, cr11, [r0], {24}
    20c8:	b	15768a0 <age_to_color@@Base+0x1561738>
    20cc:	svclt	0x000c0304
    20d0:	andcs	r2, r0, r1
    20d4:	svchi	0x0070e8bd
    20d8:	ldclvs	13, cr6, [r3, #-392]!	; 0xfffffe78
    20dc:	smullle	r4, sp, sl, r2
    20e0:	svchi	0x0070e8bd
    20e4:	ldmfd	sp!, {sp}
    20e8:	svclt	0x00008f70
    20ec:	andeq	r3, r1, r6, asr r1
    20f0:	andeq	r3, r1, lr, asr #2
    20f4:	svcmi	0x00f0e92d
    20f8:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    20fc:	strmi	r8, [fp], r2, lsl #22
    2100:	sbfxvc	pc, pc, #17, #25
    2104:			; <UNDEFINED> instruction: 0xf8df4616
    2108:			; <UNDEFINED> instruction: 0x464d07b8
    210c:			; <UNDEFINED> instruction: 0xf8df447f
    2110:			; <UNDEFINED> instruction: 0xb08f17b4
    2114:	sxtahmi	r4, sl, r8, ror #8
    2118:	cfldrsls	mvf4, [sl], {121}	; 0x79
    211c:	tstls	sl, r9
    2120:	cfldrsls	mvf9, [fp], {5}
    2124:	cfldrsls	mvf9, [ip], {7}
    2128:			; <UNDEFINED> instruction: 0xf8df9404
    212c:	ldrbtmi	r4, [ip], #-1948	; 0xfffff864
    2130:	ldrmi	r9, [ip], -r8, lsl #8
    2134:			; <UNDEFINED> instruction: 0x3794f8df
    2138:	movwls	r4, #46203	; 0xb47b
    213c:	movwcc	r9, #6916	; 0x1b04
    2140:			; <UNDEFINED> instruction: 0x83aaf000
    2144:			; <UNDEFINED> instruction: 0xf0002d00
    2148:	bllt	1b22668 <age_to_color@@Base+0x1b0d500>
    214c:	svceq	0x0000f1bb
    2150:	ldmib	sp, {r1, r3, r5, r8, sl, fp, ip, lr, pc}^
    2154:			; <UNDEFINED> instruction: 0xf10b7908
    2158:	strls	r3, [r6, #-2303]	; 0xfffff701
    215c:			; <UNDEFINED> instruction: 0xf8da960c
    2160:	adceq	r3, r5, r4, lsl r0
    2164:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    2168:	andle	r1, r4, lr, asr ip
    216c:			; <UNDEFINED> instruction: 0xf7ff2020
    2170:	cdpcc	14, 0, cr15, cr1, cr15, {3}
    2174:	strbmi	sp, [r4, #-506]	; 0xfffffe06
    2178:			; <UNDEFINED> instruction: 0xf00069ba
    217c:			; <UNDEFINED> instruction: 0xf8d9825c
    2180:	ldrmi	r3, [sp], #-24	; 0xffffffe8
    2184:	blcs	1c338 <age_to_color@@Base+0x71d0>
    2188:	cmphi	r7, r0	; <UNPREDICTABLE>
    218c:	stmdavc	r8!, {r0, r2, r4, r7, fp, sp, lr}
    2190:			; <UNDEFINED> instruction: 0xf7ffb128
    2194:			; <UNDEFINED> instruction: 0xf815fe5d
    2198:	stmdacs	r0, {r0, r8, r9, sl, fp}
    219c:	strcc	sp, [r1], #-505	; 0xfffffe07
    21a0:	bicsle	r4, ip, r3, lsr #11
    21a4:	cdpls	13, 0, cr9, cr12, cr6, {0}
    21a8:	svclt	0x00dc2e01
    21ac:	movwls	r2, #49920	; 0xc300
    21b0:	teqhi	r3, r0, lsl #6	; <UNPREDICTABLE>
    21b4:			; <UNDEFINED> instruction: 0x3718f8df
    21b8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    21bc:			; <UNDEFINED> instruction: 0xf0002b01
    21c0:			; <UNDEFINED> instruction: 0xf89582c5
    21c4:	bfieq	r3, r8, #1, #30
    21c8:	rschi	pc, r0, #0, 2
    21cc:			; <UNDEFINED> instruction: 0x4704f8df
    21d0:			; <UNDEFINED> instruction: 0xf8d4447c
    21d4:			; <UNDEFINED> instruction: 0xf1b99020
    21d8:			; <UNDEFINED> instruction: 0xf0000f00
    21dc:	stfvsd	f0, [fp], #4
    21e0:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    21e4:			; <UNDEFINED> instruction: 0x46288330
    21e8:	usatmi	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    21ec:	mrc2	7, 5, pc, cr2, cr15, {7}
    21f0:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    21f4:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    21f8:	ldmdavs	fp, {r1, r5, r8, r9, fp, sp, lr}
    21fc:	andls	r9, r6, sp, lsl #6
    2200:			; <UNDEFINED> instruction: 0xf0002a00
    2204:	eorcs	r8, ip, fp, ror #5
    2208:	stmdaeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    220c:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2210:			; <UNDEFINED> instruction: 0xf7ff6ce8
    2214:	bvs	ff901bc0 <age_to_color@@Base+0xff8eca58>
    2218:			; <UNDEFINED> instruction: 0xf0402b00
    221c:			; <UNDEFINED> instruction: 0xf8df8302
    2220:	ldrbtmi	r3, [fp], #-1728	; 0xfffff940
    2224:	ldrsblt	r6, [fp, #139]	; 0x8b
    2228:	bls	1dd7dc <age_to_color@@Base+0x1c8674>
    222c:	mulsle	r7, r3, r2
    2230:	svceq	0x0000f1b8
    2234:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2238:	eorcs	fp, ip, r4, lsl pc
    223c:			; <UNDEFINED> instruction: 0xf7ff2028
    2240:	stclvs	14, cr15, [r8, #-28]!	; 0xffffffe4
    2244:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2248:			; <UNDEFINED> instruction: 0xf0002800
    224c:	stmdavs	r4, {r0, r3, r8, r9, pc}
    2250:			; <UNDEFINED> instruction: 0xb1287820
    2254:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
    2258:	svceq	0x0001f814
    225c:	mvnsle	r2, r0, lsl #16
    2260:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2264:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2268:	suble	r2, r1, r0, lsl #22
    226c:	ldrdcc	pc, [ip], r5	; <UNPREDICTABLE>
    2270:	eorsle	r2, sp, r0, lsl #22
    2274:	strbteq	pc, [r0], #-261	; 0xfffffefb	; <UNPREDICTABLE>
    2278:	ldreq	pc, [r8, r5, lsl #2]
    227c:			; <UNDEFINED> instruction: 0xf8cd2600
    2280:	and	r9, r3, ip, lsl r0
    2284:			; <UNDEFINED> instruction: 0xf10642bc
    2288:	eorle	r0, pc, r1, lsl #12
    228c:	movwcs	lr, #10484	; 0x28f4
    2290:	tsteq	r3, r2, asr sl
    2294:			; <UNDEFINED> instruction: 0xf8d5d0f6
    2298:	bl	46550 <age_to_color@@Base+0x313e8>
    229c:	ldmib	r1, {r1, r2, r6, r7, r8}^
    22a0:	addmi	r0, fp, #24, 2
    22a4:	addmi	fp, r2, #10, 30	; 0x28
    22a8:	movwcs	r2, #769	; 0x301
    22ac:	andeq	lr, r1, #80, 20	; 0x50000
    22b0:	movwcs	fp, #3848	; 0xf08
    22b4:	rscle	r2, r5, r0, lsl #22
    22b8:	svceq	0x0000f1b8
    22bc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    22c0:	eorcs	fp, ip, r4, lsl pc
    22c4:			; <UNDEFINED> instruction: 0xf7ff2028
    22c8:	blls	2c19dc <age_to_color@@Base+0x2ac874>
    22cc:	eorls	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    22d0:	muleq	r0, r9, r8
    22d4:	sbcsle	r2, r5, r0, lsl #16
    22d8:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    22dc:	svceq	0x0001f819
    22e0:	mvnsle	r2, r0, lsl #16
    22e4:			; <UNDEFINED> instruction: 0xf10642bc
    22e8:	bicle	r0, pc, r1, lsl #12
    22ec:			; <UNDEFINED> instruction: 0x901cf8dd
    22f0:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    22f4:	bvs	16d34e8 <age_to_color@@Base+0x16be380>
    22f8:			; <UNDEFINED> instruction: 0xf1b8b1bb
    22fc:			; <UNDEFINED> instruction: 0xf1080f00
    2300:	svclt	0x00140801
    2304:	eorcs	r2, r8, ip, lsr #32
    2308:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    230c:	rsbcs	r6, r0, ip, lsr #27
    2310:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    2314:			; <UNDEFINED> instruction: 0xb1287820
    2318:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    231c:	svceq	0x0001f814
    2320:	mvnsle	r2, r0, lsl #16
    2324:			; <UNDEFINED> instruction: 0xf7ff2027
    2328:			; <UNDEFINED> instruction: 0xf1b9fd93
    232c:			; <UNDEFINED> instruction: 0xf0000f00
    2330:			; <UNDEFINED> instruction: 0xf8df8086
    2334:	ldrbtmi	r3, [fp], #-1464	; 0xfffffa48
    2338:	blcs	1cbac <age_to_color@@Base+0x7a44>
    233c:	subhi	pc, r4, #0
    2340:	ldrdgt	pc, [r8], #-133	; 0xffffff7b
    2344:	svceq	0x0000f1bc
    2348:			; <UNDEFINED> instruction: 0xf895db7c
    234c:	bfieq	r3, r8, #1, #26
    2350:	addhi	pc, r7, r0, asr #2
    2354:	ldreq	pc, [r8, #2271]	; 0x8df
    2358:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    235c:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    2360:	rsbsle	r2, r6, r0, lsl #16
    2364:	strcc	pc, [ip, #2271]	; 0x8df
    2368:	bls	2ca774 <age_to_color@@Base+0x2b560c>
    236c:			; <UNDEFINED> instruction: 0xf7fe58d2
    2370:	rsb	lr, lr, r6, lsl #28
    2374:	ldrdvs	pc, [r8], r5	; <UNPREDICTABLE>
    2378:			; <UNDEFINED> instruction: 0xf8dd464f
    237c:	ssatmi	r8, #10, r8
    2380:	svceq	0x0001f1b8
    2384:	ldrtmi	fp, [fp], -ip, asr #31
    2388:	andsvs	r1, r3, fp, ror lr
    238c:			; <UNDEFINED> instruction: 0xf8dfb31e
    2390:			; <UNDEFINED> instruction: 0xf10ba568
    2394:	ldrbtmi	r0, [sl], #1281	; 0x501
    2398:	bpl	43dbc0 <age_to_color@@Base+0x428a58>
    239c:	ldrdcs	pc, [ip], -sl
    23a0:	strpl	lr, [r0], #-2518	; 0xfffff62a
    23a4:			; <UNDEFINED> instruction: 0xf895b122
    23a8:			; <UNDEFINED> instruction: 0x07912098
    23ac:	mrshi	pc, (UNDEF: 91)	; <UNPREDICTABLE>
    23b0:	strls	r2, [r2], -r0, lsl #12
    23b4:	ldrsbne	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
    23b8:			; <UNDEFINED> instruction: 0xf284fab4
    23bc:			; <UNDEFINED> instruction: 0x46284633
    23c0:			; <UNDEFINED> instruction: 0x46260952
    23c4:	smlabtcs	r0, sp, r9, lr
    23c8:	cdp	2, 1, cr2, cr8, cr1, {0}
    23cc:			; <UNDEFINED> instruction: 0xf7ff1a10
    23d0:	mcrcs	14, 0, pc, cr0, cr1, {4}	; <UNPREDICTABLE>
    23d4:	andlt	sp, pc, r2, ror #3
    23d8:	blhi	bd6d4 <age_to_color@@Base+0xa856c>
    23dc:	svchi	0x00f0e8bd
    23e0:			; <UNDEFINED> instruction: 0xf7ff4628
    23e4:			; <UNDEFINED> instruction: 0xf8dffdb7
    23e8:	blvs	88f840 <age_to_color@@Base+0x87a6d8>
    23ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23f0:	andls	r9, r6, sp, lsl #6
    23f4:			; <UNDEFINED> instruction: 0xf0002a00
    23f8:	ldrdcs	r8, [r8], -r8	; <UNPREDICTABLE>
    23fc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2400:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    2404:			; <UNDEFINED> instruction: 0xf7ff6ce8
    2408:	bvs	ff9019cc <age_to_color@@Base+0xff8ec864>
    240c:			; <UNDEFINED> instruction: 0xf43f2b00
    2410:			; <UNDEFINED> instruction: 0xf04faf06
    2414:	eorcs	r0, ip, r2, lsl #16
    2418:			; <UNDEFINED> instruction: 0x4630e1d0
    241c:	strbtmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2420:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2424:	cfstrsne	mvf4, [r3], {124}	; 0x7c
    2428:	movwls	r2, #49194	; 0xc02a
    242c:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    2430:	svceq	0x0001f814
    2434:	mvnsle	r2, r0, lsl #16
    2438:	ldmdavs	r5, {r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    243c:			; <UNDEFINED> instruction: 0xf1b8e6a7
    2440:	andle	r0, r2, r0, lsl #30
    2444:			; <UNDEFINED> instruction: 0xf7ff2029
    2448:			; <UNDEFINED> instruction: 0xf895fd03
    244c:	bfieq	r3, r8, #1, #28
    2450:			; <UNDEFINED> instruction: 0xf8dfd480
    2454:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    2458:	blcs	1cccc <age_to_color@@Base+0x7b64>
    245c:			; <UNDEFINED> instruction: 0xf8d5d03c
    2460:			; <UNDEFINED> instruction: 0xf1bcc048
    2464:	ldcle	15, cr0, [r7, #-0]
    2468:	ldrvc	pc, [ip], #2271	; 0x8df
    246c:			; <UNDEFINED> instruction: 0xf8df2600
    2470:	ldrbtmi	r4, [pc], #-1180	; 2478 <__assert_fail@plt+0x1230>
    2474:			; <UNDEFINED> instruction: 0xf10c447c
    2478:	adcsmi	r3, r3, #-67108861	; 0xfc000003
    247c:	sbchi	pc, sp, r0, lsl #6
    2480:			; <UNDEFINED> instruction: 0xf8536c6b
    2484:	stmdavc	r3, {r1, r2, r5}
    2488:			; <UNDEFINED> instruction: 0xf0002b00
    248c:			; <UNDEFINED> instruction: 0x460180d2
    2490:			; <UNDEFINED> instruction: 0xf1a32200
    2494:			; <UNDEFINED> instruction: 0xf8110e20
    2498:			; <UNDEFINED> instruction: 0xf1be3f01
    249c:	svclt	0x00940f5e
    24a0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    24a4:	cdpeq	0, 0, cr15, cr4, cr15, {2}
    24a8:	blcs	13678 <_IO_stdin_used@@Base+0xfb48>
    24ac:	ldmvs	r9!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    24b0:	ldfccp	f7, [pc], #48	; 24e8 <__assert_fail@plt+0x12a0>
    24b4:	ldrmi	r6, [r4, #2107]!	; 0x83b
    24b8:	stmdbcc	r4, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    24bc:	addmi	r4, sl, #436207616	; 0x1a000000
    24c0:	stmdavs	r3!, {r0, r1, r8, sl, fp, ip, lr, pc}^
    24c4:			; <UNDEFINED> instruction: 0xf0402b00
    24c8:			; <UNDEFINED> instruction: 0xf7ff81b4
    24cc:			; <UNDEFINED> instruction: 0xf8d5fd43
    24d0:	strcc	ip, [r1], -r8, asr #32
    24d4:	cfstr64le	mvdx4, [lr], {180}	; 0xb4
    24d8:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    24dc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    24e0:			; <UNDEFINED> instruction: 0xf8dfb14b
    24e4:	andscs	r4, fp, r0, lsr r4
    24e8:			; <UNDEFINED> instruction: 0xf7ff447c
    24ec:			; <UNDEFINED> instruction: 0xf814fcb1
    24f0:	stmdacs	r0, {r0, r8, r9, sl, fp}
    24f4:			; <UNDEFINED> instruction: 0xf8dfd1f9
    24f8:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    24fc:	andcc	lr, r8, #3457024	; 0x34c000
    2500:	cmnle	fp, r3, lsl r3
    2504:	ldrdcc	pc, [r8], r5	; <UNPREDICTABLE>
    2508:	rsbsle	r2, r7, r0, lsl #22
    250c:	strcc	pc, [ip], #-2271	; 0xfffff721
    2510:	bvs	fe653704 <age_to_color@@Base+0xfe63e59c>
    2514:	strmi	r6, [fp, #2396]	; 0x95c
    2518:	addshi	pc, r1, r0, asr #5
    251c:			; <UNDEFINED> instruction: 0xf0002900
    2520:	subeq	r8, fp, r9, asr r1
    2524:	cdpmi	0, 15, cr0, cr14, cr9, {6}
    2528:	tstls	r7, r0, lsr #12
    252c:	adcsvs	r4, r3, #2113929216	; 0x7e000000
    2530:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2534:	strmi	r9, [r4], -r7, lsl #18
    2538:	stmdacs	r0, {r4, r5, r6, r8, sp, lr}
    253c:			; <UNDEFINED> instruction: 0x81b6f000
    2540:			; <UNDEFINED> instruction: 0xf7fe69b0
    2544:	rorsvs	lr, r6, sp
    2548:			; <UNDEFINED> instruction: 0xf0002800
    254c:	blmi	ffd62c10 <age_to_color@@Base+0xffd4daa8>
    2550:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    2554:	andeq	pc, r1, #130	; 0x82
    2558:	eorcs	pc, fp, r0, asr #16
    255c:	ldrdcc	lr, [r8, -r3]
    2560:	addeq	lr, fp, #4, 22	; 0x1000
    2564:			; <UNDEFINED> instruction: 0xf47f430b
    2568:	stmibmi	pc!, {r0, r2, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    256c:	ldrbtmi	r9, [r9], #-2822	; 0xfffff4fa
    2570:	stmdavs	r8, {r0, r2, r3, r9, sl, fp, ip, pc}
    2574:	strmi	r6, [r3], #-2186	; 0xfffff776
    2578:	addsmi	r1, r0, #158720	; 0x26c00
    257c:	ldrtmi	r9, [r3], #-3596	; 0xfffff1f4
    2580:	eorcc	pc, fp, r4, asr #16
    2584:	teqhi	r3, r0, lsl #5	; <UNPREDICTABLE>
    2588:	ldrdvc	pc, [r8], r5	; <UNPREDICTABLE>
    258c:			; <UNDEFINED> instruction: 0xf43f2f00
    2590:	movwcs	sl, #7970	; 0x1f22
    2594:	blmi	ff9671b0 <age_to_color@@Base+0xff952048>
    2598:	bleq	7e9cc <age_to_color@@Base+0x69864>
    259c:	ldrbtmi	r4, [fp], #-2788	; 0xfffff51c
    25a0:	eorsge	pc, r0, sp, asr #17
    25a4:	andls	r4, r6, #2046820352	; 0x7a000000
    25a8:	ldrmi	r4, [sl], r2, ror #21
    25ac:	andls	r4, r7, #2046820352	; 0x7a000000
    25b0:	ldrdcc	pc, [ip], -sl
    25b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    25b8:	mcrls	8, 0, r6, cr4, cr12, {3}
    25bc:			; <UNDEFINED> instruction: 0xf0402b00
    25c0:	blls	1627e8 <age_to_color@@Base+0x14d680>
    25c4:			; <UNDEFINED> instruction: 0xf0402b00
    25c8:			; <UNDEFINED> instruction: 0xf8d580a2
    25cc:	blx	fed0e874 <age_to_color@@Base+0xfecf970c>
    25d0:	ldmdavs	r8!, {r2, r7, r8, ip, sp, lr, pc}
    25d4:	blne	ff6d3ee4 <age_to_color@@Base+0xff6bed7c>
    25d8:	stclvs	6, cr9, [lr, #-8]!
    25dc:			; <UNDEFINED> instruction: 0xf383fab3
    25e0:	tstls	r0, r9, asr #18
    25e4:			; <UNDEFINED> instruction: 0x4659095b
    25e8:			; <UNDEFINED> instruction: 0xf7ff9601
    25ec:	stccs	13, cr15, [r0], {131}	; 0x83
    25f0:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {1}
    25f4:	strtmi	r2, [r7], -r0, lsl #6
    25f8:	ldrb	r9, [r9, r5, lsl #6]
    25fc:	vnmlsne.f64	d25, d12, d4
    2600:	subscs	fp, sp, fp, lsr #2
    2604:			; <UNDEFINED> instruction: 0xf7ff3c01
    2608:	stclne	12, cr15, [r0], #-140	; 0xffffff74
    260c:			; <UNDEFINED> instruction: 0xf7ffd1f9
    2610:			; <UNDEFINED> instruction: 0xf04ffcfd
    2614:	movwls	r3, #17407	; 0x43ff
    2618:	eorcs	lr, r0, r8, ror r7
    261c:	ldc2	7, cr15, [r8], {255}	; 0xff
    2620:			; <UNDEFINED> instruction: 0xf8d56c6b
    2624:			; <UNDEFINED> instruction: 0xf853c048
    2628:	stmdavc	r3, {r1, r2, r5}
    262c:			; <UNDEFINED> instruction: 0xf47f2b00
    2630:	ldrmi	sl, [sl], -lr, lsr #30
    2634:	blls	17c328 <age_to_color@@Base+0x1671c0>
    2638:	ldmvs	r5, {r0, r1, r3, r4, r8, ip, sp, pc}^
    263c:	ldmibvs	r8, {r0, r1, r2, r5, r7, r8, sl, sp, lr, pc}
    2640:	ldmdavs	r5, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
    2644:			; <UNDEFINED> instruction: 0xf106e5a3
    2648:			; <UNDEFINED> instruction: 0x2c000b04
    264c:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    2650:			; <UNDEFINED> instruction: 0xf8cd2300
    2654:	ssatmi	sl, #1, r4
    2658:	strcs	r4, [r1, -sl, asr #13]
    265c:			; <UNDEFINED> instruction: 0x461e46b1
    2660:			; <UNDEFINED> instruction: 0xf103e003
    2664:	ldrtmi	r0, [sl], -r4, lsl #22
    2668:	stmdavs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
    266c:			; <UNDEFINED> instruction: 0xf7ff4628
    2670:			; <UNDEFINED> instruction: 0x4623fcf9
    2674:	stmdacs	r0, {r2, r5, r6, fp, sp, lr}
    2678:			; <UNDEFINED> instruction: 0x463ed0f3
    267c:	ldrmi	r3, [r8], -r1, lsl #14
    2680:	svclt	0x00084543
    2684:			; <UNDEFINED> instruction: 0xf7fe46a0
    2688:			; <UNDEFINED> instruction: 0xf8d9ecaa
    268c:	ldrtmi	r5, [sl], -r0
    2690:	andmi	pc, r0, fp, asr #17
    2694:	mvnle	r2, r0, lsl #24
    2698:	blx	fee141e4 <age_to_color@@Base+0xfedff07c>
    269c:	mvfcsd	f7, #0.0
    26a0:			; <UNDEFINED> instruction: 0xa014f8dd
    26a4:	ldrsbmi	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
    26a8:	cmpne	r1, pc, asr #20
    26ac:	andcs	fp, r1, ip, lsl #30
    26b0:	blls	10a6c0 <age_to_color@@Base+0xf5558>
    26b4:	tstls	r0, r6, asr #12
    26b8:	cfmvrdl	r4, mvd8
    26bc:	stmib	sp, {r4, r9, fp, ip}^
    26c0:	movwcs	r4, #1
    26c4:			; <UNDEFINED> instruction: 0xf7ff4628
    26c8:	mcrcs	13, 0, pc, cr0, cr5, {0}	; <UNPREDICTABLE>
    26cc:	mcrge	4, 3, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    26d0:			; <UNDEFINED> instruction: 0xf107e681
    26d4:			; <UNDEFINED> instruction: 0x2c000904
    26d8:	sbchi	pc, sp, r0
    26dc:	strtmi	r2, [r0], r0, lsl #12
    26e0:	ldmdavs	r8!, {r0, r5, fp, sp, lr}
    26e4:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    26e8:	stmdavs	r4!, {r0, r1, r5, r9, sl, lr}^
    26ec:			; <UNDEFINED> instruction: 0xf103bb10
    26f0:			; <UNDEFINED> instruction: 0x2c000904
    26f4:	blls	136ecc <age_to_color@@Base+0x121d64>
    26f8:			; <UNDEFINED> instruction: 0xf1064644
    26fc:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    2700:	movwcc	fp, #7960	; 0x1f18
    2704:	blls	153f84 <age_to_color@@Base+0x13ee1c>
    2708:			; <UNDEFINED> instruction: 0xf43f2b00
    270c:	blls	1ae48c <age_to_color@@Base+0x199324>
    2710:			; <UNDEFINED> instruction: 0x2c00699b
    2714:	adchi	pc, r0, r0
    2718:			; <UNDEFINED> instruction: 0x9014f8d3
    271c:	muleq	r0, r9, r8
    2720:			; <UNDEFINED> instruction: 0xf43f2800
    2724:			; <UNDEFINED> instruction: 0xf7ffaf52
    2728:			; <UNDEFINED> instruction: 0xf819fb93
    272c:	stmdacs	r0, {r0, r8, r9, sl, fp}
    2730:			; <UNDEFINED> instruction: 0xe74ad1f9
    2734:	ldrmi	r4, [r8, #1560]	; 0x618
    2738:	strtmi	fp, [r0], r8, lsl #30
    273c:			; <UNDEFINED> instruction: 0xf7fe3601
    2740:			; <UNDEFINED> instruction: 0xf8c9ec4e
    2744:	stccs	0, cr4, [r0], {-0}
    2748:	ldrb	sp, [r4, sl, asr #3]
    274c:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
    2750:	cmplt	fp, r3, lsl r8
    2754:	blvc	a3ddb0 <age_to_color@@Base+0xa28c48>
    2758:	blvc	ff1fe354 <age_to_color@@Base+0xff1e91ec>
    275c:	bne	fe43dfc0 <age_to_color@@Base+0xfe428e58>
    2760:			; <UNDEFINED> instruction: 0xf852e002
    2764:	tstlt	fp, r8, lsl #30
    2768:	rscsle	r4, sl, #-1879048183	; 0x90000009
    276c:	stmdavc	r0!, {r2, r4, r6, fp, sp, lr}
    2770:			; <UNDEFINED> instruction: 0xf43f2800
    2774:			; <UNDEFINED> instruction: 0xf7ffad26
    2778:			; <UNDEFINED> instruction: 0xf814fb6b
    277c:	stmdacs	r0, {r0, r8, r9, sl, fp}
    2780:			; <UNDEFINED> instruction: 0xf895d1f9
    2784:	bfieq	r3, r8, #1, #30
    2788:	cfstr32ge	mvfx15, [r0, #-508]!	; 0xfffffe04
    278c:	tstcs	r0, fp, ror #16
    2790:			; <UNDEFINED> instruction: 0xf7fe4478
    2794:	stmdacs	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    2798:	cfldrsge	mvf15, [r8, #-252]	; 0xffffff04
    279c:	tstcs	r1, r5, asr fp
    27a0:	ldmpl	r2, {r0, r1, r3, r9, fp, ip, pc}^
    27a4:	bl	ffac07a4 <age_to_color@@Base+0xffaab63c>
    27a8:			; <UNDEFINED> instruction: 0xf8d4e510
    27ac:			; <UNDEFINED> instruction: 0xf1b8802c
    27b0:			; <UNDEFINED> instruction: 0xf43f0f00
    27b4:			; <UNDEFINED> instruction: 0xf04fad34
    27b8:	eorcs	r0, r8, r1, lsl #16
    27bc:	blx	12407c2 <age_to_color@@Base+0x122b65a>
    27c0:			; <UNDEFINED> instruction: 0xf7ff6d28
    27c4:	str	pc, [sl, #-2961]!	; 0xfffff46f
    27c8:	umullscc	pc, r8, r5, r8	; <UNPREDICTABLE>
    27cc:			; <UNDEFINED> instruction: 0xf57f07db
    27d0:	ldr	sl, [pc, #3715]!	; 365b <__assert_fail@plt+0x2413>
    27d4:	bicvc	pc, r8, pc, asr #8
    27d8:	strt	r2, [r4], r4, ror #6
    27dc:	strbmi	r6, [r8], r3, ror #21
    27e0:			; <UNDEFINED> instruction: 0xf43f2b00
    27e4:			; <UNDEFINED> instruction: 0xf109ad1c
    27e8:	eorcs	r0, ip, r1, lsl #16
    27ec:	stmdavs	fp, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    27f0:			; <UNDEFINED> instruction: 0xf43f2b00
    27f4:	blmi	14ae320 <age_to_color@@Base+0x14991b8>
    27f8:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    27fc:	stmdavc	r0!, {r2, r3, r4, r6, r8, fp, sp, lr}
    2800:			; <UNDEFINED> instruction: 0xf7ffb128
    2804:			; <UNDEFINED> instruction: 0xf814fb25
    2808:	stmdacs	r0, {r0, r8, r9, sl, fp}
    280c:	strdcs	sp, [fp], -r9	; <UNPREDICTABLE>
    2810:	blx	7c0816 <age_to_color@@Base+0x7ab6ae>
    2814:	ldc	0, cr11, [sp], #60	; 0x3c
    2818:	pop	{r1, r8, r9, fp, pc}
    281c:			; <UNDEFINED> instruction: 0xf7ff4ff0
    2820:			; <UNDEFINED> instruction: 0xf109bbf5
    2824:			; <UNDEFINED> instruction: 0xf1b80302
    2828:	sbcle	r0, r4, r0, lsl #30
    282c:	mlacs	ip, r8, r6, r4
    2830:	mcrrmi	7, 12, lr, r4, cr4
    2834:	ldrbtmi	r2, [ip], #-46	; 0xffffffd2
    2838:	blx	2c083e <age_to_color@@Base+0x2ab6d6>
    283c:	svceq	0x0001f814
    2840:	mvnsle	r2, r0, lsl #16
    2844:	eorcs	lr, r8, r8, asr #12
    2848:	blx	c084e <age_to_color@@Base+0xab6e6>
    284c:	blls	1fbb80 <age_to_color@@Base+0x1e6a18>
    2850:			; <UNDEFINED> instruction: 0x8014f8dd
    2854:	ldmibvs	fp, {r2, r9, sl, fp, ip, pc}
    2858:			; <UNDEFINED> instruction: 0x9010f8d3
    285c:	ldrb	r2, [sp, -r0, lsl #8]
    2860:			; <UNDEFINED> instruction: 0xf7ff6d68
    2864:	ldrbt	pc, [fp], #2881	; 0xb41	; <UNPREDICTABLE>
    2868:	strtmi	r2, [r0], r1, lsl #2
    286c:			; <UNDEFINED> instruction: 0xf8d9460a
    2870:			; <UNDEFINED> instruction: 0x46084054
    2874:	blls	17c4f0 <age_to_color@@Base+0x167388>
    2878:	mvnle	r2, r0, lsl #22
    287c:	ldrdmi	pc, [r8], r5	; <UNPREDICTABLE>
    2880:	stclvs	6, cr2, [fp, #-4]!
    2884:			; <UNDEFINED> instruction: 0xf8dd1be4
    2888:	blx	fed2a950 <age_to_color@@Base+0xfed157e8>
    288c:	ldmdavs	sp!, {r2, r7, sl, ip, sp, lr, pc}
    2890:	stmdbeq	r4!, {r0, r2, r9, sl, ip, pc}^
    2894:	ldrb	r9, [r1], #-775	; 0xfffffcf9
    2898:	vqdmulh.s<illegal width 8>	d20, d0, d27
    289c:	stmdbmi	fp!, {r0, r2, r3, r4, r5, r7, r9, sp}
    28a0:	ldrbtmi	r4, [fp], #-2091	; 0xfffff7d5
    28a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28a8:	stcl	7, cr15, [lr], {254}	; 0xfe
    28ac:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    28b0:	bl	ff4408b0 <age_to_color@@Base+0xff42b748>
    28b4:			; <UNDEFINED> instruction: 0xf7fe2001
    28b8:	svclt	0x0000ec1c
    28bc:	andeq	r3, r1, r0, asr #1
    28c0:	strheq	r3, [r1], -r8
    28c4:	andeq	r2, r1, r4, ror ip
    28c8:	andeq	r3, r1, r6, lsr r0
    28cc:	andeq	r2, r1, r0, lsl #27
    28d0:	andeq	r3, r1, r4, lsl r0
    28d4:	strdeq	r2, [r1], -ip
    28d8:	ldrdeq	r2, [r1], -r8
    28dc:	andeq	r2, r1, lr, lsl #28
    28e0:	andeq	r2, r1, sl, lsr #31
    28e4:	andeq	r2, r1, r8, ror #30
    28e8:	ldrdeq	r2, [r1], -r8
    28ec:	muleq	r1, r6, lr
    28f0:	strdeq	r1, [r0], -r2
    28f4:	andeq	r0, r0, r0, lsr r1
    28f8:	andeq	r2, r1, lr, ror #24
    28fc:	andeq	r2, r1, r8, lsl ip
    2900:	andeq	r1, r0, r0, lsl lr
    2904:	andeq	r2, r1, r6, ror sp
    2908:	muleq	r1, r2, fp
    290c:	muleq	r1, r0, fp
    2910:	strdeq	r2, [r1], -r0
    2914:	andeq	r1, r0, r4, asr sp
    2918:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    291c:			; <UNDEFINED> instruction: 0x00012cbc
    2920:	andeq	r2, r1, r0, lsr #25
    2924:	andeq	r2, r1, sl, ror ip
    2928:	muleq	r1, r6, sl
    292c:	andeq	r2, r1, r6, ror #20
    2930:	andeq	r2, r1, r0, asr #23
    2934:			; <UNDEFINED> instruction: 0x00012bb8
    2938:	andeq	r2, r1, r6, lsl sl
    293c:	ldrdeq	r1, [r0], -r4
    2940:	andeq	r2, r1, ip, ror #18
    2944:	andeq	r1, r0, r2, lsl #20
    2948:	andeq	r1, r0, sl, ror #28
    294c:	andeq	r1, r0, r0, lsr #19
    2950:	andeq	r1, r0, lr, lsr #19
    2954:			; <UNDEFINED> instruction: 0x000019ba
    2958:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    295c:	stfvsp	f3, [r2, #-576]	; 0xfffffdc0
    2960:	addmi	fp, sl, #112, 10	; 0x1c000000
    2964:	strmi	fp, [sp], -r4, lsl #1
    2968:	andle	r4, ip, r4, lsl #12
    296c:	ldrdmi	pc, [r8], r0	; <UNPREDICTABLE>
    2970:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}
    2974:			; <UNDEFINED> instruction: 0xf7ff4629
    2978:	stmdavs	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    297c:	mvnsle	r2, r0, lsl #24
    2980:	ldcllt	0, cr11, [r0, #-16]!
    2984:	bmi	39474c <age_to_color@@Base+0x37f5e4>
    2988:	blvs	1493b78 <age_to_color@@Base+0x147ea10>
    298c:			; <UNDEFINED> instruction: 0x2601b972
    2990:	ldrtmi	r2, [r3], -r0, lsl #2
    2994:	ldrtmi	r4, [r2], -r0, lsr #12
    2998:	tstls	r2, r1, lsl #10
    299c:			; <UNDEFINED> instruction: 0xf7ff9600
    29a0:	blmi	24184c <age_to_color@@Base+0x22c6e4>
    29a4:	cmpvs	lr, #2063597568	; 0x7b000000
    29a8:	ldcllt	0, cr11, [r0, #-16]!
    29ac:	andcs	r4, sl, r6, lsl #20
    29b0:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
    29b4:	stc	7, cr15, [r0], {254}	; 0xfe
    29b8:	svclt	0x0000e7e9
    29bc:	andeq	r2, r1, lr, asr r5
    29c0:	andeq	r2, r1, r4, asr #16
    29c4:	andeq	r2, r1, r8, lsr #16
    29c8:	andeq	r0, r0, r4, lsr r1
    29cc:	mvnsmi	lr, #737280	; 0xb4000
    29d0:	strmi	fp, [lr], -r3, lsl #1
    29d4:	andcs	r9, r8, r1
    29d8:			; <UNDEFINED> instruction: 0xf7fe9f01
    29dc:	teqlt	r8, #104448	; 0x19800
    29e0:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    29e4:	strcc	r4, [r8, r1, lsl #13]!
    29e8:	bicslt	r6, r4, r6
    29ec:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    29f0:	ldrsbthi	pc, [r8], -r3	; <UNPREDICTABLE>
    29f4:	stclvs	0, cr14, [sl], #24
    29f8:	addsmi	r6, sl, #62208	; 0xf300
    29fc:	stcne	12, cr13, [r7, #-68]!	; 0xffffffbc
    2a00:	cmnlt	r4, r4, ror #16
    2a04:			; <UNDEFINED> instruction: 0xf1b86825
    2a08:	mvnsle	r0, r0, lsl #30
    2a0c:			; <UNDEFINED> instruction: 0x46284631
    2a10:	b	ff040a10 <age_to_color@@Base+0xff02b8a8>
    2a14:	stcle	8, cr2, [r4], {-0}
    2a18:	stfvsp	f5, [sl, #-964]!	; 0xfffffc3c
    2a1c:	addsmi	r6, sl, #7360	; 0x1cc0
    2a20:			; <UNDEFINED> instruction: 0xf8c9d9ed
    2a24:			; <UNDEFINED> instruction: 0xf8c74004
    2a28:	andlt	r9, r3, r0
    2a2c:	mvnshi	lr, #12386304	; 0xbd0000
    2a30:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    2a34:	bl	3c0a34 <age_to_color@@Base+0x3ab8cc>
    2a38:			; <UNDEFINED> instruction: 0xf7fe2001
    2a3c:	svclt	0x0000eb5a
    2a40:	ldrdeq	r2, [r1], -lr
    2a44:	andeq	r1, r0, lr, ror #15
    2a48:	svcmi	0x00f0e92d
    2a4c:	ldrmi	fp, [fp], pc, lsr #1
    2a50:	andls	r4, r4, #56320	; 0xdc00
    2a54:	bmi	dd4270 <age_to_color@@Base+0xdbf108>
    2a58:			; <UNDEFINED> instruction: 0x460e20b8
    2a5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a60:			; <UNDEFINED> instruction: 0x932d681b
    2a64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2a68:	bl	7c0a68 <age_to_color@@Base+0x7ab900>
    2a6c:	subsle	r2, r6, r0, lsl #16
    2a70:	subcs	r4, r2, #42991616	; 0x2900000
    2a74:			; <UNDEFINED> instruction: 0xf7fe4604
    2a78:	blmi	bfd7e8 <age_to_color@@Base+0xbe8680>
    2a7c:	stmdbeq	r0!, {r2, r8, ip, sp, lr, pc}^
    2a80:			; <UNDEFINED> instruction: 0xf10d492e
    2a84:	ldrbtmi	r0, [fp], #-2176	; 0xfffff780
    2a88:	ldrbtmi	r4, [r9], #-3373	; 0xfffff2d3
    2a8c:	ldmdavs	fp, {r0, r2, r8, ip, pc}
    2a90:	stmdbls	r4, {r0, r2, r3, r4, r5, r6, sl, lr}
    2a94:	bmi	ac9f58 <age_to_color@@Base+0xab4df0>
    2a98:			; <UNDEFINED> instruction: 0xf8c4351c
    2a9c:			; <UNDEFINED> instruction: 0xf10d30b0
    2aa0:	movwcs	r0, #2584	; 0xa18
    2aa4:	strbtvs	r4, [r6], #1146	; 0x47a
    2aa8:	blne	57d1c0 <age_to_color@@Base+0x568058>
    2aac:	subcc	pc, r1, r4, lsl #17
    2ab0:	addscc	pc, r8, r4, lsl #17
    2ab4:	tstcc	r1, #196, 18	; 0x310000
    2ab8:			; <UNDEFINED> instruction: 0x332ae9c4
    2abc:	ldmib	sp, {r0, r1, r2, sp, lr, pc}^
    2ac0:	adcmi	r2, pc, #2013265920	; 0x78000000
    2ac4:	movwcs	lr, #10473	; 0x28e9
    2ac8:			; <UNDEFINED> instruction: 0xf857d01a
    2acc:	stmib	sp, {r2, r8, r9, fp, sp}^
    2ad0:	teqcs	r2, #268435456	; 0x10000000
    2ad4:	ldrmi	r9, [r9], -r5, lsl #20
    2ad8:	andls	r4, r0, #64, 12	; 0x4000000
    2adc:			; <UNDEFINED> instruction: 0xf7fe2201
    2ae0:	ldrbmi	lr, [r2], -lr, lsr #23
    2ae4:	andcs	r4, r3, r1, asr #12
    2ae8:	bl	1e40ae8 <age_to_color@@Base+0x1e2b980>
    2aec:	rscle	r2, r6, r0, lsl #16
    2af0:			; <UNDEFINED> instruction: 0xf04f42af
    2af4:			; <UNDEFINED> instruction: 0xf04f0200
    2af8:	stmia	r9!, {r8, r9}^
    2afc:	mvnle	r2, r2, lsl #6
    2b00:	bmi	49574c <age_to_color@@Base+0x4805e4>
    2b04:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2b08:	blmi	25ab80 <age_to_color@@Base+0x245a18>
    2b0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b10:	subsmi	r9, sl, sp, lsr #22
    2b14:	strtmi	sp, [r0], -sl, lsl #2
    2b18:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
    2b1c:	stmdami	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b20:			; <UNDEFINED> instruction: 0xf7fe4478
    2b24:	mulcs	r1, r8, sl
    2b28:	b	ff8c0b28 <age_to_color@@Base+0xff8ab9c0>
    2b2c:	b	1d40b2c <age_to_color@@Base+0x1d2b9c4>
    2b30:	andeq	r0, r0, r8, lsl r1
    2b34:	andeq	r2, r1, ip, asr r4
    2b38:	andeq	r2, r1, r6, asr #14
    2b3c:	andeq	r1, r0, lr, ror #15
    2b40:	strdeq	r2, [r1], -ip
    2b44:	andeq	r1, r0, ip, asr #15
    2b48:	andeq	r2, r1, r8, asr #13
    2b4c:			; <UNDEFINED> instruction: 0x000123b2
    2b50:	andeq	r1, r0, r0, lsl #14
    2b54:	svcmi	0x00f0e92d
    2b58:	stclmi	6, cr4, [r6], #-56	; 0xffffffc8
    2b5c:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    2b60:	ldrmi	r8, [r8], r2, lsl #22
    2b64:	stmdavs	r4!, {r2, r3, r4, r5, r6, sl, lr}
    2b68:	blhi	103e630 <age_to_color@@Base+0x10294c8>
    2b6c:			; <UNDEFINED> instruction: 0xf89db085
    2b70:	stmdblt	ip!, {r2, r3, r6, ip, sp, pc}
    2b74:			; <UNDEFINED> instruction: 0xf8d4e0a3
    2b78:	stccs	0, cr4, [r0], {176}	; 0xb0
    2b7c:	addshi	pc, pc, r0
    2b80:	addsmi	r6, lr, #58112	; 0xe300
    2b84:			; <UNDEFINED> instruction: 0x4601d1f7
    2b88:	strtmi	r2, [r0], -r2, asr #4
    2b8c:	b	ff3c0b8c <age_to_color@@Base+0xff3aba24>
    2b90:	bls	4158fc <age_to_color@@Base+0x400794>
    2b94:	blvs	fe6d3d88 <age_to_color@@Base+0xfe6bec20>
    2b98:	andcs	r6, r0, #411041792	; 0x18800000
    2b9c:	subcs	pc, r1, r4, lsl #17
    2ba0:			; <UNDEFINED> instruction: 0xf8d4b9d3
    2ba4:			; <UNDEFINED> instruction: 0xb1bb30ac
    2ba8:	ldrdvc	pc, [r8], r3	; <UNPREDICTABLE>
    2bac:	strtmi	fp, [r1], r7, lsr #3
    2bb0:	strls	r4, [r1], -sl, lsr #13
    2bb4:	hvclt	50828	; 0xc68c
    2bb8:	stmdavs	r6!, {r0, r2, r3, r4, r5, fp, sp, lr}
    2bbc:	ldrtmi	r4, [r1], -r8, lsr #12
    2bc0:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bc4:	svclt	0x00c42800
    2bc8:	eorvs	r6, r5, lr, lsr r0
    2bcc:	svccs	0x0000687f
    2bd0:	fltlsdz	f1, sp
    2bd4:	ldrbmi	r4, [r5], -ip, asr #12
    2bd8:	blcs	29824 <age_to_color@@Base+0x146bc>
    2bdc:	blls	4b6cec <age_to_color@@Base+0x4a1b84>
    2be0:	rsbsle	r2, r3, r0, lsl #22
    2be4:	smladcs	r0, r2, fp, r9
    2be8:	blcs	5be8c <age_to_color@@Base+0x46d24>
    2bec:	mrcne	13, 4, sp, cr9, cr10, {1}
    2bf0:	blls	46943c <age_to_color@@Base+0x4542d4>
    2bf4:	blcc	53c40 <age_to_color@@Base+0x3ead8>
    2bf8:	svccs	0x0001f813
    2bfc:	strcc	fp, [r1, -sl, lsl #18]
    2c00:	addsmi	r6, r9, #-1493172224	; 0xa7000000
    2c04:	cmnlt	pc, #248, 2	; 0x3e
    2c08:	beq	fe1fd54c <age_to_color@@Base+0xfe1e83e4>
    2c0c:			; <UNDEFINED> instruction: 0xf7fe4650
    2c10:	strbtvs	lr, [r0], #-2636	; 0xfffff5b4
    2c14:	rsble	r2, r6, r0, lsl #16
    2c18:	ldmdals	r1, {r0, r1, ip, pc}
    2c1c:	b	1bc0c1c <age_to_color@@Base+0x1babab4>
    2c20:	andcc	r9, r1, r2, lsl fp
    2c24:	blls	449494 <age_to_color@@Base+0x43432c>
    2c28:	ldmdane	r9, {r0, r9, ip, pc}
    2c2c:	tstls	r2, r0, lsl r6
    2c30:	b	ec0c30 <age_to_color@@Base+0xeabac8>
    2c34:	andsvs	r9, r8, r3, lsl #22
    2c38:	subsle	r2, r4, r0, lsl #16
    2c3c:	ldrdcs	lr, [r1, -sp]
    2c40:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c44:	andle	r2, sp, r1, lsl #30
    2c48:	vldrne	d9, [pc, #-12]	; 2c44 <__assert_fail@plt+0x19fc>
    2c4c:	ssatmi	r4, #26, sl, lsl #9
    2c50:	ldrtmi	r4, [r8], -r7, lsl #12
    2c54:	b	14c0c54 <age_to_color@@Base+0x14abaec>
    2c58:	strmi	r3, [r7], #-1
    2c5c:	blvc	140d88 <age_to_color@@Base+0x12bc20>
    2c60:	ldrsble	r4, [r6, #81]!	; 0x51
    2c64:	blhi	a3e27c <age_to_color@@Base+0xa29114>
    2c68:	svclt	0x000842ae
    2c6c:			; <UNDEFINED> instruction: 0xf8c42500
    2c70:			; <UNDEFINED> instruction: 0xf1bb8050
    2c74:	tstle	r0, r0, lsl #30
    2c78:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    2c7c:	ldmdblt	pc, {r0, r1, r2, r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
    2c80:			; <UNDEFINED> instruction: 0xf8d7e028
    2c84:			; <UNDEFINED> instruction: 0xb32f70b0
    2c88:	addsmi	r6, sp, #64256	; 0xfb00
    2c8c:	ldmdblt	lr, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    2c90:	ldc	0, cr11, [sp], #20
    2c94:	pop	{r1, r8, r9, fp, pc}
    2c98:			; <UNDEFINED> instruction: 0xf8948ff0
    2c9c:			; <UNDEFINED> instruction: 0xf0433098
    2ca0:			; <UNDEFINED> instruction: 0xf8840302
    2ca4:			; <UNDEFINED> instruction: 0xe7e73098
    2ca8:	ldrtmi	r4, [r8], -r1, lsr #12
    2cac:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2cb0:	adcvc	pc, ip, r4, asr #17
    2cb4:	ldc	0, cr11, [sp], #20
    2cb8:	pop	{r1, r8, r9, fp, pc}
    2cbc:	blls	526c84 <age_to_color@@Base+0x511b1c>
    2cc0:	bls	41458c <age_to_color@@Base+0x3ff424>
    2cc4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2cc8:	str	r4, [r5, r4, lsl #12]
    2ccc:	mvnscc	pc, #79	; 0x4f
    2cd0:	strb	r6, [r7, r3, lsr #9]
    2cd4:	strtmi	r4, [r9], -sl, lsl #16
    2cd8:	andcs	r9, r0, #20, 22	; 0x5000
    2cdc:			; <UNDEFINED> instruction: 0xf7ff4478
    2ce0:			; <UNDEFINED> instruction: 0x4607feb3
    2ce4:	stmdami	r7, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4478
    2cec:			; <UNDEFINED> instruction: 0x2001e9b4
    2cf0:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cf4:	andeq	r2, r1, r8, ror #12
    2cf8:	andeq	r2, r1, r8, lsr r6
    2cfc:	andeq	r2, r1, r2, asr r5
    2d00:	andeq	r1, r0, ip, lsr #11
    2d04:	andeq	r1, r0, r8, lsr r5
    2d08:	svcmi	0x00f0e92d
    2d0c:	blhi	2be1c8 <age_to_color@@Base+0x2a9060>
    2d10:	bmi	fe715384 <age_to_color@@Base+0xfe70021c>
    2d14:			; <UNDEFINED> instruction: 0xf5ad4479
    2d18:	addslt	r4, r9, r1, lsl #27
    2d1c:			; <UNDEFINED> instruction: 0xf10d588a
    2d20:			; <UNDEFINED> instruction: 0xf50d0a60
    2d24:	ldmdavs	r2, {r0, r7, r8, r9, lr}
    2d28:			; <UNDEFINED> instruction: 0xf04f65da
    2d2c:	cmpcc	ip, #0, 4
    2d30:	movwcs	r2, #512	; 0x200
    2d34:	stmib	sl, {r8, sp}^
    2d38:			; <UNDEFINED> instruction: 0xf84a2300
    2d3c:			; <UNDEFINED> instruction: 0xf7fe1c04
    2d40:	blmi	fe47d1d8 <age_to_color@@Base+0xfe468070>
    2d44:	ldrbtmi	r4, [fp], #-2705	; 0xfffff56f
    2d48:	andls	r4, ip, #2046820352	; 0x7a000000
    2d4c:	andls	r6, r6, sl, asr r8
    2d50:			; <UNDEFINED> instruction: 0xf0002a00
    2d54:	ldmvs	fp, {r0, r1, r2, r8, pc}
    2d58:	movwls	r3, #37633	; 0x9301
    2d5c:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    2d60:	stmdacs	r0, {r3, r4, r9, fp, sp, lr}
    2d64:	rscshi	pc, ip, r0
    2d68:			; <UNDEFINED> instruction: 0xf7fe9809
    2d6c:	mulls	sl, lr, r9
    2d70:			; <UNDEFINED> instruction: 0xf0002800
    2d74:	sfmmi	f0, 1, [r7], {233}	; 0xe9
    2d78:			; <UNDEFINED> instruction: 0x4620447c
    2d7c:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d80:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2d84:	tsthi	r3, #0	; <UNPREDICTABLE>
    2d88:			; <UNDEFINED> instruction: 0xf04f4b83
    2d8c:	vldr	d0, [pc, #4]	; 2d98 <__assert_fail@plt+0x1b50>
    2d90:	ldrbtmi	r9, [fp], #-2938	; 0xfffff486
    2d94:	bcc	43e5c8 <age_to_color@@Base+0x429460>
    2d98:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    2d9c:	blmi	fe0279d8 <age_to_color@@Base+0xfe012870>
    2da0:	tstls	r0, #2063597568	; 0x7b000000
    2da4:			; <UNDEFINED> instruction: 0xf7fe4648
    2da8:	stmdacs	r0, {r9, fp, sp, lr, pc}
    2dac:	addhi	pc, r9, r0
    2db0:	ldreq	pc, [r3], #-256	; 0xffffff00
    2db4:	tsteq	r0, sl, lsr #3	; <UNPREDICTABLE>
    2db8:	strtmi	r2, [r0], -sl, lsl #4
    2dbc:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dc0:	ldccc	8, cr15, [r0], {90}	; 0x5a
    2dc4:	pkhbtmi	r4, r0, ip, lsl #5
    2dc8:	ldmdavc	fp, {r2, r3, r5, r6, r7, ip, lr, pc}
    2dcc:	mvnle	r2, r0, lsl #22
    2dd0:			; <UNDEFINED> instruction: 0xf7fe4620
    2dd4:	mulcc	pc, r4, r9	; <UNPREDICTABLE>
    2dd8:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ddc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2de0:	adchi	pc, r7, #0
    2de4:			; <UNDEFINED> instruction: 0xf04f4d6f
    2de8:	mrc	2, 0, r3, cr11, cr15, {7}
    2dec:	tstcs	r1, r0, lsl sl
    2df0:			; <UNDEFINED> instruction: 0xf8cd447d
    2df4:	strls	r8, [r0, #-4]
    2df8:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dfc:	ldrtmi	r4, [r8], -sl, ror #18
    2e00:			; <UNDEFINED> instruction: 0xf7fe4479
    2e04:	strmi	lr, [r4], -r0, ror #19
    2e08:	subsle	r2, r1, r0, lsl #16
    2e0c:			; <UNDEFINED> instruction: 0xf04f4b67
    2e10:	strdcs	r3, [r1, -pc]
    2e14:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    2e18:	andhi	pc, r4, sp, asr #17
    2e1c:			; <UNDEFINED> instruction: 0xf7fe9500
    2e20:	blls	1bd410 <age_to_color@@Base+0x1a82a8>
    2e24:	vstrle	d2, [r7, #-0]
    2e28:	smlatbeq	r4, sl, r1, pc	; <UNPREDICTABLE>
    2e2c:			; <UNDEFINED> instruction: 0xf7fe4640
    2e30:	stmdacs	r0, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    2e34:	addhi	pc, r0, #192, 4
    2e38:			; <UNDEFINED> instruction: 0x4639ad38
    2e3c:	cmneq	r8, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    2e40:	movwls	r2, #28675	; 0x7003
    2e44:			; <UNDEFINED> instruction: 0xf7fe461a
    2e48:	stmdacs	r0, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    2e4c:	rsbshi	pc, r4, #192, 4
    2e50:	strtmi	r3, [r3], -ip, lsl #26
    2e54:	andpl	pc, r0, #1325400064	; 0x4f000000
    2e58:	strtmi	r2, [r8], -r1, lsl #2
    2e5c:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e60:	strtmi	r4, [r0], -r6, lsl #12
    2e64:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e68:	stmiblt	r0!, {r0, r1, r7, r9, sl, lr}^
    2e6c:			; <UNDEFINED> instruction: 0x21284628
    2e70:	andlt	pc, r6, r5, lsl #16
    2e74:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e78:	lsllt	r4, r5, #12
    2e7c:			; <UNDEFINED> instruction: 0xf7fe2129
    2e80:	orrlt	lr, r0, r2, lsl #19
    2e84:			; <UNDEFINED> instruction: 0xf1aa494a
    2e88:			; <UNDEFINED> instruction: 0xf1aa0608
    2e8c:			; <UNDEFINED> instruction: 0xf800020c
    2e90:	ldrbtmi	fp, [r9], #-2818	; 0xfffff4fe
    2e94:			; <UNDEFINED> instruction: 0xf8cd4633
    2e98:	andls	sl, r8, #0
    2e9c:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ea0:			; <UNDEFINED> instruction: 0xf0002803
    2ea4:			; <UNDEFINED> instruction: 0x46208091
    2ea8:	bleq	3efec <age_to_color@@Base+0x29e84>
    2eac:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eb0:			; <UNDEFINED> instruction: 0xf7fe4638
    2eb4:			; <UNDEFINED> instruction: 0x4648e894
    2eb8:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ebc:			; <UNDEFINED> instruction: 0xf47f2800
    2ec0:			; <UNDEFINED> instruction: 0x4648af77
    2ec4:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ec8:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    2ecc:	stccs	8, cr6, [r0], {28}
    2ed0:			; <UNDEFINED> instruction: 0x4625d037
    2ed4:			; <UNDEFINED> instruction: 0xf8d5e002
    2ed8:	orrslt	r5, r5, #176	; 0xb0
    2edc:	blcs	5e290 <age_to_color@@Base+0x49128>
    2ee0:	strd	sp, [r8], -r9
    2ee4:	strtmi	r4, [r8], -r1, lsr #12
    2ee8:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2eec:	adcpl	pc, ip, r4, asr #17
    2ef0:	ldrsbtmi	pc, [r0], r4	; <UNPREDICTABLE>
    2ef4:	stfvsp	f3, [r3], #336	; 0x150
    2ef8:	ldmible	r9!, {r0, r8, r9, fp, sp}^
    2efc:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
    2f00:	rscle	r2, pc, r0, lsl #22
    2f04:	ldrsbtmi	pc, [r0], r4	; <UNPREDICTABLE>
    2f08:	mvnsle	r2, r0, lsl #24
    2f0c:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    2f10:	bllt	16dd784 <age_to_color@@Base+0x16c861c>
    2f14:	svceq	0x0000f1bb
    2f18:	andshi	pc, sp, #64	; 0x40
    2f1c:			; <UNDEFINED> instruction: 0xf50d4927
    2f20:	bmi	613d2c <age_to_color@@Base+0x5febc4>
    2f24:	ldrbtmi	r3, [r9], #-860	; 0xfffffca4
    2f28:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2f2c:	subsmi	r6, r1, sl, lsl r8
    2f30:	andhi	pc, r8, #64	; 0x40
    2f34:	cfstr32mi	mvfx15, [r1, #52]	; 0x34
    2f38:	ldc	0, cr11, [sp], #100	; 0x64
    2f3c:	pop	{r1, r3, r8, r9, fp, pc}
    2f40:	ldmdami	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    2f44:			; <UNDEFINED> instruction: 0xf85a2200
    2f48:	tstcs	r1, r4, lsl #24
    2f4c:			; <UNDEFINED> instruction: 0xf7ff4478
    2f50:	blmi	742544 <age_to_color@@Base+0x72d3dc>
    2f54:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f58:	stccs	6, cr4, [r0], {5}
    2f5c:	ldrb	sp, [r5, fp, asr #3]
    2f60:	str	r9, [r8, -sl]
    2f64:	movweq	pc, #4674	; 0x1242	; <UNPREDICTABLE>
    2f68:	ldrbt	r9, [r7], r9, lsl #6
    2f6c:			; <UNDEFINED> instruction: 0xf7fe980a
    2f70:			; <UNDEFINED> instruction: 0xe7cfe836
    2f74:	andhi	pc, r0, pc, lsr #7
	...
    2f80:	andeq	r2, r1, r4, lsr #3
    2f84:	andeq	r0, r0, r8, lsl r1
    2f88:			; <UNDEFINED> instruction: 0x000122be
    2f8c:	andeq	r2, r1, r0, ror r1
    2f90:	andeq	r2, r1, lr, ror #8
    2f94:	andeq	r1, r0, r4, lsl r5
    2f98:	andeq	r1, r0, r2, lsl #10
    2f9c:	andeq	r2, r1, r2, lsr r4
    2fa0:	andeq	r1, r0, ip, ror #9
    2fa4:	muleq	r0, ip, r4
    2fa8:	andeq	r0, r0, r4, asr sp
    2fac:	andeq	r1, r0, sl, lsl #9
    2fb0:	andeq	r1, r0, r6, lsl r4
    2fb4:	andeq	r2, r1, r2, lsl #6
    2fb8:			; <UNDEFINED> instruction: 0x000122be
    2fbc:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    2fc0:	andeq	r1, r0, ip, lsr r3
    2fc4:	andeq	r2, r1, r8, ror r2
    2fc8:	movwcs	lr, #2522	; 0x9da
    2fcc:	stmib	sp, {r1, sp}^
    2fd0:			; <UNDEFINED> instruction: 0xf7fe230e
    2fd4:	cdp	8, 0, cr14, cr7, cr8, {1}
    2fd8:	stmdacs	r0, {r4, r7, r9, fp}
    2fdc:	blge	ff9feac4 <age_to_color@@Base+0xff9e995c>
    2fe0:	bichi	pc, sp, r0, asr #6
    2fe4:	ldmmi	r6!, {r0, r2, r4, r5, r6, r7, r8, fp, lr}^
    2fe8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2fec:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ff0:			; <UNDEFINED> instruction: 0xf0002800
    2ff4:	ldmibmi	r3!, {r0, r1, r2, r3, r6, r7, r8, pc}^
    2ff8:	movwpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
    2ffc:	andcs	r9, r1, r1, lsl r0
    3000:	tstcc	r8, #2030043136	; 0x79000000
    3004:			; <UNDEFINED> instruction: 0xf7fe930b
    3008:	blls	47d2f0 <age_to_color@@Base+0x468188>
    300c:	bls	2d57cc <age_to_color@@Base+0x2c0664>
    3010:	sxtab16mi	r4, r4, r9, ror #8
    3014:	mcr	6, 0, r4, cr8, cr8, {0}
    3018:			; <UNDEFINED> instruction: 0xf7fdca10
    301c:	blls	47ef74 <age_to_color@@Base+0x469e0c>
    3020:			; <UNDEFINED> instruction: 0xf0003001
    3024:			; <UNDEFINED> instruction: 0x4618809c
    3028:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    302c:	bne	43e894 <age_to_color@@Base+0x42972c>
    3030:			; <UNDEFINED> instruction: 0xf7fe2001
    3034:	stmdals	fp, {r1, r5, r7, fp, sp, lr, pc}
    3038:			; <UNDEFINED> instruction: 0xf7fe2100
    303c:	ldmib	sp, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    3040:	frds	f0, f0, #0.5
    3044:			; <UNDEFINED> instruction: 0xf0008b40
    3048:	mcrr	13, 1, pc, r1, cr1	; <UNPREDICTABLE>
    304c:	vdup.32	d7, r0
    3050:	vadd.f64	d7, d8, d10
    3054:	vcmp.f64	d8, #0.0
    3058:	vsqrt.f64	d24, d0
    305c:	ldrbtle	pc, [fp], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    3060:			; <UNDEFINED> instruction: 0x1c6a4bda
    3064:	ldrbtmi	r9, [fp], #-526	; 0xfffffdf2
    3068:	blcs	1dfdc <age_to_color@@Base+0x8e74>
    306c:	blmi	ff6371c8 <age_to_color@@Base+0xff622060>
    3070:	bvs	6d4264 <age_to_color@@Base+0x6bf0fc>
    3074:	eorsle	r2, sp, r0, lsl #22
    3078:			; <UNDEFINED> instruction: 0xf04f4dd6
    307c:	blmi	ff58fc80 <age_to_color@@Base+0xff57ab18>
    3080:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    3084:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    3088:			; <UNDEFINED> instruction: 0xf8cd9500
    308c:			; <UNDEFINED> instruction: 0xf7fe8004
    3090:	tstcs	r0, r2, asr #16
    3094:			; <UNDEFINED> instruction: 0xf7fd4638
    3098:	mcrne	15, 0, lr, cr5, cr12, {7}
    309c:	ldmib	sp, {r3, r5, r6, r8, r9, fp, ip, lr, pc}^
    30a0:			; <UNDEFINED> instruction: 0xf7fd2109
    30a4:	mcrne	15, 0, lr, cr2, cr6, {4}
    30a8:			; <UNDEFINED> instruction: 0x4628db5f
    30ac:			; <UNDEFINED> instruction: 0xf7fe920b
    30b0:	bls	2fd3a0 <age_to_color@@Base+0x2e8238>
    30b4:	addsmi	r9, r3, #9216	; 0x2400
    30b8:			; <UNDEFINED> instruction: 0xf102bfd8
    30bc:			; <UNDEFINED> instruction: 0xb11a32ff
    30c0:	movwcs	r9, #2314	; 0x90a
    30c4:	andcc	r5, r1, #-1962934272	; 0x8b000000
    30c8:			; <UNDEFINED> instruction: 0xf04f9b07
    30cc:			; <UNDEFINED> instruction: 0xf85a0c00
    30d0:	cdp	12, 11, cr5, cr0, cr4, {0}
    30d4:	stmdals	lr, {r3, r6, r8, r9, fp}
    30d8:	ldmibvs	fp, {r0, r6, r9, sl, lr}
    30dc:	bls	2278ec <age_to_color@@Base+0x212784>
    30e0:	blls	2a7ce8 <age_to_color@@Base+0x292b80>
    30e4:	ldmdavs	r3!, {r0, r8, r9, ip, pc}
    30e8:	stmib	sp, {r1, r4, fp, sp, lr}^
    30ec:			; <UNDEFINED> instruction: 0xf7ffc503
    30f0:			; <UNDEFINED> instruction: 0xe6d8fd31
    30f4:	vmov.f32	s18, #7	; 0x40380000  2.875
    30f8:			; <UNDEFINED> instruction: 0xf85a0b48
    30fc:	strbmi	r5, [r1], -r4, lsl #24
    3100:	ldmibvs	r2, {r1, r2, r3, fp, ip, pc}
    3104:	stmib	sp, {r0, r1, r8, r9, ip, pc}^
    3108:	andls	r3, r0, #67108864	; 0x4000000
    310c:	ldmdavs	r3!, {r3, r9, fp, ip, pc}
    3110:	strls	r6, [r4, #-2066]	; 0xfffff7ee
    3114:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    3118:	ldrtmi	lr, [r8], -r5, asr #13
    311c:	svc	0x00eef7fd
    3120:			; <UNDEFINED> instruction: 0xf7fd300a
    3124:	cdp	15, 0, cr14, cr10, cr2, {6}
    3128:			; <UNDEFINED> instruction: 0x46050a90
    312c:			; <UNDEFINED> instruction: 0xf0002800
    3130:	blmi	feaa3538 <age_to_color@@Base+0xfea8e3d0>
    3134:	rscscc	pc, pc, #79	; 0x4f
    3138:	strls	r2, [r0, -r1, lsl #2]
    313c:			; <UNDEFINED> instruction: 0xf7fd447b
    3140:	strtmi	lr, [r8], -sl, ror #31
    3144:	svc	0x009ef7fd
    3148:	beq	43e978 <age_to_color@@Base+0x429810>
    314c:			; <UNDEFINED> instruction: 0xee1ab9b8
    3150:			; <UNDEFINED> instruction: 0xf7fd0a90
    3154:	str	lr, [sl, r4, asr #30]
    3158:	blhi	127ec20 <age_to_color@@Base+0x1269ab8>
    315c:	stmiami	r0!, {r7, r8, r9, sl, sp, lr, pc}
    3160:			; <UNDEFINED> instruction: 0xf7fd4478
    3164:	blls	47ef4c <age_to_color@@Base+0x469de4>
    3168:			; <UNDEFINED> instruction: 0x4628e75d
    316c:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3170:			; <UNDEFINED> instruction: 0xf7fd4620
    3174:	shsub8mi	lr, r8, ip
    3178:	svc	0x0030f7fd
    317c:	blmi	fe67c9cc <age_to_color@@Base+0xfe667864>
    3180:	bmi	43e9b8 <age_to_color@@Base+0x429850>
    3184:	bvc	fe43e9bc <age_to_color@@Base+0xfe429854>
    3188:			; <UNDEFINED> instruction: 0x46da4657
    318c:			; <UNDEFINED> instruction: 0x9611447b
    3190:	mrc	3, 0, r9, cr10, cr2, {0}
    3194:			; <UNDEFINED> instruction: 0xf7fe0a10
    3198:	stmdacs	r0, {r3, fp, sp, lr, pc}
    319c:	addhi	pc, lr, r0
    31a0:	andcs	r3, sl, #19
    31a4:			; <UNDEFINED> instruction: 0xf7fd2100
    31a8:	strmi	lr, [r0, #3842]	; 0xf02
    31ac:	rscsle	r4, r0, r5, lsl #12
    31b0:	rscle	r2, lr, r0, lsl #16
    31b4:			; <UNDEFINED> instruction: 0xf7fd2043
    31b8:			; <UNDEFINED> instruction: 0x4606ef78
    31bc:			; <UNDEFINED> instruction: 0xf0002800
    31c0:	blls	3634a8 <age_to_color@@Base+0x34e340>
    31c4:	blcs	1e238 <age_to_color@@Base+0x90d0>
    31c8:	addshi	pc, r1, r0
    31cc:	tstcs	r0, r0, lsl fp
    31d0:			; <UNDEFINED> instruction: 0x46089c12
    31d4:	stmib	sp, {r0, r9, sp}^
    31d8:	movwls	r8, #5378	; 0x1502
    31dc:	mvnscc	pc, #79	; 0x4f
    31e0:			; <UNDEFINED> instruction: 0xf7fe9400
    31e4:			; <UNDEFINED> instruction: 0xf100e82c
    31e8:	ldrbmi	r0, [r8], -r1, lsl #22
    31ec:	svc	0x005cf7fd
    31f0:	beq	fe43ea24 <age_to_color@@Base+0xfe4298bc>
    31f4:			; <UNDEFINED> instruction: 0xf0002800
    31f8:	ldmdbls	r0, {r2, r3, r4, r7, pc}
    31fc:	mvnscc	pc, #79	; 0x4f
    3200:	strls	r2, [r3, #-513]	; 0xfffffdff
    3204:	andhi	pc, r8, sp, asr #17
    3208:	ldrbmi	r9, [r9], -r1, lsl #2
    320c:			; <UNDEFINED> instruction: 0xf7fe9400
    3210:	stmdacs	r0, {r1, r2, r4, fp, sp, lr, pc}
    3214:	strmi	sp, [r3, #2918]	; 0xb66
    3218:	ldmdbmi	r3!, {r2, r5, r6, r8, fp, ip, lr, pc}^
    321c:	beq	fe43ea90 <age_to_color@@Base+0xfe429928>
    3220:			; <UNDEFINED> instruction: 0xf7fd4479
    3224:	pkhtbmi	lr, r3, r0, asr #31
    3228:	stflsd	f3, [fp], {176}	; 0xb0
    322c:	vst1.8	{d20-d22}, [pc], r2
    3230:	strtmi	r5, [r0], -r0, lsl #2
    3234:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    3238:			; <UNDEFINED> instruction: 0x2128b158
    323c:			; <UNDEFINED> instruction: 0xf7fd4620
    3240:	andsls	lr, r3, r4, ror #30
    3244:			; <UNDEFINED> instruction: 0x2129b128
    3248:	svc	0x009cf7fd
    324c:	stmdacs	r0, {r0, r1, r4, r8, r9, fp, ip, pc}
    3250:			; <UNDEFINED> instruction: 0x4658d158
    3254:	svc	0x008af7fd
    3258:	beq	fe43eacc <age_to_color@@Base+0xfe429964>
    325c:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    3260:	subcs	r9, r0, #14336	; 0x3800
    3264:	andls	r2, r0, #1073741824	; 0x40000000
    3268:	movwls	r4, #5680	; 0x1630
    326c:	blmi	17cbb80 <age_to_color@@Base+0x17b6a18>
    3270:			; <UNDEFINED> instruction: 0xf7fd447b
    3274:	bmi	17befbc <age_to_color@@Base+0x17a9e54>
    3278:	ldrbtmi	r9, [sl], #-2311	; 0xfffff6f9
    327c:			; <UNDEFINED> instruction: 0xf8579b11
    3280:	stmibvs	r9, {r2, sl, fp, ip, sp, pc}
    3284:	ldmdavs	fp, {r1, r4, r9, fp, sp, lr}
    3288:	tstlt	sl, #12, 12	; 0xc00000
    328c:	tstls	r3, #48, 12	; 0x3000000
    3290:	svc	0x0034f7fd
    3294:			; <UNDEFINED> instruction: 0x46299b13
    3298:			; <UNDEFINED> instruction: 0xf8cd2201
    329c:			; <UNDEFINED> instruction: 0x9601b010
    32a0:	andcc	r9, r1, r0, lsl #8
    32a4:	ldrtmi	r9, [r0], -r2
    32a8:	cdp	2, 11, cr9, cr0, cr3, {0}
    32ac:	strbmi	r0, [r2], -r8, asr #22
    32b0:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    32b4:			; <UNDEFINED> instruction: 0xf7fd4630
    32b8:			; <UNDEFINED> instruction: 0xe76aee92
    32bc:	beq	43eb2c <age_to_color@@Base+0x4299c4>
    32c0:	mrc	6, 0, r4, cr12, cr3, {6}
    32c4:	ssatmi	r4, #27, r0, lsl #20
    32c8:	mrc	14, 0, r9, cr12, cr1, {0}
    32cc:			; <UNDEFINED> instruction: 0xf7fd7a90
    32d0:			; <UNDEFINED> instruction: 0xe73cefb0
    32d4:	strtmi	r9, [r9], -r2, lsl #4
    32d8:	andcs	r9, r1, #268435456	; 0x10000000
    32dc:	andslt	pc, r0, sp, asr #17
    32e0:	strb	r9, [r0, r0, lsl #8]!
    32e4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    32e8:	mrc	7, 5, APSR_nzcv, cr4, cr13, {7}
    32ec:	blls	3bd148 <age_to_color@@Base+0x3a7fe0>
    32f0:	subcs	r2, r3, #64, 2
    32f4:	mrscs	r9, (UNDEF: 17)
    32f8:	blmi	fe7f04 <age_to_color@@Base+0xfd2d9c>
    32fc:			; <UNDEFINED> instruction: 0xf7fd447b
    3300:	ldr	lr, [r8, sl, lsl #30]!
    3304:	movwcs	r1, #3161	; 0xc59
    3308:			; <UNDEFINED> instruction: 0xf04f7003
    330c:	blmi	ec6414 <age_to_color@@Base+0xeb12ac>
    3310:	tstls	r1, r3, asr #4
    3314:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    3318:			; <UNDEFINED> instruction: 0xf8cd2101
    331c:			; <UNDEFINED> instruction: 0xf7fdc000
    3320:			; <UNDEFINED> instruction: 0x4658eefa
    3324:	svc	0x0022f7fd
    3328:	beq	fe43eb9c <age_to_color@@Base+0xfe429a34>
    332c:	mrc	7, 2, APSR_nzcv, cr6, cr13, {7}
    3330:	andcs	lr, r2, r1, lsr #15
    3334:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    3338:			; <UNDEFINED> instruction: 0xf7fd4638
    333c:	andcs	lr, r1, ip, lsl #29
    3340:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    3344:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3348:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    334c:	mcr	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3350:			; <UNDEFINED> instruction: 0xf7fd2001
    3354:	stcls	14, cr14, [ip], {206}	; 0xce
    3358:	blmi	a8bb74 <age_to_color@@Base+0xa76a0c>
    335c:	stmdbmi	sl!, {sp}
    3360:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3364:			; <UNDEFINED> instruction: 0xf7fd681c
    3368:	blmi	a3ecb8 <age_to_color@@Base+0xa29b50>
    336c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3370:	strtmi	r4, [r0], -r2, lsl #12
    3374:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3378:			; <UNDEFINED> instruction: 0xf7fd2001
    337c:	blmi	93ee6c <age_to_color@@Base+0x929d04>
    3380:	addscc	pc, lr, #64, 4
    3384:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    3388:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    338c:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    3390:	svc	0x005af7fd
    3394:	eorcs	r9, r2, #12, 24	; 0xc00
    3398:	tstcs	r1, sl, lsl fp
    339c:	stmiapl	r3!, {r0, r1, r2, r3, r4, fp, lr}^
    33a0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    33a4:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    33a8:			; <UNDEFINED> instruction: 0xf7fd2001
    33ac:	strtmi	lr, [r0], -r2, lsr #29
    33b0:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    33b4:			; <UNDEFINED> instruction: 0xf7fd2001
    33b8:	svclt	0x0000ee9c
    33bc:	andeq	r0, r0, ip, ror #22
    33c0:	andeq	r1, r0, lr, lsl r3
    33c4:	andeq	r1, r0, ip, lsr r3
    33c8:	andeq	r1, r0, r0, lsr r3
    33cc:	andeq	r2, r1, r6, ror #2
    33d0:	andeq	r2, r1, ip, asr r1
    33d4:	andeq	r1, r0, sl, lsl #4
    33d8:	andeq	r1, r0, sl, lsl #6
    33dc:	andeq	r1, r0, r4, lsl r2
    33e0:	andeq	r1, r0, r8, ror #3
    33e4:	ldrdeq	r1, [r0], -r4
    33e8:	andeq	r0, r0, r4, lsr r9
    33ec:	andeq	r1, r0, r8, ror #1
    33f0:	andeq	r1, r1, r2, asr pc
    33f4:	andeq	r1, r0, lr, lsl #1
    33f8:	andeq	r1, r0, ip, asr r0
    33fc:	andeq	r1, r0, r2, asr #32
    3400:	ldrdeq	r0, [r0], -r6
    3404:	andeq	r0, r0, r0, lsr #2
    3408:	andeq	r1, r0, lr, lsr r0
    340c:	andeq	r0, r0, lr, lsl pc
    3410:	andeq	r1, r0, r4, lsl #7
    3414:			; <UNDEFINED> instruction: 0x00000eba
    3418:	andeq	r0, r0, sl, ror #30
    341c:	andeq	r0, r0, r8, ror pc
    3420:	stmdale	r4, {r1, r2, fp, sp}
    3424:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    3428:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    342c:	andcs	r4, r0, r0, ror r7
    3430:	svclt	0x00004770
    3434:	andeq	r1, r1, r6, ror #18
    3438:	andcs	fp, r5, #56, 10	; 0xe000000
    343c:	andcs	r4, r0, r5, lsl fp
    3440:	ldrbtmi	r4, [fp], #-3093	; 0xfffff3eb
    3444:	ldmdbpl	ip, {r0, r2, r4, r8, fp, lr}
    3448:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    344c:	ldcl	7, cr15, [lr, #1012]	; 0x3f4
    3450:	tstcs	r1, r3, lsl fp
    3454:			; <UNDEFINED> instruction: 0x4602447b
    3458:			; <UNDEFINED> instruction: 0xf7fd4628
    345c:	ldmdbmi	r1, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3460:	andcs	r2, r0, r5, lsl #4
    3464:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    3468:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    346c:	strmi	r2, [r2], -r1, lsl #2
    3470:			; <UNDEFINED> instruction: 0xf7fd4628
    3474:	stmdbmi	ip, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3478:	andcs	r2, r0, r5, lsl #4
    347c:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    3480:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    3484:	strmi	r2, [r2], -r1, lsl #2
    3488:	pop	{r5, r9, sl, lr}
    348c:			; <UNDEFINED> instruction: 0xf7fd4038
    3490:	svclt	0x0000be5f
    3494:	andeq	r1, r1, r6, ror sl
    3498:	andeq	r0, r0, r0, lsr #2
    349c:	andeq	r0, r0, r8, ror pc
    34a0:	andeq	r0, r0, r0, lsl #31
    34a4:	andeq	r0, r0, r8, ror pc
    34a8:	andeq	r0, r0, r0, lsr #31
    34ac:	andeq	r0, r0, r0
    34b0:			; <UNDEFINED> instruction: 0xf0002900
    34b4:	b	fe0239b4 <age_to_color@@Base+0xfe00e84c>
    34b8:	svclt	0x00480c01
    34bc:	cdpne	2, 4, cr4, cr10, cr9, {2}
    34c0:	tsthi	pc, r0	; <UNPREDICTABLE>
    34c4:	svclt	0x00480003
    34c8:	addmi	r4, fp, #805306372	; 0x30000004
    34cc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    34d0:			; <UNDEFINED> instruction: 0xf0004211
    34d4:	blx	fece3968 <age_to_color@@Base+0xfecce800>
    34d8:	blx	fec7feec <age_to_color@@Base+0xfec6ad84>
    34dc:	bl	fe83f6e8 <age_to_color@@Base+0xfe82a580>
    34e0:			; <UNDEFINED> instruction: 0xf1c20202
    34e4:	andge	r0, r4, pc, lsl r2
    34e8:	andne	lr, r2, #0, 22
    34ec:	andeq	pc, r0, pc, asr #32
    34f0:	svclt	0x00004697
    34f4:	andhi	pc, r0, pc, lsr #7
    34f8:	svcvc	0x00c1ebb3
    34fc:	bl	1033104 <age_to_color@@Base+0x101df9c>
    3500:	svclt	0x00280000
    3504:	bicvc	lr, r1, #166912	; 0x28c00
    3508:	svcvc	0x0081ebb3
    350c:	bl	1033114 <age_to_color@@Base+0x101dfac>
    3510:	svclt	0x00280000
    3514:	orrvc	lr, r1, #166912	; 0x28c00
    3518:	svcvc	0x0041ebb3
    351c:	bl	1033124 <age_to_color@@Base+0x101dfbc>
    3520:	svclt	0x00280000
    3524:	movtvc	lr, #7075	; 0x1ba3
    3528:	svcvc	0x0001ebb3
    352c:	bl	1033134 <age_to_color@@Base+0x101dfcc>
    3530:	svclt	0x00280000
    3534:	movwvc	lr, #7075	; 0x1ba3
    3538:	svcvs	0x00c1ebb3
    353c:	bl	1033144 <age_to_color@@Base+0x101dfdc>
    3540:	svclt	0x00280000
    3544:	bicvs	lr, r1, #166912	; 0x28c00
    3548:	svcvs	0x0081ebb3
    354c:	bl	1033154 <age_to_color@@Base+0x101dfec>
    3550:	svclt	0x00280000
    3554:	orrvs	lr, r1, #166912	; 0x28c00
    3558:	svcvs	0x0041ebb3
    355c:	bl	1033164 <age_to_color@@Base+0x101dffc>
    3560:	svclt	0x00280000
    3564:	movtvs	lr, #7075	; 0x1ba3
    3568:	svcvs	0x0001ebb3
    356c:	bl	1033174 <age_to_color@@Base+0x101e00c>
    3570:	svclt	0x00280000
    3574:	movwvs	lr, #7075	; 0x1ba3
    3578:	svcpl	0x00c1ebb3
    357c:	bl	1033184 <age_to_color@@Base+0x101e01c>
    3580:	svclt	0x00280000
    3584:	bicpl	lr, r1, #166912	; 0x28c00
    3588:	svcpl	0x0081ebb3
    358c:	bl	1033194 <age_to_color@@Base+0x101e02c>
    3590:	svclt	0x00280000
    3594:	orrpl	lr, r1, #166912	; 0x28c00
    3598:	svcpl	0x0041ebb3
    359c:	bl	10331a4 <age_to_color@@Base+0x101e03c>
    35a0:	svclt	0x00280000
    35a4:	movtpl	lr, #7075	; 0x1ba3
    35a8:	svcpl	0x0001ebb3
    35ac:	bl	10331b4 <age_to_color@@Base+0x101e04c>
    35b0:	svclt	0x00280000
    35b4:	movwpl	lr, #7075	; 0x1ba3
    35b8:	svcmi	0x00c1ebb3
    35bc:	bl	10331c4 <age_to_color@@Base+0x101e05c>
    35c0:	svclt	0x00280000
    35c4:	bicmi	lr, r1, #166912	; 0x28c00
    35c8:	svcmi	0x0081ebb3
    35cc:	bl	10331d4 <age_to_color@@Base+0x101e06c>
    35d0:	svclt	0x00280000
    35d4:	orrmi	lr, r1, #166912	; 0x28c00
    35d8:	svcmi	0x0041ebb3
    35dc:	bl	10331e4 <age_to_color@@Base+0x101e07c>
    35e0:	svclt	0x00280000
    35e4:	movtmi	lr, #7075	; 0x1ba3
    35e8:	svcmi	0x0001ebb3
    35ec:	bl	10331f4 <age_to_color@@Base+0x101e08c>
    35f0:	svclt	0x00280000
    35f4:	movwmi	lr, #7075	; 0x1ba3
    35f8:	svccc	0x00c1ebb3
    35fc:	bl	1033204 <age_to_color@@Base+0x101e09c>
    3600:	svclt	0x00280000
    3604:	biccc	lr, r1, #166912	; 0x28c00
    3608:	svccc	0x0081ebb3
    360c:	bl	1033214 <age_to_color@@Base+0x101e0ac>
    3610:	svclt	0x00280000
    3614:	orrcc	lr, r1, #166912	; 0x28c00
    3618:	svccc	0x0041ebb3
    361c:	bl	1033224 <age_to_color@@Base+0x101e0bc>
    3620:	svclt	0x00280000
    3624:	movtcc	lr, #7075	; 0x1ba3
    3628:	svccc	0x0001ebb3
    362c:	bl	1033234 <age_to_color@@Base+0x101e0cc>
    3630:	svclt	0x00280000
    3634:	movwcc	lr, #7075	; 0x1ba3
    3638:	svccs	0x00c1ebb3
    363c:	bl	1033244 <age_to_color@@Base+0x101e0dc>
    3640:	svclt	0x00280000
    3644:	biccs	lr, r1, #166912	; 0x28c00
    3648:	svccs	0x0081ebb3
    364c:	bl	1033254 <age_to_color@@Base+0x101e0ec>
    3650:	svclt	0x00280000
    3654:	orrcs	lr, r1, #166912	; 0x28c00
    3658:	svccs	0x0041ebb3
    365c:	bl	1033264 <age_to_color@@Base+0x101e0fc>
    3660:	svclt	0x00280000
    3664:	movtcs	lr, #7075	; 0x1ba3
    3668:	svccs	0x0001ebb3
    366c:	bl	1033274 <age_to_color@@Base+0x101e10c>
    3670:	svclt	0x00280000
    3674:	movwcs	lr, #7075	; 0x1ba3
    3678:	svcne	0x00c1ebb3
    367c:	bl	1033284 <age_to_color@@Base+0x101e11c>
    3680:	svclt	0x00280000
    3684:	bicne	lr, r1, #166912	; 0x28c00
    3688:	svcne	0x0081ebb3
    368c:	bl	1033294 <age_to_color@@Base+0x101e12c>
    3690:	svclt	0x00280000
    3694:	orrne	lr, r1, #166912	; 0x28c00
    3698:	svcne	0x0041ebb3
    369c:	bl	10332a4 <age_to_color@@Base+0x101e13c>
    36a0:	svclt	0x00280000
    36a4:	movtne	lr, #7075	; 0x1ba3
    36a8:	svcne	0x0001ebb3
    36ac:	bl	10332b4 <age_to_color@@Base+0x101e14c>
    36b0:	svclt	0x00280000
    36b4:	movwne	lr, #7075	; 0x1ba3
    36b8:	svceq	0x00c1ebb3
    36bc:	bl	10332c4 <age_to_color@@Base+0x101e15c>
    36c0:	svclt	0x00280000
    36c4:	biceq	lr, r1, #166912	; 0x28c00
    36c8:	svceq	0x0081ebb3
    36cc:	bl	10332d4 <age_to_color@@Base+0x101e16c>
    36d0:	svclt	0x00280000
    36d4:	orreq	lr, r1, #166912	; 0x28c00
    36d8:	svceq	0x0041ebb3
    36dc:	bl	10332e4 <age_to_color@@Base+0x101e17c>
    36e0:	svclt	0x00280000
    36e4:	movteq	lr, #7075	; 0x1ba3
    36e8:	svceq	0x0001ebb3
    36ec:	bl	10332f4 <age_to_color@@Base+0x101e18c>
    36f0:	svclt	0x00280000
    36f4:	movweq	lr, #7075	; 0x1ba3
    36f8:	svceq	0x0000f1bc
    36fc:	submi	fp, r0, #72, 30	; 0x120
    3700:	b	fe7154c8 <age_to_color@@Base+0xfe700360>
    3704:	svclt	0x00480f00
    3708:	ldrbmi	r4, [r0, -r0, asr #4]!
    370c:	andcs	fp, r0, r8, lsr pc
    3710:	b	13f3328 <age_to_color@@Base+0x13de1c0>
    3714:			; <UNDEFINED> instruction: 0xf04070ec
    3718:	ldrbmi	r0, [r0, -r1]!
    371c:			; <UNDEFINED> instruction: 0xf281fab1
    3720:	andseq	pc, pc, #-2147483600	; 0x80000030
    3724:	svceq	0x0000f1bc
    3728:			; <UNDEFINED> instruction: 0xf002fa23
    372c:	submi	fp, r0, #72, 30	; 0x120
    3730:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    3734:			; <UNDEFINED> instruction: 0xf06fbfc8
    3738:	svclt	0x00b84000
    373c:	andmi	pc, r0, pc, asr #32
    3740:	stmiblt	sl, {ip, sp, lr, pc}^
    3744:	rscsle	r2, r4, r0, lsl #18
    3748:	andmi	lr, r3, sp, lsr #18
    374c:	mrc2	7, 5, pc, cr3, cr15, {7}
    3750:			; <UNDEFINED> instruction: 0x4006e8bd
    3754:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3758:	smlatbeq	r3, r1, fp, lr
    375c:	svclt	0x00004770
    3760:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    3764:	svclt	0x0000e002
    3768:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    376c:	b	13f0c34 <age_to_color@@Base+0x13dbacc>
    3770:	b	13c487c <age_to_color@@Base+0x13af714>
    3774:	b	fe504c88 <age_to_color@@Base+0xfe4efb20>
    3778:	svclt	0x00080f05
    377c:	svceq	0x0002ea90
    3780:	b	1533404 <age_to_color@@Base+0x151e29c>
    3784:	b	154678c <age_to_color@@Base+0x1531624>
    3788:	b	1fc6798 <age_to_color@@Base+0x1fb1630>
    378c:	b	1fda924 <age_to_color@@Base+0x1fc57bc>
    3790:			; <UNDEFINED> instruction: 0xf0005c65
    3794:	b	13e3b24 <age_to_color@@Base+0x13ce9bc>
    3798:	bl	ff5188f0 <age_to_color@@Base+0xff503788>
    379c:	svclt	0x00b85555
    37a0:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    37a4:	b	fe01485c <age_to_color@@Base+0xfdfff6f4>
    37a8:	b	fe043fb8 <age_to_color@@Base+0xfe02ee50>
    37ac:	b	fe0843c0 <age_to_color@@Base+0xfe06f258>
    37b0:	b	fe0c37b8 <age_to_color@@Base+0xfe0ae650>
    37b4:	b	fe003bc0 <age_to_color@@Base+0xfdfeea58>
    37b8:	b	fe043fc8 <age_to_color@@Base+0xfe02ee60>
    37bc:	ldccs	3, cr0, [r6, #-12]!
    37c0:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    37c4:	svcmi	0x0000f011
    37c8:	tstcc	r1, pc, asr #20
    37cc:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    37d0:	tstcc	r1, ip, asr #20
    37d4:	submi	sp, r0, #2
    37d8:	cmpeq	r1, r1, ror #22
    37dc:	svcmi	0x0000f013
    37e0:	movwcc	lr, #14927	; 0x3a4f
    37e4:	tstcc	r3, #76, 20	; 0x4c000
    37e8:	subsmi	sp, r2, #2
    37ec:	movteq	lr, #15203	; 0x3b63
    37f0:	svceq	0x0005ea94
    37f4:	adchi	pc, r7, r0
    37f8:	streq	pc, [r1], #-420	; 0xfffffe5c
    37fc:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    3800:	blx	ba43c <age_to_color@@Base+0xa52d4>
    3804:	blx	8c2844 <age_to_color@@Base+0x8ad6dc>
    3808:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    380c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3810:	vpmax.s8	d15, d14, d3
    3814:	blx	10c9a1c <age_to_color@@Base+0x10b48b4>
    3818:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    381c:			; <UNDEFINED> instruction: 0xf1a5e00e
    3820:			; <UNDEFINED> instruction: 0xf10e0520
    3824:	bcs	470ac <age_to_color@@Base+0x31f44>
    3828:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    382c:			; <UNDEFINED> instruction: 0xf04cbf28
    3830:	blx	10c6840 <age_to_color@@Base+0x10b16d8>
    3834:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    3838:	mvnvc	lr, r1, asr fp
    383c:	strmi	pc, [r0, #-1]
    3840:			; <UNDEFINED> instruction: 0xf04fd507
    3844:			; <UNDEFINED> instruction: 0xf1dc0e00
    3848:	bl	1f86850 <age_to_color@@Base+0x1f716e8>
    384c:	bl	1b83854 <age_to_color@@Base+0x1b6e6ec>
    3850:			; <UNDEFINED> instruction: 0xf5b10101
    3854:	tstle	fp, #128, 30	; 0x200
    3858:	svcne	0x0000f5b1
    385c:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    3860:	eorseq	lr, r0, pc, asr sl
    3864:			; <UNDEFINED> instruction: 0x0c3cea4f
    3868:	streq	pc, [r1], #-260	; 0xfffffefc
    386c:	subpl	lr, r4, #323584	; 0x4f000
    3870:	svceq	0x0080f512
    3874:	addshi	pc, sl, r0, lsl #1
    3878:	svcmi	0x0000f1bc
    387c:	b	17f34a4 <age_to_color@@Base+0x17de33c>
    3880:			; <UNDEFINED> instruction: 0xf1500c50
    3884:	bl	104388c <age_to_color@@Base+0x102e724>
    3888:	b	1057ca0 <age_to_color@@Base+0x1042b38>
    388c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    3890:	mcrreq	10, 5, lr, ip, cr15
    3894:	bl	1053d9c <age_to_color@@Base+0x103ec34>
    3898:	stfccs	f0, [r1], {1}
    389c:			; <UNDEFINED> instruction: 0xf5b1bf28
    38a0:	rscle	r1, r9, #128, 30	; 0x200
    38a4:	svceq	0x0000f091
    38a8:	strmi	fp, [r1], -r4, lsl #30
    38ac:	blx	fec4b8b4 <age_to_color@@Base+0xfec3674c>
    38b0:	svclt	0x0008f381
    38b4:			; <UNDEFINED> instruction: 0xf1a33320
    38b8:			; <UNDEFINED> instruction: 0xf1b3030b
    38bc:	ble	304144 <age_to_color@@Base+0x2eefdc>
    38c0:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    38c4:	ldfeqd	f7, [r4], {2}
    38c8:	andeq	pc, ip, #-2147483600	; 0x80000030
    38cc:			; <UNDEFINED> instruction: 0xf00cfa01
    38d0:			; <UNDEFINED> instruction: 0xf102fa21
    38d4:			; <UNDEFINED> instruction: 0xf102e00c
    38d8:	svclt	0x00d80214
    38dc:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    38e0:			; <UNDEFINED> instruction: 0xf102fa01
    38e4:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    38e8:	b	1073860 <age_to_color@@Base+0x105e6f8>
    38ec:	addsmi	r0, r0, ip, lsl #2
    38f0:	svclt	0x00a21ae4
    38f4:	tstpl	r4, r1, lsl #22
    38f8:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    38fc:	streq	lr, [r4], #-2671	; 0xfffff591
    3900:	ble	712984 <age_to_color@@Base+0x6fd81c>
    3904:	cfstrsle	mvf3, [lr], {12}
    3908:	ldreq	pc, [r4], #-260	; 0xfffffefc
    390c:	eoreq	pc, r0, #196, 2	; 0x31
    3910:			; <UNDEFINED> instruction: 0xf004fa20
    3914:	vpmax.u8	d15, d2, d1
    3918:	andeq	lr, r3, r0, asr #20
    391c:	vpmax.u8	d15, d4, d17
    3920:	tsteq	r3, r5, asr #20
    3924:			; <UNDEFINED> instruction: 0xf1c4bd30
    3928:			; <UNDEFINED> instruction: 0xf1c4040c
    392c:	blx	8041b4 <age_to_color@@Base+0x7ef04c>
    3930:	blx	7f940 <age_to_color@@Base+0x6a7d8>
    3934:	b	104054c <age_to_color@@Base+0x102b3e4>
    3938:	strtmi	r0, [r9], -r3
    393c:	blx	872e04 <age_to_color@@Base+0x85dc9c>
    3940:	strtmi	pc, [r9], -r4
    3944:			; <UNDEFINED> instruction: 0xf094bd30
    3948:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    394c:	svclt	0x00061380
    3950:	orrne	pc, r0, r1, lsl #9
    3954:	cfstrscc	mvf3, [r1, #-4]
    3958:	b	1ffd698 <age_to_color@@Base+0x1fe8530>
    395c:	svclt	0x00185c64
    3960:			; <UNDEFINED> instruction: 0x5c65ea7f
    3964:	b	fe537a10 <age_to_color@@Base+0xfe5228a8>
    3968:	svclt	0x00080f05
    396c:	svceq	0x0002ea90
    3970:	b	153798c <age_to_color@@Base+0x1522824>
    3974:	svclt	0x00040c00
    3978:			; <UNDEFINED> instruction: 0x46104619
    397c:	b	fe472e44 <age_to_color@@Base+0xfe45dcdc>
    3980:	svclt	0x001e0f03
    3984:	andcs	r2, r0, r0, lsl #2
    3988:	b	17f2e50 <age_to_color@@Base+0x17ddce8>
    398c:	tstle	r5, r4, asr ip
    3990:	cmpmi	r9, r0, asr #32
    3994:			; <UNDEFINED> instruction: 0xf041bf28
    3998:	ldflts	f4, [r0, #-0]
    399c:	streq	pc, [r0], #1300	; 0x514
    39a0:			; <UNDEFINED> instruction: 0xf501bf3c
    39a4:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    39a8:	strmi	pc, [r0, #-1]
    39ac:	mvnsmi	pc, r5, asr #32
    39b0:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    39b4:	andeq	pc, r0, pc, asr #32
    39b8:	b	1ff2e80 <age_to_color@@Base+0x1fddd18>
    39bc:	svclt	0x001a5c64
    39c0:			; <UNDEFINED> instruction: 0x46104619
    39c4:			; <UNDEFINED> instruction: 0x5c65ea7f
    39c8:			; <UNDEFINED> instruction: 0x460bbf1c
    39cc:	b	14151dc <age_to_color@@Base+0x1400074>
    39d0:	svclt	0x00063401
    39d4:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    39d8:	svceq	0x0003ea91
    39dc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    39e0:	svclt	0x0000bd30
    39e4:	svceq	0x0000f090
    39e8:	tstcs	r0, r4, lsl #30
    39ec:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    39f0:	strvs	pc, [r0], #1103	; 0x44f
    39f4:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    39f8:	streq	pc, [r0, #-79]	; 0xffffffb1
    39fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3a00:	svclt	0x0000e750
    3a04:	svceq	0x0000f090
    3a08:	tstcs	r0, r4, lsl #30
    3a0c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    3a10:	strvs	pc, [r0], #1103	; 0x44f
    3a14:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3a18:	strmi	pc, [r0, #-16]
    3a1c:	submi	fp, r0, #72, 30	; 0x120
    3a20:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3a24:	svclt	0x0000e73e
    3a28:	b	13c3b38 <age_to_color@@Base+0x13ae9d0>
    3a2c:	b	13c41bc <age_to_color@@Base+0x13af054>
    3a30:	b	13c3efc <age_to_color@@Base+0x13aed94>
    3a34:	svclt	0x001f7002
    3a38:	cmnmi	pc, #18	; <UNPREDICTABLE>
    3a3c:	svcmi	0x007ff093
    3a40:	msrpl	SPSR_, r1, lsl #1
    3a44:			; <UNDEFINED> instruction: 0xf0324770
    3a48:	svclt	0x0008427f
    3a4c:			; <UNDEFINED> instruction: 0xf0934770
    3a50:	svclt	0x00044f7f
    3a54:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    3a58:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    3a5c:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    3a60:	strmi	pc, [r0, #-1]
    3a64:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    3a68:	svclt	0x0000e71c
    3a6c:	andeq	lr, r1, #80, 20	; 0x50000
    3a70:	ldrbmi	fp, [r0, -r8, lsl #30]!
    3a74:			; <UNDEFINED> instruction: 0xf04fb530
    3a78:	and	r0, sl, r0, lsl #10
    3a7c:	andeq	lr, r1, #80, 20	; 0x50000
    3a80:	ldrbmi	fp, [r0, -r8, lsl #30]!
    3a84:			; <UNDEFINED> instruction: 0xf011b530
    3a88:	strle	r4, [r2, #-1280]	; 0xfffffb00
    3a8c:	bl	1854394 <age_to_color@@Base+0x183f22c>
    3a90:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    3a94:			; <UNDEFINED> instruction: 0xf1046480
    3a98:	b	17c4b68 <age_to_color@@Base+0x17afa00>
    3a9c:			; <UNDEFINED> instruction: 0xf43f5c91
    3aa0:			; <UNDEFINED> instruction: 0xf04faed8
    3aa4:	b	17c42b8 <age_to_color@@Base+0x17af150>
    3aa8:	svclt	0x00180cdc
    3aac:	b	17d02c0 <age_to_color@@Base+0x17bb158>
    3ab0:	svclt	0x00180cdc
    3ab4:	bl	902c8 <age_to_color@@Base+0x7b160>
    3ab8:			; <UNDEFINED> instruction: 0xf1c202dc
    3abc:	blx	4744 <_IO_stdin_used@@Base+0xc14>
    3ac0:	blx	842ad4 <age_to_color@@Base+0x82d96c>
    3ac4:	blx	7fad4 <age_to_color@@Base+0x6a96c>
    3ac8:	b	10432dc <age_to_color@@Base+0x102e174>
    3acc:	blx	843b0c <age_to_color@@Base+0x82e9a4>
    3ad0:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    3ad4:	svclt	0x0000e6bd
    3ad8:			; <UNDEFINED> instruction: 0xf04fb502
    3adc:			; <UNDEFINED> instruction: 0xf7fd0008
    3ae0:	vstrlt	s28, [r2, #-264]	; 0xfffffef8
    3ae4:	mvnsmi	lr, #737280	; 0xb4000
    3ae8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3aec:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3af0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3af4:	b	841af0 <age_to_color@@Base+0x82c988>
    3af8:	blne	1d94cf4 <age_to_color@@Base+0x1d7fb8c>
    3afc:	strhle	r1, [sl], -r6
    3b00:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3b04:	svccc	0x0004f855
    3b08:	strbmi	r3, [sl], -r1, lsl #8
    3b0c:	ldrtmi	r4, [r8], -r1, asr #12
    3b10:	adcmi	r4, r6, #152, 14	; 0x2600000
    3b14:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3b18:	svclt	0x000083f8
    3b1c:	muleq	r1, r6, r2
    3b20:	andeq	r1, r1, ip, lsl #5
    3b24:	svclt	0x00004770

Disassembly of section .fini:

00003b28 <.fini>:
    3b28:	push	{r3, lr}
    3b2c:	pop	{r3, pc}
