INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:42:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            buffer10/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (clk rise@6.100ns - clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.331ns (22.627%)  route 4.551ns (77.373%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=8 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.583 - 6.100 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1519, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X8Y155         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.532     1.294    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X10Y157        LUT5 (Prop_lut5_I2_O)        0.043     1.337 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][15]_i_1/O
                         net (fo=9, routed)           0.326     1.663    buffer0/fifo/load0_dataOut[15]
    SLICE_X10Y155        LUT5 (Prop_lut5_I1_O)        0.043     1.706 r  buffer0/fifo/Memory[0][15]_i_1/O
                         net (fo=5, routed)           0.165     1.871    buffer74/fifo/D[15]
    SLICE_X11Y154        LUT5 (Prop_lut5_I0_O)        0.043     1.914 r  buffer74/fifo/dataReg[15]_i_1__0/O
                         net (fo=2, routed)           0.212     2.125    init14/control/D[15]
    SLICE_X11Y155        LUT3 (Prop_lut3_I0_O)        0.043     2.168 r  init14/control/Memory[0][15]_i_1__0/O
                         net (fo=4, routed)           0.342     2.510    buffer75/fifo/init14_outs[15]
    SLICE_X12Y155        LUT5 (Prop_lut5_I1_O)        0.043     2.553 r  buffer75/fifo/Memory[0][15]_i_1__1/O
                         net (fo=4, routed)           0.263     2.817    buffer76/fifo/init15_outs[15]
    SLICE_X14Y157        LUT5 (Prop_lut5_I1_O)        0.043     2.860 r  buffer76/fifo/Memory[0][15]_i_1__2/O
                         net (fo=4, routed)           0.172     3.032    init17/control/init16_outs[10]
    SLICE_X17Y157        LUT6 (Prop_lut6_I4_O)        0.043     3.075 r  init17/control/Memory[0][0]_i_30__0/O
                         net (fo=1, routed)           0.403     3.477    cmpi6/Memory_reg[0][0]_i_3_3
    SLICE_X14Y159        LUT6 (Prop_lut6_I1_O)        0.043     3.520 r  cmpi6/Memory[0][0]_i_10/O
                         net (fo=1, routed)           0.000     3.520    cmpi6/Memory[0][0]_i_10_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.766 r  cmpi6/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.766    cmpi6/Memory_reg[0][0]_i_3_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.873 f  cmpi6/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=7, routed)           0.189     4.063    buffer64/fifo/result[0]
    SLICE_X16Y160        LUT6 (Prop_lut6_I2_O)        0.122     4.185 r  buffer64/fifo/hist_loadEn_INST_0_i_13/O
                         net (fo=5, routed)           0.271     4.456    buffer64/fifo/Empty_reg_0
    SLICE_X13Y162        LUT6 (Prop_lut6_I0_O)        0.043     4.499 r  buffer64/fifo/fullReg_i_3__3/O
                         net (fo=3, routed)           0.168     4.667    buffer47/fifo/fullReg_reg
    SLICE_X13Y163        LUT5 (Prop_lut5_I1_O)        0.043     4.710 r  buffer47/fifo/fullReg_i_22/O
                         net (fo=1, routed)           0.265     4.974    fork6/control/generateBlocks[7].regblock/fullReg_i_6_0
    SLICE_X12Y163        LUT5 (Prop_lut5_I4_O)        0.043     5.017 r  fork6/control/generateBlocks[7].regblock/fullReg_i_14/O
                         net (fo=1, routed)           0.412     5.430    fork6/control/generateBlocks[11].regblock/fullReg_i_4__4_2
    SLICE_X15Y164        LUT6 (Prop_lut6_I4_O)        0.043     5.473 r  fork6/control/generateBlocks[11].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.237     5.710    buffer14/control/transmitValue_reg_52
    SLICE_X16Y164        LUT5 (Prop_lut5_I0_O)        0.043     5.753 f  buffer14/control/fullReg_i_4__4/O
                         net (fo=27, routed)          0.250     6.003    buffer14/control/outputValid_reg_3
    SLICE_X16Y165        LUT6 (Prop_lut6_I2_O)        0.043     6.046 r  buffer14/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.345     6.390    buffer10/E[0]
    SLICE_X19Y166        FDRE                                         r  buffer10/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  clk (IN)
                         net (fo=1519, unset)         0.483     6.583    buffer10/clk
    SLICE_X19Y166        FDRE                                         r  buffer10/dataReg_reg[11]/C
                         clock pessimism              0.000     6.583    
                         clock uncertainty           -0.035     6.547    
    SLICE_X19Y166        FDRE (Setup_fdre_C_CE)      -0.194     6.353    buffer10/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 -0.037    




