#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 24 01:03:06 2019
# Process ID: 11460
# Current directory: D:/DrexelStudy/ECE302/adder_Testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2612 D:\DrexelStudy\ECE302\adder_Testbench\adder_Testbench.xpr
# Log file: D:/DrexelStudy/ECE302/adder_Testbench/vivado.log
# Journal file: D:/DrexelStudy/ECE302/adder_Testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 650.852 ; gain = 54.816
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adder_test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
"xelab -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_adder [serial_adder_default]
Compiling architecture struc of entity xil_defaultlib.array_adderr [array_adderr_default]
Compiling architecture beh of entity xil_defaultlib.adder_test_bench
Built simulation snapshot adder_test_bench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim/xsim.dir/adder_test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim/xsim.dir/adder_test_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 24 01:10:45 2019. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 24 01:10:45 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 727.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_bench_behav -key {Behavioral:sim_1:Functional:adder_test_bench} -tclbatch {adder_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source adder_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: incorrect result
Time: 250 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Error: incorrect result
Time: 550 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Error: incorrect result
Time: 850 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
ERROR: Index 3 out of bound 0 to 2
Time: 950 ns  Iteration: 0  Process: /adder_test_bench/line__70
  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd

HDL Line: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd:78
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 727.215 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 727.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adder_test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
"xelab -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_adder [serial_adder_default]
Compiling architecture struc of entity xil_defaultlib.array_adderr [array_adderr_default]
Compiling architecture beh of entity xil_defaultlib.adder_test_bench
Built simulation snapshot adder_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_bench_behav -key {Behavioral:sim_1:Functional:adder_test_bench} -tclbatch {adder_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source adder_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: incorrect result
Time: 250 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Error: incorrect result
Time: 550 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Failure: test completed
Time: 550 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
$finish called at time : 550 ns : File "D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 734.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adder_test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
"xelab -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 55e5564d494440f0b6c61f7800d19cf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_test_bench_behav xil_defaultlib.adder_test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.serial_adder [serial_adder_default]
Compiling architecture struc of entity xil_defaultlib.array_adderr [array_adderr_default]
Compiling architecture beh of entity xil_defaultlib.adder_test_bench
Built simulation snapshot adder_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_test_bench_behav -key {Behavioral:sim_1:Functional:adder_test_bench} -tclbatch {adder_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source adder_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: incorrect result
Time: 250 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Error: incorrect result
Time: 550 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Error: incorrect result
Time: 850 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
Failure: test completed
Time: 850 ns  Iteration: 0  Process: /adder_test_bench/line__70  File: D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd
$finish called at time : 850 ns : File "D:/DrexelStudy/ECE302/adder_Testbench/adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 734.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 01:16:21 2019...
