	component div10 is
		port (
			numer    : in  std_logic_vector(15 downto 0) := (others => 'X'); -- numer
			denom    : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- denom
			clock    : in  std_logic                     := 'X';             -- clock
			quotient : out std_logic_vector(15 downto 0);                    -- quotient
			remain   : out std_logic_vector(3 downto 0)                      -- remain
		);
	end component div10;

