Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun 21 14:36:20 2022
| Host         : AsusTUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file oledController_timing_summary_routed.rpt -pb oledController_timing_summary_routed.pb -rpx oledController_timing_summary_routed.rpx -warn_on_violation
| Design       : oledController
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_SC/clock_10_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.202        0.000                      0                   85        0.223        0.000                      0                   85        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLOCK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK               6.202        0.000                      0                   85        0.223        0.000                      0                   85        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLOCK                       
(none)                      CLOCK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.858%)  route 2.445ns (76.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.850     8.284    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.644    14.549    i_DG/CLK
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[0]/C
                         clock pessimism              0.496    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.486    i_DG/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.858%)  route 2.445ns (76.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.850     8.284    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.644    14.549    i_DG/CLK
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[1]/C
                         clock pessimism              0.496    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.486    i_DG/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.858%)  route 2.445ns (76.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.850     8.284    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.644    14.549    i_DG/CLK
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[2]/C
                         clock pessimism              0.496    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.486    i_DG/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.858%)  route 2.445ns (76.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.850     8.284    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.644    14.549    i_DG/CLK
    SLICE_X2Y28          FDRE                                         r  i_DG/counter_reg[3]/C
                         clock pessimism              0.496    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.486    i_DG/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.945%)  route 2.305ns (75.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.711     8.144    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.645    14.550    i_DG/CLK
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[4]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.487    i_DG/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.945%)  route 2.305ns (75.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.711     8.144    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.645    14.550    i_DG/CLK
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[5]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.487    i_DG/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.945%)  route 2.305ns (75.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.711     8.144    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.645    14.550    i_DG/CLK
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[6]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.487    i_DG/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.945%)  route 2.305ns (75.055%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.711     8.144    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.645    14.550    i_DG/CLK
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[7]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.487    i_DG/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.224%)  route 2.155ns (73.776%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.561     7.994    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.645    14.550    i_DG/CLK
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[10]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.487    i_DG/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 i_DG/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.766ns (26.224%)  route 2.155ns (73.776%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.826     5.073    i_DG/CLK
    SLICE_X2Y32          FDRE                                         r  i_DG/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  i_DG/counter_reg[16]/Q
                         net (fo=2, routed)           0.730     6.322    i_DG/counter_reg[16]
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.124     6.446 f  i_DG/delayDone_i_3/O
                         net (fo=2, routed)           0.864     7.310    i_DG/delayDone_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  i_DG/counter[0]_i_1/O
                         net (fo=18, routed)          0.561     7.994    i_DG/counter[0]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.645    14.550    i_DG/CLK
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[11]/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.487    i_DG/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  6.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_SC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.230ns (69.610%)  route 0.100ns (30.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.616     1.509    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  i_SC/counter_reg[1]/Q
                         net (fo=4, routed)           0.100     1.737    i_SC/counter[1]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.102     1.839 r  i_SC/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    i_SC/counter[2]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.884     2.025    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.107     1.616    i_SC/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_DG/delayDone_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startDelay_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.616     1.509    i_DG/CLK
    SLICE_X3Y31          FDRE                                         r  i_DG/delayDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  i_DG/delayDone_reg/Q
                         net (fo=2, routed)           0.152     1.802    i_DG/delayDone
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.847 r  i_DG/startDelay_i_1/O
                         net (fo=1, routed)           0.000     1.847    i_DG_n_1
    SLICE_X3Y33          FDRE                                         r  startDelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.886     2.027    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  startDelay_reg/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091     1.616    startDelay_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_SC/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.616     1.509    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.637 f  i_SC/counter_reg[2]/Q
                         net (fo=3, routed)           0.100     1.737    i_SC/counter[2]
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  i_SC/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    i_SC/counter[0]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.884     2.025    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.601    i_SC/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_SC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/clock_10_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.238%)  route 0.100ns (30.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.616     1.509    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  i_SC/counter_reg[1]/Q
                         net (fo=4, routed)           0.100     1.737    i_SC/counter[1]
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.098     1.835 r  i_SC/clock_10_i_1/O
                         net (fo=1, routed)           0.000     1.835    i_SC/clock_10_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  i_SC/clock_10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.884     2.025    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/clock_10_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.601    i_SC/clock_10_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 nextState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  nextState_reg[4]/Q
                         net (fo=1, routed)           0.137     1.813    nextState[4]
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.858    state[4]_i_2_n_0
    SLICE_X3Y34          FDRE                                         r  state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  state_reg[4]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092     1.617    state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 startDelay_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/delayDone_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.336%)  route 0.163ns (46.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.618     1.511    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  startDelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  startDelay_reg/Q
                         net (fo=3, routed)           0.163     1.815    i_DG/startDelay
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.860 r  i_DG/delayDone_i_1/O
                         net (fo=1, routed)           0.000     1.860    i_DG/delayDone0
    SLICE_X3Y31          FDRE                                         r  i_DG/delayDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.884     2.025    i_DG/CLK
    SLICE_X3Y31          FDRE                                         r  i_DG/delayDone_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091     1.614    i_DG/delayDone_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.471%)  route 0.198ns (51.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  state_reg[1]/Q
                         net (fo=27, routed)          0.198     1.851    state_reg_n_0_[1]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  g0_b4__0/O
                         net (fo=1, routed)           0.000     1.896    g0_b4__0_n_0
    SLICE_X2Y34          FDRE                                         r  nextState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[4]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.646    nextState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat_reg/D
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.203%)  route 0.150ns (41.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.618     1.511    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.675 f  state_reg[3]/Q
                         net (fo=27, routed)          0.150     1.825    state_reg_n_0_[3]
    SLICE_X1Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  oled_vbat_i_2/O
                         net (fo=1, routed)           0.000     1.870    oled_vbat_i_2_n_0
    SLICE_X1Y33          FDSE                                         r  oled_vbat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.886     2.027    clk_IBUF_BUFG
    SLICE_X1Y33          FDSE                                         r  oled_vbat_reg/C
                         clock pessimism             -0.502     1.525    
    SLICE_X1Y33          FDSE (Hold_fdse_C_D)         0.091     1.616    oled_vbat_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_DG/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.614     1.507    i_DG/CLK
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  i_DG/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.796    i_DG/counter_reg[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  i_DG/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    i_DG/counter_reg[4]_i_1_n_5
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.882     2.023    i_DG/CLK
    SLICE_X2Y29          FDRE                                         r  i_DG/counter_reg[6]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134     1.641    i_DG/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_DG/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_DG/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.615     1.508    i_DG/CLK
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  i_DG/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.798    i_DG/counter_reg[10]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  i_DG/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    i_DG/counter_reg[8]_i_1_n_5
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.883     2.024    i_DG/CLK
    SLICE_X2Y30          FDRE                                         r  i_DG/counter_reg[10]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.642    i_DG/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    nextState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    nextState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    nextState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    nextState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    nextState_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    oled_reset_n_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    oled_vbat_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    oled_vdd_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    oled_vdd_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nextState_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.057ns (14.029%)  route 6.478ns (85.971%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.535    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.057ns (14.029%)  route 6.478ns (85.971%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.535    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.057ns (14.029%)  route 6.478ns (85.971%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.535    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.057ns (14.029%)  route 6.478ns (85.971%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.535    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 1.057ns (14.644%)  route 6.161ns (85.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.548     7.218    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 1.057ns (14.644%)  route 6.161ns (85.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.548     7.218    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 1.057ns (14.644%)  route 6.161ns (85.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.548     7.218    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/shiftReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 1.057ns (14.644%)  route 6.161ns (85.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.613     6.546    i_SC/reset_IBUF
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.124     6.670 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.548     7.218    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 1.083ns (15.934%)  route 5.714ns (84.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.714     6.647    i_SC/reset_IBUF
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.150     6.797 r  i_SC/CE_i_1/O
                         net (fo=1, routed)           0.000     6.797    i_SC/CE_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  i_SC/CE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            i_SC/FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 0.933ns (14.204%)  route 5.636ns (85.796%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.636     6.569    i_SC/reset_IBUF
    SLICE_X1Y36          FDSE                                         r  i_SC/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SC/shiftReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/spi_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.146ns (50.495%)  route 0.143ns (49.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  i_SC/shiftReg_reg[7]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i_SC/shiftReg_reg[7]/Q
                         net (fo=1, routed)           0.143     0.289    i_SC/p_0_in
    SLICE_X0Y33          FDSE                                         r  i_SC/spi_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/shiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.191ns (65.543%)  route 0.100ns (34.457%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  i_SC/shiftReg_reg[2]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i_SC/shiftReg_reg[2]/Q
                         net (fo=1, routed)           0.100     0.246    i_SC/in4[3]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.045     0.291 r  i_SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.291    i_SC/shiftReg__0[3]
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.232ns (73.958%)  route 0.082ns (26.042%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  i_SC/FSM_onehot_state_reg[2]/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i_SC/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.082     0.215    i_SC/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.099     0.314 r  i_SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    i_SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y36          FDSE                                         r  i_SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/shiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.365%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  i_SC/shiftReg_reg[0]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i_SC/shiftReg_reg[0]/Q
                         net (fo=1, routed)           0.156     0.302    i_SC/in4[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I2_O)        0.042     0.344 r  i_SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    i_SC/shiftReg__0[1]
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.194ns (54.498%)  route 0.162ns (45.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  i_SC/FSM_onehot_state_reg[1]/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i_SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.162     0.308    i_SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y36          LUT4 (Prop_lut4_I2_O)        0.048     0.356 r  i_SC/CE_i_1/O
                         net (fo=1, routed)           0.000     0.356    i_SC/CE_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  i_SC/CE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/dataCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.212ns (58.754%)  route 0.149ns (41.246%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  i_SC/dataCount_reg[0]/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/dataCount_reg[0]/Q
                         net (fo=4, routed)           0.149     0.316    i_SC/dataCount_reg_n_0_[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.361 r  i_SC/dataCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    i_SC/dataCount[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  i_SC/dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/shiftReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/shiftReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.232ns (62.465%)  route 0.139ns (37.535%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  i_SC/shiftReg_reg[1]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i_SC/shiftReg_reg[1]/Q
                         net (fo=1, routed)           0.139     0.272    i_SC/in4[2]
    SLICE_X1Y34          LUT4 (Prop_lut4_I2_O)        0.099     0.371 r  i_SC/shiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    i_SC/shiftReg__0[2]
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/shiftReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  i_SC/shiftReg_reg[3]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/shiftReg_reg[3]/Q
                         net (fo=1, routed)           0.163     0.330    i_SC/in4[4]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.045     0.375 r  i_SC/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.375    i_SC/shiftReg__0[4]
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.175     0.342    i_SC/spiDone
    SLICE_X0Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  i_SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     0.387    i_SC/done_send_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  i_SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SC/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_SC/dataCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  i_SC/dataCount_reg[1]/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/dataCount_reg[1]/Q
                         net (fo=4, routed)           0.186     0.353    i_SC/dataCount_reg_n_0_[1]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.045     0.398 r  i_SC/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    i_SC/dataCount[1]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  i_SC/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLOCK
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SC/clock_10_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 3.272ns (54.502%)  route 2.731ns (45.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.824     5.071    i_SC/CLK
    SLICE_X3Y31          FDRE                                         r  i_SC/clock_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.527 r  i_SC/clock_10_reg/Q
                         net (fo=19, routed)          1.043     6.570    i_SC/clock_10
    SLICE_X0Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.694 r  i_SC/oled_spi_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.689     8.383    oled_spi_clk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         2.692    11.075 r  oled_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.075    oled_spi_clk
    AB12                                                              r  oled_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_vbat_reg/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.092ns  (logic 3.228ns (63.392%)  route 1.864ns (36.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.827     5.074    clk_IBUF_BUFG
    SLICE_X1Y33          FDSE                                         r  oled_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.456     5.530 r  oled_vbat_reg/Q
                         net (fo=1, routed)           1.864     7.394    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.772    10.166 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000    10.166    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_vdd_reg/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 3.283ns (66.254%)  route 1.672ns (33.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.832     5.079    clk_IBUF_BUFG
    SLICE_X0Y38          FDSE                                         r  oled_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.518     5.597 r  oled_vdd_reg/Q
                         net (fo=1, routed)           1.672     7.269    oled_dc_n_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.765    10.034 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000    10.034    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_vdd_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dc_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 3.150ns (65.371%)  route 1.669ns (34.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.831     5.078    clk_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  oled_vdd_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDSE (Prop_fdse_C_Q)         0.518     5.596 r  oled_vdd_reg_lopt_replica/Q
                         net (fo=1, routed)           1.669     7.265    oled_vdd_reg_lopt_replica_1
    U10                  OBUF (Prop_obuf_I_O)         2.632     9.898 r  oled_dc_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.898    oled_dc_n
    U10                                                               r  oled_dc_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_reset_n_reg/C
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.806ns  (logic 3.134ns (65.209%)  route 1.672ns (34.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.830     5.077    clk_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  oled_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.518     5.595 r  oled_reset_n_reg/Q
                         net (fo=1, routed)           1.672     7.267    oled_reset_n_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.616     9.883 r  oled_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.883    oled_reset_n
    U9                                                                r  oled_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.580ns (27.295%)  route 1.545ns (72.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.830     5.077    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.680     6.214    i_SC/spiLoadData
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.338 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.202    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.580ns (27.295%)  route 1.545ns (72.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.830     5.077    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.680     6.214    i_SC/spiLoadData
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.338 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.202    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.580ns (27.295%)  route 1.545ns (72.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.830     5.077    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.680     6.214    i_SC/spiLoadData
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.338 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.202    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.580ns (27.295%)  route 1.545ns (72.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.830     5.077    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.680     6.214    i_SC/spiLoadData
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.338 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.865     7.202    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 0.580ns (32.072%)  route 1.228ns (67.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.830     5.077    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.680     6.214    i_SC/spiLoadData
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.124     6.338 r  i_SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.548     6.886    i_SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spiData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  spiData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  spiData_reg[5]/Q
                         net (fo=1, routed)           0.054     1.707    i_SC/shiftReg_reg[7]_0[5]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.752 r  i_SC/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.752    i_SC/shiftReg__0[5]
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  spiData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  spiData_reg[3]/Q
                         net (fo=1, routed)           0.087     1.740    i_SC/shiftReg_reg[7]_0[3]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.785 r  i_SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    i_SC/shiftReg__0[3]
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  spiData_reg[1]/Q
                         net (fo=1, routed)           0.136     1.789    i_SC/shiftReg_reg[7]_0[1]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.048     1.837 r  i_SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    i_SC/shiftReg__0[1]
    SLICE_X1Y34          FDRE                                         r  i_SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/dataCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.041%)  route 0.140ns (42.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  spiLoadData_reg/Q
                         net (fo=8, routed)           0.140     1.793    i_SC/spiLoadData
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  i_SC/dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    i_SC/dataCount[2]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  i_SC/dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/dataCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.693%)  route 0.142ns (43.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  spiLoadData_reg/Q
                         net (fo=8, routed)           0.142     1.795    i_SC/spiLoadData
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  i_SC/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    i_SC/dataCount[1]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  i_SC/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/shiftReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.226ns (61.658%)  route 0.141ns (38.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  spiData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  spiData_reg[6]/Q
                         net (fo=1, routed)           0.141     1.780    i_SC/shiftReg_reg[7]_0[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.098     1.878 r  i_SC/shiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.878    i_SC/shiftReg__0[6]
    SLICE_X2Y35          FDRE                                         r  i_SC/shiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/dataCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.357%)  route 0.224ns (54.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  spiLoadData_reg/Q
                         net (fo=8, routed)           0.224     1.877    i_SC/spiLoadData
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.922 r  i_SC/dataCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    i_SC/dataCount[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  i_SC/dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.653%)  route 0.231ns (55.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  spiLoadData_reg/Q
                         net (fo=8, routed)           0.231     1.883    i_SC/spiLoadData
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.928 r  i_SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    i_SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y36          FDSE                                         r  i_SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.653%)  route 0.231ns (55.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.231     1.883    i_SC/spiLoadData
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.928 r  i_SC/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    i_SC/FSM_onehot_state[1]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  i_SC/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_SC/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.187ns (44.785%)  route 0.231ns (55.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.619     1.512    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  spiLoadData_reg/Q
                         net (fo=8, routed)           0.231     1.883    i_SC/spiLoadData
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.046     1.929 r  i_SC/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.929    i_SC/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  i_SC/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLOCK

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            startDelay_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.057ns (15.597%)  route 5.720ns (84.403%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=34, routed)          5.720     6.653    i_DG/reset_IBUF
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.124     6.777 r  i_DG/startDelay_i_1/O
                         net (fo=1, routed)           0.000     6.777    i_DG_n_1
    SLICE_X3Y33          FDRE                                         r  startDelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.649     4.554    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  startDelay_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled_vdd_reg_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 0.933ns (13.911%)  route 5.774ns (86.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.774     6.707    reset_IBUF
    SLICE_X0Y37          FDSE                                         r  oled_vdd_reg_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.652     4.557    clk_IBUF_BUFG
    SLICE_X0Y37          FDSE                                         r  oled_vdd_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 0.933ns (14.121%)  route 5.674ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.674     6.607    reset_IBUF
    SLICE_X2Y33          FDRE                                         r  state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.649     4.554    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 0.933ns (14.121%)  route 5.674ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.674     6.607    reset_IBUF
    SLICE_X2Y33          FDRE                                         r  state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.649     4.554    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 0.933ns (14.121%)  route 5.674ns (85.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.674     6.607    reset_IBUF
    SLICE_X2Y33          FDRE                                         r  state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.649     4.554    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled_reset_n_reg/S
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 0.933ns (14.532%)  route 5.488ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.488     6.421    reset_IBUF
    SLICE_X0Y35          FDSE                                         r  oled_reset_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     4.556    clk_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  oled_reset_n_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spiData_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 0.933ns (14.532%)  route 5.488ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.488     6.421    reset_IBUF
    SLICE_X1Y35          FDRE                                         r  spiData_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     4.556    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiData_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spiData_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 0.933ns (14.532%)  route 5.488ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.488     6.421    reset_IBUF
    SLICE_X1Y35          FDRE                                         r  spiData_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     4.556    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiData_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spiData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 0.933ns (14.532%)  route 5.488ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.488     6.421    reset_IBUF
    SLICE_X1Y35          FDRE                                         r  spiData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     4.556    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiData_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spiData_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 0.933ns (14.532%)  route 5.488ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  reset_IBUF_inst/O
                         net (fo=34, routed)          5.488     6.421    reset_IBUF
    SLICE_X1Y35          FDRE                                         r  spiData_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.651     4.556    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiData_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spiLoadData_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.210ns (42.110%)  route 0.289ns (57.890%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.175     0.342    i_SC/spiDone
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.043     0.385 r  i_SC/spiLoadData_i_1/O
                         net (fo=1, routed)           0.113     0.499    data2
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.888     2.029    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  spiLoadData_reg/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.931%)  route 0.306ns (59.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.190     0.357    i_SC/spiDone
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  i_SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.116     0.518    i_SC_n_2
    SLICE_X2Y34          FDRE                                         r  nextState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[0]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.931%)  route 0.306ns (59.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.190     0.357    i_SC/spiDone
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  i_SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.116     0.518    i_SC_n_2
    SLICE_X2Y34          FDRE                                         r  nextState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[1]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.931%)  route 0.306ns (59.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.190     0.357    i_SC/spiDone
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  i_SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.116     0.518    i_SC_n_2
    SLICE_X2Y34          FDRE                                         r  nextState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[2]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.931%)  route 0.306ns (59.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.190     0.357    i_SC/spiDone
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  i_SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.116     0.518    i_SC_n_2
    SLICE_X2Y34          FDRE                                         r  nextState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[3]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nextState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.212ns (40.931%)  route 0.306ns (59.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.190     0.357    i_SC/spiDone
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  i_SC/nextState[4]_i_1/O
                         net (fo=5, routed)           0.116     0.518    i_SC_n_2
    SLICE_X2Y34          FDRE                                         r  nextState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.887     2.028    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  nextState_reg[4]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_reset_n_reg/CE
                            (rising edge-triggered cell FDSE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.262%)  route 0.328ns (60.738%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.131     0.298    i_SC/spiDone
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  i_SC/oled_reset_n_i_1/O
                         net (fo=1, routed)           0.197     0.540    i_SC_n_3
    SLICE_X0Y35          FDSE                                         r  oled_reset_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.888     2.029    clk_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  oled_reset_n_reg/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.274ns (36.119%)  route 0.485ns (63.881%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.357     0.524    i_SC/spiDone
    SLICE_X3Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.569 r  i_SC/state[4]_i_3/O
                         net (fo=1, routed)           0.000     0.569    i_SC/state[4]_i_3_n_0
    SLICE_X3Y34          MUXF7 (Prop_muxf7_I0_O)      0.062     0.631 r  i_SC/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.128     0.759    state
    SLICE_X2Y33          FDRE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.886     2.027    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.274ns (36.119%)  route 0.485ns (63.881%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.357     0.524    i_SC/spiDone
    SLICE_X3Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.569 r  i_SC/state[4]_i_3/O
                         net (fo=1, routed)           0.000     0.569    i_SC/state[4]_i_3_n_0
    SLICE_X3Y34          MUXF7 (Prop_muxf7_I0_O)      0.062     0.631 r  i_SC/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.128     0.759    state
    SLICE_X2Y33          FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.886     2.027    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 i_SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.274ns (36.119%)  route 0.485ns (63.881%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  i_SC/done_send_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i_SC/done_send_reg/Q
                         net (fo=6, routed)           0.357     0.524    i_SC/spiDone
    SLICE_X3Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.569 r  i_SC/state[4]_i_3/O
                         net (fo=1, routed)           0.000     0.569    i_SC/state[4]_i_3_n_0
    SLICE_X3Y34          MUXF7 (Prop_muxf7_I0_O)      0.062     0.631 r  i_SC/state_reg[4]_i_1/O
                         net (fo=5, routed)           0.128     0.759    state
    SLICE_X2Y33          FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.886     2.027    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  state_reg[3]/C





