<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>multiply_block_64</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>multiply_block_64</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.750</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>286626</Best-caseLatency>
<Average-caseLatency>286626</Average-caseLatency>
<Worst-caseLatency>286626</Worst-caseLatency>
<PipelineInitiationInterval>286627</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<multiply_block_label0>
<Name>multiply_block_label0</Name>
<TripCount>64</TripCount>
<Latency>41024</Latency>
<IterationLatency>641</IterationLatency>
<PipelineDepth>641</PipelineDepth>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>639</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
</memcpy_>
</multiply_block_label0>
<multiply_block_label1>
<Name>multiply_block_label1</Name>
<TripCount>64</TripCount>
<Latency>41024</Latency>
<IterationLatency>641</IterationLatency>
<PipelineDepth>641</PipelineDepth>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>639</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
</memcpy_>
</multiply_block_label1>
<multiply_block_label2>
<Name>multiply_block_label2</Name>
<TripCount>64</TripCount>
<Latency>41024</Latency>
<IterationLatency>641</IterationLatency>
<PipelineDepth>641</PipelineDepth>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>639</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
</memcpy_>
</multiply_block_label2>
<i_loop_k_loop_ii_loop>
<Name>i_loop_k_loop_ii_loop</Name>
<TripCount>16384</TripCount>
<Latency>131096</Latency>
<PipelineII>8</PipelineII>
<PipelineDepth>33</PipelineDepth>
</i_loop_k_loop_ii_loop>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>191</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
<memcpy_>
<Name>memcpy_</Name>
<TripCount>64</TripCount>
<Latency>511</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
</memcpy_>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>28</BRAM_18K>
<DSP48E>10</DSP48E>
<FF>8163</FF>
<LUT>15984</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_CONTROL_BUS_AWVALID</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_AWREADY</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_AWADDR</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WVALID</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WREADY</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WDATA</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WSTRB</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_ARVALID</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_ARREADY</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_ARADDR</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RVALID</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RREADY</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RDATA</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RRESP</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_BVALID</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_BREADY</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_BRESP</name>
<Object>CONTROL_BUS</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>multiply_block_64</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>multiply_block_64</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>multiply_block_64</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWADDR</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWLEN</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWSIZE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWBURST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWLOCK</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWCACHE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWPROT</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWQOS</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWREGION</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_AWUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WDATA</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WSTRB</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WLAST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_WUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARADDR</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARLEN</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARSIZE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARBURST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARLOCK</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARCACHE</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARPROT</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARQOS</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARREGION</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_ARUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RDATA</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RLAST</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_RRESP</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BVALID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BREADY</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BRESP</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BID</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_INPUT_r_BUSER</name>
<Object>INPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWVALID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWREADY</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWADDR</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWLEN</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWSIZE</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWBURST</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWLOCK</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWCACHE</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWPROT</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWQOS</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWREGION</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_AWUSER</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WVALID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WREADY</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WDATA</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WSTRB</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WLAST</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_WUSER</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARVALID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARREADY</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARADDR</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARLEN</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARSIZE</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARBURST</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARLOCK</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARCACHE</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARPROT</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARQOS</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARREGION</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_ARUSER</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RVALID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RREADY</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RDATA</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RLAST</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RUSER</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_RRESP</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_BVALID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_BREADY</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_BRESP</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_BID</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_OUTPUT_r_BUSER</name>
<Object>OUTPUT_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
