
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	080078e5 	.word	0x080078e5
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	0800318d 	.word	0x0800318d
 8000070:	080031dd 	.word	0x080031dd
 8000074:	08003231 	.word	0x08003231
 8000078:	08003285 	.word	0x08003285
 800007c:	080032d9 	.word	0x080032d9
 8000080:	08003329 	.word	0x08003329
 8000084:	0800337d 	.word	0x0800337d
 8000088:	080003db 	.word	0x080003db
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	080029bd 	.word	0x080029bd
 80000b4:	080003db 	.word	0x080003db
 80000b8:	080003db 	.word	0x080003db
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	08003e05 	.word	0x08003e05
 80000c8:	08003e49 	.word	0x08003e49
 80000cc:	080003db 	.word	0x080003db
 80000d0:	080056d5 	.word	0x080056d5
 80000d4:	080028d5 	.word	0x080028d5
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	080033d1 	.word	0x080033d1
 8000100:	08002721 	.word	0x08002721
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	080003db 	.word	0x080003db
 8000110:	080003db 	.word	0x080003db
 8000114:	08002931 	.word	0x08002931
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08003425 	.word	0x08003425
 8000124:	08003475 	.word	0x08003475
 8000128:	080034c9 	.word	0x080034c9
 800012c:	0800351d 	.word	0x0800351d
 8000130:	08003571 	.word	0x08003571
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	080035c1 	.word	0x080035c1
 8000154:	08003615 	.word	0x08003615
 8000158:	08003669 	.word	0x08003669
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	080003db 	.word	0x080003db
 8000198:	080003db 	.word	0x080003db
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	08004b05 	.word	0x08004b05
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	080003db 	.word	0x080003db
 8000240:	080003db 	.word	0x080003db
 8000244:	080003db 	.word	0x080003db
 8000248:	080003db 	.word	0x080003db
 800024c:	080003db 	.word	0x080003db
 8000250:	080003db 	.word	0x080003db
 8000254:	080003db 	.word	0x080003db
 8000258:	080003db 	.word	0x080003db
 800025c:	080003db 	.word	0x080003db
 8000260:	080003db 	.word	0x080003db
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff2b 	bl	8001178 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f005 fe35 	bl	8005f90 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff17 	bl	800119c <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff0b 	bl	8001188 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f007 fca3 	bl	8007ccc <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 befd 	b.w	8001194 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	0800eed4 	.word	0x0800eed4
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006ac 	.word	0x240006ac
                ldr     r1, =__bss_base__
 80003c0:	240006b0 	.word	0x240006b0
                ldr     r2, =__bss_end__
 80003c4:	24001930 	.word	0x24001930
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f006 ff3e 	bl	800727c <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f006 fcd3 	bl	8006dac <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <memcpy>:
 800040c:	4684      	mov	ip, r0
 800040e:	ea41 0300 	orr.w	r3, r1, r0
 8000412:	f013 0303 	ands.w	r3, r3, #3
 8000416:	d16d      	bne.n	80004f4 <memcpy+0xe8>
 8000418:	3a40      	subs	r2, #64	; 0x40
 800041a:	d341      	bcc.n	80004a0 <memcpy+0x94>
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000480:	f840 3b04 	str.w	r3, [r0], #4
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	3a40      	subs	r2, #64	; 0x40
 800049e:	d2bd      	bcs.n	800041c <memcpy+0x10>
 80004a0:	3230      	adds	r2, #48	; 0x30
 80004a2:	d311      	bcc.n	80004c8 <memcpy+0xbc>
 80004a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a8:	f840 3b04 	str.w	r3, [r0], #4
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b8:	f840 3b04 	str.w	r3, [r0], #4
 80004bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c0:	f840 3b04 	str.w	r3, [r0], #4
 80004c4:	3a10      	subs	r2, #16
 80004c6:	d2ed      	bcs.n	80004a4 <memcpy+0x98>
 80004c8:	320c      	adds	r2, #12
 80004ca:	d305      	bcc.n	80004d8 <memcpy+0xcc>
 80004cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d0:	f840 3b04 	str.w	r3, [r0], #4
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d2f9      	bcs.n	80004cc <memcpy+0xc0>
 80004d8:	3204      	adds	r2, #4
 80004da:	d008      	beq.n	80004ee <memcpy+0xe2>
 80004dc:	07d2      	lsls	r2, r2, #31
 80004de:	bf1c      	itt	ne
 80004e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004e4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004e8:	d301      	bcc.n	80004ee <memcpy+0xe2>
 80004ea:	880b      	ldrh	r3, [r1, #0]
 80004ec:	8003      	strh	r3, [r0, #0]
 80004ee:	4660      	mov	r0, ip
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	2a08      	cmp	r2, #8
 80004f6:	d313      	bcc.n	8000520 <memcpy+0x114>
 80004f8:	078b      	lsls	r3, r1, #30
 80004fa:	d08d      	beq.n	8000418 <memcpy+0xc>
 80004fc:	f010 0303 	ands.w	r3, r0, #3
 8000500:	d08a      	beq.n	8000418 <memcpy+0xc>
 8000502:	f1c3 0304 	rsb	r3, r3, #4
 8000506:	1ad2      	subs	r2, r2, r3
 8000508:	07db      	lsls	r3, r3, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d380      	bcc.n	8000418 <memcpy+0xc>
 8000516:	f831 3b02 	ldrh.w	r3, [r1], #2
 800051a:	f820 3b02 	strh.w	r3, [r0], #2
 800051e:	e77b      	b.n	8000418 <memcpy+0xc>
 8000520:	3a04      	subs	r2, #4
 8000522:	d3d9      	bcc.n	80004d8 <memcpy+0xcc>
 8000524:	3a01      	subs	r2, #1
 8000526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800052a:	f800 3b01 	strb.w	r3, [r0], #1
 800052e:	d2f9      	bcs.n	8000524 <memcpy+0x118>
 8000530:	780b      	ldrb	r3, [r1, #0]
 8000532:	7003      	strb	r3, [r0, #0]
 8000534:	784b      	ldrb	r3, [r1, #1]
 8000536:	7043      	strb	r3, [r0, #1]
 8000538:	788b      	ldrb	r3, [r1, #2]
 800053a:	7083      	strb	r3, [r0, #2]
 800053c:	4660      	mov	r0, ip
 800053e:	4770      	bx	lr

08000540 <memchr>:
 8000540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000544:	2a10      	cmp	r2, #16
 8000546:	db2b      	blt.n	80005a0 <memchr+0x60>
 8000548:	f010 0f07 	tst.w	r0, #7
 800054c:	d008      	beq.n	8000560 <memchr+0x20>
 800054e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000552:	3a01      	subs	r2, #1
 8000554:	428b      	cmp	r3, r1
 8000556:	d02d      	beq.n	80005b4 <memchr+0x74>
 8000558:	f010 0f07 	tst.w	r0, #7
 800055c:	b342      	cbz	r2, 80005b0 <memchr+0x70>
 800055e:	d1f6      	bne.n	800054e <memchr+0xe>
 8000560:	b4f0      	push	{r4, r5, r6, r7}
 8000562:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000566:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800056a:	f022 0407 	bic.w	r4, r2, #7
 800056e:	f07f 0700 	mvns.w	r7, #0
 8000572:	2300      	movs	r3, #0
 8000574:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000578:	3c08      	subs	r4, #8
 800057a:	ea85 0501 	eor.w	r5, r5, r1
 800057e:	ea86 0601 	eor.w	r6, r6, r1
 8000582:	fa85 f547 	uadd8	r5, r5, r7
 8000586:	faa3 f587 	sel	r5, r3, r7
 800058a:	fa86 f647 	uadd8	r6, r6, r7
 800058e:	faa5 f687 	sel	r6, r5, r7
 8000592:	b98e      	cbnz	r6, 80005b8 <memchr+0x78>
 8000594:	d1ee      	bne.n	8000574 <memchr+0x34>
 8000596:	bcf0      	pop	{r4, r5, r6, r7}
 8000598:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800059c:	f002 0207 	and.w	r2, r2, #7
 80005a0:	b132      	cbz	r2, 80005b0 <memchr+0x70>
 80005a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005a6:	3a01      	subs	r2, #1
 80005a8:	ea83 0301 	eor.w	r3, r3, r1
 80005ac:	b113      	cbz	r3, 80005b4 <memchr+0x74>
 80005ae:	d1f8      	bne.n	80005a2 <memchr+0x62>
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr
 80005b4:	3801      	subs	r0, #1
 80005b6:	4770      	bx	lr
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	bf06      	itte	eq
 80005bc:	4635      	moveq	r5, r6
 80005be:	3803      	subeq	r0, #3
 80005c0:	3807      	subne	r0, #7
 80005c2:	f015 0f01 	tst.w	r5, #1
 80005c6:	d107      	bne.n	80005d8 <memchr+0x98>
 80005c8:	3001      	adds	r0, #1
 80005ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80005ce:	bf02      	ittt	eq
 80005d0:	3001      	addeq	r0, #1
 80005d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80005d6:	3001      	addeq	r0, #1
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	3801      	subs	r0, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
	...

08000600 <strlen>:
 8000600:	f890 f000 	pld	[r0]
 8000604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000608:	f020 0107 	bic.w	r1, r0, #7
 800060c:	f06f 0c00 	mvn.w	ip, #0
 8000610:	f010 0407 	ands.w	r4, r0, #7
 8000614:	f891 f020 	pld	[r1, #32]
 8000618:	f040 8049 	bne.w	80006ae <strlen+0xae>
 800061c:	f04f 0400 	mov.w	r4, #0
 8000620:	f06f 0007 	mvn.w	r0, #7
 8000624:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000628:	f891 f040 	pld	[r1, #64]	; 0x40
 800062c:	f100 0008 	add.w	r0, r0, #8
 8000630:	fa82 f24c 	uadd8	r2, r2, ip
 8000634:	faa4 f28c 	sel	r2, r4, ip
 8000638:	fa83 f34c 	uadd8	r3, r3, ip
 800063c:	faa2 f38c 	sel	r3, r2, ip
 8000640:	bb4b      	cbnz	r3, 8000696 <strlen+0x96>
 8000642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000646:	fa82 f24c 	uadd8	r2, r2, ip
 800064a:	f100 0008 	add.w	r0, r0, #8
 800064e:	faa4 f28c 	sel	r2, r4, ip
 8000652:	fa83 f34c 	uadd8	r3, r3, ip
 8000656:	faa2 f38c 	sel	r3, r2, ip
 800065a:	b9e3      	cbnz	r3, 8000696 <strlen+0x96>
 800065c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8000660:	fa82 f24c 	uadd8	r2, r2, ip
 8000664:	f100 0008 	add.w	r0, r0, #8
 8000668:	faa4 f28c 	sel	r2, r4, ip
 800066c:	fa83 f34c 	uadd8	r3, r3, ip
 8000670:	faa2 f38c 	sel	r3, r2, ip
 8000674:	b97b      	cbnz	r3, 8000696 <strlen+0x96>
 8000676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800067a:	f101 0120 	add.w	r1, r1, #32
 800067e:	fa82 f24c 	uadd8	r2, r2, ip
 8000682:	f100 0008 	add.w	r0, r0, #8
 8000686:	faa4 f28c 	sel	r2, r4, ip
 800068a:	fa83 f34c 	uadd8	r3, r3, ip
 800068e:	faa2 f38c 	sel	r3, r2, ip
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0c6      	beq.n	8000624 <strlen+0x24>
 8000696:	2a00      	cmp	r2, #0
 8000698:	bf04      	itt	eq
 800069a:	3004      	addeq	r0, #4
 800069c:	461a      	moveq	r2, r3
 800069e:	ba12      	rev	r2, r2
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ac:	4770      	bx	lr
 80006ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006b2:	f004 0503 	and.w	r5, r4, #3
 80006b6:	f1c4 0000 	rsb	r0, r4, #0
 80006ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006be:	f014 0f04 	tst.w	r4, #4
 80006c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80006c6:	fa0c f505 	lsl.w	r5, ip, r5
 80006ca:	ea62 0205 	orn	r2, r2, r5
 80006ce:	bf1c      	itt	ne
 80006d0:	ea63 0305 	ornne	r3, r3, r5
 80006d4:	4662      	movne	r2, ip
 80006d6:	f04f 0400 	mov.w	r4, #0
 80006da:	e7a9      	b.n	8000630 <strlen+0x30>

080006dc <__aeabi_drsub>:
 80006dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	e002      	b.n	80006e8 <__adddf3>
 80006e2:	bf00      	nop

080006e4 <__aeabi_dsub>:
 80006e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006e8 <__adddf3>:
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	bf1f      	itttt	ne
 80006fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000702:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000706:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800070a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800070e:	f000 80e2 	beq.w	80008d6 <__adddf3+0x1ee>
 8000712:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000716:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800071a:	bfb8      	it	lt
 800071c:	426d      	neglt	r5, r5
 800071e:	dd0c      	ble.n	800073a <__adddf3+0x52>
 8000720:	442c      	add	r4, r5
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	ea82 0000 	eor.w	r0, r2, r0
 800072e:	ea83 0101 	eor.w	r1, r3, r1
 8000732:	ea80 0202 	eor.w	r2, r0, r2
 8000736:	ea81 0303 	eor.w	r3, r1, r3
 800073a:	2d36      	cmp	r5, #54	; 0x36
 800073c:	bf88      	it	hi
 800073e:	bd30      	pophi	{r4, r5, pc}
 8000740:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800074c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000750:	d002      	beq.n	8000758 <__adddf3+0x70>
 8000752:	4240      	negs	r0, r0
 8000754:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000758:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000764:	d002      	beq.n	800076c <__adddf3+0x84>
 8000766:	4252      	negs	r2, r2
 8000768:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800076c:	ea94 0f05 	teq	r4, r5
 8000770:	f000 80a7 	beq.w	80008c2 <__adddf3+0x1da>
 8000774:	f1a4 0401 	sub.w	r4, r4, #1
 8000778:	f1d5 0e20 	rsbs	lr, r5, #32
 800077c:	db0d      	blt.n	800079a <__adddf3+0xb2>
 800077e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000782:	fa22 f205 	lsr.w	r2, r2, r5
 8000786:	1880      	adds	r0, r0, r2
 8000788:	f141 0100 	adc.w	r1, r1, #0
 800078c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000790:	1880      	adds	r0, r0, r2
 8000792:	fa43 f305 	asr.w	r3, r3, r5
 8000796:	4159      	adcs	r1, r3
 8000798:	e00e      	b.n	80007b8 <__adddf3+0xd0>
 800079a:	f1a5 0520 	sub.w	r5, r5, #32
 800079e:	f10e 0e20 	add.w	lr, lr, #32
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007a8:	bf28      	it	cs
 80007aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ae:	fa43 f305 	asr.w	r3, r3, r5
 80007b2:	18c0      	adds	r0, r0, r3
 80007b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007bc:	d507      	bpl.n	80007ce <__adddf3+0xe6>
 80007be:	f04f 0e00 	mov.w	lr, #0
 80007c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80007ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007d2:	d31b      	bcc.n	800080c <__adddf3+0x124>
 80007d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007d8:	d30c      	bcc.n	80007f4 <__adddf3+0x10c>
 80007da:	0849      	lsrs	r1, r1, #1
 80007dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007e4:	f104 0401 	add.w	r4, r4, #1
 80007e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007f0:	f080 809a 	bcs.w	8000928 <__adddf3+0x240>
 80007f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007f8:	bf08      	it	eq
 80007fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007fe:	f150 0000 	adcs.w	r0, r0, #0
 8000802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000806:	ea41 0105 	orr.w	r1, r1, r5
 800080a:	bd30      	pop	{r4, r5, pc}
 800080c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000810:	4140      	adcs	r0, r0
 8000812:	eb41 0101 	adc.w	r1, r1, r1
 8000816:	3c01      	subs	r4, #1
 8000818:	bf28      	it	cs
 800081a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800081e:	d2e9      	bcs.n	80007f4 <__adddf3+0x10c>
 8000820:	f091 0f00 	teq	r1, #0
 8000824:	bf04      	itt	eq
 8000826:	4601      	moveq	r1, r0
 8000828:	2000      	moveq	r0, #0
 800082a:	fab1 f381 	clz	r3, r1
 800082e:	bf08      	it	eq
 8000830:	3320      	addeq	r3, #32
 8000832:	f1a3 030b 	sub.w	r3, r3, #11
 8000836:	f1b3 0220 	subs.w	r2, r3, #32
 800083a:	da0c      	bge.n	8000856 <__adddf3+0x16e>
 800083c:	320c      	adds	r2, #12
 800083e:	dd08      	ble.n	8000852 <__adddf3+0x16a>
 8000840:	f102 0c14 	add.w	ip, r2, #20
 8000844:	f1c2 020c 	rsb	r2, r2, #12
 8000848:	fa01 f00c 	lsl.w	r0, r1, ip
 800084c:	fa21 f102 	lsr.w	r1, r1, r2
 8000850:	e00c      	b.n	800086c <__adddf3+0x184>
 8000852:	f102 0214 	add.w	r2, r2, #20
 8000856:	bfd8      	it	le
 8000858:	f1c2 0c20 	rsble	ip, r2, #32
 800085c:	fa01 f102 	lsl.w	r1, r1, r2
 8000860:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000864:	bfdc      	itt	le
 8000866:	ea41 010c 	orrle.w	r1, r1, ip
 800086a:	4090      	lslle	r0, r2
 800086c:	1ae4      	subs	r4, r4, r3
 800086e:	bfa2      	ittt	ge
 8000870:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000874:	4329      	orrge	r1, r5
 8000876:	bd30      	popge	{r4, r5, pc}
 8000878:	ea6f 0404 	mvn.w	r4, r4
 800087c:	3c1f      	subs	r4, #31
 800087e:	da1c      	bge.n	80008ba <__adddf3+0x1d2>
 8000880:	340c      	adds	r4, #12
 8000882:	dc0e      	bgt.n	80008a2 <__adddf3+0x1ba>
 8000884:	f104 0414 	add.w	r4, r4, #20
 8000888:	f1c4 0220 	rsb	r2, r4, #32
 800088c:	fa20 f004 	lsr.w	r0, r0, r4
 8000890:	fa01 f302 	lsl.w	r3, r1, r2
 8000894:	ea40 0003 	orr.w	r0, r0, r3
 8000898:	fa21 f304 	lsr.w	r3, r1, r4
 800089c:	ea45 0103 	orr.w	r1, r5, r3
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	f1c4 040c 	rsb	r4, r4, #12
 80008a6:	f1c4 0220 	rsb	r2, r4, #32
 80008aa:	fa20 f002 	lsr.w	r0, r0, r2
 80008ae:	fa01 f304 	lsl.w	r3, r1, r4
 80008b2:	ea40 0003 	orr.w	r0, r0, r3
 80008b6:	4629      	mov	r1, r5
 80008b8:	bd30      	pop	{r4, r5, pc}
 80008ba:	fa21 f004 	lsr.w	r0, r1, r4
 80008be:	4629      	mov	r1, r5
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	f094 0f00 	teq	r4, #0
 80008c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ca:	bf06      	itte	eq
 80008cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008d0:	3401      	addeq	r4, #1
 80008d2:	3d01      	subne	r5, #1
 80008d4:	e74e      	b.n	8000774 <__adddf3+0x8c>
 80008d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008da:	bf18      	it	ne
 80008dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008e0:	d029      	beq.n	8000936 <__adddf3+0x24e>
 80008e2:	ea94 0f05 	teq	r4, r5
 80008e6:	bf08      	it	eq
 80008e8:	ea90 0f02 	teqeq	r0, r2
 80008ec:	d005      	beq.n	80008fa <__adddf3+0x212>
 80008ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80008f2:	bf04      	itt	eq
 80008f4:	4619      	moveq	r1, r3
 80008f6:	4610      	moveq	r0, r2
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	ea91 0f03 	teq	r1, r3
 80008fe:	bf1e      	ittt	ne
 8000900:	2100      	movne	r1, #0
 8000902:	2000      	movne	r0, #0
 8000904:	bd30      	popne	{r4, r5, pc}
 8000906:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800090a:	d105      	bne.n	8000918 <__adddf3+0x230>
 800090c:	0040      	lsls	r0, r0, #1
 800090e:	4149      	adcs	r1, r1
 8000910:	bf28      	it	cs
 8000912:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd30      	pop	{r4, r5, pc}
 8000918:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800091c:	bf3c      	itt	cc
 800091e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000922:	bd30      	popcc	{r4, r5, pc}
 8000924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000928:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd30      	pop	{r4, r5, pc}
 8000936:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800093a:	bf1a      	itte	ne
 800093c:	4619      	movne	r1, r3
 800093e:	4610      	movne	r0, r2
 8000940:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000944:	bf1c      	itt	ne
 8000946:	460b      	movne	r3, r1
 8000948:	4602      	movne	r2, r0
 800094a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094e:	bf06      	itte	eq
 8000950:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000954:	ea91 0f03 	teqeq	r1, r3
 8000958:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop

08000960 <__aeabi_ui2d>:
 8000960:	f090 0f00 	teq	r0, #0
 8000964:	bf04      	itt	eq
 8000966:	2100      	moveq	r1, #0
 8000968:	4770      	bxeq	lr
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000970:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000974:	f04f 0500 	mov.w	r5, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e750      	b.n	8000820 <__adddf3+0x138>
 800097e:	bf00      	nop

08000980 <__aeabi_i2d>:
 8000980:	f090 0f00 	teq	r0, #0
 8000984:	bf04      	itt	eq
 8000986:	2100      	moveq	r1, #0
 8000988:	4770      	bxeq	lr
 800098a:	b530      	push	{r4, r5, lr}
 800098c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000990:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000994:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000998:	bf48      	it	mi
 800099a:	4240      	negmi	r0, r0
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	e73e      	b.n	8000820 <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_f2d>:
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009b2:	bf1f      	itttt	ne
 80009b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009c0:	4770      	bxne	lr
 80009c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009c6:	bf08      	it	eq
 80009c8:	4770      	bxeq	lr
 80009ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009ce:	bf04      	itt	eq
 80009d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009d4:	4770      	bxeq	lr
 80009d6:	b530      	push	{r4, r5, lr}
 80009d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	e71c      	b.n	8000820 <__adddf3+0x138>
 80009e6:	bf00      	nop

080009e8 <__aeabi_ul2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f04f 0500 	mov.w	r5, #0
 80009f6:	e00a      	b.n	8000a0e <__aeabi_l2d+0x16>

080009f8 <__aeabi_l2d>:
 80009f8:	ea50 0201 	orrs.w	r2, r0, r1
 80009fc:	bf08      	it	eq
 80009fe:	4770      	bxeq	lr
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a06:	d502      	bpl.n	8000a0e <__aeabi_l2d+0x16>
 8000a08:	4240      	negs	r0, r0
 8000a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a1a:	f43f aed8 	beq.w	80007ce <__adddf3+0xe6>
 8000a1e:	f04f 0203 	mov.w	r2, #3
 8000a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a26:	bf18      	it	ne
 8000a28:	3203      	addne	r2, #3
 8000a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a2e:	bf18      	it	ne
 8000a30:	3203      	addne	r2, #3
 8000a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a42:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a46:	ea40 000e 	orr.w	r0, r0, lr
 8000a4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a4e:	4414      	add	r4, r2
 8000a50:	e6bd      	b.n	80007ce <__adddf3+0xe6>
 8000a52:	bf00      	nop

08000a54 <__aeabi_dmul>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a62:	bf1d      	ittte	ne
 8000a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a68:	ea94 0f0c 	teqne	r4, ip
 8000a6c:	ea95 0f0c 	teqne	r5, ip
 8000a70:	f000 f8de 	bleq	8000c30 <__aeabi_dmul+0x1dc>
 8000a74:	442c      	add	r4, r5
 8000a76:	ea81 0603 	eor.w	r6, r1, r3
 8000a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a86:	bf18      	it	ne
 8000a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a94:	d038      	beq.n	8000b08 <__aeabi_dmul+0xb4>
 8000a96:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a9a:	f04f 0500 	mov.w	r5, #0
 8000a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aaa:	f04f 0600 	mov.w	r6, #0
 8000aae:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000ab2:	f09c 0f00 	teq	ip, #0
 8000ab6:	bf18      	it	ne
 8000ab8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ac8:	d204      	bcs.n	8000ad4 <__aeabi_dmul+0x80>
 8000aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000ace:	416d      	adcs	r5, r5
 8000ad0:	eb46 0606 	adc.w	r6, r6, r6
 8000ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aec:	bf88      	it	hi
 8000aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af2:	d81e      	bhi.n	8000b32 <__aeabi_dmul+0xde>
 8000af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000afe:	f150 0000 	adcs.w	r0, r0, #0
 8000b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b0c:	ea46 0101 	orr.w	r1, r6, r1
 8000b10:	ea40 0002 	orr.w	r0, r0, r2
 8000b14:	ea81 0103 	eor.w	r1, r1, r3
 8000b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b1c:	bfc2      	ittt	gt
 8000b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b26:	bd70      	popgt	{r4, r5, r6, pc}
 8000b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2c:	f04f 0e00 	mov.w	lr, #0
 8000b30:	3c01      	subs	r4, #1
 8000b32:	f300 80ab 	bgt.w	8000c8c <__aeabi_dmul+0x238>
 8000b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b3a:	bfde      	ittt	le
 8000b3c:	2000      	movle	r0, #0
 8000b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b42:	bd70      	pople	{r4, r5, r6, pc}
 8000b44:	f1c4 0400 	rsb	r4, r4, #0
 8000b48:	3c20      	subs	r4, #32
 8000b4a:	da35      	bge.n	8000bb8 <__aeabi_dmul+0x164>
 8000b4c:	340c      	adds	r4, #12
 8000b4e:	dc1b      	bgt.n	8000b88 <__aeabi_dmul+0x134>
 8000b50:	f104 0414 	add.w	r4, r4, #20
 8000b54:	f1c4 0520 	rsb	r5, r4, #32
 8000b58:	fa00 f305 	lsl.w	r3, r0, r5
 8000b5c:	fa20 f004 	lsr.w	r0, r0, r4
 8000b60:	fa01 f205 	lsl.w	r2, r1, r5
 8000b64:	ea40 0002 	orr.w	r0, r0, r2
 8000b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b74:	fa21 f604 	lsr.w	r6, r1, r4
 8000b78:	eb42 0106 	adc.w	r1, r2, r6
 8000b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b80:	bf08      	it	eq
 8000b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	f1c4 040c 	rsb	r4, r4, #12
 8000b8c:	f1c4 0520 	rsb	r5, r4, #32
 8000b90:	fa00 f304 	lsl.w	r3, r0, r4
 8000b94:	fa20 f005 	lsr.w	r0, r0, r5
 8000b98:	fa01 f204 	lsl.w	r2, r1, r4
 8000b9c:	ea40 0002 	orr.w	r0, r0, r2
 8000ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000ba8:	f141 0100 	adc.w	r1, r1, #0
 8000bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f1c4 0520 	rsb	r5, r4, #32
 8000bbc:	fa00 f205 	lsl.w	r2, r0, r5
 8000bc0:	ea4e 0e02 	orr.w	lr, lr, r2
 8000bc4:	fa20 f304 	lsr.w	r3, r0, r4
 8000bc8:	fa01 f205 	lsl.w	r2, r1, r5
 8000bcc:	ea43 0302 	orr.w	r3, r3, r2
 8000bd0:	fa21 f004 	lsr.w	r0, r1, r4
 8000bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000bd8:	fa21 f204 	lsr.w	r2, r1, r4
 8000bdc:	ea20 0002 	bic.w	r0, r0, r2
 8000be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000be8:	bf08      	it	eq
 8000bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
 8000bf0:	f094 0f00 	teq	r4, #0
 8000bf4:	d10f      	bne.n	8000c16 <__aeabi_dmul+0x1c2>
 8000bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000bfa:	0040      	lsls	r0, r0, #1
 8000bfc:	eb41 0101 	adc.w	r1, r1, r1
 8000c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c04:	bf08      	it	eq
 8000c06:	3c01      	subeq	r4, #1
 8000c08:	d0f7      	beq.n	8000bfa <__aeabi_dmul+0x1a6>
 8000c0a:	ea41 0106 	orr.w	r1, r1, r6
 8000c0e:	f095 0f00 	teq	r5, #0
 8000c12:	bf18      	it	ne
 8000c14:	4770      	bxne	lr
 8000c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	eb43 0303 	adc.w	r3, r3, r3
 8000c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c24:	bf08      	it	eq
 8000c26:	3d01      	subeq	r5, #1
 8000c28:	d0f7      	beq.n	8000c1a <__aeabi_dmul+0x1c6>
 8000c2a:	ea43 0306 	orr.w	r3, r3, r6
 8000c2e:	4770      	bx	lr
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c38:	bf18      	it	ne
 8000c3a:	ea95 0f0c 	teqne	r5, ip
 8000c3e:	d00c      	beq.n	8000c5a <__aeabi_dmul+0x206>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	d1d1      	bne.n	8000bf0 <__aeabi_dmul+0x19c>
 8000c4c:	ea81 0103 	eor.w	r1, r1, r3
 8000c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c5e:	bf06      	itte	eq
 8000c60:	4610      	moveq	r0, r2
 8000c62:	4619      	moveq	r1, r3
 8000c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c68:	d019      	beq.n	8000c9e <__aeabi_dmul+0x24a>
 8000c6a:	ea94 0f0c 	teq	r4, ip
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_dmul+0x222>
 8000c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c74:	d113      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c76:	ea95 0f0c 	teq	r5, ip
 8000c7a:	d105      	bne.n	8000c88 <__aeabi_dmul+0x234>
 8000c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c80:	bf1c      	itt	ne
 8000c82:	4610      	movne	r0, r2
 8000c84:	4619      	movne	r1, r3
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c88:	ea81 0103 	eor.w	r1, r1, r3
 8000c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
 8000c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ca6:	bd70      	pop	{r4, r5, r6, pc}

08000ca8 <__aeabi_ddiv>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cb6:	bf1d      	ittte	ne
 8000cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cbc:	ea94 0f0c 	teqne	r4, ip
 8000cc0:	ea95 0f0c 	teqne	r5, ip
 8000cc4:	f000 f8a7 	bleq	8000e16 <__aeabi_ddiv+0x16e>
 8000cc8:	eba4 0405 	sub.w	r4, r4, r5
 8000ccc:	ea81 0e03 	eor.w	lr, r1, r3
 8000cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000cd8:	f000 8088 	beq.w	8000dec <__aeabi_ddiv+0x144>
 8000cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d00:	429d      	cmp	r5, r3
 8000d02:	bf08      	it	eq
 8000d04:	4296      	cmpeq	r6, r2
 8000d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d0e:	d202      	bcs.n	8000d16 <__aeabi_ddiv+0x6e>
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	1ab6      	subs	r6, r6, r2
 8000d18:	eb65 0503 	sbc.w	r5, r5, r3
 8000d1c:	085b      	lsrs	r3, r3, #1
 8000d1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d32:	bf22      	ittt	cs
 8000d34:	1ab6      	subcs	r6, r6, r2
 8000d36:	4675      	movcs	r5, lr
 8000d38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d3c:	085b      	lsrs	r3, r3, #1
 8000d3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d4a:	bf22      	ittt	cs
 8000d4c:	1ab6      	subcs	r6, r6, r2
 8000d4e:	4675      	movcs	r5, lr
 8000d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d62:	bf22      	ittt	cs
 8000d64:	1ab6      	subcs	r6, r6, r2
 8000d66:	4675      	movcs	r5, lr
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d7a:	bf22      	ittt	cs
 8000d7c:	1ab6      	subcs	r6, r6, r2
 8000d7e:	4675      	movcs	r5, lr
 8000d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d84:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d88:	d018      	beq.n	8000dbc <__aeabi_ddiv+0x114>
 8000d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000da6:	d1c0      	bne.n	8000d2a <__aeabi_ddiv+0x82>
 8000da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dac:	d10b      	bne.n	8000dc6 <__aeabi_ddiv+0x11e>
 8000dae:	ea41 0100 	orr.w	r1, r1, r0
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dba:	e7b6      	b.n	8000d2a <__aeabi_ddiv+0x82>
 8000dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dc0:	bf04      	itt	eq
 8000dc2:	4301      	orreq	r1, r0
 8000dc4:	2000      	moveq	r0, #0
 8000dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000dca:	bf88      	it	hi
 8000dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000dd0:	f63f aeaf 	bhi.w	8000b32 <__aeabi_dmul+0xde>
 8000dd4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000dd8:	bf04      	itt	eq
 8000dda:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000de2:	f150 0000 	adcs.w	r0, r0, #0
 8000de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000df8:	bfc2      	ittt	gt
 8000dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e02:	bd70      	popgt	{r4, r5, r6, pc}
 8000e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e08:	f04f 0e00 	mov.w	lr, #0
 8000e0c:	3c01      	subs	r4, #1
 8000e0e:	e690      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e10:	ea45 0e06 	orr.w	lr, r5, r6
 8000e14:	e68d      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e1a:	ea94 0f0c 	teq	r4, ip
 8000e1e:	bf08      	it	eq
 8000e20:	ea95 0f0c 	teqeq	r5, ip
 8000e24:	f43f af3b 	beq.w	8000c9e <__aeabi_dmul+0x24a>
 8000e28:	ea94 0f0c 	teq	r4, ip
 8000e2c:	d10a      	bne.n	8000e44 <__aeabi_ddiv+0x19c>
 8000e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e32:	f47f af34 	bne.w	8000c9e <__aeabi_dmul+0x24a>
 8000e36:	ea95 0f0c 	teq	r5, ip
 8000e3a:	f47f af25 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	e72c      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e44:	ea95 0f0c 	teq	r5, ip
 8000e48:	d106      	bne.n	8000e58 <__aeabi_ddiv+0x1b0>
 8000e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e4e:	f43f aefd 	beq.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	e722      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e5c:	bf18      	it	ne
 8000e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e62:	f47f aec5 	bne.w	8000bf0 <__aeabi_dmul+0x19c>
 8000e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e6a:	f47f af0d 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e72:	f47f aeeb 	bne.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e76:	e712      	b.n	8000c9e <__aeabi_dmul+0x24a>

08000e78 <__gedf2>:
 8000e78:	f04f 3cff 	mov.w	ip, #4294967295
 8000e7c:	e006      	b.n	8000e8c <__cmpdf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__ledf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	e002      	b.n	8000e8c <__cmpdf2+0x4>
 8000e86:	bf00      	nop

08000e88 <__cmpdf2>:
 8000e88:	f04f 0c01 	mov.w	ip, #1
 8000e8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ea2:	d01b      	beq.n	8000edc <__cmpdf2+0x54>
 8000ea4:	b001      	add	sp, #4
 8000ea6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eaa:	bf0c      	ite	eq
 8000eac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000eb0:	ea91 0f03 	teqne	r1, r3
 8000eb4:	bf02      	ittt	eq
 8000eb6:	ea90 0f02 	teqeq	r0, r2
 8000eba:	2000      	moveq	r0, #0
 8000ebc:	4770      	bxeq	lr
 8000ebe:	f110 0f00 	cmn.w	r0, #0
 8000ec2:	ea91 0f03 	teq	r1, r3
 8000ec6:	bf58      	it	pl
 8000ec8:	4299      	cmppl	r1, r3
 8000eca:	bf08      	it	eq
 8000ecc:	4290      	cmpeq	r0, r2
 8000ece:	bf2c      	ite	cs
 8000ed0:	17d8      	asrcs	r0, r3, #31
 8000ed2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ed6:	f040 0001 	orr.w	r0, r0, #1
 8000eda:	4770      	bx	lr
 8000edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee4:	d102      	bne.n	8000eec <__cmpdf2+0x64>
 8000ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eea:	d107      	bne.n	8000efc <__cmpdf2+0x74>
 8000eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef4:	d1d6      	bne.n	8000ea4 <__cmpdf2+0x1c>
 8000ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efa:	d0d3      	beq.n	8000ea4 <__cmpdf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cdrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4610      	mov	r0, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4663      	mov	r3, ip
 8000f10:	e000      	b.n	8000f14 <__aeabi_cdcmpeq>
 8000f12:	bf00      	nop

08000f14 <__aeabi_cdcmpeq>:
 8000f14:	b501      	push	{r0, lr}
 8000f16:	f7ff ffb7 	bl	8000e88 <__cmpdf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd01      	pop	{r0, pc}

08000f24 <__aeabi_dcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_dcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_dcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_dcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffce 	bl	8000f04 <__aeabi_cdrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_dcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc4 	bl	8000f04 <__aeabi_cdrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_dcmpun>:
 8000f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f90:	d102      	bne.n	8000f98 <__aeabi_dcmpun+0x10>
 8000f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f96:	d10a      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	d102      	bne.n	8000fa8 <__aeabi_dcmpun+0x20>
 8000fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000fa8:	f04f 0000 	mov.w	r0, #0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0001 	mov.w	r0, #1
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2iz>:
 8000fb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fbc:	d215      	bcs.n	8000fea <__aeabi_d2iz+0x36>
 8000fbe:	d511      	bpl.n	8000fe4 <__aeabi_d2iz+0x30>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d912      	bls.n	8000ff0 <__aeabi_d2iz+0x3c>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	bf18      	it	ne
 8000fe0:	4240      	negne	r0, r0
 8000fe2:	4770      	bx	lr
 8000fe4:	f04f 0000 	mov.w	r0, #0
 8000fe8:	4770      	bx	lr
 8000fea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fee:	d105      	bne.n	8000ffc <__aeabi_d2iz+0x48>
 8000ff0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ff4:	bf08      	it	eq
 8000ff6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800100e:	f3bf 8f6f 	isb	sy
}
 8001012:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <SCB_EnableICache+0x44>)
 8001016:	2200      	movs	r2, #0
 8001018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <SCB_EnableICache+0x44>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SCB_EnableICache+0x44>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001032:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001034:	f3bf 8f4f 	dsb	sy
}
 8001038:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001056:	f3bf 8f6f 	isb	sy
}
 800105a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <SCB_InvalidateICache+0x2c>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800106a:	f3bf 8f6f 	isb	sy
}
 800106e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <SCB_EnableDCache+0x84>)
 8001084:	2200      	movs	r2, #0
 8001086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800108a:	f3bf 8f4f 	dsb	sy
}
 800108e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <SCB_EnableDCache+0x84>)
 8001092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001096:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0b5b      	lsrs	r3, r3, #13
 800109c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010a0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010aa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010b4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ba:	4911      	ldr	r1, [pc, #68]	; (8001100 <SCB_EnableDCache+0x84>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1e5a      	subs	r2, r3, #1
 80010c6:	60ba      	str	r2, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ef      	bne.n	80010ac <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	60fa      	str	r2, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1e5      	bne.n	80010a2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80010d6:	f3bf 8f4f 	dsb	sy
}
 80010da:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <SCB_EnableDCache+0x84>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <SCB_EnableDCache+0x84>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80010e8:	f3bf 8f4f 	dsb	sy
}
 80010ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <SCB_CleanDCache+0x70>)
 800110c:	2200      	movs	r2, #0
 800110e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001112:	f3bf 8f4f 	dsb	sy
}
 8001116:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <SCB_CleanDCache+0x70>)
 800111a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800111e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001128:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001132:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	015a      	lsls	r2, r3, #5
 8001138:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800113c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001142:	490c      	ldr	r1, [pc, #48]	; (8001174 <SCB_CleanDCache+0x70>)
 8001144:	4313      	orrs	r3, r2
 8001146:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	60ba      	str	r2, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ef      	bne.n	8001134 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	60fa      	str	r2, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1e5      	bne.n	800112a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800115e:	f3bf 8f4f 	dsb	sy
}
 8001162:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001164:	f3bf 8f6f 	isb	sy
}
 8001168:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 800117c:	f7ff ff42 	bl	8001004 <SCB_EnableICache>
  SCB_EnableDCache();
 8001180:	f7ff ff7c 	bl	800107c <SCB_EnableDCache>
#endif
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 8001198:	e7fe      	b.n	8001198 <__default_exit+0x4>
	...

0800119c <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <__init_ram_areas+0x6c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011b2:	e009      	b.n	80011c8 <__init_ram_areas+0x2c>
      *p = *tp;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
      p++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
      tp++;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3304      	adds	r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d3f0      	bcc.n	80011b4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80011d2:	e005      	b.n	80011e0 <__init_ram_areas+0x44>
      *p = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
      p++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f4      	bcc.n	80011d4 <__init_ram_areas+0x38>
    }
    rap++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3310      	adds	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <__init_ram_areas+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d3d6      	bcc.n	80011a6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 80011f8:	f7ff ff84 	bl	8001104 <SCB_CleanDCache>
  SCB_InvalidateICache();
 80011fc:	f7ff ff26 	bl	800104c <SCB_InvalidateICache>
#endif
#endif
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	0800e468 	.word	0x0800e468
 800120c:	0800e4e8 	.word	0x0800e4e8

08001210 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001220:	f7ff fff6 	bl	8001210 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001224:	f001 fe2a 	bl	8002e7c <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001228:	f002 fb58 	bl	80038dc <_pal_lld_init>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800122c:	f000 fb60 	bl	80018f0 <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001230:	f000 fc4c 	bl	8001acc <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8001234:	f000 fcc0 	bl	8001bb8 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 8001238:	f000 ff64 	bl	8002104 <usbInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 800123c:	f001 fa56 	bl	80026ec <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001240:	f004 feae 	bl	8005fa0 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 8001244:	f000 f837 	bl	80012b6 <stInit>
#endif
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}

0800124c <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8001250:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001256:	4618      	mov	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr

0800125e <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8001266:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800126e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001272:	2200      	movs	r2, #0
 8001274:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8001276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800127a:	2202      	movs	r2, #2
 800127c:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 800128c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr

080012b6 <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012b6:	b580      	push	{r7, lr}
 80012b8:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012ba:	f004 fbb1 	bl	8005a20 <st_lld_init>
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80012c6:	f7ff ffc1 	bl	800124c <st_lld_get_counter>
 80012ca:	4603      	mov	r3, r0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ffc0 	bl	800125e <st_lld_start_alarm>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80012e6:	b580      	push	{r7, lr}
 80012e8:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 80012ea:	f7ff ffcd 	bl	8001288 <st_lld_stop_alarm>
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b082      	sub	sp, #8
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff ffce 	bl	800129c <st_lld_set_alarm>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	605a      	str	r2, [r3, #4]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 8001326:	b480      	push	{r7}
 8001328:	b083      	sub	sp, #12
 800132a:	af00      	add	r7, sp, #0
 800132c:	2330      	movs	r3, #48	; 0x30
 800132e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f383 8811 	msr	BASEPRI, r3
}
 8001336:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001338:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	2300      	movs	r3, #0
 800134c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f383 8811 	msr	BASEPRI, r3
}
 8001354:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001356:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr

08001362 <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 8001362:	b580      	push	{r7, lr}
 8001364:	b082      	sub	sp, #8
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ffcb 	bl	8001308 <ch_queue_init>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 800137a:	b580      	push	{r7, lr}
 800137c:	af00      	add	r7, sp, #0

  chSysLock();
 800137e:	f7ff ffd2 	bl	8001326 <chSysLock>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0

  chSysUnlock();
 800138a:	f7ff ffdb 	bl	8001344 <chSysUnlock>
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}

08001392 <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffe1 	bl	8001362 <chThdQueueObjectInit>
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013b2:	6839      	ldr	r1, [r7, #0]
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f005 ffd4 	bl	8007362 <chThdEnqueueTimeoutS>
 80013ba:	4603      	mov	r3, r0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80013ce:	6839      	ldr	r1, [r7, #0]
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f005 ffe7 	bl	80073a4 <chThdDequeueNextI>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80013de:	b580      	push	{r7, lr}
 80013e0:	b086      	sub	sp, #24
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60f8      	str	r0, [r7, #12]
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d902      	bls.n	80013fa <iq_read+0x1c>
    n = iqGetFullI(iqp);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	691a      	ldr	r2, [r3, #16]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	699b      	ldr	r3, [r3, #24]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	429a      	cmp	r2, r3
 800140c:	d20d      	bcs.n	800142a <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	699b      	ldr	r3, [r3, #24]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	4619      	mov	r1, r3
 8001416:	68b8      	ldr	r0, [r7, #8]
 8001418:	f7fe fff8 	bl	800040c <memcpy>
    iqp->q_rdptr += n;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	699a      	ldr	r2, [r3, #24]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	441a      	add	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	619a      	str	r2, [r3, #24]
 8001428:	e02b      	b.n	8001482 <iq_read+0xa4>
  }
  else if (n > s1) {
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	429a      	cmp	r2, r3
 8001430:	d91c      	bls.n	800146c <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	4619      	mov	r1, r3
 800143a:	68b8      	ldr	r0, [r7, #8]
 800143c:	f7fe ffe6 	bl	800040c <memcpy>
    bp += s1;
 8001440:	68ba      	ldr	r2, [r7, #8]
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	4413      	add	r3, r2
 8001446:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4619      	mov	r1, r3
 8001458:	68b8      	ldr	r0, [r7, #8]
 800145a:	f7fe ffd7 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	68da      	ldr	r2, [r3, #12]
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	441a      	add	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	619a      	str	r2, [r3, #24]
 800146a:	e00a      	b.n	8001482 <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4619      	mov	r1, r3
 8001474:	68b8      	ldr	r0, [r7, #8]
 8001476:	f7fe ffc9 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	68da      	ldr	r2, [r3, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	1ad2      	subs	r2, r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	609a      	str	r2, [r3, #8]
  return n;
 800148e:	687b      	ldr	r3, [r7, #4]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d902      	bls.n	80014b4 <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	691a      	ldr	r2, [r3, #16]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	695b      	ldr	r3, [r3, #20]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d20d      	bcs.n	80014e4 <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	68b9      	ldr	r1, [r7, #8]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7fe ff9b 	bl	800040c <memcpy>
    oqp->q_wrptr += n;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	695a      	ldr	r2, [r3, #20]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	615a      	str	r2, [r3, #20]
 80014e2:	e02b      	b.n	800153c <oq_write+0xa4>
  }
  else if (n > s1) {
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d91c      	bls.n	8001526 <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	68b9      	ldr	r1, [r7, #8]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7fe ff89 	bl	800040c <memcpy>
    bp += s1;
 80014fa:	68ba      	ldr	r2, [r7, #8]
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	4413      	add	r3, r2
 8001500:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	4618      	mov	r0, r3
 8001514:	f7fe ff7a 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	68da      	ldr	r2, [r3, #12]
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	441a      	add	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	615a      	str	r2, [r3, #20]
 8001524:	e00a      	b.n	800153c <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	68b9      	ldr	r1, [r7, #8]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe ff6c 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	1ad2      	subs	r2, r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	609a      	str	r2, [r3, #8]
  return n;
 8001548:	687b      	ldr	r3, [r7, #4]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8001552:	b580      	push	{r7, lr}
 8001554:	b084      	sub	sp, #16
 8001556:	af00      	add	r7, sp, #0
 8001558:	60f8      	str	r0, [r7, #12]
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff15 	bl	8001392 <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	68ba      	ldr	r2, [r7, #8]
 8001572:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	68ba      	ldr	r2, [r7, #8]
 800157e:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8001580:	68ba      	ldr	r2, [r7, #8]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	441a      	add	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	621a      	str	r2, [r3, #32]
}
 8001596:	bf00      	nop
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	460b      	mov	r3, r1
 80015a8:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	695a      	ldr	r2, [r3, #20]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d105      	bne.n	80015c2 <iqPutI+0x24>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <iqPutI+0x24>
 80015be:	2301      	movs	r3, #1
 80015c0:	e000      	b.n	80015c4 <iqPutI+0x26>
 80015c2:	2300      	movs	r3, #0
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	f083 0301 	eor.w	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d01c      	beq.n	800160e <iqPutI+0x70>
    iqp->q_counter++;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	1c59      	adds	r1, r3, #1
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	6151      	str	r1, [r2, #20]
 80015e8:	78fa      	ldrb	r2, [r7, #3]
 80015ea:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	695a      	ldr	r2, [r3, #20]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d303      	bcc.n	8001600 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68da      	ldr	r2, [r3, #12]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fedd 	bl	80013c4 <osalThreadDequeueNextI>

    return MSG_OK;
 800160a:	2300      	movs	r3, #0
 800160c:	e001      	b.n	8001612 <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b084      	sub	sp, #16
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
 8001622:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 8001624:	f7ff fea9 	bl	800137a <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8001628:	e00c      	b.n	8001644 <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6839      	ldr	r1, [r7, #0]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff feba 	bl	80013a8 <osalThreadEnqueueTimeoutS>
 8001634:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	da03      	bge.n	8001644 <iqGetTimeout+0x2a>
      osalSysUnlock();
 800163c:	f7ff fea3 	bl	8001386 <osalSysUnlock>
      return msg;
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	e024      	b.n	800168e <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d0ee      	beq.n	800162a <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	1e5a      	subs	r2, r3, #1
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	1c59      	adds	r1, r3, #1
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6191      	str	r1, [r2, #24]
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	699a      	ldr	r2, [r3, #24]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691b      	ldr	r3, [r3, #16]
 800166c:	429a      	cmp	r2, r3
 800166e:	d303      	bcc.n	8001678 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68da      	ldr	r2, [r3, #12]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d003      	beq.n	8001688 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	4798      	blx	r3
  }

  osalSysUnlock();
 8001688:	f7ff fe7d 	bl	8001386 <osalSysUnlock>

  return (msg_t)b;
 800168c:	7bfb      	ldrb	r3, [r7, #15]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8001696:	b580      	push	{r7, lr}
 8001698:	b088      	sub	sp, #32
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
 80016a2:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016ae:	f7ff fe64 	bl	800137a <osalSysLock>

  while (n > 0U) {
 80016b2:	e024      	b.n	80016fe <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	68b9      	ldr	r1, [r7, #8]
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f7ff fe90 	bl	80013de <iq_read>
 80016be:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d109      	bne.n	80016da <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6839      	ldr	r1, [r7, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fe6c 	bl	80013a8 <osalThreadEnqueueTimeoutS>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d012      	beq.n	80016fe <iqReadTimeout+0x68>
        break;
 80016d8:	e014      	b.n	8001704 <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <iqReadTimeout+0x50>
        nfy(iqp);
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80016e6:	f7ff fe4e 	bl	8001386 <osalSysUnlock>

      n  -= done;
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	607b      	str	r3, [r7, #4]
      bp += done;
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	4413      	add	r3, r2
 80016f8:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80016fa:	f7ff fe3e 	bl	800137a <osalSysLock>
  while (n > 0U) {
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1d7      	bne.n	80016b4 <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8001704:	f7ff fe3f 	bl	8001386 <osalSysUnlock>
  return max - n;
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	1ad3      	subs	r3, r2, r3
}
 800170e:	4618      	mov	r0, r3
 8001710:	3720      	adds	r7, #32
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8001716:	b580      	push	{r7, lr}
 8001718:	b084      	sub	sp, #16
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
 8001722:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff fe33 	bl	8001392 <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	68ba      	ldr	r2, [r7, #8]
 8001736:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	68ba      	ldr	r2, [r7, #8]
 8001742:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	441a      	add	r2, r3
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	621a      	str	r2, [r3, #32]
}
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	460b      	mov	r3, r1
 800176c:	607a      	str	r2, [r7, #4]
 800176e:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8001770:	f7ff fe03 	bl	800137a <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 8001774:	e00c      	b.n	8001790 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fe14 	bl	80013a8 <osalThreadEnqueueTimeoutS>
 8001780:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	2b00      	cmp	r3, #0
 8001786:	da03      	bge.n	8001790 <oqPutTimeout+0x2e>
      osalSysUnlock();
 8001788:	f7ff fdfd 	bl	8001386 <osalSysUnlock>
      return msg;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	e024      	b.n	80017da <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0ee      	beq.n	8001776 <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	1e5a      	subs	r2, r3, #1
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	1c59      	adds	r1, r3, #1
 80017a8:	68fa      	ldr	r2, [r7, #12]
 80017aa:	6151      	str	r1, [r2, #20]
 80017ac:	7afa      	ldrb	r2, [r7, #11]
 80017ae:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	695a      	ldr	r2, [r3, #20]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d303      	bcc.n	80017c4 <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	68da      	ldr	r2, [r3, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	68f8      	ldr	r0, [r7, #12]
 80017d2:	4798      	blx	r3
  }

  osalSysUnlock();
 80017d4:	f7ff fdd7 	bl	8001386 <osalSysUnlock>

  return MSG_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b084      	sub	sp, #16
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695a      	ldr	r2, [r3, #20]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d105      	bne.n	8001802 <oqGetI+0x20>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <oqGetI+0x20>
 80017fe:	2301      	movs	r3, #1
 8001800:	e000      	b.n	8001804 <oqGetI+0x22>
 8001802:	2300      	movs	r3, #0
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	b2db      	uxtb	r3, r3
 800180a:	f083 0301 	eor.w	r3, r3, #1
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b00      	cmp	r3, #0
 8001812:	d01c      	beq.n	800184e <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	1c5a      	adds	r2, r3, #1
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	1c59      	adds	r1, r3, #1
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6191      	str	r1, [r2, #24]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	699a      	ldr	r2, [r3, #24]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	429a      	cmp	r2, r3
 8001836:	d303      	bcc.n	8001840 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68da      	ldr	r2, [r3, #12]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fdbd 	bl	80013c4 <osalThreadDequeueNextI>

    return (msg_t)b;
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	e001      	b.n	8001852 <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 800185a:	b580      	push	{r7, lr}
 800185c:	b088      	sub	sp, #32
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	60b9      	str	r1, [r7, #8]
 8001864:	607a      	str	r2, [r7, #4]
 8001866:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 8001872:	f7ff fd82 	bl	800137a <osalSysLock>

  while (n > 0U) {
 8001876:	e024      	b.n	80018c2 <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f7ff fe0b 	bl	8001498 <oq_write>
 8001882:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d109      	bne.n	800189e <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6839      	ldr	r1, [r7, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fd8a 	bl	80013a8 <osalThreadEnqueueTimeoutS>
 8001894:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d012      	beq.n	80018c2 <oqWriteTimeout+0x68>
        break;
 800189c:	e014      	b.n	80018c8 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <oqWriteTimeout+0x50>
        nfy(oqp);
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018aa:	f7ff fd6c 	bl	8001386 <osalSysUnlock>

      n  -= done;
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	607b      	str	r3, [r7, #4]
      bp += done;
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	4413      	add	r3, r2
 80018bc:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80018be:	f7ff fd5c 	bl	800137a <osalSysLock>
  while (n > 0U) {
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1d7      	bne.n	8001878 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 80018c8:	f7ff fd5d 	bl	8001386 <osalSysUnlock>
  return max - n;
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	1ad3      	subs	r3, r2, r3
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3720      	adds	r7, #32
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f005 fdff 	bl	80074e6 <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0

  i2c_lld_init();
 80018f4:	f002 faca 	bl	8003e8c <i2c_lld_init>
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}

080018fc <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2201      	movs	r2, #1
 8001908:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	330c      	adds	r3, #12
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ffe0 	bl	80018da <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	601a      	str	r2, [r3, #0]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr

0800193a <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff ffed 	bl	8001922 <chEvtObjectInit>
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 800195a:	6839      	ldr	r1, [r7, #0]
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f005 fe00 	bl	8007562 <chEvtBroadcastFlagsI>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 800196a:	b580      	push	{r7, lr}
 800196c:	b084      	sub	sp, #16
 800196e:	af00      	add	r7, sp, #0
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	68b9      	ldr	r1, [r7, #8]
 8001984:	f7ff ff69 	bl	800185a <oqWriteTimeout>
 8001988:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001992:	b580      	push	{r7, lr}
 8001994:	b084      	sub	sp, #16
 8001996:	af00      	add	r7, sp, #0
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f103 000c 	add.w	r0, r3, #12
 80019a4:	f04f 33ff 	mov.w	r3, #4294967295
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	68b9      	ldr	r1, [r7, #8]
 80019ac:	f7ff fe73 	bl	8001696 <iqReadTimeout>
 80019b0:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_put>:

static msg_t _put(void *ip, uint8_t b) {
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	460b      	mov	r3, r1
 80019c4:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	3330      	adds	r3, #48	; 0x30
 80019ca:	78f9      	ldrb	r1, [r7, #3]
 80019cc:	f04f 32ff 	mov.w	r2, #4294967295
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fec6 	bl	8001762 <oqPutTimeout>
 80019d6:	4603      	mov	r3, r0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_get>:

static msg_t _get(void *ip) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	330c      	adds	r3, #12
 80019ec:	f04f 31ff 	mov.w	r1, #4294967295
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fe12 	bl	800161a <iqGetTimeout>
 80019f6:	4603      	mov	r3, r0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	3330      	adds	r3, #48	; 0x30
 8001a12:	7af9      	ldrb	r1, [r7, #11]
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fea3 	bl	8001762 <oqPutTimeout>
 8001a1c:	4603      	mov	r3, r0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	330c      	adds	r3, #12
 8001a34:	6839      	ldr	r1, [r7, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fdef 	bl	800161a <iqGetTimeout>
 8001a3c:	4603      	mov	r3, r0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b084      	sub	sp, #16
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
 8001a52:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	68b9      	ldr	r1, [r7, #8]
 8001a60:	f7ff fefb 	bl	800185a <oqWriteTimeout>
 8001a64:	4603      	mov	r3, r0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b084      	sub	sp, #16
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f103 000c 	add.w	r0, r3, #12
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	68b9      	ldr	r1, [r7, #8]
 8001a88:	f7ff fe05 	bl	8001696 <iqReadTimeout>
 8001a8c:	4603      	mov	r3, r0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001a96:	b480      	push	{r7}
 8001a98:	b087      	sub	sp, #28
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <_ctl+0x1e>
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d103      	bne.n	8001aba <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001ab2:	e005      	b.n	8001ac0 <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001ab4:	f06f 0313 	mvn.w	r3, #19
 8001ab8:	e003      	b.n	8001ac2 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001aba:	f06f 0313 	mvn.w	r3, #19
 8001abe:	e000      	b.n	8001ac2 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	371c      	adds	r7, #28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001ad0:	f004 f890 	bl	8005bf4 <sd_lld_init>
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <sdObjectInit+0x28>)
 8001ae4:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff ff25 	bl	800193a <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	721a      	strb	r2, [r3, #8]
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	0800e4e8 	.word	0x0800e4e8

08001b04 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d105      	bne.n	8001b24 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	2104      	movs	r1, #4
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff16 	bl	8001950 <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	330c      	adds	r3, #12
 8001b28:	78fa      	ldrb	r2, [r7, #3]
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff fd36 	bl	800159e <iqPutI>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	da06      	bge.n	8001b46 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3304      	adds	r3, #4
 8001b3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff05 	bl	8001950 <osalEventBroadcastFlagsI>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <chSysLock>:
static inline void chSysLock(void) {
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	2330      	movs	r3, #48	; 0x30
 8001b56:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f383 8811 	msr	BASEPRI, r3
}
 8001b5e:	bf00      	nop
}
 8001b60:	bf00      	nop
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f383 8811 	msr	BASEPRI, r3
}
 8001b7c:	bf00      	nop
}
 8001b7e:	bf00      	nop
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr

08001b8a <osalSysLock>:
static inline void osalSysLock(void) {
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	af00      	add	r7, sp, #0
  chSysLock();
 8001b8e:	f7ff ffde 	bl	8001b4e <chSysLock>
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001b96:	b580      	push	{r7, lr}
 8001b98:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001b9a:	f7ff ffe7 	bl	8001b6c <chSysUnlock>
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b082      	sub	sp, #8
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f005 fc9b 	bl	80074e6 <chMtxObjectInit>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001bbc:	f003 fd9e 	bl	80056fc <spi_lld_init>
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	330c      	adds	r3, #12
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ffdd 	bl	8001ba2 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001bfa:	f7ff ffc6 	bl	8001b8a <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f003 fd9b 	bl	8005740 <spi_lld_start>
 8001c0a:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d103      	bne.n	8001c1a <spiStart+0x2a>
    spip->state = SPI_READY;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2202      	movs	r2, #2
 8001c16:	701a      	strb	r2, [r3, #0]
 8001c18:	e002      	b.n	8001c20 <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001c20:	f7ff ffb9 	bl	8001b96 <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001c24:	68fb      	ldr	r3, [r7, #12]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	2330      	movs	r3, #48	; 0x30
 8001c36:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f383 8811 	msr	BASEPRI, r3
}
 8001c3e:	bf00      	nop
}
 8001c40:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001c42:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	2300      	movs	r3, #0
 8001c56:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f383 8811 	msr	BASEPRI, r3
}
 8001c5e:	bf00      	nop
}
 8001c60:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001c62:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001c72:	f7ff ffdc 	bl	8001c2e <chSysLockFromISR>
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001c7e:	f7ff ffe6 	bl	8001c4e <chSysUnlockFromISR>
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001c86:	b480      	push	{r7}
 8001c88:	b085      	sub	sp, #20
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	1c5a      	adds	r2, r3, #1
 8001c92:	607a      	str	r2, [r7, #4]
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	021b      	lsls	r3, r3, #8
 8001c9e:	b21a      	sxth	r2, r3
 8001ca0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b21b      	sxth	r3, r3
 8001ca8:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001caa:	89fb      	ldrh	r3, [r7, #14]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr

08001cb6 <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f002 ffe0 	bl	8004c90 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d005      	beq.n	8001ce6 <set_address+0x30>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2203      	movs	r2, #3
 8001cea:	701a      	strb	r2, [r3, #0]
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8001cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001d02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001d0c:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8001d0e:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001d10:	f640 4202 	movw	r2, #3074	; 0xc02
 8001d14:	4293      	cmp	r3, r2
 8001d16:	f000 8120 	beq.w	8001f5a <default_handler+0x266>
 8001d1a:	f640 4202 	movw	r2, #3074	; 0xc02
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	f200 81e4 	bhi.w	80020ec <default_handler+0x3f8>
 8001d24:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001d28:	f000 80d6 	beq.w	8001ed8 <default_handler+0x1e4>
 8001d2c:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001d30:	f200 81dc 	bhi.w	80020ec <default_handler+0x3f8>
 8001d34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d38:	f000 80c1 	beq.w	8001ebe <default_handler+0x1ca>
 8001d3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d40:	f200 81d4 	bhi.w	80020ec <default_handler+0x3f8>
 8001d44:	f240 6201 	movw	r2, #1537	; 0x601
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	f200 81cf 	bhi.w	80020ec <default_handler+0x3f8>
 8001d4e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001d52:	f080 808e 	bcs.w	8001e72 <default_handler+0x17e>
 8001d56:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001d5a:	d072      	beq.n	8001e42 <default_handler+0x14e>
 8001d5c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001d60:	f200 81c4 	bhi.w	80020ec <default_handler+0x3f8>
 8001d64:	f240 3202 	movw	r2, #770	; 0x302
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	f000 818b 	beq.w	8002084 <default_handler+0x390>
 8001d6e:	f240 3202 	movw	r2, #770	; 0x302
 8001d72:	4293      	cmp	r3, r2
 8001d74:	f200 81ba 	bhi.w	80020ec <default_handler+0x3f8>
 8001d78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d7c:	d046      	beq.n	8001e0c <default_handler+0x118>
 8001d7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d82:	f200 81b3 	bhi.w	80020ec <default_handler+0x3f8>
 8001d86:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001d8a:	f000 8147 	beq.w	800201c <default_handler+0x328>
 8001d8e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001d92:	f200 81ab 	bhi.w	80020ec <default_handler+0x3f8>
 8001d96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d9a:	d01c      	beq.n	8001dd6 <default_handler+0xe2>
 8001d9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001da0:	f200 81a4 	bhi.w	80020ec <default_handler+0x3f8>
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	f000 80e3 	beq.w	8001f70 <default_handler+0x27c>
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	f200 819e 	bhi.w	80020ec <default_handler+0x3f8>
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <default_handler+0xc8>
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	f000 80d0 	beq.w	8001f5a <default_handler+0x266>
 8001dba:	e197      	b.n	80020ec <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f103 0288 	add.w	r2, r3, #136	; 0x88
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	675a      	str	r2, [r3, #116]	; 0x74
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2202      	movs	r2, #2
 8001dca:	679a      	str	r2, [r3, #120]	; 0x78
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e18b      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d113      	bne.n	8001e08 <default_handler+0x114>
      usbp->status &= ~2U;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001de6:	f023 0302 	bic.w	r3, r3, #2
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	675a      	str	r2, [r3, #116]	; 0x74
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	679a      	str	r2, [r3, #120]	; 0x78
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e172      	b.n	80020ee <default_handler+0x3fa>
    }
    return false;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	e170      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d113      	bne.n	8001e3e <default_handler+0x14a>
      usbp->status |= 2U;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	675a      	str	r2, [r3, #116]	; 0x74
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	679a      	str	r2, [r3, #120]	; 0x78
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e157      	b.n	80020ee <default_handler+0x3fa>
    }
    return false;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	e155      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d107      	bne.n	8001e5c <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d102      	bne.n	8001e5c <default_handler+0x168>
      set_address(usbp);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f7ff ff2d 	bl	8001cb6 <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	675a      	str	r2, [r3, #116]	; 0x74
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	679a      	str	r2, [r3, #120]	; 0x78
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e13d      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	685c      	ldr	r4, [r3, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3384      	adds	r3, #132	; 0x84
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff fefc 	bl	8001c86 <get_hword>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4632      	mov	r2, r6
 8001e92:	4629      	mov	r1, r5
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	47a0      	blx	r4
 8001e98:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <default_handler+0x1b0>
      return false;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e124      	b.n	80020ee <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	675a      	str	r2, [r3, #116]	; 0x74
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	679a      	str	r2, [r3, #120]	; 0x78
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e117      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	675a      	str	r2, [r3, #116]	; 0x74
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	679a      	str	r2, [r3, #120]	; 0x78
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e10a      	b.n	80020ee <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b04      	cmp	r3, #4
 8001ede:	d118      	bne.n	8001f12 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8001ee0:	f7ff fec5 	bl	8001c6e <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f93d 	bl	8002164 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 8001eea:	f7ff fec6 	bl	8001c7a <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2203      	movs	r2, #3
 8001efa:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d005      	beq.n	8001f12 <default_handler+0x21e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2103      	movs	r1, #3
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d013      	beq.n	8001f44 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d005      	beq.n	8001f44 <default_handler+0x250>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2102      	movs	r1, #2
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	675a      	str	r2, [r3, #116]	; 0x74
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	679a      	str	r2, [r3, #120]	; 0x78
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e0c9      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a66      	ldr	r2, [pc, #408]	; (80020f8 <default_handler+0x404>)
 8001f5e:	675a      	str	r2, [r3, #116]	; 0x74
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	679a      	str	r2, [r3, #120]	; 0x78
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e0be      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001f76:	b25b      	sxtb	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	da27      	bge.n	8001fcc <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	4619      	mov	r1, r3
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f002 fecb 	bl	8004d26 <usb_lld_get_status_in>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d002      	beq.n	8001f9c <default_handler+0x2a8>
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d00b      	beq.n	8001fb2 <default_handler+0x2be>
 8001f9a:	e015      	b.n	8001fc8 <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a57      	ldr	r2, [pc, #348]	; (80020fc <default_handler+0x408>)
 8001fa0:	675a      	str	r2, [r3, #116]	; 0x74
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	679a      	str	r2, [r3, #120]	; 0x78
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e09d      	b.n	80020ee <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a52      	ldr	r2, [pc, #328]	; (8002100 <default_handler+0x40c>)
 8001fb6:	675a      	str	r2, [r3, #116]	; 0x74
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	679a      	str	r2, [r3, #120]	; 0x78
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e092      	b.n	80020ee <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	e090      	b.n	80020ee <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	4619      	mov	r1, r3
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f002 fe80 	bl	8004ce0 <usb_lld_get_status_out>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d002      	beq.n	8001fec <default_handler+0x2f8>
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d00b      	beq.n	8002002 <default_handler+0x30e>
 8001fea:	e015      	b.n	8002018 <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a43      	ldr	r2, [pc, #268]	; (80020fc <default_handler+0x408>)
 8001ff0:	675a      	str	r2, [r3, #116]	; 0x74
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	679a      	str	r2, [r3, #120]	; 0x78
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e075      	b.n	80020ee <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a3e      	ldr	r2, [pc, #248]	; (8002100 <default_handler+0x40c>)
 8002006:	675a      	str	r2, [r3, #116]	; 0x74
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2202      	movs	r2, #2
 800200c:	679a      	str	r2, [r3, #120]	; 0x78
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002014:	2301      	movs	r3, #1
 8002016:	e06a      	b.n	80020ee <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 8002018:	2300      	movs	r3, #0
 800201a:	e068      	b.n	80020ee <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <default_handler+0x336>
      return false;
 8002026:	2300      	movs	r3, #0
 8002028:	e061      	b.n	80020ee <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002030:	f003 030f 	and.w	r3, r3, #15
 8002034:	2b00      	cmp	r3, #0
 8002036:	d01a      	beq.n	800206e <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800203e:	b25b      	sxtb	r3, r3
 8002040:	2b00      	cmp	r3, #0
 8002042:	da0a      	bge.n	800205a <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	b2db      	uxtb	r3, r3
 8002050:	4619      	mov	r1, r3
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f003 f846 	bl	80050e4 <usb_lld_clear_in>
 8002058:	e009      	b.n	800206e <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002060:	f003 030f 	and.w	r3, r3, #15
 8002064:	b2db      	uxtb	r3, r3
 8002066:	4619      	mov	r1, r3
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f003 f81e 	bl	80050aa <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	675a      	str	r2, [r3, #116]	; 0x74
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	679a      	str	r2, [r3, #120]	; 0x78
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002080:	2301      	movs	r3, #1
 8002082:	e034      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <default_handler+0x39e>
      return false;
 800208e:	2300      	movs	r3, #0
 8002090:	e02d      	b.n	80020ee <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002098:	f003 030f 	and.w	r3, r3, #15
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01a      	beq.n	80020d6 <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020a6:	b25b      	sxtb	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	da0a      	bge.n	80020c2 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020b2:	f003 030f 	and.w	r3, r3, #15
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	4619      	mov	r1, r3
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f002 ffd8 	bl	8005070 <usb_lld_stall_in>
 80020c0:	e009      	b.n	80020d6 <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020c8:	f003 030f 	and.w	r3, r3, #15
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	4619      	mov	r1, r3
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f002 ffb0 	bl	8005036 <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	675a      	str	r2, [r3, #116]	; 0x74
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	679a      	str	r2, [r3, #120]	; 0x78
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 80020ec:	2300      	movs	r3, #0
  }
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f6:	bf00      	nop
 80020f8:	0800e510 	.word	0x0800e510
 80020fc:	0800e518 	.word	0x0800e518
 8002100:	0800e514 	.word	0x0800e514

08002104 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0

  usb_lld_init();
 8002108:	f002 fd10 	bl	8004b2c <usb_lld_init>
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	e00e      	b.n	8002148 <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	320c      	adds	r2, #12
 8002130:	2100      	movs	r1, #0
 8002132:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	3214      	adds	r2, #20
 800213c:	2100      	movs	r1, #0
 800213e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	3301      	adds	r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2b07      	cmp	r3, #7
 800214c:	d9ed      	bls.n	800212a <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	815a      	strh	r2, [r3, #10]
}
 800215a:	bf00      	nop
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr

08002164 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	891b      	ldrh	r3, [r3, #8]
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	b29a      	uxth	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	895b      	ldrh	r3, [r3, #10]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002188:	2301      	movs	r3, #1
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	e009      	b.n	80021a2 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	3302      	adds	r3, #2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	2200      	movs	r2, #0
 800219a:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	3301      	adds	r3, #1
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d9f2      	bls.n	800218e <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f002 fd8b 	bl	8004cc4 <usb_lld_disable_endpoints>
}
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b086      	sub	sp, #24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
 80021c2:	460b      	mov	r3, r1
 80021c4:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	895a      	ldrh	r2, [r3, #10]
 80021ca:	7afb      	ldrb	r3, [r7, #11]
 80021cc:	2101      	movs	r1, #1
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	4313      	orrs	r3, r2
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 80021dc:	7afb      	ldrb	r3, [r7, #11]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	3302      	adds	r3, #2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2200      	movs	r2, #0
 80021fc:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 80021fe:	7afb      	ldrb	r3, [r7, #11]
 8002200:	4619      	mov	r1, r3
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f002 fdc9 	bl	8004d9a <usb_lld_start_out>
}
 8002208:	bf00      	nop
 800220a:	3718      	adds	r7, #24
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	607a      	str	r2, [r7, #4]
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	460b      	mov	r3, r1
 800221e:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	891a      	ldrh	r2, [r3, #8]
 8002224:	7afb      	ldrb	r3, [r7, #11]
 8002226:	2101      	movs	r1, #1
 8002228:	fa01 f303 	lsl.w	r3, r1, r3
 800222c:	b29b      	uxth	r3, r3
 800222e:	4313      	orrs	r3, r2
 8002230:	b29a      	uxth	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 8002236:	7afb      	ldrb	r3, [r7, #11]
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	3302      	adds	r3, #2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2200      	movs	r2, #0
 8002256:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 8002258:	7afb      	ldrb	r3, [r7, #11]
 800225a:	4619      	mov	r1, r3
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f002 fe3b 	bl	8004ed8 <usb_lld_start_in>
}
 8002262:	bf00      	nop
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 800226a:	b580      	push	{r7, lr}
 800226c:	b084      	sub	sp, #16
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2202      	movs	r2, #2
 8002276:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	e009      	b.n	80022b6 <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	3302      	adds	r3, #2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	2200      	movs	r2, #0
 80022ae:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	3301      	adds	r3, #1
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2b08      	cmp	r3, #8
 80022ba:	d9f2      	bls.n	80022a2 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f002 fc47 	bl	8004b58 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d005      	beq.n	80022e0 <_usb_reset+0x76>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2100      	movs	r1, #0
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	4798      	blx	r3
}
 80022e0:	bf00      	nop
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b05      	cmp	r3, #5
 80022f6:	d018      	beq.n	800232a <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	781a      	ldrb	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2205      	movs	r2, #5
 8002306:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <_usb_suspend+0x36>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2104      	movs	r1, #4
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 800232a:	bf00      	nop
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b05      	cmp	r3, #5
 8002340:	d10f      	bne.n	8002362 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d005      	beq.n	8002362 <_usb_wakeup+0x30>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2105      	movs	r1, #5
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	4798      	blx	r3
  }
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800236a:	b580      	push	{r7, lr}
 800236c:	b084      	sub	sp, #16
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	460b      	mov	r3, r1
 8002374:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800238e:	78fb      	ldrb	r3, [r7, #3]
 8002390:	4619      	mov	r1, r3
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f002 fcea 	bl	8004d6c <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00a      	beq.n	80023b8 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	4798      	blx	r3
 80023ac:	4603      	mov	r3, r0
 80023ae:	f083 0301 	eor.w	r3, r3, #1
 80023b2:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d027      	beq.n	8002408 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80023be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d108      	bne.n	80023d8 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff fc94 	bl	8001cf4 <default_handler>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f083 0301 	eor.w	r3, r3, #1
 80023d2:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d017      	beq.n	8002408 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 80023d8:	2100      	movs	r1, #0
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f002 fe48 	bl	8005070 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80023e0:	2100      	movs	r1, #0
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f002 fe27 	bl	8005036 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d005      	beq.n	80023fe <_usb_ep0setup+0x94>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2106      	movs	r1, #6
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2206      	movs	r2, #6
 8002402:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 8002406:	e05b      	b.n	80024c0 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3386      	adds	r3, #134	; 0x86
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fc3a 	bl	8001c86 <get_hword>
 8002412:	4603      	mov	r3, r0
 8002414:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	429a      	cmp	r2, r3
 800241e:	d202      	bcs.n	8002426 <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800242c:	b25b      	sxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	da23      	bge.n	800247a <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002436:	2b00      	cmp	r3, #0
 8002438:	d010      	beq.n	800245c <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2209      	movs	r2, #9
 800243e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8002442:	f7ff fc14 	bl	8001c6e <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800244e:	2100      	movs	r1, #0
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7ff fedd 	bl	8002210 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002456:	f7ff fc10 	bl	8001c7a <osalSysUnlockFromISR>
 800245a:	e031      	b.n	80024c0 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2214      	movs	r2, #20
 8002460:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8002464:	f7ff fc03 	bl	8001c6e <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 8002468:	2300      	movs	r3, #0
 800246a:	2200      	movs	r2, #0
 800246c:	2100      	movs	r1, #0
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f7ff fea1 	bl	80021b6 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8002474:	f7ff fc01 	bl	8001c7a <osalSysUnlockFromISR>
 8002478:	e022      	b.n	80024c0 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800247e:	2b00      	cmp	r3, #0
 8002480:	d010      	beq.n	80024a4 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2215      	movs	r2, #21
 8002486:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 800248a:	f7ff fbf0 	bl	8001c6e <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002496:	2100      	movs	r1, #0
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff fe8c 	bl	80021b6 <usbStartReceiveI>
      osalSysUnlockFromISR();
 800249e:	f7ff fbec 	bl	8001c7a <osalSysUnlockFromISR>
 80024a2:	e00d      	b.n	80024c0 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	220b      	movs	r2, #11
 80024a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 80024ac:	f7ff fbdf 	bl	8001c6e <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 80024b0:	2300      	movs	r3, #0
 80024b2:	2200      	movs	r2, #0
 80024b4:	2100      	movs	r1, #0
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff feaa 	bl	8002210 <usbStartTransmitI>
      osalSysUnlockFromISR();
 80024bc:	f7ff fbdd 	bl	8001c7a <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80024da:	2b15      	cmp	r3, #21
 80024dc:	f200 808b 	bhi.w	80025f6 <_usb_ep0in+0x12e>
 80024e0:	a201      	add	r2, pc, #4	; (adr r2, 80024e8 <_usb_ep0in+0x20>)
 80024e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e6:	bf00      	nop
 80024e8:	080025c7 	.word	0x080025c7
 80024ec:	080025f7 	.word	0x080025f7
 80024f0:	080025f7 	.word	0x080025f7
 80024f4:	080025f7 	.word	0x080025f7
 80024f8:	080025f7 	.word	0x080025f7
 80024fc:	080025f7 	.word	0x080025f7
 8002500:	080025c7 	.word	0x080025c7
 8002504:	080025f7 	.word	0x080025f7
 8002508:	080025f7 	.word	0x080025f7
 800250c:	08002541 	.word	0x08002541
 8002510:	0800258f 	.word	0x0800258f
 8002514:	080025ad 	.word	0x080025ad
 8002518:	080025f7 	.word	0x080025f7
 800251c:	080025f7 	.word	0x080025f7
 8002520:	080025f7 	.word	0x080025f7
 8002524:	080025f7 	.word	0x080025f7
 8002528:	080025f7 	.word	0x080025f7
 800252c:	080025f7 	.word	0x080025f7
 8002530:	080025f7 	.word	0x080025f7
 8002534:	080025f7 	.word	0x080025f7
 8002538:	080025c7 	.word	0x080025c7
 800253c:	080025c7 	.word	0x080025c7
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3386      	adds	r3, #134	; 0x86
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fb9e 	bl	8001c86 <get_hword>
 800254a:	4603      	mov	r3, r0
 800254c:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	429a      	cmp	r2, r3
 8002556:	d91a      	bls.n	800258e <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	68d2      	ldr	r2, [r2, #12]
 8002560:	8a12      	ldrh	r2, [r2, #16]
 8002562:	fbb3 f1f2 	udiv	r1, r3, r2
 8002566:	fb01 f202 	mul.w	r2, r1, r2
 800256a:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10e      	bne.n	800258e <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8002570:	f7ff fb7d 	bl	8001c6e <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002574:	2300      	movs	r3, #0
 8002576:	2200      	movs	r2, #0
 8002578:	2100      	movs	r1, #0
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff fe48 	bl	8002210 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002580:	f7ff fb7b 	bl	8001c7a <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	220a      	movs	r2, #10
 8002588:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800258c:	e033      	b.n	80025f6 <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2214      	movs	r2, #20
 8002592:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002596:	f7ff fb6a 	bl	8001c6e <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 800259a:	2300      	movs	r3, #0
 800259c:	2200      	movs	r2, #0
 800259e:	2100      	movs	r1, #0
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff fe08 	bl	80021b6 <usbStartReceiveI>
    osalSysUnlockFromISR();
 80025a6:	f7ff fb68 	bl	8001c7a <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 80025aa:	e024      	b.n	80025f6 <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80025c4:	e017      	b.n	80025f6 <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 80025c6:	2100      	movs	r1, #0
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f002 fd51 	bl	8005070 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80025ce:	2100      	movs	r1, #0
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f002 fd30 	bl	8005036 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d005      	beq.n	80025ec <_usb_ep0in+0x124>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2106      	movs	r1, #6
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2206      	movs	r2, #6
 80025f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80025f4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800260e:	2b15      	cmp	r3, #21
 8002610:	d869      	bhi.n	80026e6 <_usb_ep0out+0xea>
 8002612:	a201      	add	r2, pc, #4	; (adr r2, 8002618 <_usb_ep0out+0x1c>)
 8002614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002618:	080026b5 	.word	0x080026b5
 800261c:	080026e7 	.word	0x080026e7
 8002620:	080026e7 	.word	0x080026e7
 8002624:	080026e7 	.word	0x080026e7
 8002628:	080026e7 	.word	0x080026e7
 800262c:	080026e7 	.word	0x080026e7
 8002630:	080026b5 	.word	0x080026b5
 8002634:	080026e7 	.word	0x080026e7
 8002638:	080026e7 	.word	0x080026e7
 800263c:	080026b5 	.word	0x080026b5
 8002640:	080026b5 	.word	0x080026b5
 8002644:	080026b5 	.word	0x080026b5
 8002648:	080026e7 	.word	0x080026e7
 800264c:	080026e7 	.word	0x080026e7
 8002650:	080026e7 	.word	0x080026e7
 8002654:	080026e7 	.word	0x080026e7
 8002658:	080026e7 	.word	0x080026e7
 800265c:	080026e7 	.word	0x080026e7
 8002660:	080026e7 	.word	0x080026e7
 8002664:	080026e7 	.word	0x080026e7
 8002668:	0800268f 	.word	0x0800268f
 800266c:	08002671 	.word	0x08002671
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	220b      	movs	r2, #11
 8002674:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002678:	f7ff faf9 	bl	8001c6e <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 800267c:	2300      	movs	r3, #0
 800267e:	2200      	movs	r2, #0
 8002680:	2100      	movs	r1, #0
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff fdc4 	bl	8002210 <usbStartTransmitI>
    osalSysUnlockFromISR();
 8002688:	f7ff faf7 	bl	8001c7a <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800268c:	e02b      	b.n	80026e6 <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d124      	bne.n	80026e4 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80026b2:	e018      	b.n	80026e6 <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 80026b4:	2100      	movs	r1, #0
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f002 fcda 	bl	8005070 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80026bc:	2100      	movs	r1, #0
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f002 fcb9 	bl	8005036 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d005      	beq.n	80026da <_usb_ep0out+0xde>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2106      	movs	r1, #6
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2206      	movs	r2, #6
 80026de:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80026e2:	e000      	b.n	80026e6 <_usb_ep0out+0xea>
      break;
 80026e4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 80026f0:	f000 f802 	bl	80026f8 <fsmcInit>
#endif
}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 80026fc:	4b06      	ldr	r3, [pc, #24]	; (8002718 <fsmcInit+0x20>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d105      	bne.n	8002710 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8002704:	4b04      	ldr	r3, [pc, #16]	; (8002718 <fsmcInit+0x20>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 800270a:	4b03      	ldr	r3, [pc, #12]	; (8002718 <fsmcInit+0x20>)
 800270c:	4a03      	ldr	r2, [pc, #12]	; (800271c <fsmcInit+0x24>)
 800270e:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8002710:	bf00      	nop
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr
 8002718:	240006b0 	.word	0x240006b0
 800271c:	52004140 	.word	0x52004140

08002720 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8002724:	4804      	ldr	r0, [pc, #16]	; (8002738 <Vector100+0x18>)
 8002726:	f003 fdeb 	bl	8006300 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 800272a:	4803      	ldr	r0, [pc, #12]	; (8002738 <Vector100+0x18>)
 800272c:	f003 fe22 	bl	8006374 <__trace_isr_leave>
 8002730:	f005 f92a 	bl	8007988 <__port_irq_epilogue>
}
 8002734:	bf00      	nop
 8002736:	bd80      	pop	{r7, pc}
 8002738:	0800e51c 	.word	0x0800e51c

0800273c <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	4a12      	ldr	r2, [pc, #72]	; (8002794 <nvicEnableVector+0x58>)
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	b2d9      	uxtb	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4413      	add	r3, r2
 8002754:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002758:	460a      	mov	r2, r1
 800275a:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f003 021f 	and.w	r2, r3, #31
 8002762:	490c      	ldr	r1, [pc, #48]	; (8002794 <nvicEnableVector+0x58>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	2001      	movs	r0, #1
 800276a:	fa00 f202 	lsl.w	r2, r0, r2
 800276e:	3360      	adds	r3, #96	; 0x60
 8002770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f003 021f 	and.w	r2, r3, #31
 800277a:	4906      	ldr	r1, [pc, #24]	; (8002794 <nvicEnableVector+0x58>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	2001      	movs	r0, #1
 8002782:	fa00 f202 	lsl.w	r2, r0, r2
 8002786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	e000e100 	.word	0xe000e100

08002798 <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f003 021f 	and.w	r2, r3, #31
 80027a6:	4910      	ldr	r1, [pc, #64]	; (80027e8 <nvicDisableVector+0x50>)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	095b      	lsrs	r3, r3, #5
 80027ac:	2001      	movs	r0, #1
 80027ae:	fa00 f202 	lsl.w	r2, r0, r2
 80027b2:	3320      	adds	r3, #32
 80027b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f003 021f 	and.w	r2, r3, #31
 80027be:	490a      	ldr	r1, [pc, #40]	; (80027e8 <nvicDisableVector+0x50>)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	2001      	movs	r0, #1
 80027c6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ca:	3360      	adds	r3, #96	; 0x60
 80027cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 80027d0:	4a05      	ldr	r2, [pc, #20]	; (80027e8 <nvicDisableVector+0x50>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr
 80027e8:	e000e100 	.word	0xe000e100

080027ec <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 80027fc:	bf00      	nop
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr

08002804 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 800282c:	bf00      	nop
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 800288c:	bf00      	nop
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr

08002894 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 8002898:	bf00      	nop
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 80028c8:	210c      	movs	r1, #12
 80028ca:	2025      	movs	r0, #37	; 0x25
 80028cc:	f7ff ff36 	bl	800273c <nvicEnableVector>
#endif
}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80028d8:	4806      	ldr	r0, [pc, #24]	; (80028f4 <VectorD4+0x20>)
 80028da:	f003 fd11 	bl	8006300 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 80028de:	4806      	ldr	r0, [pc, #24]	; (80028f8 <VectorD4+0x24>)
 80028e0:	f003 f9de 	bl	8005ca0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80028e4:	4803      	ldr	r0, [pc, #12]	; (80028f4 <VectorD4+0x20>)
 80028e6:	f003 fd45 	bl	8006374 <__trace_isr_leave>
 80028ea:	f005 f84d 	bl	8007988 <__port_irq_epilogue>
}
 80028ee:	bf00      	nop
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	0800e528 	.word	0x0800e528
 80028f8:	24000864 	.word	0x24000864

080028fc <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 800290c:	bf00      	nop
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr

08002914 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002918:	bf00      	nop
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002924:	210c      	movs	r1, #12
 8002926:	2035      	movs	r0, #53	; 0x35
 8002928:	f7ff ff08 	bl	800273c <nvicEnableVector>
#endif
}
 800292c:	bf00      	nop
 800292e:	bd80      	pop	{r7, pc}

08002930 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002934:	4806      	ldr	r0, [pc, #24]	; (8002950 <Vector114+0x20>)
 8002936:	f003 fce3 	bl	8006300 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 800293a:	4806      	ldr	r0, [pc, #24]	; (8002954 <Vector114+0x24>)
 800293c:	f003 f9b0 	bl	8005ca0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002940:	4803      	ldr	r0, [pc, #12]	; (8002950 <Vector114+0x20>)
 8002942:	f003 fd17 	bl	8006374 <__trace_isr_leave>
 8002946:	f005 f81f 	bl	8007988 <__port_irq_epilogue>
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	0800e534 	.word	0x0800e534
 8002954:	240008c4 	.word	0x240008c4

08002958 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 80029b0:	2107      	movs	r1, #7
 80029b2:	201c      	movs	r0, #28
 80029b4:	f7ff fec2 	bl	800273c <nvicEnableVector>
#endif
}
 80029b8:	bf00      	nop
 80029ba:	bd80      	pop	{r7, pc}

080029bc <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80029c0:	4805      	ldr	r0, [pc, #20]	; (80029d8 <VectorB0+0x1c>)
 80029c2:	f003 fc9d 	bl	8006300 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 80029c6:	f003 f85d 	bl	8005a84 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80029ca:	4803      	ldr	r0, [pc, #12]	; (80029d8 <VectorB0+0x1c>)
 80029cc:	f003 fcd2 	bl	8006374 <__trace_isr_leave>
 80029d0:	f004 ffda 	bl	8007988 <__port_irq_epilogue>
}
 80029d4:	bf00      	nop
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	0800e540 	.word	0x0800e540

080029dc <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 80029e0:	bf00      	nop
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr

08002a24 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002a4c:	f7ff fece 	bl	80027ec <exti0_irq_init>
  exti1_irq_init();
 8002a50:	f7ff fed2 	bl	80027f8 <exti1_irq_init>
  exti2_irq_init();
 8002a54:	f7ff fed6 	bl	8002804 <exti2_irq_init>
  exti3_irq_init();
 8002a58:	f7ff feda 	bl	8002810 <exti3_irq_init>
  exti4_irq_init();
 8002a5c:	f7ff fede 	bl	800281c <exti4_irq_init>
  exti5_9_irq_init();
 8002a60:	f7ff fee2 	bl	8002828 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002a64:	f7ff fee6 	bl	8002834 <exti10_15_irq_init>
  exti16_irq_init();
 8002a68:	f7ff feea 	bl	8002840 <exti16_irq_init>
  exti17_irq_init();
 8002a6c:	f7ff feee 	bl	800284c <exti17_irq_init>
  exti18_irq_init();
 8002a70:	f7ff fef2 	bl	8002858 <exti18_irq_init>
  exti19_irq_init();
 8002a74:	f7ff fef6 	bl	8002864 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002a78:	f7ff fefa 	bl	8002870 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002a7c:	f7ff fefe 	bl	800287c <fdcan1_irq_init>
  fdcan2_irq_init();
 8002a80:	f7ff ff02 	bl	8002888 <fdcan2_irq_init>
  fdcan3_irq_init();
 8002a84:	f7ff ff06 	bl	8002894 <fdcan3_irq_init>

  mdma_irq_init();
 8002a88:	2109      	movs	r1, #9
 8002a8a:	207a      	movs	r0, #122	; 0x7a
 8002a8c:	f7ff fe56 	bl	800273c <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002a90:	f7ff ff06 	bl	80028a0 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002a94:	f7ff ff0a 	bl	80028ac <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002a98:	f7ff ff0e 	bl	80028b8 <sdmmc2_irq_init>

  tim1_irq_init();
 8002a9c:	f7ff ff80 	bl	80029a0 <tim1_irq_init>
  tim2_irq_init();
 8002aa0:	f7ff ff84 	bl	80029ac <tim2_irq_init>
  tim3_irq_init();
 8002aa4:	f7ff ff9a 	bl	80029dc <tim3_irq_init>
  tim4_irq_init();
 8002aa8:	f7ff ff9e 	bl	80029e8 <tim4_irq_init>
  tim5_irq_init();
 8002aac:	f7ff ffa2 	bl	80029f4 <tim5_irq_init>
  tim6_irq_init();
 8002ab0:	f7ff ffa6 	bl	8002a00 <tim6_irq_init>
  tim7_irq_init();
 8002ab4:	f7ff ffaa 	bl	8002a0c <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002ab8:	f7ff ffae 	bl	8002a18 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002abc:	f7ff ffb2 	bl	8002a24 <tim15_irq_init>
  tim16_irq_init();
 8002ac0:	f7ff ffb6 	bl	8002a30 <tim16_irq_init>
  tim17_irq_init();
 8002ac4:	f7ff ffba 	bl	8002a3c <tim17_irq_init>

  usart1_irq_init();
 8002ac8:	f7ff fefc 	bl	80028c4 <usart1_irq_init>
  usart2_irq_init();
 8002acc:	f7ff ff16 	bl	80028fc <usart2_irq_init>
  usart3_irq_init();
 8002ad0:	f7ff ff1a 	bl	8002908 <usart3_irq_init>
  uart4_irq_init();
 8002ad4:	f7ff ff1e 	bl	8002914 <uart4_irq_init>
  uart5_irq_init();
 8002ad8:	f7ff ff22 	bl	8002920 <uart5_irq_init>
  usart6_irq_init();
 8002adc:	f7ff ff3c 	bl	8002958 <usart6_irq_init>
  uart7_irq_init();
 8002ae0:	f7ff ff40 	bl	8002964 <uart7_irq_init>
  uart8_irq_init();
 8002ae4:	f7ff ff44 	bl	8002970 <uart8_irq_init>
  uart9_irq_init();
 8002ae8:	f7ff ff48 	bl	800297c <uart9_irq_init>
  usart10_irq_init();
 8002aec:	f7ff ff4c 	bl	8002988 <usart10_irq_init>
  lpuart1_irq_init();
 8002af0:	f7ff ff50 	bl	8002994 <lpuart1_irq_init>
}
 8002af4:	bf00      	nop
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002b00:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <__rccResetAPB1L+0x3c>)
 8002b02:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002b06:	490b      	ldr	r1, [pc, #44]	; (8002b34 <__rccResetAPB1L+0x3c>)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <__rccResetAPB1L+0x3c>)
 8002b12:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	4906      	ldr	r1, [pc, #24]	; (8002b34 <__rccResetAPB1L+0x3c>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002b22:	4b04      	ldr	r3, [pc, #16]	; (8002b34 <__rccResetAPB1L+0x3c>)
 8002b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	58024400 	.word	0x58024400

08002b38 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <__rccResetAPB1H+0x3c>)
 8002b42:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002b46:	490b      	ldr	r1, [pc, #44]	; (8002b74 <__rccResetAPB1H+0x3c>)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002b50:	4b08      	ldr	r3, [pc, #32]	; (8002b74 <__rccResetAPB1H+0x3c>)
 8002b52:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	4906      	ldr	r1, [pc, #24]	; (8002b74 <__rccResetAPB1H+0x3c>)
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002b62:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <__rccResetAPB1H+0x3c>)
 8002b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	58024400 	.word	0x58024400

08002b78 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <__rccResetAPB2+0x3c>)
 8002b82:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002b86:	490b      	ldr	r1, [pc, #44]	; (8002bb4 <__rccResetAPB2+0x3c>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002b90:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <__rccResetAPB2+0x3c>)
 8002b92:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	4906      	ldr	r1, [pc, #24]	; (8002bb4 <__rccResetAPB2+0x3c>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002ba2:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <__rccResetAPB2+0x3c>)
 8002ba4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	58024400 	.word	0x58024400

08002bb8 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8002bc0:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <__rccResetAPB3+0x3c>)
 8002bc2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002bc6:	490b      	ldr	r1, [pc, #44]	; (8002bf4 <__rccResetAPB3+0x3c>)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8002bd0:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <__rccResetAPB3+0x3c>)
 8002bd2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	4906      	ldr	r1, [pc, #24]	; (8002bf4 <__rccResetAPB3+0x3c>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8002be2:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <__rccResetAPB3+0x3c>)
 8002be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	58024400 	.word	0x58024400

08002bf8 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <__rccResetAPB4+0x3c>)
 8002c02:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002c06:	490b      	ldr	r1, [pc, #44]	; (8002c34 <__rccResetAPB4+0x3c>)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <__rccResetAPB4+0x3c>)
 8002c12:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	4906      	ldr	r1, [pc, #24]	; (8002c34 <__rccResetAPB4+0x3c>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002c22:	4b04      	ldr	r3, [pc, #16]	; (8002c34 <__rccResetAPB4+0x3c>)
 8002c24:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc80      	pop	{r7}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	58024400 	.word	0x58024400

08002c38 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8002c40:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <__rccResetAHB1+0x3c>)
 8002c42:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002c46:	490b      	ldr	r1, [pc, #44]	; (8002c74 <__rccResetAHB1+0x3c>)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8002c50:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <__rccResetAHB1+0x3c>)
 8002c52:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	4906      	ldr	r1, [pc, #24]	; (8002c74 <__rccResetAHB1+0x3c>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002c62:	4b04      	ldr	r3, [pc, #16]	; (8002c74 <__rccResetAHB1+0x3c>)
 8002c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	58024400 	.word	0x58024400

08002c78 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 8002c80:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <__rccResetAHB2+0x3c>)
 8002c82:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002c86:	490b      	ldr	r1, [pc, #44]	; (8002cb4 <__rccResetAHB2+0x3c>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8002c90:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <__rccResetAHB2+0x3c>)
 8002c92:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	4906      	ldr	r1, [pc, #24]	; (8002cb4 <__rccResetAHB2+0x3c>)
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8002ca2:	4b04      	ldr	r3, [pc, #16]	; (8002cb4 <__rccResetAHB2+0x3c>)
 8002ca4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	58024400 	.word	0x58024400

08002cb8 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8002cc0:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <__rccResetAHB3+0x30>)
 8002cc2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002cc4:	4908      	ldr	r1, [pc, #32]	; (8002ce8 <__rccResetAHB3+0x30>)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8002ccc:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <__rccResetAHB3+0x30>)
 8002cce:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	4904      	ldr	r1, [pc, #16]	; (8002ce8 <__rccResetAHB3+0x30>)
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8002cda:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <__rccResetAHB3+0x30>)
 8002cdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr
 8002ce8:	58024400 	.word	0x58024400

08002cec <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	; (8002d28 <__rccResetAHB4+0x3c>)
 8002cf6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002cfa:	490b      	ldr	r1, [pc, #44]	; (8002d28 <__rccResetAHB4+0x3c>)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8002d04:	4b08      	ldr	r3, [pc, #32]	; (8002d28 <__rccResetAHB4+0x3c>)
 8002d06:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	4906      	ldr	r1, [pc, #24]	; (8002d28 <__rccResetAHB4+0x3c>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8002d16:	4b04      	ldr	r3, [pc, #16]	; (8002d28 <__rccResetAHB4+0x3c>)
 8002d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	58024400 	.word	0x58024400

08002d2c <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002d38:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d3a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002d3e:	4911      	ldr	r1, [pc, #68]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002d48:	78fb      	ldrb	r3, [r7, #3]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d008      	beq.n	8002d60 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d50:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002d54:	490b      	ldr	r1, [pc, #44]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8002d5e:	e008      	b.n	8002d72 <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 8002d60:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d62:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	4906      	ldr	r1, [pc, #24]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 8002d72:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <rccEnableAPB4+0x58>)
 8002d74:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	58024400 	.word	0x58024400

08002d88 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8002d94:	4b12      	ldr	r3, [pc, #72]	; (8002de0 <rccEnableAHB2+0x58>)
 8002d96:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002d9a:	4911      	ldr	r1, [pc, #68]	; (8002de0 <rccEnableAHB2+0x58>)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8002da4:	78fb      	ldrb	r3, [r7, #3]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d008      	beq.n	8002dbc <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <rccEnableAHB2+0x58>)
 8002dac:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002db0:	490b      	ldr	r1, [pc, #44]	; (8002de0 <rccEnableAHB2+0x58>)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 8002dba:	e008      	b.n	8002dce <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <rccEnableAHB2+0x58>)
 8002dbe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	4906      	ldr	r1, [pc, #24]	; (8002de0 <rccEnableAHB2+0x58>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 8002dce:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <rccEnableAHB2+0x58>)
 8002dd0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	58024400 	.word	0x58024400

08002de4 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8002de8:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <init_bkp_domain+0x34>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0a      	ldr	r2, [pc, #40]	; (8002e18 <init_bkp_domain+0x34>)
 8002dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df2:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <init_bkp_domain+0x38>)
 8002df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e00:	d006      	beq.n	8002e10 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8002e02:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <init_bkp_domain+0x38>)
 8002e04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e08:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8002e0a:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <init_bkp_domain+0x38>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr
 8002e18:	58024800 	.word	0x58024800
 8002e1c:	58024400 	.word	0x58024400

08002e20 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8002e24:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <init_pwr+0x50>)
 8002e26:	2202      	movs	r2, #2
 8002e28:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8002e2a:	bf00      	nop
 8002e2c:	4b10      	ldr	r3, [pc, #64]	; (8002e70 <init_pwr+0x50>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d0f9      	beq.n	8002e2c <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8002e38:	4b0d      	ldr	r3, [pc, #52]	; (8002e70 <init_pwr+0x50>)
 8002e3a:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <init_pwr+0x54>)
 8002e3c:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8002e3e:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <init_pwr+0x50>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8002e44:	4b0a      	ldr	r3, [pc, #40]	; (8002e70 <init_pwr+0x50>)
 8002e46:	4a0c      	ldr	r2, [pc, #48]	; (8002e78 <init_pwr+0x58>)
 8002e48:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8002e4a:	4b09      	ldr	r3, [pc, #36]	; (8002e70 <init_pwr+0x50>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 8002e50:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <init_pwr+0x50>)
 8002e52:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002e56:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8002e58:	bf00      	nop
 8002e5a:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <init_pwr+0x50>)
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f9      	beq.n	8002e5a <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr
 8002e70:	58024800 	.word	0x58024800
 8002e74:	f000c000 	.word	0xf000c000
 8002e78:	01000002 	.word	0x01000002

08002e7c <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 8002e80:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002e84:	f7ff fed8 	bl	8002c38 <__rccResetAHB1>
  __rccResetAHB2(~0);
 8002e88:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8c:	f7ff fef4 	bl	8002c78 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8002e90:	480f      	ldr	r0, [pc, #60]	; (8002ed0 <hal_lld_init+0x54>)
 8002e92:	f7ff ff11 	bl	8002cb8 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8002e96:	480f      	ldr	r0, [pc, #60]	; (8002ed4 <hal_lld_init+0x58>)
 8002e98:	f7ff ff28 	bl	8002cec <__rccResetAHB4>
  __rccResetAPB1L(~0);
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	f7ff fe2a 	bl	8002af8 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8002ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea8:	f7ff fe46 	bl	8002b38 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8002eac:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb0:	f7ff fe62 	bl	8002b78 <__rccResetAPB2>
  __rccResetAPB3(~0);
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb8:	f7ff fe7e 	bl	8002bb8 <__rccResetAPB3>
  __rccResetAPB4(~0);
 8002ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec0:	f7ff fe9a 	bl	8002bf8 <__rccResetAPB4>
  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8002ec4:	f000 fbfc 	bl	80036c0 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8002ec8:	f7ff fdbe 	bl	8002a48 <irqInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8002ecc:	bf00      	nop
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	7fffefff 	.word	0x7fffefff
 8002ed4:	fffff800 	.word	0xfffff800

08002ed8 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8002ede:	4b7a      	ldr	r3, [pc, #488]	; (80030c8 <stm32_clock_init+0x1f0>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	2002      	movs	r0, #2
 8002ee8:	f7ff ff20 	bl	8002d2c <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8002eec:	f7ff ff98 	bl	8002e20 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 8002ef0:	f7ff ff78 	bl	8002de4 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8002ef4:	4b75      	ldr	r3, [pc, #468]	; (80030cc <stm32_clock_init+0x1f4>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a74      	ldr	r2, [pc, #464]	; (80030cc <stm32_clock_init+0x1f4>)
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8002f00:	bf00      	nop
 8002f02:	4b72      	ldr	r3, [pc, #456]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0304 	and.w	r3, r3, #4
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d0f9      	beq.n	8002f02 <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8002f0e:	4b6f      	ldr	r3, [pc, #444]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8002f14:	bf00      	nop
 8002f16:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f9      	bne.n	8002f16 <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8002f22:	4b6a      	ldr	r3, [pc, #424]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f24:	2201      	movs	r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8002f28:	4b68      	ldr	r3, [pc, #416]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f2e:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8002f30:	4b66      	ldr	r3, [pc, #408]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8002f36:	4b65      	ldr	r3, [pc, #404]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f38:	4a65      	ldr	r2, [pc, #404]	; (80030d0 <stm32_clock_init+0x1f8>)
 8002f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 8002f3c:	4b65      	ldr	r3, [pc, #404]	; (80030d4 <stm32_clock_init+0x1fc>)
 8002f3e:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f46:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 8002f48:	4a60      	ldr	r2, [pc, #384]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8002f4e:	4b5f      	ldr	r3, [pc, #380]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a5e      	ldr	r2, [pc, #376]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8002f5a:	bf00      	nop
 8002f5c:	4b5b      	ldr	r3, [pc, #364]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f9      	beq.n	8002f5c <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8002f68:	4b58      	ldr	r3, [pc, #352]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a57      	ldr	r2, [pc, #348]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f6e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f72:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8002f74:	bf00      	nop
 8002f76:	4b55      	ldr	r3, [pc, #340]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f9      	beq.n	8002f76 <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8002f8e:	4b4f      	ldr	r3, [pc, #316]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f90:	4a51      	ldr	r2, [pc, #324]	; (80030d8 <stm32_clock_init+0x200>)
 8002f92:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8002f94:	f240 7355 	movw	r3, #1877	; 0x755
 8002f98:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8002f9a:	4b4c      	ldr	r3, [pc, #304]	; (80030cc <stm32_clock_init+0x1f4>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8002fa0:	4b4a      	ldr	r3, [pc, #296]	; (80030cc <stm32_clock_init+0x1f4>)
 8002fa2:	4a4e      	ldr	r2, [pc, #312]	; (80030dc <stm32_clock_init+0x204>)
 8002fa4:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fac:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fb4:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fbc:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc4:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8002fc6:	4b41      	ldr	r3, [pc, #260]	; (80030cc <stm32_clock_init+0x1f4>)
 8002fc8:	f24c 2290 	movw	r2, #49808	; 0xc290
 8002fcc:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8002fce:	4b3f      	ldr	r3, [pc, #252]	; (80030cc <stm32_clock_init+0x1f4>)
 8002fd0:	4a43      	ldr	r2, [pc, #268]	; (80030e0 <stm32_clock_init+0x208>)
 8002fd2:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002fda:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002fe2:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002fea:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ff2:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8002ff4:	4b35      	ldr	r3, [pc, #212]	; (80030cc <stm32_clock_init+0x1f4>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8002ffa:	4b34      	ldr	r3, [pc, #208]	; (80030cc <stm32_clock_init+0x1f4>)
 8002ffc:	4a39      	ldr	r2, [pc, #228]	; (80030e4 <stm32_clock_init+0x20c>)
 8002ffe:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003006:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800300e:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003016:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800301e:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8003020:	4a2a      	ldr	r2, [pc, #168]	; (80030cc <stm32_clock_init+0x1f4>)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 8003026:	4b29      	ldr	r3, [pc, #164]	; (80030cc <stm32_clock_init+0x1f4>)
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	4928      	ldr	r1, [pc, #160]	; (80030cc <stm32_clock_init+0x1f4>)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	4313      	orrs	r3, r2
 8003030:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8003032:	bf00      	nop
 8003034:	4b25      	ldr	r3, [pc, #148]	; (80030cc <stm32_clock_init+0x1f4>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4013      	ands	r3, r2
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	429a      	cmp	r2, r3
 8003040:	d1f8      	bne.n	8003034 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8003042:	4b22      	ldr	r3, [pc, #136]	; (80030cc <stm32_clock_init+0x1f4>)
 8003044:	2248      	movs	r2, #72	; 0x48
 8003046:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8003048:	4b20      	ldr	r3, [pc, #128]	; (80030cc <stm32_clock_init+0x1f4>)
 800304a:	f44f 6288 	mov.w	r2, #1088	; 0x440
 800304e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 8003050:	4b1e      	ldr	r3, [pc, #120]	; (80030cc <stm32_clock_init+0x1f4>)
 8003052:	2240      	movs	r2, #64	; 0x40
 8003054:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8003056:	4b1d      	ldr	r3, [pc, #116]	; (80030cc <stm32_clock_init+0x1f4>)
 8003058:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800305c:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 800305e:	4b1b      	ldr	r3, [pc, #108]	; (80030cc <stm32_clock_init+0x1f4>)
 8003060:	4a21      	ldr	r2, [pc, #132]	; (80030e8 <stm32_clock_init+0x210>)
 8003062:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <stm32_clock_init+0x1f4>)
 8003066:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800306a:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 800306c:	4b17      	ldr	r3, [pc, #92]	; (80030cc <stm32_clock_init+0x1f4>)
 800306e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003072:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8003074:	4b1d      	ldr	r3, [pc, #116]	; (80030ec <stm32_clock_init+0x214>)
 8003076:	2232      	movs	r2, #50	; 0x32
 8003078:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800307a:	bf00      	nop
 800307c:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <stm32_clock_init+0x214>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	2b02      	cmp	r3, #2
 8003086:	d1f9      	bne.n	800307c <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8003088:	4b10      	ldr	r3, [pc, #64]	; (80030cc <stm32_clock_init+0x1f4>)
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	4a0f      	ldr	r2, [pc, #60]	; (80030cc <stm32_clock_init+0x1f4>)
 800308e:	f043 0303 	orr.w	r3, r3, #3
 8003092:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8003094:	bf00      	nop
 8003096:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <stm32_clock_init+0x1f4>)
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800309e:	2b18      	cmp	r3, #24
 80030a0:	d1f9      	bne.n	8003096 <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 80030a2:	2101      	movs	r1, #1
 80030a4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80030a8:	f7ff fe6e 	bl	8002d88 <rccEnableAHB2>
  rccEnableSRAM2(true);
 80030ac:	2101      	movs	r1, #1
 80030ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030b2:	f7ff fe69 	bl	8002d88 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 80030b6:	2101      	movs	r1, #1
 80030b8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80030bc:	f7ff fe64 	bl	8002d88 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 80030c0:	bf00      	nop
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	51008108 	.word	0x51008108
 80030cc:	58024400 	.word	0x58024400
 80030d0:	01ff0000 	.word	0x01ff0000
 80030d4:	08100800 	.word	0x08100800
 80030d8:	00404042 	.word	0x00404042
 80030dc:	0109038f 	.word	0x0109038f
 80030e0:	0b0112f4 	.word	0x0b0112f4
 80030e4:	0705068f 	.word	0x0705068f
 80030e8:	10000040 	.word	0x10000040
 80030ec:	52002000 	.word	0x52002000

080030f0 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 80030fc:	4b12      	ldr	r3, [pc, #72]	; (8003148 <rccEnableAHB1+0x58>)
 80030fe:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003102:	4911      	ldr	r1, [pc, #68]	; (8003148 <rccEnableAHB1+0x58>)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4313      	orrs	r3, r2
 8003108:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d008      	beq.n	8003124 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003112:	4b0d      	ldr	r3, [pc, #52]	; (8003148 <rccEnableAHB1+0x58>)
 8003114:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003118:	490b      	ldr	r1, [pc, #44]	; (8003148 <rccEnableAHB1+0x58>)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4313      	orrs	r3, r2
 800311e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003122:	e008      	b.n	8003136 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003124:	4b08      	ldr	r3, [pc, #32]	; (8003148 <rccEnableAHB1+0x58>)
 8003126:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	43db      	mvns	r3, r3
 800312e:	4906      	ldr	r1, [pc, #24]	; (8003148 <rccEnableAHB1+0x58>)
 8003130:	4013      	ands	r3, r2
 8003132:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003136:	4b04      	ldr	r3, [pc, #16]	; (8003148 <rccEnableAHB1+0x58>)
 8003138:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	bc80      	pop	{r7}
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	58024400 	.word	0x58024400

0800314c <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8003154:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <rccDisableAHB1+0x3c>)
 8003156:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	43db      	mvns	r3, r3
 800315e:	490a      	ldr	r1, [pc, #40]	; (8003188 <rccDisableAHB1+0x3c>)
 8003160:	4013      	ands	r3, r2
 8003162:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8003166:	4b08      	ldr	r3, [pc, #32]	; (8003188 <rccDisableAHB1+0x3c>)
 8003168:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	43db      	mvns	r3, r3
 8003170:	4905      	ldr	r1, [pc, #20]	; (8003188 <rccDisableAHB1+0x3c>)
 8003172:	4013      	ands	r3, r2
 8003174:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003178:	4b03      	ldr	r3, [pc, #12]	; (8003188 <rccDisableAHB1+0x3c>)
 800317a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr
 8003188:	58024400 	.word	0x58024400

0800318c <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003192:	480f      	ldr	r0, [pc, #60]	; (80031d0 <Vector6C+0x44>)
 8003194:	f003 f8b4 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003198:	4b0e      	ldr	r3, [pc, #56]	; (80031d4 <Vector6C+0x48>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80031a0:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 80031a2:	4a0c      	ldr	r2, [pc, #48]	; (80031d4 <Vector6C+0x48>)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <Vector6C+0x4c>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d006      	beq.n	80031be <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 80031b0:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <Vector6C+0x4c>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4a08      	ldr	r2, [pc, #32]	; (80031d8 <Vector6C+0x4c>)
 80031b6:	6892      	ldr	r2, [r2, #8]
 80031b8:	6879      	ldr	r1, [r7, #4]
 80031ba:	4610      	mov	r0, r2
 80031bc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80031be:	4804      	ldr	r0, [pc, #16]	; (80031d0 <Vector6C+0x44>)
 80031c0:	f003 f8d8 	bl	8006374 <__trace_isr_leave>
 80031c4:	f004 fbe0 	bl	8007988 <__port_irq_epilogue>
}
 80031c8:	bf00      	nop
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	0800e64c 	.word	0x0800e64c
 80031d4:	40020000 	.word	0x40020000
 80031d8:	240006b8 	.word	0x240006b8

080031dc <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80031e2:	4810      	ldr	r0, [pc, #64]	; (8003224 <Vector70+0x48>)
 80031e4:	f003 f88c 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80031e8:	4b0f      	ldr	r3, [pc, #60]	; (8003228 <Vector70+0x4c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	099b      	lsrs	r3, r3, #6
 80031ee:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80031f2:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 80031f4:	4a0c      	ldr	r2, [pc, #48]	; (8003228 <Vector70+0x4c>)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	019b      	lsls	r3, r3, #6
 80031fa:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 80031fc:	4b0b      	ldr	r3, [pc, #44]	; (800322c <Vector70+0x50>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d006      	beq.n	8003212 <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003204:	4b09      	ldr	r3, [pc, #36]	; (800322c <Vector70+0x50>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	4a08      	ldr	r2, [pc, #32]	; (800322c <Vector70+0x50>)
 800320a:	6912      	ldr	r2, [r2, #16]
 800320c:	6879      	ldr	r1, [r7, #4]
 800320e:	4610      	mov	r0, r2
 8003210:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003212:	4804      	ldr	r0, [pc, #16]	; (8003224 <Vector70+0x48>)
 8003214:	f003 f8ae 	bl	8006374 <__trace_isr_leave>
 8003218:	f004 fbb6 	bl	8007988 <__port_irq_epilogue>
}
 800321c:	bf00      	nop
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	0800e658 	.word	0x0800e658
 8003228:	40020000 	.word	0x40020000
 800322c:	240006b8 	.word	0x240006b8

08003230 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003236:	4810      	ldr	r0, [pc, #64]	; (8003278 <Vector74+0x48>)
 8003238:	f003 f862 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800323c:	4b0f      	ldr	r3, [pc, #60]	; (800327c <Vector74+0x4c>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	0c1b      	lsrs	r3, r3, #16
 8003242:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003246:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8003248:	4a0c      	ldr	r2, [pc, #48]	; (800327c <Vector74+0x4c>)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	041b      	lsls	r3, r3, #16
 800324e:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8003250:	4b0b      	ldr	r3, [pc, #44]	; (8003280 <Vector74+0x50>)
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d006      	beq.n	8003266 <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <Vector74+0x50>)
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	4a08      	ldr	r2, [pc, #32]	; (8003280 <Vector74+0x50>)
 800325e:	6992      	ldr	r2, [r2, #24]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4610      	mov	r0, r2
 8003264:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003266:	4804      	ldr	r0, [pc, #16]	; (8003278 <Vector74+0x48>)
 8003268:	f003 f884 	bl	8006374 <__trace_isr_leave>
 800326c:	f004 fb8c 	bl	8007988 <__port_irq_epilogue>
}
 8003270:	bf00      	nop
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	0800e664 	.word	0x0800e664
 800327c:	40020000 	.word	0x40020000
 8003280:	240006b8 	.word	0x240006b8

08003284 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800328a:	4810      	ldr	r0, [pc, #64]	; (80032cc <Vector78+0x48>)
 800328c:	f003 f838 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003290:	4b0f      	ldr	r3, [pc, #60]	; (80032d0 <Vector78+0x4c>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	0d9b      	lsrs	r3, r3, #22
 8003296:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800329a:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 800329c:	4a0c      	ldr	r2, [pc, #48]	; (80032d0 <Vector78+0x4c>)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	059b      	lsls	r3, r3, #22
 80032a2:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 80032a4:	4b0b      	ldr	r3, [pc, #44]	; (80032d4 <Vector78+0x50>)
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d006      	beq.n	80032ba <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 80032ac:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <Vector78+0x50>)
 80032ae:	69db      	ldr	r3, [r3, #28]
 80032b0:	4a08      	ldr	r2, [pc, #32]	; (80032d4 <Vector78+0x50>)
 80032b2:	6a12      	ldr	r2, [r2, #32]
 80032b4:	6879      	ldr	r1, [r7, #4]
 80032b6:	4610      	mov	r0, r2
 80032b8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80032ba:	4804      	ldr	r0, [pc, #16]	; (80032cc <Vector78+0x48>)
 80032bc:	f003 f85a 	bl	8006374 <__trace_isr_leave>
 80032c0:	f004 fb62 	bl	8007988 <__port_irq_epilogue>
}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	0800e670 	.word	0x0800e670
 80032d0:	40020000 	.word	0x40020000
 80032d4:	240006b8 	.word	0x240006b8

080032d8 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80032de:	480f      	ldr	r0, [pc, #60]	; (800331c <Vector7C+0x44>)
 80032e0:	f003 f80e 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80032e4:	4b0e      	ldr	r3, [pc, #56]	; (8003320 <Vector7C+0x48>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80032ec:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 80032ee:	4a0c      	ldr	r2, [pc, #48]	; (8003320 <Vector7C+0x48>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 80032f4:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <Vector7C+0x4c>)
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d006      	beq.n	800330a <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 80032fc:	4b09      	ldr	r3, [pc, #36]	; (8003324 <Vector7C+0x4c>)
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	4a08      	ldr	r2, [pc, #32]	; (8003324 <Vector7C+0x4c>)
 8003302:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	4610      	mov	r0, r2
 8003308:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800330a:	4804      	ldr	r0, [pc, #16]	; (800331c <Vector7C+0x44>)
 800330c:	f003 f832 	bl	8006374 <__trace_isr_leave>
 8003310:	f004 fb3a 	bl	8007988 <__port_irq_epilogue>
}
 8003314:	bf00      	nop
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	0800e67c 	.word	0x0800e67c
 8003320:	40020000 	.word	0x40020000
 8003324:	240006b8 	.word	0x240006b8

08003328 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800332e:	4810      	ldr	r0, [pc, #64]	; (8003370 <Vector80+0x48>)
 8003330:	f002 ffe6 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003334:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <Vector80+0x4c>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	099b      	lsrs	r3, r3, #6
 800333a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800333e:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003340:	4a0c      	ldr	r2, [pc, #48]	; (8003374 <Vector80+0x4c>)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	019b      	lsls	r3, r3, #6
 8003346:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <Vector80+0x50>)
 800334a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334c:	2b00      	cmp	r3, #0
 800334e:	d006      	beq.n	800335e <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003350:	4b09      	ldr	r3, [pc, #36]	; (8003378 <Vector80+0x50>)
 8003352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003354:	4a08      	ldr	r2, [pc, #32]	; (8003378 <Vector80+0x50>)
 8003356:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	4610      	mov	r0, r2
 800335c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800335e:	4804      	ldr	r0, [pc, #16]	; (8003370 <Vector80+0x48>)
 8003360:	f003 f808 	bl	8006374 <__trace_isr_leave>
 8003364:	f004 fb10 	bl	8007988 <__port_irq_epilogue>
}
 8003368:	bf00      	nop
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	0800e688 	.word	0x0800e688
 8003374:	40020000 	.word	0x40020000
 8003378:	240006b8 	.word	0x240006b8

0800337c <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003382:	4810      	ldr	r0, [pc, #64]	; (80033c4 <Vector84+0x48>)
 8003384:	f002 ffbc 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003388:	4b0f      	ldr	r3, [pc, #60]	; (80033c8 <Vector84+0x4c>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	0c1b      	lsrs	r3, r3, #16
 800338e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003392:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 8003394:	4a0c      	ldr	r2, [pc, #48]	; (80033c8 <Vector84+0x4c>)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	041b      	lsls	r3, r3, #16
 800339a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 800339c:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <Vector84+0x50>)
 800339e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d006      	beq.n	80033b2 <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 80033a4:	4b09      	ldr	r3, [pc, #36]	; (80033cc <Vector84+0x50>)
 80033a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a8:	4a08      	ldr	r2, [pc, #32]	; (80033cc <Vector84+0x50>)
 80033aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80033ac:	6879      	ldr	r1, [r7, #4]
 80033ae:	4610      	mov	r0, r2
 80033b0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80033b2:	4804      	ldr	r0, [pc, #16]	; (80033c4 <Vector84+0x48>)
 80033b4:	f002 ffde 	bl	8006374 <__trace_isr_leave>
 80033b8:	f004 fae6 	bl	8007988 <__port_irq_epilogue>
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	0800e694 	.word	0x0800e694
 80033c8:	40020000 	.word	0x40020000
 80033cc:	240006b8 	.word	0x240006b8

080033d0 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80033d6:	4810      	ldr	r0, [pc, #64]	; (8003418 <VectorFC+0x48>)
 80033d8:	f002 ff92 	bl	8006300 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80033dc:	4b0f      	ldr	r3, [pc, #60]	; (800341c <VectorFC+0x4c>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	0d9b      	lsrs	r3, r3, #22
 80033e2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80033e6:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 80033e8:	4a0c      	ldr	r2, [pc, #48]	; (800341c <VectorFC+0x4c>)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	059b      	lsls	r3, r3, #22
 80033ee:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 80033f0:	4b0b      	ldr	r3, [pc, #44]	; (8003420 <VectorFC+0x50>)
 80033f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d006      	beq.n	8003406 <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 80033f8:	4b09      	ldr	r3, [pc, #36]	; (8003420 <VectorFC+0x50>)
 80033fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033fc:	4a08      	ldr	r2, [pc, #32]	; (8003420 <VectorFC+0x50>)
 80033fe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4610      	mov	r0, r2
 8003404:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003406:	4804      	ldr	r0, [pc, #16]	; (8003418 <VectorFC+0x48>)
 8003408:	f002 ffb4 	bl	8006374 <__trace_isr_leave>
 800340c:	f004 fabc 	bl	8007988 <__port_irq_epilogue>
}
 8003410:	bf00      	nop
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	0800e6a0 	.word	0x0800e6a0
 800341c:	40020000 	.word	0x40020000
 8003420:	240006b8 	.word	0x240006b8

08003424 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800342a:	480f      	ldr	r0, [pc, #60]	; (8003468 <Vector120+0x44>)
 800342c:	f002 ff68 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003430:	4b0e      	ldr	r3, [pc, #56]	; (800346c <Vector120+0x48>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003438:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 800343a:	4a0c      	ldr	r2, [pc, #48]	; (800346c <Vector120+0x48>)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8003440:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <Vector120+0x4c>)
 8003442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003444:	2b00      	cmp	r3, #0
 8003446:	d006      	beq.n	8003456 <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 8003448:	4b09      	ldr	r3, [pc, #36]	; (8003470 <Vector120+0x4c>)
 800344a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344c:	4a08      	ldr	r2, [pc, #32]	; (8003470 <Vector120+0x4c>)
 800344e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4610      	mov	r0, r2
 8003454:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003456:	4804      	ldr	r0, [pc, #16]	; (8003468 <Vector120+0x44>)
 8003458:	f002 ff8c 	bl	8006374 <__trace_isr_leave>
 800345c:	f004 fa94 	bl	8007988 <__port_irq_epilogue>
}
 8003460:	bf00      	nop
 8003462:	3708      	adds	r7, #8
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	0800e6ac 	.word	0x0800e6ac
 800346c:	40020400 	.word	0x40020400
 8003470:	240006b8 	.word	0x240006b8

08003474 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800347a:	4810      	ldr	r0, [pc, #64]	; (80034bc <Vector124+0x48>)
 800347c:	f002 ff40 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003480:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <Vector124+0x4c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	099b      	lsrs	r3, r3, #6
 8003486:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800348a:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 800348c:	4a0c      	ldr	r2, [pc, #48]	; (80034c0 <Vector124+0x4c>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	019b      	lsls	r3, r3, #6
 8003492:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 8003494:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <Vector124+0x50>)
 8003496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003498:	2b00      	cmp	r3, #0
 800349a:	d006      	beq.n	80034aa <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 800349c:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <Vector124+0x50>)
 800349e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034a0:	4a08      	ldr	r2, [pc, #32]	; (80034c4 <Vector124+0x50>)
 80034a2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4610      	mov	r0, r2
 80034a8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80034aa:	4804      	ldr	r0, [pc, #16]	; (80034bc <Vector124+0x48>)
 80034ac:	f002 ff62 	bl	8006374 <__trace_isr_leave>
 80034b0:	f004 fa6a 	bl	8007988 <__port_irq_epilogue>
}
 80034b4:	bf00      	nop
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	0800e6b8 	.word	0x0800e6b8
 80034c0:	40020400 	.word	0x40020400
 80034c4:	240006b8 	.word	0x240006b8

080034c8 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80034ce:	4810      	ldr	r0, [pc, #64]	; (8003510 <Vector128+0x48>)
 80034d0:	f002 ff16 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80034d4:	4b0f      	ldr	r3, [pc, #60]	; (8003514 <Vector128+0x4c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	0c1b      	lsrs	r3, r3, #16
 80034da:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80034de:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 80034e0:	4a0c      	ldr	r2, [pc, #48]	; (8003514 <Vector128+0x4c>)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	041b      	lsls	r3, r3, #16
 80034e6:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 80034e8:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <Vector128+0x50>)
 80034ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d006      	beq.n	80034fe <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 80034f0:	4b09      	ldr	r3, [pc, #36]	; (8003518 <Vector128+0x50>)
 80034f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f4:	4a08      	ldr	r2, [pc, #32]	; (8003518 <Vector128+0x50>)
 80034f6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	4610      	mov	r0, r2
 80034fc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80034fe:	4804      	ldr	r0, [pc, #16]	; (8003510 <Vector128+0x48>)
 8003500:	f002 ff38 	bl	8006374 <__trace_isr_leave>
 8003504:	f004 fa40 	bl	8007988 <__port_irq_epilogue>
}
 8003508:	bf00      	nop
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	0800e6c4 	.word	0x0800e6c4
 8003514:	40020400 	.word	0x40020400
 8003518:	240006b8 	.word	0x240006b8

0800351c <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003522:	4810      	ldr	r0, [pc, #64]	; (8003564 <Vector12C+0x48>)
 8003524:	f002 feec 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003528:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <Vector12C+0x4c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	0d9b      	lsrs	r3, r3, #22
 800352e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003532:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8003534:	4a0c      	ldr	r2, [pc, #48]	; (8003568 <Vector12C+0x4c>)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	059b      	lsls	r3, r3, #22
 800353a:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 800353c:	4b0b      	ldr	r3, [pc, #44]	; (800356c <Vector12C+0x50>)
 800353e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003540:	2b00      	cmp	r3, #0
 8003542:	d006      	beq.n	8003552 <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 8003544:	4b09      	ldr	r3, [pc, #36]	; (800356c <Vector12C+0x50>)
 8003546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003548:	4a08      	ldr	r2, [pc, #32]	; (800356c <Vector12C+0x50>)
 800354a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	4610      	mov	r0, r2
 8003550:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003552:	4804      	ldr	r0, [pc, #16]	; (8003564 <Vector12C+0x48>)
 8003554:	f002 ff0e 	bl	8006374 <__trace_isr_leave>
 8003558:	f004 fa16 	bl	8007988 <__port_irq_epilogue>
}
 800355c:	bf00      	nop
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	0800e6d0 	.word	0x0800e6d0
 8003568:	40020400 	.word	0x40020400
 800356c:	240006b8 	.word	0x240006b8

08003570 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003576:	480f      	ldr	r0, [pc, #60]	; (80035b4 <Vector130+0x44>)
 8003578:	f002 fec2 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800357c:	4b0e      	ldr	r3, [pc, #56]	; (80035b8 <Vector130+0x48>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003584:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 8003586:	4a0c      	ldr	r2, [pc, #48]	; (80035b8 <Vector130+0x48>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 800358c:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <Vector130+0x4c>)
 800358e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003590:	2b00      	cmp	r3, #0
 8003592:	d006      	beq.n	80035a2 <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 8003594:	4b09      	ldr	r3, [pc, #36]	; (80035bc <Vector130+0x4c>)
 8003596:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003598:	4a08      	ldr	r2, [pc, #32]	; (80035bc <Vector130+0x4c>)
 800359a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4610      	mov	r0, r2
 80035a0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80035a2:	4804      	ldr	r0, [pc, #16]	; (80035b4 <Vector130+0x44>)
 80035a4:	f002 fee6 	bl	8006374 <__trace_isr_leave>
 80035a8:	f004 f9ee 	bl	8007988 <__port_irq_epilogue>
}
 80035ac:	bf00      	nop
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	0800e6dc 	.word	0x0800e6dc
 80035b8:	40020400 	.word	0x40020400
 80035bc:	240006b8 	.word	0x240006b8

080035c0 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80035c6:	4810      	ldr	r0, [pc, #64]	; (8003608 <Vector150+0x48>)
 80035c8:	f002 fe9a 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80035cc:	4b0f      	ldr	r3, [pc, #60]	; (800360c <Vector150+0x4c>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80035d6:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 80035d8:	4a0c      	ldr	r2, [pc, #48]	; (800360c <Vector150+0x4c>)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	019b      	lsls	r3, r3, #6
 80035de:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 80035e0:	4b0b      	ldr	r3, [pc, #44]	; (8003610 <Vector150+0x50>)
 80035e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d006      	beq.n	80035f6 <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 80035e8:	4b09      	ldr	r3, [pc, #36]	; (8003610 <Vector150+0x50>)
 80035ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035ec:	4a08      	ldr	r2, [pc, #32]	; (8003610 <Vector150+0x50>)
 80035ee:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	4610      	mov	r0, r2
 80035f4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80035f6:	4804      	ldr	r0, [pc, #16]	; (8003608 <Vector150+0x48>)
 80035f8:	f002 febc 	bl	8006374 <__trace_isr_leave>
 80035fc:	f004 f9c4 	bl	8007988 <__port_irq_epilogue>
}
 8003600:	bf00      	nop
 8003602:	3708      	adds	r7, #8
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	0800e6e8 	.word	0x0800e6e8
 800360c:	40020400 	.word	0x40020400
 8003610:	240006b8 	.word	0x240006b8

08003614 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800361a:	4810      	ldr	r0, [pc, #64]	; (800365c <Vector154+0x48>)
 800361c:	f002 fe70 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003620:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <Vector154+0x4c>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	0c1b      	lsrs	r3, r3, #16
 8003626:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800362a:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 800362c:	4a0c      	ldr	r2, [pc, #48]	; (8003660 <Vector154+0x4c>)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	041b      	lsls	r3, r3, #16
 8003632:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8003634:	4b0b      	ldr	r3, [pc, #44]	; (8003664 <Vector154+0x50>)
 8003636:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003638:	2b00      	cmp	r3, #0
 800363a:	d006      	beq.n	800364a <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 800363c:	4b09      	ldr	r3, [pc, #36]	; (8003664 <Vector154+0x50>)
 800363e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003640:	4a08      	ldr	r2, [pc, #32]	; (8003664 <Vector154+0x50>)
 8003642:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	4610      	mov	r0, r2
 8003648:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800364a:	4804      	ldr	r0, [pc, #16]	; (800365c <Vector154+0x48>)
 800364c:	f002 fe92 	bl	8006374 <__trace_isr_leave>
 8003650:	f004 f99a 	bl	8007988 <__port_irq_epilogue>
}
 8003654:	bf00      	nop
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	0800e6f4 	.word	0x0800e6f4
 8003660:	40020400 	.word	0x40020400
 8003664:	240006b8 	.word	0x240006b8

08003668 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800366e:	4811      	ldr	r0, [pc, #68]	; (80036b4 <Vector158+0x4c>)
 8003670:	f002 fe46 	bl	8006300 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003674:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <Vector158+0x50>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	0d9b      	lsrs	r3, r3, #22
 800367a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800367e:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 8003680:	4a0d      	ldr	r2, [pc, #52]	; (80036b8 <Vector158+0x50>)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	059b      	lsls	r3, r3, #22
 8003686:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 8003688:	4b0c      	ldr	r3, [pc, #48]	; (80036bc <Vector158+0x54>)
 800368a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 8003690:	4b0a      	ldr	r3, [pc, #40]	; (80036bc <Vector158+0x54>)
 8003692:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003694:	4a09      	ldr	r2, [pc, #36]	; (80036bc <Vector158+0x54>)
 8003696:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4610      	mov	r0, r2
 800369e:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80036a0:	4804      	ldr	r0, [pc, #16]	; (80036b4 <Vector158+0x4c>)
 80036a2:	f002 fe67 	bl	8006374 <__trace_isr_leave>
 80036a6:	f004 f96f 	bl	8007988 <__port_irq_epilogue>
}
 80036aa:	bf00      	nop
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	0800e700 	.word	0x0800e700
 80036b8:	40020400 	.word	0x40020400
 80036bc:	240006b8 	.word	0x240006b8

080036c0 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 80036c6:	4b17      	ldr	r3, [pc, #92]	; (8003724 <dmaInit+0x64>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80036cc:	2300      	movs	r3, #0
 80036ce:	607b      	str	r3, [r7, #4]
 80036d0:	e00f      	b.n	80036f2 <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80036d2:	4a15      	ldr	r2, [pc, #84]	; (8003728 <dmaInit+0x68>)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	4413      	add	r3, r2
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 80036e0:	4a10      	ldr	r2, [pc, #64]	; (8003724 <dmaInit+0x64>)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4413      	add	r3, r2
 80036e8:	2200      	movs	r2, #0
 80036ea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3301      	adds	r3, #1
 80036f0:	607b      	str	r3, [r7, #4]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b0f      	cmp	r3, #15
 80036f6:	d9ec      	bls.n	80036d2 <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80036f8:	4b0c      	ldr	r3, [pc, #48]	; (800372c <dmaInit+0x6c>)
 80036fa:	f04f 32ff 	mov.w	r2, #4294967295
 80036fe:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8003700:	4b0a      	ldr	r3, [pc, #40]	; (800372c <dmaInit+0x6c>)
 8003702:	f04f 32ff 	mov.w	r2, #4294967295
 8003706:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8003708:	4b09      	ldr	r3, [pc, #36]	; (8003730 <dmaInit+0x70>)
 800370a:	f04f 32ff 	mov.w	r2, #4294967295
 800370e:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8003710:	4b07      	ldr	r3, [pc, #28]	; (8003730 <dmaInit+0x70>)
 8003712:	f04f 32ff 	mov.w	r2, #4294967295
 8003716:	60da      	str	r2, [r3, #12]
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	240006b8 	.word	0x240006b8
 8003728:	0800e54c 	.word	0x0800e54c
 800372c:	40020000 	.word	0x40020000
 8003730:	40020400 	.word	0x40020400

08003734 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8003734:	b580      	push	{r7, lr}
 8003736:	b08a      	sub	sp, #40	; 0x28
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
 8003740:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2b0f      	cmp	r3, #15
 8003746:	d804      	bhi.n	8003752 <dmaStreamAllocI+0x1e>
    startid = id;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	623b      	str	r3, [r7, #32]
    endid   = id;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	61fb      	str	r3, [r7, #28]
 8003750:	e019      	b.n	8003786 <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2b10      	cmp	r3, #16
 8003756:	d104      	bne.n	8003762 <dmaStreamAllocI+0x2e>
    startid = 0U;
 8003758:	2300      	movs	r3, #0
 800375a:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 800375c:	230f      	movs	r3, #15
 800375e:	61fb      	str	r3, [r7, #28]
 8003760:	e011      	b.n	8003786 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2b11      	cmp	r3, #17
 8003766:	d104      	bne.n	8003772 <dmaStreamAllocI+0x3e>
    startid = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 800376c:	2307      	movs	r3, #7
 800376e:	61fb      	str	r3, [r7, #28]
 8003770:	e009      	b.n	8003786 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2b12      	cmp	r3, #18
 8003776:	d104      	bne.n	8003782 <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 8003778:	2307      	movs	r3, #7
 800377a:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 800377c:	230f      	movs	r3, #15
 800377e:	61fb      	str	r3, [r7, #28]
 8003780:	e001      	b.n	8003786 <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 8003782:	2300      	movs	r3, #0
 8003784:	e067      	b.n	8003856 <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	627b      	str	r3, [r7, #36]	; 0x24
 800378a:	e05f      	b.n	800384c <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 800378c:	2201      	movs	r2, #1
 800378e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 8003796:	4b32      	ldr	r3, [pc, #200]	; (8003860 <dmaStreamAllocI+0x12c>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	4013      	ands	r3, r2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d151      	bne.n	8003846 <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80037a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	4a2f      	ldr	r2, [pc, #188]	; (8003864 <dmaStreamAllocI+0x130>)
 80037a8:	4413      	add	r3, r2
 80037aa:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 80037ac:	4a2c      	ldr	r2, [pc, #176]	; (8003860 <dmaStreamAllocI+0x12c>)
 80037ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4413      	add	r3, r2
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 80037b8:	4a29      	ldr	r2, [pc, #164]	; (8003860 <dmaStreamAllocI+0x12c>)
 80037ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	4413      	add	r3, r2
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 80037c4:	4b26      	ldr	r3, [pc, #152]	; (8003860 <dmaStreamAllocI+0x12c>)
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	4a24      	ldr	r2, [pc, #144]	; (8003860 <dmaStreamAllocI+0x12c>)
 80037ce:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 80037d8:	2101      	movs	r1, #1
 80037da:	2001      	movs	r0, #1
 80037dc:	f7ff fc88 	bl	80030f0 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 80037ea:	2101      	movs	r1, #1
 80037ec:	2002      	movs	r0, #2
 80037ee:	f7ff fc7f 	bl	80030f0 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f022 021f 	bic.w	r2, r2, #31
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f8      	bne.n	8003802 <dmaStreamAllocI+0xce>
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	7b1b      	ldrb	r3, [r3, #12]
 8003814:	4619      	mov	r1, r3
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	223d      	movs	r2, #61	; 0x3d
 800381c:	408a      	lsls	r2, r1
 800381e:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2221      	movs	r2, #33	; 0x21
 800382e:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d005      	beq.n	8003842 <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	7b9b      	ldrb	r3, [r3, #14]
 800383a:	68b9      	ldr	r1, [r7, #8]
 800383c:	4618      	mov	r0, r3
 800383e:	f7fe ff7d 	bl	800273c <nvicEnableVector>
      }

      return dmastp;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	e007      	b.n	8003856 <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	3301      	adds	r3, #1
 800384a:	627b      	str	r3, [r7, #36]	; 0x24
 800384c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	429a      	cmp	r2, r3
 8003852:	d99b      	bls.n	800378c <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3728      	adds	r7, #40	; 0x28
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	240006b8 	.word	0x240006b8
 8003864:	0800e54c 	.word	0x0800e54c

08003868 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	7b9b      	ldrb	r3, [r3, #14]
 8003874:	4618      	mov	r0, r3
 8003876:	f7fe ff8f 	bl	8002798 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <dmaStreamFreeI+0x54>)
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	7b5b      	ldrb	r3, [r3, #13]
 8003882:	4619      	mov	r1, r3
 8003884:	2301      	movs	r3, #1
 8003886:	408b      	lsls	r3, r1
 8003888:	43db      	mvns	r3, r3
 800388a:	4013      	ands	r3, r2
 800388c:	4a0b      	ldr	r2, [pc, #44]	; (80038bc <dmaStreamFreeI+0x54>)
 800388e:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8003890:	4b0a      	ldr	r3, [pc, #40]	; (80038bc <dmaStreamFreeI+0x54>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d102      	bne.n	80038a0 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 800389a:	2001      	movs	r0, #1
 800389c:	f7ff fc56 	bl	800314c <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80038a0:	4b06      	ldr	r3, [pc, #24]	; (80038bc <dmaStreamFreeI+0x54>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d102      	bne.n	80038b2 <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 80038ac:	2002      	movs	r0, #2
 80038ae:	f7ff fc4d 	bl	800314c <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	240006b8 	.word	0x240006b8

080038c0 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	601a      	str	r2, [r3, #0]
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 80038e0:	bf00      	nop
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr

080038e8 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 80038e8:	b480      	push	{r7}
 80038ea:	b08f      	sub	sp, #60	; 0x3c
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f003 0303 	and.w	r3, r3, #3
 80038fa:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	089b      	lsrs	r3, r3, #2
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	08db      	lsrs	r3, r3, #3
 800390a:	f003 0303 	and.w	r3, r3, #3
 800390e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	f003 0303 	and.w	r3, r3, #3
 8003918:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	09db      	lsrs	r3, r3, #7
 800391e:	f003 030f 	and.w	r3, r3, #15
 8003922:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8003924:	2300      	movs	r3, #0
 8003926:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d079      	beq.n	8003a26 <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	6a3a      	ldr	r2, [r7, #32]
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 8003942:	2201      	movs	r2, #1
 8003944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 800394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	2203      	movs	r2, #3
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	220f      	movs	r2, #15
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	43db      	mvns	r3, r3
 8003970:	401a      	ands	r2, r3
 8003972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003974:	431a      	orrs	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	43db      	mvns	r3, r3
 8003982:	401a      	ands	r2, r3
 8003984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003986:	431a      	orrs	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	68da      	ldr	r2, [r3, #12]
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	43db      	mvns	r3, r3
 8003994:	401a      	ands	r2, r3
 8003996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003998:	431a      	orrs	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d11f      	bne.n	80039e8 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 80039a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039aa:	2b07      	cmp	r3, #7
 80039ac:	d809      	bhi.n	80039c2 <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6a1a      	ldr	r2, [r3, #32]
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	401a      	ands	r2, r3
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	431a      	orrs	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	621a      	str	r2, [r3, #32]
 80039c0:	e008      	b.n	80039d4 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	43db      	mvns	r3, r3
 80039ca:	401a      	ands	r2, r3
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	431a      	orrs	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	43db      	mvns	r3, r3
 80039dc:	401a      	ands	r2, r3
 80039de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039e0:	431a      	orrs	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	e01e      	b.n	8003a26 <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	43db      	mvns	r3, r3
 80039f0:	401a      	ands	r2, r3
 80039f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039f4:	431a      	orrs	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	2b07      	cmp	r3, #7
 80039fe:	d809      	bhi.n	8003a14 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a1a      	ldr	r2, [r3, #32]
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	401a      	ands	r2, r3
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	621a      	str	r2, [r3, #32]
 8003a12:	e008      	b.n	8003a26 <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	401a      	ands	r2, r3
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	431a      	orrs	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	085b      	lsrs	r3, r3, #1
 8003a2a:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00f      	beq.n	8003a52 <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8003a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8003a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8003a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 8003a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8003a50:	e76a      	b.n	8003928 <_pal_lld_setgroupmode+0x40>
      return;
 8003a52:	bf00      	nop
  }
}
 8003a54:	373c      	adds	r7, #60	; 0x3c
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	2330      	movs	r3, #48	; 0x30
 8003a64:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f383 8811 	msr	BASEPRI, r3
}
 8003a6c:	bf00      	nop
}
 8003a6e:	bf00      	nop
}
 8003a70:	bf00      	nop
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bc80      	pop	{r7}
 8003a7a:	4770      	bx	lr

08003a7c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	2300      	movs	r3, #0
 8003a84:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f383 8811 	msr	BASEPRI, r3
}
 8003a8c:	bf00      	nop
}
 8003a8e:	bf00      	nop
}
 8003a90:	bf00      	nop
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr

08003a9c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8003aa0:	f7ff ffdc 	bl	8003a5c <chSysLockFromISR>
}
 8003aa4:	bf00      	nop
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8003aac:	f7ff ffe6 	bl	8003a7c <chSysUnlockFromISR>
}
 8003ab0:	bf00      	nop
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8003abe:	6839      	ldr	r1, [r7, #0]
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f003 fc35 	bl	8007330 <chThdResumeI>
}
 8003ac6:	bf00      	nop
 8003ac8:	3708      	adds	r7, #8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr

08003ae8 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc80      	pop	{r7}
 8003b00:	4770      	bx	lr

08003b02 <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8003b02:	b480      	push	{r7}
 8003b04:	b083      	sub	sp, #12
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f042 0201 	orr.w	r2, r2, #1
 8003b1c:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003b1e:	bf00      	nop
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bc80      	pop	{r7}
 8003b26:	4770      	bx	lr

08003b28 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f022 021f 	bic.w	r2, r2, #31
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1f7      	bne.n	8003b44 <i2c_lld_stop_rx_dma+0x1c>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	7b1b      	ldrb	r3, [r3, #12]
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	223d      	movs	r2, #61	; 0x3d
 8003b64:	408a      	lsls	r2, r1
 8003b66:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bc80      	pop	{r7}
 8003b70:	4770      	bx	lr

08003b72 <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 8003b72:	b480      	push	{r7}
 8003b74:	b083      	sub	sp, #12
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 021f 	bic.w	r2, r2, #31
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1f7      	bne.n	8003b8e <i2c_lld_stop_tx_dma+0x1c>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba2:	7b1b      	ldrb	r3, [r3, #12]
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	223d      	movs	r2, #61	; 0x3d
 8003bae:	408a      	lsls	r2, r1
 8003bb0:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr

08003bbc <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc8:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7ff ff7f 	bl	8003ace <i2c_lld_get_rxbytes>
 8003bd0:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	2bff      	cmp	r3, #255	; 0xff
 8003bd6:	d905      	bls.n	8003be4 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8003bd8:	23ff      	movs	r3, #255	; 0xff
 8003bda:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8003bdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003be0:	617b      	str	r3, [r7, #20]
 8003be2:	e001      	b.n	8003be8 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <i2c_lld_setup_rx_transfer+0x58>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6852      	ldr	r2, [r2, #4]
 8003bf4:	6892      	ldr	r2, [r2, #8]
 8003bf6:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	041b      	lsls	r3, r3, #16
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	605a      	str	r2, [r3, #4]
}
 8003c0a:	bf00      	nop
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	fe00ffff 	.word	0xfe00ffff

08003c18 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c24:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff ff5e 	bl	8003ae8 <i2c_lld_get_txbytes>
 8003c2c:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2bff      	cmp	r3, #255	; 0xff
 8003c32:	d905      	bls.n	8003c40 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8003c34:	23ff      	movs	r3, #255	; 0xff
 8003c36:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8003c38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	e001      	b.n	8003c44 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	4b08      	ldr	r3, [pc, #32]	; (8003c6c <i2c_lld_setup_tx_transfer+0x54>)
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6852      	ldr	r2, [r2, #4]
 8003c50:	6892      	ldr	r2, [r2, #8]
 8003c52:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c58:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	605a      	str	r2, [r3, #4]
}
 8003c62:	bf00      	nop
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	fe00ffff 	.word	0xfe00ffff

08003c70 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7e:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	f003 0310 	and.w	r3, r3, #16
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d023      	beq.n	8003cd2 <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7ff ff4c 	bl	8003b28 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff ff6e 	bl	8003b72 <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f043 0204 	orr.w	r2, r3, #4
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 8003cba:	f7ff feef 	bl	8003a9c <osalSysLockFromISR>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	331c      	adds	r3, #28
 8003cc2:	f06f 0101 	mvn.w	r1, #1
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff fef4 	bl	8003ab4 <osalThreadResumeI>
 8003ccc:	f7ff feec 	bl	8003aa8 <osalSysUnlockFromISR>

    return;
 8003cd0:	e04b      	b.n	8003d6a <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00b      	beq.n	8003cf4 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	2b03      	cmp	r3, #3
 8003ce2:	d103      	bne.n	8003cec <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff ff97 	bl	8003c18 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 8003cea:	e03e      	b.n	8003d6a <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7ff ff65 	bl	8003bbc <i2c_lld_setup_rx_transfer>
    return;
 8003cf2:	e03a      	b.n	8003d6a <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d035      	beq.n	8003d6a <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d118      	bne.n	8003d38 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff ff33 	bl	8003b72 <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff fede 	bl	8003ace <i2c_lld_get_rxbytes>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d012      	beq.n	8003d3e <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f7ff ff4f 	bl	8003bbc <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7ff feef 	bl	8003b02 <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2204      	movs	r2, #4
 8003d34:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 8003d36:	e018      	b.n	8003d6a <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff fef5 	bl	8003b28 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 8003d56:	f7ff fea1 	bl	8003a9c <osalSysLockFromISR>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	331c      	adds	r3, #28
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff fea7 	bl	8003ab4 <osalThreadResumeI>
 8003d66:	f7ff fe9f 	bl	8003aa8 <osalSysUnlockFromISR>
  }
}
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7ff fed4 	bl	8003b28 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7ff fef6 	bl	8003b72 <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d005      	beq.n	8003d9c <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f043 0201 	orr.w	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d005      	beq.n	8003db2 <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f043 0202 	orr.w	r2, r3, #2
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f043 0208 	orr.w	r2, r3, #8
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d005      	beq.n	8003dde <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f043 0220 	orr.w	r2, r3, #32
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00a      	beq.n	8003dfc <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8003de6:	f7ff fe59 	bl	8003a9c <osalSysLockFromISR>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	331c      	adds	r3, #28
 8003dee:	f06f 0101 	mvn.w	r1, #1
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff fe5e 	bl	8003ab4 <osalThreadResumeI>
 8003df8:	f7ff fe56 	bl	8003aa8 <osalSysUnlockFromISR>
}
 8003dfc:	bf00      	nop
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8003e0a:	4b0d      	ldr	r3, [pc, #52]	; (8003e40 <VectorC4+0x3c>)
 8003e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8003e12:	480c      	ldr	r0, [pc, #48]	; (8003e44 <VectorC4+0x40>)
 8003e14:	f002 fa74 	bl	8006300 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8003e18:	4b09      	ldr	r3, [pc, #36]	; (8003e40 <VectorC4+0x3c>)
 8003e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e22:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	4806      	ldr	r0, [pc, #24]	; (8003e40 <VectorC4+0x3c>)
 8003e28:	f7ff ff22 	bl	8003c70 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8003e2c:	4805      	ldr	r0, [pc, #20]	; (8003e44 <VectorC4+0x40>)
 8003e2e:	f002 faa1 	bl	8006374 <__trace_isr_leave>
 8003e32:	f003 fda9 	bl	8007988 <__port_irq_epilogue>
}
 8003e36:	bf00      	nop
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	2400073c 	.word	0x2400073c
 8003e44:	0800e70c 	.word	0x0800e70c

08003e48 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8003e4e:	4b0d      	ldr	r3, [pc, #52]	; (8003e84 <VectorC8+0x3c>)
 8003e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8003e56:	480c      	ldr	r0, [pc, #48]	; (8003e88 <VectorC8+0x40>)
 8003e58:	f002 fa52 	bl	8006300 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8003e5c:	4b09      	ldr	r3, [pc, #36]	; (8003e84 <VectorC8+0x3c>)
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8003e66:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8003e68:	6879      	ldr	r1, [r7, #4]
 8003e6a:	4806      	ldr	r0, [pc, #24]	; (8003e84 <VectorC8+0x3c>)
 8003e6c:	f7ff ff80 	bl	8003d70 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8003e70:	4805      	ldr	r0, [pc, #20]	; (8003e88 <VectorC8+0x40>)
 8003e72:	f002 fa7f 	bl	8006374 <__trace_isr_leave>
 8003e76:	f003 fd87 	bl	8007988 <__port_irq_epilogue>
}
 8003e7a:	bf00      	nop
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	2400073c 	.word	0x2400073c
 8003e88:	0800e718 	.word	0x0800e718

08003e8c <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8003e90:	480c      	ldr	r0, [pc, #48]	; (8003ec4 <i2c_lld_init+0x38>)
 8003e92:	f7fd fd33 	bl	80018fc <i2cObjectInit>
  I2CD2.thread  = NULL;
 8003e96:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <i2c_lld_init+0x38>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8003e9c:	4b09      	ldr	r3, [pc, #36]	; (8003ec4 <i2c_lld_init+0x38>)
 8003e9e:	4a0a      	ldr	r2, [pc, #40]	; (8003ec8 <i2c_lld_init+0x3c>)
 8003ea0:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 8003ea2:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <i2c_lld_init+0x38>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8003ea8:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <i2c_lld_init+0x38>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8003eae:	2105      	movs	r1, #5
 8003eb0:	2021      	movs	r0, #33	; 0x21
 8003eb2:	f7fe fc43 	bl	800273c <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8003eb6:	2105      	movs	r1, #5
 8003eb8:	2022      	movs	r0, #34	; 0x22
 8003eba:	f7fe fc3f 	bl	800273c <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8003ebe:	bf00      	nop
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	2400073c 	.word	0x2400073c
 8003ec8:	40005800 	.word	0x40005800

08003ecc <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	2330      	movs	r3, #48	; 0x30
 8003ed4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f383 8811 	msr	BASEPRI, r3
}
 8003edc:	bf00      	nop
}
 8003ede:	bf00      	nop
}
 8003ee0:	bf00      	nop
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f383 8811 	msr	BASEPRI, r3
}
 8003efc:	bf00      	nop
}
 8003efe:	bf00      	nop
}
 8003f00:	bf00      	nop
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bc80      	pop	{r7}
 8003f0a:	4770      	bx	lr

08003f0c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8003f10:	f7ff ffdc 	bl	8003ecc <chSysLockFromISR>
}
 8003f14:	bf00      	nop
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8003f1c:	f7ff ffe6 	bl	8003eec <chSysUnlockFromISR>
}
 8003f20:	bf00      	nop
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f002 f8dd 	bl	80060ec <chSysPolledDelayX>
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 8003f3a:	b480      	push	{r7}
 8003f3c:	b085      	sub	sp, #20
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f48:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	e040      	b.n	8003fd2 <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	3348      	adds	r3, #72	; 0x48
 8003f56:	015b      	lsls	r3, r3, #5
 8003f58:	4413      	add	r3, r2
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	da0d      	bge.n	8003f7c <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3348      	adds	r3, #72	; 0x48
 8003f66:	015b      	lsls	r3, r3, #5
 8003f68:	4413      	add	r3, r2
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003f70:	68b9      	ldr	r1, [r7, #8]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	3348      	adds	r3, #72	; 0x48
 8003f76:	015b      	lsls	r3, r3, #5
 8003f78:	440b      	add	r3, r1
 8003f7a:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3358      	adds	r3, #88	; 0x58
 8003f82:	015b      	lsls	r3, r3, #5
 8003f84:	4413      	add	r3, r2
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	da0d      	bge.n	8003fa8 <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	3358      	adds	r3, #88	; 0x58
 8003f92:	015b      	lsls	r3, r3, #5
 8003f94:	4413      	add	r3, r2
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003f9c:	68b9      	ldr	r1, [r7, #8]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3358      	adds	r3, #88	; 0x58
 8003fa2:	015b      	lsls	r3, r3, #5
 8003fa4:	440b      	add	r3, r1
 8003fa6:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	015b      	lsls	r3, r3, #5
 8003fae:	4413      	add	r3, r2
 8003fb0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8003fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb8:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	015b      	lsls	r3, r3, #5
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8003fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8003fca:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d9b7      	bls.n	8003f50 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8003fe6:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 8003fea:	bf00      	nop
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr

08003ff4 <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004002:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004004:	2300      	movs	r3, #0
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	e02b      	b.n	8004062 <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	3302      	adds	r3, #2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4413      	add	r3, r2
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00b      	beq.n	8004034 <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	3310      	adds	r3, #16
 8004026:	2101      	movs	r1, #1
 8004028:	fa01 f303 	lsl.w	r3, r1, r3
 800402c:	431a      	orrs	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3302      	adds	r3, #2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4413      	add	r3, r2
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00a      	beq.n	800405c <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 800404c:	2101      	movs	r1, #1
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	fa01 f303 	lsl.w	r3, r1, r3
 8004054:	431a      	orrs	r2, r3
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	3301      	adds	r3, #1
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	429a      	cmp	r2, r3
 800406e:	d9cc      	bls.n	800400a <otg_enable_ep+0x16>
    }
  }
}
 8004070:	bf00      	nop
 8004072:	bf00      	nop
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr

0800407c <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408a:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2210      	movs	r2, #16
 8004090:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8004092:	bf00      	nop
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f9      	bne.n	8004094 <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80040a0:	2012      	movs	r0, #18
 80040a2:	f7ff ff3f 	bl	8003f24 <osalSysPolledDelayX>
}
 80040a6:	bf00      	nop
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b084      	sub	sp, #16
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040be:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	019b      	lsls	r3, r3, #6
 80040c4:	f043 0220 	orr.w	r2, r3, #32
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80040cc:	bf00      	nop
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	f003 0320 	and.w	r3, r3, #32
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f9      	bne.n	80040ce <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80040da:	2012      	movs	r0, #18
 80040dc:	f7ff ff22 	bl	8003f24 <osalSysPolledDelayX>
}
 80040e0:	bf00      	nop
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004118:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	441a      	add	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 800412a:	68fb      	ldr	r3, [r7, #12]
}
 800412c:	4618      	mov	r0, r3
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	bc80      	pop	{r7}
 8004134:	4770      	bx	lr

08004136 <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8004136:	b480      	push	{r7}
 8004138:	b085      	sub	sp, #20
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b04      	cmp	r3, #4
 800414e:	d906      	bls.n	800415e <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3b04      	subs	r3, #4
 8004154:	607b      	str	r3, [r7, #4]
    buf += 4;
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	3304      	adds	r3, #4
 800415a:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 800415c:	e7f1      	b.n	8004142 <otg_fifo_write_from_buffer+0xc>
      break;
 800415e:	bf00      	nop
  }
}
 8004160:	bf00      	nop
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr

0800416a <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 800416a:	b480      	push	{r7}
 800416c:	b087      	sub	sp, #28
 800416e:	af00      	add	r7, sp, #0
 8004170:	60f8      	str	r0, [r7, #12]
 8004172:	60b9      	str	r1, [r7, #8]
 8004174:	607a      	str	r2, [r7, #4]
 8004176:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8004178:	2300      	movs	r3, #0
 800417a:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8004180:	e017      	b.n	80041b2 <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d102      	bne.n	8004192 <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	429a      	cmp	r2, r3
 8004198:	d208      	bcs.n	80041ac <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	60ba      	str	r2, [r7, #8]
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	0a1b      	lsrs	r3, r3, #8
 80041aa:	617b      	str	r3, [r7, #20]
    }
    i++;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	3301      	adds	r3, #1
 80041b0:	613b      	str	r3, [r7, #16]
  while (i < n) {
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d3e3      	bcc.n	8004182 <otg_fifo_read_to_buffer+0x18>
  }
}
 80041ba:	bf00      	nop
 80041bc:	bf00      	nop
 80041be:	371c      	adds	r7, #28
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc80      	pop	{r7}
 80041c4:	4770      	bx	lr

080041c6 <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b086      	sub	sp, #24
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	091b      	lsrs	r3, r3, #4
 80041dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041e0:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f003 030f 	and.w	r3, r3, #15
 80041e8:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 80041f0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80041f4:	d01b      	beq.n	800422e <otg_rxfifo_handler+0x68>
 80041f6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80041fa:	f200 809a 	bhi.w	8004332 <otg_rxfifo_handler+0x16c>
 80041fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004202:	f000 8098 	beq.w	8004336 <otg_rxfifo_handler+0x170>
 8004206:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800420a:	f200 8092 	bhi.w	8004332 <otg_rxfifo_handler+0x16c>
 800420e:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004212:	f000 8092 	beq.w	800433a <otg_rxfifo_handler+0x174>
 8004216:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800421a:	f200 808a 	bhi.w	8004332 <otg_rxfifo_handler+0x16c>
 800421e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004222:	f000 808c 	beq.w	800433e <otg_rxfifo_handler+0x178>
 8004226:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800422a:	d011      	beq.n	8004250 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 800422c:	e081      	b.n	8004332 <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004234:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	3302      	adds	r3, #2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	6a19      	ldr	r1, [r3, #32]
 8004246:	2308      	movs	r3, #8
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	f7ff ff8e 	bl	800416a <otg_fifo_read_to_buffer>
    break;
 800424e:	e077      	b.n	8004340 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3302      	adds	r3, #2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4413      	add	r3, r2
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	6879      	ldr	r1, [r7, #4]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	3302      	adds	r3, #2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	440b      	add	r3, r1
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800427a:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	3302      	adds	r3, #2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800428c:	6899      	ldr	r1, [r3, #8]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	f7ff ff6a 	bl	800416a <otg_fifo_read_to_buffer>
    if (n < max) {
 8004296:	693a      	ldr	r2, [r7, #16]
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	429a      	cmp	r2, r3
 800429c:	d224      	bcs.n	80042e8 <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	3302      	adds	r3, #2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	6899      	ldr	r1, [r3, #8]
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	3302      	adds	r3, #2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	4413      	add	r3, r2
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	440a      	add	r2, r1
 80042c0:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	3302      	adds	r3, #2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	6859      	ldr	r1, [r3, #4]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	3302      	adds	r3, #2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	440a      	add	r2, r1
 80042e4:	605a      	str	r2, [r3, #4]
    break;
 80042e6:	e02b      	b.n	8004340 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	3302      	adds	r3, #2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	4413      	add	r3, r2
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	6899      	ldr	r1, [r3, #8]
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	3302      	adds	r3, #2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	440a      	add	r2, r1
 800430a:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	3302      	adds	r3, #2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	6859      	ldr	r1, [r3, #4]
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3302      	adds	r3, #2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	440a      	add	r2, r1
 800432e:	605a      	str	r2, [r3, #4]
    break;
 8004330:	e006      	b.n	8004340 <otg_rxfifo_handler+0x17a>
    break;
 8004332:	bf00      	nop
 8004334:	e004      	b.n	8004340 <otg_rxfifo_handler+0x17a>
    break;
 8004336:	bf00      	nop
 8004338:	e002      	b.n	8004340 <otg_rxfifo_handler+0x17a>
    break;
 800433a:	bf00      	nop
 800433c:	e000      	b.n	8004340 <otg_rxfifo_handler+0x17a>
    break;
 800433e:	bf00      	nop
  }
}
 8004340:	bf00      	nop
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	460b      	mov	r3, r1
 8004352:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8004354:	78fb      	ldrb	r3, [r7, #3]
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	3302      	adds	r3, #2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	78fb      	ldrb	r3, [r7, #3]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	3302      	adds	r3, #2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d311      	bcc.n	800439c <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437e:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8004382:	78fb      	ldrb	r3, [r7, #3]
 8004384:	2201      	movs	r2, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	43da      	mvns	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004392:	400a      	ands	r2, r1
 8004394:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 8004398:	2301      	movs	r3, #1
 800439a:	e06c      	b.n	8004476 <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 800439c:	78fb      	ldrb	r3, [r7, #3]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	3302      	adds	r3, #2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	78fb      	ldrb	r3, [r7, #3]
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	3302      	adds	r3, #2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	3302      	adds	r3, #2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	8a1b      	ldrh	r3, [r3, #16]
 80043ce:	461a      	mov	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d907      	bls.n	80043e6 <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	3302      	adds	r3, #2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4413      	add	r3, r2
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	8a1b      	ldrh	r3, [r3, #16]
 80043e4:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80043ec:	78fb      	ldrb	r3, [r7, #3]
 80043ee:	015b      	lsls	r3, r3, #5
 80043f0:	4413      	add	r3, r2
 80043f2:	f603 1318 	addw	r3, r3, #2328	; 0x918
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d901      	bls.n	8004406 <otg_txfifo_handler+0xbe>
      return false;
 8004402:	2300      	movs	r3, #0
 8004404:	e037      	b.n	8004476 <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800440c:	78fb      	ldrb	r3, [r7, #3]
 800440e:	3301      	adds	r3, #1
 8004410:	031b      	lsls	r3, r3, #12
 8004412:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8004414:	78fb      	ldrb	r3, [r7, #3]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	3302      	adds	r3, #2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4619      	mov	r1, r3
 8004428:	f7ff fe85 	bl	8004136 <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 800442c:	78fb      	ldrb	r3, [r7, #3]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	3302      	adds	r3, #2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	6899      	ldr	r1, [r3, #8]
 800443c:	78fb      	ldrb	r3, [r7, #3]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	3302      	adds	r3, #2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4413      	add	r3, r2
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	440a      	add	r2, r1
 800444e:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	3302      	adds	r3, #2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	6859      	ldr	r1, [r3, #4]
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	3302      	adds	r3, #2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	440a      	add	r2, r1
 8004472:	605a      	str	r2, [r3, #4]
  while (true) {
 8004474:	e76e      	b.n	8004354 <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800447e:	b580      	push	{r7, lr}
 8004480:	b086      	sub	sp, #24
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
 8004486:	460b      	mov	r3, r1
 8004488:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8004492:	78fb      	ldrb	r3, [r7, #3]
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	015b      	lsls	r3, r3, #5
 8004498:	4413      	add	r3, r2
 800449a:	f603 1308 	addw	r3, r3, #2312	; 0x908
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	015b      	lsls	r3, r3, #5
 80044a8:	4413      	add	r3, r2
 80044aa:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d04b      	beq.n	8004554 <otg_epin_handler+0xd6>
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d044      	beq.n	8004554 <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80044ca:	78fb      	ldrb	r3, [r7, #3]
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	3302      	adds	r3, #2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4413      	add	r3, r2
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d213      	bcs.n	800450e <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	1ad2      	subs	r2, r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 80044fa:	f7ff fd07 	bl	8003f0c <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 80044fe:	78fb      	ldrb	r3, [r7, #3]
 8004500:	4619      	mov	r1, r3
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fce8 	bl	8004ed8 <usb_lld_start_in>
      osalSysUnlockFromISR();
 8004508:	f7ff fd06 	bl	8003f18 <osalSysUnlockFromISR>
 800450c:	e022      	b.n	8004554 <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	891b      	ldrh	r3, [r3, #8]
 8004512:	b21a      	sxth	r2, r3
 8004514:	78fb      	ldrb	r3, [r7, #3]
 8004516:	2101      	movs	r1, #1
 8004518:	fa01 f303 	lsl.w	r3, r1, r3
 800451c:	b21b      	sxth	r3, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	b21b      	sxth	r3, r3
 8004522:	4013      	ands	r3, r2
 8004524:	b21b      	sxth	r3, r3
 8004526:	b29a      	uxth	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	811a      	strh	r2, [r3, #8]
 800452c:	78fb      	ldrb	r3, [r7, #3]
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	3302      	adds	r3, #2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <otg_epin_handler+0xd6>
 800453e:	78fb      	ldrb	r3, [r7, #3]
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	3302      	adds	r3, #2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4413      	add	r3, r2
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	78fa      	ldrb	r2, [r7, #3]
 800454e:	4611      	mov	r1, r2
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00e      	beq.n	800457c <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	2101      	movs	r1, #1
 8004568:	fa01 f303 	lsl.w	r3, r1, r3
 800456c:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 800456e:	2b00      	cmp	r3, #0
 8004570:	d004      	beq.n	800457c <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 8004572:	78fb      	ldrb	r3, [r7, #3]
 8004574:	4619      	mov	r1, r3
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7ff fee6 	bl	8004348 <otg_txfifo_handler>
  }
}
 800457c:	bf00      	nop
 800457e:	3718      	adds	r7, #24
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004596:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	015b      	lsls	r3, r3, #5
 800459e:	4413      	add	r3, r2
 80045a0:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80045a8:	78fb      	ldrb	r3, [r7, #3]
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	015b      	lsls	r3, r3, #5
 80045ae:	4413      	add	r3, r2
 80045b0:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d011      	beq.n	80045e6 <otg_epout_handler+0x62>
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80045c8:	f003 0308 	and.w	r3, r3, #8
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00a      	beq.n	80045e6 <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 80045d0:	78fb      	ldrb	r3, [r7, #3]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	3302      	adds	r3, #2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	78fa      	ldrb	r2, [r7, #3]
 80045e0:	4611      	mov	r1, r2
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f003 0301 	and.w	r3, r3, #1
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d05e      	beq.n	80046ae <otg_epout_handler+0x12a>
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d057      	beq.n	80046ae <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 80045fe:	78fb      	ldrb	r3, [r7, #3]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	3302      	adds	r3, #2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	4413      	add	r3, r2
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 800460e:	78fb      	ldrb	r3, [r7, #3]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d129      	bne.n	8004668 <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	78fb      	ldrb	r3, [r7, #3]
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	3302      	adds	r3, #2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	440b      	add	r3, r1
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	8a5b      	ldrh	r3, [r3, #18]
 8004626:	fbb2 f1f3 	udiv	r1, r2, r3
 800462a:	fb01 f303 	mul.w	r3, r1, r3
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b00      	cmp	r3, #0
 8004632:	d119      	bne.n	8004668 <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800463c:	429a      	cmp	r2, r3
 800463e:	d213      	bcs.n	8004668 <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	1ad2      	subs	r2, r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 8004654:	f7ff fc5a 	bl	8003f0c <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 8004658:	78fb      	ldrb	r3, [r7, #3]
 800465a:	4619      	mov	r1, r3
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 fb9c 	bl	8004d9a <usb_lld_start_out>
        osalSysUnlockFromISR();
 8004662:	f7ff fc59 	bl	8003f18 <osalSysUnlockFromISR>
        return;
 8004666:	e022      	b.n	80046ae <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	895b      	ldrh	r3, [r3, #10]
 800466c:	b21a      	sxth	r2, r3
 800466e:	78fb      	ldrb	r3, [r7, #3]
 8004670:	2101      	movs	r1, #1
 8004672:	fa01 f303 	lsl.w	r3, r1, r3
 8004676:	b21b      	sxth	r3, r3
 8004678:	43db      	mvns	r3, r3
 800467a:	b21b      	sxth	r3, r3
 800467c:	4013      	ands	r3, r2
 800467e:	b21b      	sxth	r3, r3
 8004680:	b29a      	uxth	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	815a      	strh	r2, [r3, #10]
 8004686:	78fb      	ldrb	r3, [r7, #3]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	3302      	adds	r3, #2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4413      	add	r3, r2
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00a      	beq.n	80046ae <otg_epout_handler+0x12a>
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	3302      	adds	r3, #2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	78fa      	ldrb	r2, [r7, #3]
 80046a8:	4611      	mov	r1, r2
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	4798      	blx	r3
  }
}
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c2:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80046c4:	2300      	movs	r3, #0
 80046c6:	73fb      	strb	r3, [r7, #15]
 80046c8:	e054      	b.n	8004774 <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	3348      	adds	r3, #72	; 0x48
 80046d0:	015b      	lsls	r3, r3, #5
 80046d2:	4413      	add	r3, r2
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80046da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80046de:	d146      	bne.n	800476e <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	3348      	adds	r3, #72	; 0x48
 80046e6:	015b      	lsls	r3, r3, #5
 80046e8:	4413      	add	r3, r2
 80046ea:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	da3e      	bge.n	800476e <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	3348      	adds	r3, #72	; 0x48
 80046f6:	015b      	lsls	r3, r3, #5
 80046f8:	4413      	add	r3, r2
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
 80046fe:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 8004702:	68b9      	ldr	r1, [r7, #8]
 8004704:	3348      	adds	r3, #72	; 0x48
 8004706:	015b      	lsls	r3, r3, #5
 8004708:	440b      	add	r3, r1
 800470a:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800470c:	bf00      	nop
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	3348      	adds	r3, #72	; 0x48
 8004714:	015b      	lsls	r3, r3, #5
 8004716:	4413      	add	r3, r2
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	dbf7      	blt.n	800470e <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 800471e:	7bfb      	ldrb	r3, [r7, #15]
 8004720:	4619      	mov	r1, r3
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7ff fcc3 	bl	80040ae <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	891b      	ldrh	r3, [r3, #8]
 800472c:	b21a      	sxth	r2, r3
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	2101      	movs	r1, #1
 8004732:	fa01 f303 	lsl.w	r3, r1, r3
 8004736:	b21b      	sxth	r3, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	b21b      	sxth	r3, r3
 800473c:	4013      	ands	r3, r2
 800473e:	b21b      	sxth	r3, r3
 8004740:	b29a      	uxth	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	811a      	strh	r2, [r3, #8]
 8004746:	7bfb      	ldrb	r3, [r7, #15]
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	3302      	adds	r3, #2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4413      	add	r3, r2
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00a      	beq.n	800476e <otg_isoc_in_failed_handler+0xba>
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	3302      	adds	r3, #2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	7bfa      	ldrb	r2, [r7, #15]
 8004768:	4611      	mov	r1, r2
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800476e:	7bfb      	ldrb	r3, [r7, #15]
 8004770:	3301      	adds	r3, #1
 8004772:	73fb      	strb	r3, [r7, #15]
 8004774:	7bfa      	ldrb	r2, [r7, #15]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	429a      	cmp	r2, r3
 8004780:	d9a3      	bls.n	80046ca <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 8004782:	bf00      	nop
 8004784:	bf00      	nop
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479a:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800479c:	2300      	movs	r3, #0
 800479e:	73fb      	strb	r3, [r7, #15]
 80047a0:	e038      	b.n	8004814 <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	3358      	adds	r3, #88	; 0x58
 80047a8:	015b      	lsls	r3, r3, #5
 80047aa:	4413      	add	r3, r2
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80047b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80047b6:	d12a      	bne.n	800480e <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	3358      	adds	r3, #88	; 0x58
 80047be:	015b      	lsls	r3, r3, #5
 80047c0:	4413      	add	r3, r2
 80047c2:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	da22      	bge.n	800480e <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	895b      	ldrh	r3, [r3, #10]
 80047cc:	b21a      	sxth	r2, r3
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
 80047d0:	2101      	movs	r1, #1
 80047d2:	fa01 f303 	lsl.w	r3, r1, r3
 80047d6:	b21b      	sxth	r3, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	b21b      	sxth	r3, r3
 80047dc:	4013      	ands	r3, r2
 80047de:	b21b      	sxth	r3, r3
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	815a      	strh	r2, [r3, #10]
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	3302      	adds	r3, #2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	4413      	add	r3, r2
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00a      	beq.n	800480e <otg_isoc_out_failed_handler+0x82>
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	3302      	adds	r3, #2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	7bfa      	ldrb	r2, [r7, #15]
 8004808:	4611      	mov	r1, r2
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800480e:	7bfb      	ldrb	r3, [r7, #15]
 8004810:	3301      	adds	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
 8004814:	7bfa      	ldrb	r2, [r7, #15]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	429a      	cmp	r2, r3
 8004820:	d9bf      	bls.n	80047a2 <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 8004822:	bf00      	nop
 8004824:	bf00      	nop
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800483a:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 800483c:	2340      	movs	r3, #64	; 0x40
 800483e:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	4013      	ands	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7fd fd02 	bl	800226a <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 8004866:	e147      	b.n	8004af8 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2b00      	cmp	r3, #0
 800486c:	da1c      	bge.n	80048a8 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004874:	f003 0303 	and.w	r3, r3, #3
 8004878:	2b00      	cmp	r3, #0
 800487a:	d007      	beq.n	800488c <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004882:	f023 0203 	bic.w	r2, r3, #3
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7ff fbb1 	bl	8003ff4 <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8004898:	f023 0201 	bic.w	r2, r3, #1
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7fd fd45 	bl	8002332 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d005      	beq.n	80048be <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff fb41 	bl	8003f3a <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f7fd fd15 	bl	80022e8 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d017      	beq.n	80048f8 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80048ce:	f003 0306 	and.w	r3, r3, #6
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d108      	bne.n	80048e8 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80048de:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	60da      	str	r2, [r3, #12]
 80048e6:	e007      	b.n	80048f8 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80048f0:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d026      	beq.n	8004950 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d105      	bne.n	8004918 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f023 0208 	bic.w	r2, r3, #8
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b05      	cmp	r3, #5
 800491e:	d10a      	bne.n	8004936 <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004926:	f023 0203 	bic.w	r2, r3, #3
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7fd fcfe 	bl	8002332 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7ff fb5c 	bl	8003ff4 <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d004      	beq.n	8004950 <usb_lld_serve_interrupt+0x124>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7ff feaa 	bl	80046b4 <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7ff ff0e 	bl	800478c <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8004976:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d050      	beq.n	8004a24 <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 800498c:	2100      	movs	r1, #0
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7ff fdf8 	bl	8004584 <otg_epout_handler>
    if (src & (1 << 17))
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d003      	beq.n	80049a6 <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 800499e:	2101      	movs	r1, #1
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff fdef 	bl	8004584 <otg_epout_handler>
    if (src & (1 << 18))
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 80049b0:	2102      	movs	r1, #2
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7ff fde6 	bl	8004584 <otg_epout_handler>
    if (src & (1 << 19))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 80049c2:	2103      	movs	r1, #3
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff fddd 	bl	8004584 <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 80049d4:	2104      	movs	r1, #4
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7ff fdd4 	bl	8004584 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 80049e6:	2105      	movs	r1, #5
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff fdcb 	bl	8004584 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 80049f8:	2106      	movs	r1, #6
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7ff fdc2 	bl	8004584 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8004a0a:	2107      	movs	r1, #7
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff fdb9 	bl	8004584 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8004a1c:	2108      	movs	r1, #8
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff fdb0 	bl	8004584 <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d050      	beq.n	8004ad0 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8004a38:	2100      	movs	r1, #0
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7ff fd1f 	bl	800447e <otg_epin_handler>
    if (src & (1 << 1))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7ff fd16 	bl	800447e <otg_epin_handler>
    if (src & (1 << 2))
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8004a5c:	2102      	movs	r1, #2
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7ff fd0d 	bl	800447e <otg_epin_handler>
    if (src & (1 << 3))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 0308 	and.w	r3, r3, #8
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8004a6e:	2103      	movs	r1, #3
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff fd04 	bl	800447e <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f003 0310 	and.w	r3, r3, #16
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8004a80:	2104      	movs	r1, #4
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7ff fcfb 	bl	800447e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 8004a92:	2105      	movs	r1, #5
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff fcf2 	bl	800447e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d003      	beq.n	8004aac <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 8004aa4:	2106      	movs	r1, #6
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff fce9 	bl	800447e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 8004ab6:	2107      	movs	r1, #7
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff fce0 	bl	800447e <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8004ac8:	2108      	movs	r1, #8
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff fcd7 	bl	800447e <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f003 0310 	and.w	r3, r3, #16
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d002      	beq.n	8004ae0 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f7ff fb73 	bl	80041c6 <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <usb_lld_serve_interrupt+0x2d4>)
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d006      	beq.n	8004af8 <usb_lld_serve_interrupt+0x2cc>
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	3b01      	subs	r3, #1
 8004aee:	617b      	str	r3, [r7, #20]
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d000      	beq.n	8004af8 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 8004af6:	e6a3      	b.n	8004840 <usb_lld_serve_interrupt+0x14>
}
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	04000030 	.word	0x04000030

08004b04 <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8004b08:	4806      	ldr	r0, [pc, #24]	; (8004b24 <Vector1D4+0x20>)
 8004b0a:	f001 fbf9 	bl	8006300 <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8004b0e:	4806      	ldr	r0, [pc, #24]	; (8004b28 <Vector1D4+0x24>)
 8004b10:	f7ff fe8c 	bl	800482c <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004b14:	4803      	ldr	r0, [pc, #12]	; (8004b24 <Vector1D4+0x20>)
 8004b16:	f001 fc2d 	bl	8006374 <__trace_isr_leave>
 8004b1a:	f002 ff35 	bl	8007988 <__port_irq_epilogue>
}
 8004b1e:	bf00      	nop
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	0800e754 	.word	0x0800e754
 8004b28:	24000778 	.word	0x24000778

08004b2c <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8004b30:	4806      	ldr	r0, [pc, #24]	; (8004b4c <usb_lld_init+0x20>)
 8004b32:	f7fd faed 	bl	8002110 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8004b36:	4b05      	ldr	r3, [pc, #20]	; (8004b4c <usb_lld_init+0x20>)
 8004b38:	4a05      	ldr	r2, [pc, #20]	; (8004b50 <usb_lld_init+0x24>)
 8004b3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8004b3e:	4b03      	ldr	r3, [pc, #12]	; (8004b4c <usb_lld_init+0x20>)
 8004b40:	4a04      	ldr	r2, [pc, #16]	; (8004b54 <usb_lld_init+0x28>)
 8004b42:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8004b46:	bf00      	nop
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	24000778 	.word	0x24000778
 8004b50:	40080000 	.word	0x40080000
 8004b54:	0800e748 	.word	0x0800e748

08004b58 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8004b58:	b590      	push	{r4, r7, lr}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b66:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8004b68:	2100      	movs	r1, #0
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7ff fa9f 	bl	80040ae <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004b7e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	e024      	b.n	8004bd2 <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8004b88:	68ba      	ldr	r2, [r7, #8]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	3348      	adds	r3, #72	; 0x48
 8004b8e:	015b      	lsls	r3, r3, #5
 8004b90:	4413      	add	r3, r2
 8004b92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b96:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	3358      	adds	r3, #88	; 0x58
 8004b9e:	015b      	lsls	r3, r3, #5
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004ba6:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	015b      	lsls	r3, r3, #5
 8004bae:	4413      	add	r3, r2
 8004bb0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb8:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	015b      	lsls	r3, r3, #5
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bca:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d9d3      	bls.n	8004b88 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f7ff fa81 	bl	80040e8 <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7ff fa42 	bl	800407c <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004bfe:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	699a      	ldr	r2, [r3, #24]
 8004c0c:	4b1d      	ldr	r3, [pc, #116]	; (8004c84 <usb_lld_reset+0x12c>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2209      	movs	r2, #9
 8004c18:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2209      	movs	r2, #9
 8004c20:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a18      	ldr	r2, [pc, #96]	; (8004c88 <usb_lld_reset+0x130>)
 8004c28:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8004c30:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8004c34:	2340      	movs	r3, #64	; 0x40
 8004c36:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8004c38:	4b14      	ldr	r3, [pc, #80]	; (8004c8c <usb_lld_reset+0x134>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8004c4a:	2340      	movs	r3, #64	; 0x40
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	4b0f      	ldr	r3, [pc, #60]	; (8004c8c <usb_lld_reset+0x134>)
 8004c50:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8004c52:	68ba      	ldr	r2, [r7, #8]
 8004c54:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004c58:	2340      	movs	r3, #64	; 0x40
 8004c5a:	089b      	lsrs	r3, r3, #2
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	041b      	lsls	r3, r3, #16
 8004c60:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8004c62:	2340      	movs	r3, #64	; 0x40
 8004c64:	089b      	lsrs	r3, r3, #2
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	4619      	mov	r1, r3
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7ff fa4c 	bl	8004108 <otg_ram_alloc>
 8004c70:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004c72:	ea44 0203 	orr.w	r2, r4, r3
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8004c7a:	bf00      	nop
 8004c7c:	3714      	adds	r7, #20
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd90      	pop	{r4, r7, pc}
 8004c82:	bf00      	nop
 8004c84:	000c0010 	.word	0x000c0010
 8004c88:	0800e724 	.word	0x0800e724
 8004c8c:	10008000 	.word	0x10008000

08004c90 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9e:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004ca6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8004cb0:	0112      	lsls	r2, r2, #4
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8004cba:	bf00      	nop
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7ff fa0b 	bl	80040e8 <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7ff f931 	bl	8003f3a <otg_disable_ep>
}
 8004cd8:	bf00      	nop
 8004cda:	3708      	adds	r7, #8
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004cf2:	78fb      	ldrb	r3, [r7, #3]
 8004cf4:	3358      	adds	r3, #88	; 0x58
 8004cf6:	015b      	lsls	r3, r3, #5
 8004cf8:	4413      	add	r3, r2
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	e007      	b.n	8004d1c <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e000      	b.n	8004d1c <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8004d1a:	2302      	movs	r3, #2
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bc80      	pop	{r7}
 8004d24:	4770      	bx	lr

08004d26 <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8004d26:	b480      	push	{r7}
 8004d28:	b085      	sub	sp, #20
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
 8004d2e:	460b      	mov	r3, r1
 8004d30:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	3348      	adds	r3, #72	; 0x48
 8004d3c:	015b      	lsls	r3, r3, #5
 8004d3e:	4413      	add	r3, r2
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	e007      	b.n	8004d62 <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e000      	b.n	8004d62 <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8004d60:	2302      	movs	r3, #2
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr

08004d6c <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	460b      	mov	r3, r1
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8004d7a:	7afb      	ldrb	r3, [r7, #11]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	3302      	adds	r3, #2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	2208      	movs	r2, #8
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f7fb fb3d 	bl	800040c <memcpy>
}
 8004d92:	bf00      	nop
 8004d94:	3710      	adds	r7, #16
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8004d9a:	b480      	push	{r7}
 8004d9c:	b087      	sub	sp, #28
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
 8004da2:	460b      	mov	r3, r1
 8004da4:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8004da6:	78fb      	ldrb	r3, [r7, #3]
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	3302      	adds	r3, #2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8004dbe:	78fb      	ldrb	r3, [r7, #3]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d106      	bne.n	8004dd2 <usb_lld_start_out+0x38>
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b40      	cmp	r3, #64	; 0x40
 8004dca:	d902      	bls.n	8004dd2 <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	2240      	movs	r2, #64	; 0x40
 8004dd0:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	78fb      	ldrb	r3, [r7, #3]
 8004dd8:	6879      	ldr	r1, [r7, #4]
 8004dda:	3302      	adds	r3, #2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	440b      	add	r3, r1
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	8a5b      	ldrh	r3, [r3, #18]
 8004de4:	4413      	add	r3, r2
 8004de6:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8004de8:	78fb      	ldrb	r3, [r7, #3]
 8004dea:	6879      	ldr	r1, [r7, #4]
 8004dec:	3302      	adds	r3, #2
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	440b      	add	r3, r1
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8004df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfa:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8004dfc:	78fb      	ldrb	r3, [r7, #3]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	3302      	adds	r3, #2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4413      	add	r3, r2
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	8a5b      	ldrh	r3, [r3, #18]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	fb02 f303 	mul.w	r3, r2, r3
 8004e12:	3303      	adds	r3, #3
 8004e14:	f023 0303 	bic.w	r3, r3, #3
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	04da      	lsls	r2, r3, #19
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004e28:	78fb      	ldrb	r3, [r7, #3]
 8004e2a:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8004e2e:	015b      	lsls	r3, r3, #5
 8004e30:	440b      	add	r3, r1
 8004e32:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8004e36:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8004e38:	78fb      	ldrb	r3, [r7, #3]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d12d      	bne.n	8004eaa <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e54:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d012      	beq.n	8004e86 <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e66:	78fb      	ldrb	r3, [r7, #3]
 8004e68:	3358      	adds	r3, #88	; 0x58
 8004e6a:	015b      	lsls	r3, r3, #5
 8004e6c:	4413      	add	r3, r2
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004e76:	78fb      	ldrb	r3, [r7, #3]
 8004e78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e7c:	3358      	adds	r3, #88	; 0x58
 8004e7e:	015b      	lsls	r3, r3, #5
 8004e80:	440b      	add	r3, r1
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	e011      	b.n	8004eaa <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e8c:	78fb      	ldrb	r3, [r7, #3]
 8004e8e:	3358      	adds	r3, #88	; 0x58
 8004e90:	015b      	lsls	r3, r3, #5
 8004e92:	4413      	add	r3, r2
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004e9c:	78fb      	ldrb	r3, [r7, #3]
 8004e9e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004ea2:	3358      	adds	r3, #88	; 0x58
 8004ea4:	015b      	lsls	r3, r3, #5
 8004ea6:	440b      	add	r3, r1
 8004ea8:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	3358      	adds	r3, #88	; 0x58
 8004eb4:	015b      	lsls	r3, r3, #5
 8004eb6:	4413      	add	r3, r2
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8004ec6:	3358      	adds	r3, #88	; 0x58
 8004ec8:	015b      	lsls	r3, r3, #5
 8004eca:	440b      	add	r3, r1
 8004ecc:	601a      	str	r2, [r3, #0]
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bc80      	pop	{r7}
 8004ed6:	4770      	bx	lr

08004ed8 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	3302      	adds	r3, #2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10b      	bne.n	8004f1c <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	015b      	lsls	r3, r3, #5
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8004f14:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004f18:	601a      	str	r2, [r3, #0]
 8004f1a:	e02e      	b.n	8004f7a <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8004f1c:	78fb      	ldrb	r3, [r7, #3]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d106      	bne.n	8004f30 <usb_lld_start_in+0x58>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2b40      	cmp	r3, #64	; 0x40
 8004f28:	d902      	bls.n	8004f30 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2240      	movs	r2, #64	; 0x40
 8004f2e:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	3302      	adds	r3, #2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	8a1b      	ldrh	r3, [r3, #16]
 8004f42:	4413      	add	r3, r2
 8004f44:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8004f46:	78fb      	ldrb	r3, [r7, #3]
 8004f48:	6879      	ldr	r1, [r7, #4]
 8004f4a:	3302      	adds	r3, #2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8004f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f58:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8004f62:	431a      	orrs	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004f6a:	78fb      	ldrb	r3, [r7, #3]
 8004f6c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004f70:	015b      	lsls	r3, r3, #5
 8004f72:	440b      	add	r3, r1
 8004f74:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8004f78:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8004f7a:	78fb      	ldrb	r3, [r7, #3]
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	3302      	adds	r3, #2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	4413      	add	r3, r2
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0303 	and.w	r3, r3, #3
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d12d      	bne.n	8004fec <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f96:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d012      	beq.n	8004fc8 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	3348      	adds	r3, #72	; 0x48
 8004fac:	015b      	lsls	r3, r3, #5
 8004fae:	4413      	add	r3, r2
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004fbe:	3348      	adds	r3, #72	; 0x48
 8004fc0:	015b      	lsls	r3, r3, #5
 8004fc2:	440b      	add	r3, r1
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	e011      	b.n	8004fec <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004fce:	78fb      	ldrb	r3, [r7, #3]
 8004fd0:	3348      	adds	r3, #72	; 0x48
 8004fd2:	015b      	lsls	r3, r3, #5
 8004fd4:	4413      	add	r3, r2
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004fde:	78fb      	ldrb	r3, [r7, #3]
 8004fe0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004fe4:	3348      	adds	r3, #72	; 0x48
 8004fe6:	015b      	lsls	r3, r3, #5
 8004fe8:	440b      	add	r3, r1
 8004fea:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ff2:	78fb      	ldrb	r3, [r7, #3]
 8004ff4:	3348      	adds	r3, #72	; 0x48
 8004ff6:	015b      	lsls	r3, r3, #5
 8004ff8:	4413      	add	r3, r2
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005008:	3348      	adds	r3, #72	; 0x48
 800500a:	015b      	lsls	r3, r3, #5
 800500c:	440b      	add	r3, r1
 800500e:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005016:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800501a:	78fb      	ldrb	r3, [r7, #3]
 800501c:	2201      	movs	r2, #1
 800501e:	409a      	lsls	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005026:	430a      	orrs	r2, r1
 8005028:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	bc80      	pop	{r7}
 8005034:	4770      	bx	lr

08005036 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8005036:	b480      	push	{r7}
 8005038:	b083      	sub	sp, #12
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
 800503e:	460b      	mov	r3, r1
 8005040:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005048:	78fb      	ldrb	r3, [r7, #3]
 800504a:	3358      	adds	r3, #88	; 0x58
 800504c:	015b      	lsls	r3, r3, #5
 800504e:	4413      	add	r3, r2
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005058:	78fb      	ldrb	r3, [r7, #3]
 800505a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800505e:	3358      	adds	r3, #88	; 0x58
 8005060:	015b      	lsls	r3, r3, #5
 8005062:	440b      	add	r3, r1
 8005064:	601a      	str	r2, [r3, #0]
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr

08005070 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005082:	78fb      	ldrb	r3, [r7, #3]
 8005084:	3348      	adds	r3, #72	; 0x48
 8005086:	015b      	lsls	r3, r3, #5
 8005088:	4413      	add	r3, r2
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005092:	78fb      	ldrb	r3, [r7, #3]
 8005094:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005098:	3348      	adds	r3, #72	; 0x48
 800509a:	015b      	lsls	r3, r3, #5
 800509c:	440b      	add	r3, r1
 800509e:	601a      	str	r2, [r3, #0]
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr

080050aa <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 80050aa:	b480      	push	{r7}
 80050ac:	b083      	sub	sp, #12
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	460b      	mov	r3, r1
 80050b4:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	3358      	adds	r3, #88	; 0x58
 80050c0:	015b      	lsls	r3, r3, #5
 80050c2:	4413      	add	r3, r2
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80050d2:	3358      	adds	r3, #88	; 0x58
 80050d4:	015b      	lsls	r3, r3, #5
 80050d6:	440b      	add	r3, r1
 80050d8:	601a      	str	r2, [r3, #0]
}
 80050da:	bf00      	nop
 80050dc:	370c      	adds	r7, #12
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr

080050e4 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80050f6:	78fb      	ldrb	r3, [r7, #3]
 80050f8:	3348      	adds	r3, #72	; 0x48
 80050fa:	015b      	lsls	r3, r3, #5
 80050fc:	4413      	add	r3, r2
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005106:	78fb      	ldrb	r3, [r7, #3]
 8005108:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800510c:	3348      	adds	r3, #72	; 0x48
 800510e:	015b      	lsls	r3, r3, #5
 8005110:	440b      	add	r3, r1
 8005112:	601a      	str	r2, [r3, #0]
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	bc80      	pop	{r7}
 800511c:	4770      	bx	lr

0800511e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800511e:	b480      	push	{r7}
 8005120:	b083      	sub	sp, #12
 8005122:	af00      	add	r7, sp, #0
 8005124:	2330      	movs	r3, #48	; 0x30
 8005126:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f383 8811 	msr	BASEPRI, r3
}
 800512e:	bf00      	nop
}
 8005130:	bf00      	nop
}
 8005132:	bf00      	nop
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	bc80      	pop	{r7}
 800513c:	4770      	bx	lr

0800513e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	2300      	movs	r3, #0
 8005146:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f383 8811 	msr	BASEPRI, r3
}
 800514e:	bf00      	nop
}
 8005150:	bf00      	nop
}
 8005152:	bf00      	nop
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	bc80      	pop	{r7}
 800515c:	4770      	bx	lr

0800515e <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 800515e:	b580      	push	{r7, lr}
 8005160:	b082      	sub	sp, #8
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 ff8e 	bl	8006088 <chSysHalt>
}
 800516c:	bf00      	nop
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005178:	f7ff ffd1 	bl	800511e <chSysLockFromISR>
}
 800517c:	bf00      	nop
 800517e:	bd80      	pop	{r7, pc}

08005180 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8005184:	f7ff ffdb 	bl	800513e <chSysUnlockFromISR>
}
 8005188:	bf00      	nop
 800518a:	bd80      	pop	{r7, pc}

0800518c <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8005196:	6839      	ldr	r1, [r7, #0]
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f002 f8c9 	bl	8007330 <chThdResumeI>
}
 800519e:	bf00      	nop
 80051a0:	3708      	adds	r7, #8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 80051b0:	4b0c      	ldr	r3, [pc, #48]	; (80051e4 <__rccResetAPB1L+0x3c>)
 80051b2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051b6:	490b      	ldr	r1, [pc, #44]	; (80051e4 <__rccResetAPB1L+0x3c>)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80051c0:	4b08      	ldr	r3, [pc, #32]	; (80051e4 <__rccResetAPB1L+0x3c>)
 80051c2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	43db      	mvns	r3, r3
 80051ca:	4906      	ldr	r1, [pc, #24]	; (80051e4 <__rccResetAPB1L+0x3c>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80051d2:	4b04      	ldr	r3, [pc, #16]	; (80051e4 <__rccResetAPB1L+0x3c>)
 80051d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	58024400 	.word	0x58024400

080051e8 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	460b      	mov	r3, r1
 80051f2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 80051f4:	4b12      	ldr	r3, [pc, #72]	; (8005240 <rccEnableAPB1L+0x58>)
 80051f6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80051fa:	4911      	ldr	r1, [pc, #68]	; (8005240 <rccEnableAPB1L+0x58>)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4313      	orrs	r3, r2
 8005200:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d008      	beq.n	800521c <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 800520a:	4b0d      	ldr	r3, [pc, #52]	; (8005240 <rccEnableAPB1L+0x58>)
 800520c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005210:	490b      	ldr	r1, [pc, #44]	; (8005240 <rccEnableAPB1L+0x58>)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4313      	orrs	r3, r2
 8005216:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 800521a:	e008      	b.n	800522e <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 800521c:	4b08      	ldr	r3, [pc, #32]	; (8005240 <rccEnableAPB1L+0x58>)
 800521e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	43db      	mvns	r3, r3
 8005226:	4906      	ldr	r1, [pc, #24]	; (8005240 <rccEnableAPB1L+0x58>)
 8005228:	4013      	ands	r3, r2
 800522a:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 800522e:	4b04      	ldr	r3, [pc, #16]	; (8005240 <rccEnableAPB1L+0x58>)
 8005230:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	58024400 	.word	0x58024400

08005244 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff ffab 	bl	80051a8 <__rccResetAPB1L>
}
 8005252:	bf00      	nop
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
	...

0800525c <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	69db      	ldr	r3, [r3, #28]
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	2200      	movs	r2, #0
 8005272:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	2240      	movs	r2, #64	; 0x40
 800527a:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	69db      	ldr	r3, [r3, #28]
 8005280:	f04f 32ff 	mov.w	r2, #4294967295
 8005284:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 800528c:	4b14      	ldr	r3, [pc, #80]	; (80052e0 <spi_lld_configure+0x84>)
 800528e:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005294:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005298:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	785b      	ldrb	r3, [r3, #1]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d008      	beq.n	80052b6 <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	699a      	ldr	r2, [r3, #24]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 80052b2:	60da      	str	r2, [r3, #12]
 80052b4:	e009      	b.n	80052ca <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	699a      	ldr	r2, [r3, #24]
 80052bc:	4b09      	ldr	r3, [pc, #36]	; (80052e4 <spi_lld_configure+0x88>)
 80052be:	4013      	ands	r3, r2
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	69d2      	ldr	r2, [r2, #28]
 80052c4:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 80052c8:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	f240 1201 	movw	r2, #257	; 0x101
 80052d2:	601a      	str	r2, [r3, #0]
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	bc80      	pop	{r7}
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	ffff3e1f 	.word	0xffff3e1f
 80052e4:	dfb9ffff 	.word	0xdfb9ffff

080052e8 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	785b      	ldrb	r3, [r3, #1]
 80052f6:	f083 0301 	eor.w	r3, r3, #1
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d007      	beq.n	8005310 <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	69db      	ldr	r3, [r3, #28]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800530e:	601a      	str	r2, [r3, #0]
  }
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	bc80      	pop	{r7}
 8005318:	4770      	bx	lr

0800531a <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	785b      	ldrb	r3, [r3, #1]
 8005328:	f083 0301 	eor.w	r3, r3, #1
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00f      	beq.n	8005352 <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005340:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 8005342:	bf00      	nop
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1f8      	bne.n	8005344 <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f04f 32ff 	mov.w	r2, #4294967295
 800535a:	619a      	str	r2, [r3, #24]
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	bc80      	pop	{r7}
 8005364:	4770      	bx	lr
	...

08005368 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 021f 	bic.w	r2, r2, #31
 8005382:	601a      	str	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1f7      	bne.n	8005384 <spi_lld_stop_abort+0x1c>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	7b1b      	ldrb	r3, [r3, #12]
 800539a:	4619      	mov	r1, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	223d      	movs	r2, #61	; 0x3d
 80053a4:	408a      	lsls	r2, r1
 80053a6:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 021f 	bic.w	r2, r2, #31
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1f7      	bne.n	80053bc <spi_lld_stop_abort+0x54>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	7b1b      	ldrb	r3, [r3, #12]
 80053d2:	4619      	mov	r1, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	223d      	movs	r2, #61	; 0x3d
 80053dc:	408a      	lsls	r2, r1
 80053de:	601a      	str	r2, [r3, #0]
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a07      	ldr	r2, [pc, #28]	; (8005400 <spi_lld_stop_abort+0x98>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d103      	bne.n	80053f0 <spi_lld_stop_abort+0x88>
    rccResetSPI2();
 80053e8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80053ec:	f7ff ff2a 	bl	8005244 <rccResetAPB1L>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7ff ff33 	bl	800525c <spi_lld_configure>
}
 80053f6:	bf00      	nop
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	2400082c 	.word	0x2400082c

08005404 <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	785b      	ldrb	r3, [r3, #1]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d004      	beq.n	8005420 <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff ffa6 	bl	8005368 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 800541c:	2300      	movs	r3, #0
 800541e:	e043      	b.n	80054a8 <spi_lld_stop_nicely+0xa4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 021f 	bic.w	r2, r2, #31
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1f7      	bne.n	8005434 <spi_lld_stop_nicely+0x30>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005448:	7b1b      	ldrb	r3, [r3, #12]
 800544a:	4619      	mov	r1, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	223d      	movs	r2, #61	; 0x3d
 8005454:	408a      	lsls	r2, r1
 8005456:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8005458:	bf00      	nop
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1f8      	bne.n	800545a <spi_lld_stop_nicely+0x56>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 021f 	bic.w	r2, r2, #31
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0301 	and.w	r3, r3, #1
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1f7      	bne.n	800547c <spi_lld_stop_nicely+0x78>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	7b1b      	ldrb	r3, [r3, #12]
 8005492:	4619      	mov	r1, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	223d      	movs	r2, #61	; 0x3d
 800549c:	408a      	lsls	r2, r1
 800549e:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f7ff ff3a 	bl	800531a <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3708      	adds	r7, #8
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	f003 030c 	and.w	r3, r3, #12
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01a      	beq.n	80054fa <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80054c4:	4838      	ldr	r0, [pc, #224]	; (80055a8 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 80054c6:	f7ff fe4a 	bl	800515e <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7ff ff4c 	bl	8005368 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d004      	beq.n	80054e4 <spi_lld_serve_dma_rx_interrupt+0x34>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	4798      	blx	r3
 80054e4:	f7ff fe46 	bl	8005174 <osalSysLockFromISR>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3308      	adds	r3, #8
 80054ec:	f06f 0112 	mvn.w	r1, #18
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7ff fe4b 	bl	800518c <osalThreadResumeI>
 80054f6:	f7ff fe43 	bl	8005180 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d028      	beq.n	8005556 <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	f003 0310 	and.w	r3, r3, #16
 800550a:	2b00      	cmp	r3, #0
 800550c:	d009      	beq.n	8005522 <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d004      	beq.n	8005522 <spi_lld_serve_dma_rx_interrupt+0x72>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	f003 0320 	and.w	r3, r3, #32
 8005528:	2b00      	cmp	r3, #0
 800552a:	d039      	beq.n	80055a0 <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d034      	beq.n	80055a0 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2204      	movs	r2, #4
 800553a:	701a      	strb	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	4798      	blx	r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	2b04      	cmp	r3, #4
 800554c:	d128      	bne.n	80055a0 <spi_lld_serve_dma_rx_interrupt+0xf0>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2203      	movs	r2, #3
 8005552:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8005554:	e024      	b.n	80055a0 <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7ff ff54 	bl	8005404 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00f      	beq.n	8005586 <spi_lld_serve_dma_rx_interrupt+0xd6>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2204      	movs	r2, #4
 800556a:	701a      	strb	r2, [r3, #0]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	4798      	blx	r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	2b04      	cmp	r3, #4
 800557c:	d106      	bne.n	800558c <spi_lld_serve_dma_rx_interrupt+0xdc>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	701a      	strb	r2, [r3, #0]
 8005584:	e002      	b.n	800558c <spi_lld_serve_dma_rx_interrupt+0xdc>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2202      	movs	r2, #2
 800558a:	701a      	strb	r2, [r3, #0]
 800558c:	f7ff fdf2 	bl	8005174 <osalSysLockFromISR>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	3308      	adds	r3, #8
 8005594:	2100      	movs	r1, #0
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff fdf8 	bl	800518c <osalThreadResumeI>
 800559c:	f7ff fdf0 	bl	8005180 <osalSysUnlockFromISR>
}
 80055a0:	bf00      	nop
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	0800e3f0 	.word	0x0800e3f0

080055ac <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	f003 030c 	and.w	r3, r3, #12
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d01a      	beq.n	80055f6 <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80055c0:	480f      	ldr	r0, [pc, #60]	; (8005600 <spi_lld_serve_dma_tx_interrupt+0x54>)
 80055c2:	f7ff fdcc 	bl	800515e <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7ff fece 	bl	8005368 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d004      	beq.n	80055e0 <spi_lld_serve_dma_tx_interrupt+0x34>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	4798      	blx	r3
 80055e0:	f7ff fdc8 	bl	8005174 <osalSysLockFromISR>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	3308      	adds	r3, #8
 80055e8:	f06f 0112 	mvn.w	r1, #18
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7ff fdcd 	bl	800518c <osalThreadResumeI>
 80055f2:	f7ff fdc5 	bl	8005180 <osalSysUnlockFromISR>
  }
}
 80055f6:	bf00      	nop
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	0800e3f0 	.word	0x0800e3f0

08005604 <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	695a      	ldr	r2, [r3, #20]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	4013      	ands	r3, r2
 800561a:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562a:	2b00      	cmp	r3, #0
 800562c:	d017      	beq.n	800565e <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7ff fe9a 	bl	8005368 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d004      	beq.n	8005648 <spi_lld_serve_interrupt+0x44>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	4798      	blx	r3
 8005648:	f7ff fd94 	bl	8005174 <osalSysLockFromISR>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3308      	adds	r3, #8
 8005650:	f06f 0112 	mvn.w	r1, #18
 8005654:	4618      	mov	r0, r3
 8005656:	f7ff fd99 	bl	800518c <osalThreadResumeI>
 800565a:	f7ff fd91 	bl	8005180 <osalSysUnlockFromISR>
  }
}
 800565e:	bf00      	nop
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	4a14      	ldr	r2, [pc, #80]	; (80056cc <spi_lld_get_dma+0x64>)
 800567a:	6839      	ldr	r1, [r7, #0]
 800567c:	68b8      	ldr	r0, [r7, #8]
 800567e:	f7fe f859 	bl	8003734 <dmaStreamAllocI>
 8005682:	4602      	mov	r2, r0
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	621a      	str	r2, [r3, #32]
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d102      	bne.n	8005696 <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8005690:	f06f 0310 	mvn.w	r3, #16
 8005694:	e015      	b.n	80056c2 <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	4a0d      	ldr	r2, [pc, #52]	; (80056d0 <spi_lld_get_dma+0x68>)
 800569a:	6839      	ldr	r1, [r7, #0]
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7fe f849 	bl	8003734 <dmaStreamAllocI>
 80056a2:	4602      	mov	r2, r0
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d107      	bne.n	80056c0 <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7fe f8d7 	bl	8003868 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 80056ba:	f06f 0310 	mvn.w	r3, #16
 80056be:	e000      	b.n	80056c2 <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	080054b1 	.word	0x080054b1
 80056d0:	080055ad 	.word	0x080055ad

080056d4 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80056d8:	4806      	ldr	r0, [pc, #24]	; (80056f4 <VectorD0+0x20>)
 80056da:	f000 fe11 	bl	8006300 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 80056de:	4806      	ldr	r0, [pc, #24]	; (80056f8 <VectorD0+0x24>)
 80056e0:	f7ff ff90 	bl	8005604 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80056e4:	4803      	ldr	r0, [pc, #12]	; (80056f4 <VectorD0+0x20>)
 80056e6:	f000 fe45 	bl	8006374 <__trace_isr_leave>
 80056ea:	f002 f94d 	bl	8007988 <__port_irq_epilogue>
}
 80056ee:	bf00      	nop
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	0800e760 	.word	0x0800e760
 80056f8:	2400082c 	.word	0x2400082c

080056fc <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8005700:	480b      	ldr	r0, [pc, #44]	; (8005730 <spi_lld_init+0x34>)
 8005702:	f7fc fa5f 	bl	8001bc4 <spiObjectInit>
  SPID2.spi       = SPI2;
 8005706:	4b0a      	ldr	r3, [pc, #40]	; (8005730 <spi_lld_init+0x34>)
 8005708:	4a0a      	ldr	r2, [pc, #40]	; (8005734 <spi_lld_init+0x38>)
 800570a:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
#endif
  SPID2.rx.dma    = NULL;
 800570c:	4b08      	ldr	r3, [pc, #32]	; (8005730 <spi_lld_init+0x34>)
 800570e:	2200      	movs	r2, #0
 8005710:	621a      	str	r2, [r3, #32]
  SPID2.tx.dma    = NULL;
 8005712:	4b07      	ldr	r3, [pc, #28]	; (8005730 <spi_lld_init+0x34>)
 8005714:	2200      	movs	r2, #0
 8005716:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8005718:	4b05      	ldr	r3, [pc, #20]	; (8005730 <spi_lld_init+0x34>)
 800571a:	4a07      	ldr	r2, [pc, #28]	; (8005738 <spi_lld_init+0x3c>)
 800571c:	629a      	str	r2, [r3, #40]	; 0x28
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 800571e:	4b04      	ldr	r3, [pc, #16]	; (8005730 <spi_lld_init+0x34>)
 8005720:	4a06      	ldr	r2, [pc, #24]	; (800573c <spi_lld_init+0x40>)
 8005722:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8005724:	210a      	movs	r1, #10
 8005726:	2024      	movs	r0, #36	; 0x24
 8005728:	f7fd f808 	bl	800273c <nvicEnableVector>
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
#endif
#endif
}
 800572c:	bf00      	nop
 800572e:	bd80      	pop	{r7, pc}
 8005730:	2400082c 	.word	0x2400082c
 8005734:	40003800 	.word	0x40003800
 8005738:	00010016 	.word	0x00010016
 800573c:	00010046 	.word	0x00010046

08005740 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f04f 32ff 	mov.w	r2, #4294967295
 800574e:	635a      	str	r2, [r3, #52]	; 0x34

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	2b01      	cmp	r3, #1
 8005756:	d138      	bne.n	80057ca <spi_lld_start+0x8a>
      rccResetSPI1();
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a4c      	ldr	r2, [pc, #304]	; (800588c <spi_lld_start+0x14c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d131      	bne.n	80057c4 <spi_lld_start+0x84>
      msg = spi_lld_get_dma(spip,
 8005760:	230a      	movs	r3, #10
 8005762:	220a      	movs	r2, #10
 8005764:	2109      	movs	r1, #9
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7ff ff7e 	bl	8005668 <spi_lld_get_dma>
 800576c:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <spi_lld_start+0x38>
        return msg;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	e085      	b.n	8005884 <spi_lld_start+0x144>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	2127      	movs	r1, #39	; 0x27
 800577e:	4618      	mov	r0, r3
 8005780:	f7fe f89e 	bl	80038c0 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005788:	2128      	movs	r1, #40	; 0x28
 800578a:	4618      	mov	r0, r3
 800578c:	f7fe f898 	bl	80038c0 <dmaSetRequestSource>

      rccEnableSPI2(true);
 8005790:	2101      	movs	r1, #1
 8005792:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005796:	f7ff fd27 	bl	80051e8 <rccEnableAPB1L>
      rccResetSPI2();
 800579a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800579e:	f7ff fd51 	bl	8005244 <rccResetAPB1L>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	f103 0220 	add.w	r2, r3, #32
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	609a      	str	r2, [r3, #8]
 80057c2:	e002      	b.n	80057ca <spi_lld_start+0x8a>
      return HAL_RET_IS_INVALID;
 80057c4:	f06f 0314 	mvn.w	r3, #20
 80057c8:	e05c      	b.n	8005884 <spi_lld_start+0x144>
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	f003 031f 	and.w	r3, r3, #31
 80057d4:	3301      	adds	r3, #1
 80057d6:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d80c      	bhi.n	80057f8 <spi_lld_start+0xb8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 80057e2:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 80057ee:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80057f6:	e023      	b.n	8005840 <spi_lld_start+0x100>
    }
    else if (dsize <= 16U) {
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2b10      	cmp	r3, #16
 80057fc:	d810      	bhi.n	8005820 <spi_lld_start+0xe0>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005802:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8005806:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005812:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8005816:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	62da      	str	r2, [r3, #44]	; 0x2c
 800581e:	e00f      	b.n	8005840 <spi_lld_start+0x100>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005824:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8005828:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8005838:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    if (spip->config->circular) {
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00c      	beq.n	8005864 <spi_lld_start+0x124>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584e:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585a:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	62da      	str	r2, [r3, #44]	; 0x2c
 8005862:	e00b      	b.n	800587c <spi_lld_start+0x13c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005868:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005874:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	62da      	str	r2, [r3, #44]	; 0x2c
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7ff fced 	bl	800525c <spi_lld_configure>

  return HAL_RET_SUCCESS;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	2400082c 	.word	0x2400082c

08005890 <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 031f 	and.w	r3, r3, #31
 80058a4:	3301      	adds	r3, #1
 80058a6:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fd1d 	bl	80052e8 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 80058ae:	bf00      	nop
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	f003 0302 	and.w	r3, r3, #2
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d0f8      	beq.n	80058b0 <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	2b08      	cmp	r3, #8
 80058c2:	d818      	bhi.n	80058f6 <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	69db      	ldr	r3, [r3, #28]
 80058c8:	3320      	adds	r3, #32
 80058ca:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	69db      	ldr	r3, [r3, #28]
 80058d0:	3330      	adds	r3, #48	; 0x30
 80058d2:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	b2da      	uxtb	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 80058dc:	bf00      	nop
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d0f8      	beq.n	80058de <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	61fb      	str	r3, [r7, #28]
 80058f4:	e02b      	b.n	800594e <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	2b10      	cmp	r3, #16
 80058fa:	d818      	bhi.n	800592e <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	3320      	adds	r3, #32
 8005902:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	69db      	ldr	r3, [r3, #28]
 8005908:	3330      	adds	r3, #48	; 0x30
 800590a:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	b29a      	uxth	r2, r3
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8005914:	bf00      	nop
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d0f8      	beq.n	8005916 <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	881b      	ldrh	r3, [r3, #0]
 8005928:	b29b      	uxth	r3, r3
 800592a:	61fb      	str	r3, [r7, #28]
 800592c:	e00f      	b.n	800594e <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	69db      	ldr	r3, [r3, #28]
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8005936:	bf00      	nop
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d0f8      	beq.n	8005938 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594c:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7ff fce3 	bl	800531a <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 8005954:	69fb      	ldr	r3, [r7, #28]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3720      	adds	r7, #32
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800595e:	b480      	push	{r7}
 8005960:	b083      	sub	sp, #12
 8005962:	af00      	add	r7, sp, #0
 8005964:	2330      	movs	r3, #48	; 0x30
 8005966:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f383 8811 	msr	BASEPRI, r3
}
 800596e:	bf00      	nop
}
 8005970:	bf00      	nop
}
 8005972:	bf00      	nop
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	bc80      	pop	{r7}
 800597c:	4770      	bx	lr

0800597e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	2300      	movs	r3, #0
 8005986:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f383 8811 	msr	BASEPRI, r3
}
 800598e:	bf00      	nop
}
 8005990:	bf00      	nop
}
 8005992:	bf00      	nop
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr

0800599e <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800599e:	b580      	push	{r7, lr}
 80059a0:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80059a2:	f7ff ffdc 	bl	800595e <chSysLockFromISR>
}
 80059a6:	bf00      	nop
 80059a8:	bd80      	pop	{r7, pc}

080059aa <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80059aa:	b580      	push	{r7, lr}
 80059ac:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80059ae:	f7ff ffe6 	bl	800597e <chSysUnlockFromISR>
}
 80059b2:	bf00      	nop
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 80059b6:	b580      	push	{r7, lr}
 80059b8:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 80059ba:	f000 fb7b 	bl	80060b4 <chSysTimerHandlerI>
}
 80059be:	bf00      	nop
 80059c0:	bd80      	pop	{r7, pc}
	...

080059c4 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	460b      	mov	r3, r1
 80059ce:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 80059d0:	4b12      	ldr	r3, [pc, #72]	; (8005a1c <rccEnableAPB1L+0x58>)
 80059d2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80059d6:	4911      	ldr	r1, [pc, #68]	; (8005a1c <rccEnableAPB1L+0x58>)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4313      	orrs	r3, r2
 80059dc:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 80059e0:	78fb      	ldrb	r3, [r7, #3]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d008      	beq.n	80059f8 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 80059e6:	4b0d      	ldr	r3, [pc, #52]	; (8005a1c <rccEnableAPB1L+0x58>)
 80059e8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80059ec:	490b      	ldr	r1, [pc, #44]	; (8005a1c <rccEnableAPB1L+0x58>)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 80059f6:	e008      	b.n	8005a0a <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 80059f8:	4b08      	ldr	r3, [pc, #32]	; (8005a1c <rccEnableAPB1L+0x58>)
 80059fa:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	43db      	mvns	r3, r3
 8005a02:	4906      	ldr	r1, [pc, #24]	; (8005a1c <rccEnableAPB1L+0x58>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8005a0a:	4b04      	ldr	r3, [pc, #16]	; (8005a1c <rccEnableAPB1L+0x58>)
 8005a0c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bc80      	pop	{r7}
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	58024400 	.word	0x58024400

08005a20 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8005a20:	b580      	push	{r7, lr}
 8005a22:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8005a24:	2101      	movs	r1, #1
 8005a26:	2001      	movs	r0, #1
 8005a28:	f7ff ffcc 	bl	80059c4 <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8005a2c:	4b14      	ldr	r3, [pc, #80]	; (8005a80 <st_lld_init+0x60>)
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a30:	4a13      	ldr	r2, [pc, #76]	; (8005a80 <st_lld_init+0x60>)
 8005a32:	f043 0301 	orr.w	r3, r3, #1
 8005a36:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8005a38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a3c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005a40:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8005a42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a46:	f04f 32ff 	mov.w	r2, #4294967295
 8005a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8005a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a50:	2200      	movs	r2, #0
 8005a52:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8005a54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a58:	2200      	movs	r2, #0
 8005a5a:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8005a5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a60:	2200      	movs	r2, #0
 8005a62:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8005a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a68:	2200      	movs	r2, #0
 8005a6a:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8005a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a70:	2201      	movs	r2, #1
 8005a72:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8005a74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a78:	2201      	movs	r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8005a7c:	bf00      	nop
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	5c001000 	.word	0x5c001000

08005a84 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8005a8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a8e:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	43da      	mvns	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d005      	beq.n	8005ac0 <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 8005ab4:	f7ff ff73 	bl	800599e <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8005ab8:	f7ff ff7d 	bl	80059b6 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8005abc:	f7ff ff75 	bl	80059aa <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8005ac0:	bf00      	nop
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	2330      	movs	r3, #48	; 0x30
 8005ad0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f383 8811 	msr	BASEPRI, r3
}
 8005ad8:	bf00      	nop
}
 8005ada:	bf00      	nop
}
 8005adc:	bf00      	nop
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr

08005ae8 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	2300      	movs	r3, #0
 8005af0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f383 8811 	msr	BASEPRI, r3
}
 8005af8:	bf00      	nop
}
 8005afa:	bf00      	nop
}
 8005afc:	bf00      	nop
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr

08005b08 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005b0c:	f7ff ffdc 	bl	8005ac8 <chSysLockFromISR>
}
 8005b10:	bf00      	nop
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8005b18:	f7ff ffe6 	bl	8005ae8 <chSysUnlockFromISR>
}
 8005b1c:	bf00      	nop
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8005b2a:	6839      	ldr	r1, [r7, #0]
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f001 fd18 	bl	8007562 <chEvtBroadcastFlagsI>
}
 8005b32:	bf00      	nop
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b084      	sub	sp, #16
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
 8005b42:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8005b44:	2300      	movs	r3, #0
 8005b46:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	f003 0308 	and.w	r3, r3, #8
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b58:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d003      	beq.n	8005b6c <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f043 0320 	orr.w	r3, r3, #32
 8005b6a:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b7c:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	f003 0304 	and.w	r3, r3, #4
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b8e:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 8005b90:	f7ff ffba 	bl	8005b08 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3304      	adds	r3, #4
 8005b98:	68f9      	ldr	r1, [r7, #12]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7ff ffc0 	bl	8005b20 <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 8005ba0:	f7ff ffb8 	bl	8005b14 <osalSysUnlockFromISR>
}
 8005ba4:	bf00      	nop
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8005bb4:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <notify1+0x20>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a04      	ldr	r2, [pc, #16]	; (8005bcc <notify1+0x20>)
 8005bba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005bbe:	6013      	str	r3, [r2, #0]
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	40011000 	.word	0x40011000

08005bd0 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <notify5+0x20>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a04      	ldr	r2, [pc, #16]	; (8005bf0 <notify5+0x20>)
 8005bde:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005be2:	6013      	str	r3, [r2, #0]
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bc80      	pop	{r7}
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	40005000 	.word	0x40005000

08005bf4 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8005bfa:	481a      	ldr	r0, [pc, #104]	; (8005c64 <sd_lld_init+0x70>)
 8005bfc:	f7fb ff6c 	bl	8001ad8 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8005c00:	4b18      	ldr	r3, [pc, #96]	; (8005c64 <sd_lld_init+0x70>)
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	2300      	movs	r3, #0
 8005c06:	2210      	movs	r2, #16
 8005c08:	4917      	ldr	r1, [pc, #92]	; (8005c68 <sd_lld_init+0x74>)
 8005c0a:	4818      	ldr	r0, [pc, #96]	; (8005c6c <sd_lld_init+0x78>)
 8005c0c:	f7fb fca1 	bl	8001552 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8005c10:	4b14      	ldr	r3, [pc, #80]	; (8005c64 <sd_lld_init+0x70>)
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	4b16      	ldr	r3, [pc, #88]	; (8005c70 <sd_lld_init+0x7c>)
 8005c16:	2210      	movs	r2, #16
 8005c18:	4916      	ldr	r1, [pc, #88]	; (8005c74 <sd_lld_init+0x80>)
 8005c1a:	4817      	ldr	r0, [pc, #92]	; (8005c78 <sd_lld_init+0x84>)
 8005c1c:	f7fb fd7b 	bl	8001716 <oqObjectInit>
  SD1.usart = USART1;
 8005c20:	4b10      	ldr	r3, [pc, #64]	; (8005c64 <sd_lld_init+0x70>)
 8005c22:	4a16      	ldr	r2, [pc, #88]	; (8005c7c <sd_lld_init+0x88>)
 8005c24:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8005c26:	4b0f      	ldr	r3, [pc, #60]	; (8005c64 <sd_lld_init+0x70>)
 8005c28:	4a15      	ldr	r2, [pc, #84]	; (8005c80 <sd_lld_init+0x8c>)
 8005c2a:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8005c2c:	4815      	ldr	r0, [pc, #84]	; (8005c84 <sd_lld_init+0x90>)
 8005c2e:	f7fb ff53 	bl	8001ad8 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8005c32:	4b14      	ldr	r3, [pc, #80]	; (8005c84 <sd_lld_init+0x90>)
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	2300      	movs	r3, #0
 8005c38:	2210      	movs	r2, #16
 8005c3a:	4913      	ldr	r1, [pc, #76]	; (8005c88 <sd_lld_init+0x94>)
 8005c3c:	4813      	ldr	r0, [pc, #76]	; (8005c8c <sd_lld_init+0x98>)
 8005c3e:	f7fb fc88 	bl	8001552 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8005c42:	4b10      	ldr	r3, [pc, #64]	; (8005c84 <sd_lld_init+0x90>)
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	4b12      	ldr	r3, [pc, #72]	; (8005c90 <sd_lld_init+0x9c>)
 8005c48:	2210      	movs	r2, #16
 8005c4a:	4912      	ldr	r1, [pc, #72]	; (8005c94 <sd_lld_init+0xa0>)
 8005c4c:	4812      	ldr	r0, [pc, #72]	; (8005c98 <sd_lld_init+0xa4>)
 8005c4e:	f7fb fd62 	bl	8001716 <oqObjectInit>
  SD5.usart = UART5;
 8005c52:	4b0c      	ldr	r3, [pc, #48]	; (8005c84 <sd_lld_init+0x90>)
 8005c54:	4a11      	ldr	r2, [pc, #68]	; (8005c9c <sd_lld_init+0xa8>)
 8005c56:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8005c58:	4b0a      	ldr	r3, [pc, #40]	; (8005c84 <sd_lld_init+0x90>)
 8005c5a:	4a09      	ldr	r2, [pc, #36]	; (8005c80 <sd_lld_init+0x8c>)
 8005c5c:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8005c5e:	bf00      	nop
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	24000864 	.word	0x24000864
 8005c68:	24000924 	.word	0x24000924
 8005c6c:	24000870 	.word	0x24000870
 8005c70:	08005bad 	.word	0x08005bad
 8005c74:	24000934 	.word	0x24000934
 8005c78:	24000894 	.word	0x24000894
 8005c7c:	40011000 	.word	0x40011000
 8005c80:	05f5e100 	.word	0x05f5e100
 8005c84:	240008c4 	.word	0x240008c4
 8005c88:	24000944 	.word	0x24000944
 8005c8c:	240008d0 	.word	0x240008d0
 8005c90:	08005bd1 	.word	0x08005bd1
 8005c94:	24000954 	.word	0x24000954
 8005c98:	240008f4 	.word	0x240008f4
 8005c9c:	40005000 	.word	0x40005000

08005ca0 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cac:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f003 030f 	and.w	r3, r3, #15
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 8005cc4:	6939      	ldr	r1, [r7, #16]
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7ff ff37 	bl	8005b3a <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d01e      	beq.n	8005d14 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8005cd6:	f7ff ff17 	bl	8005b08 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff ff1c 	bl	8005b20 <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8005ce8:	f7ff ff14 	bl	8005b14 <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8005cec:	e012      	b.n	8005d14 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8005cee:	f7ff ff0b 	bl	8005b08 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005cfe:	4013      	ands	r3, r2
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7fb fefd 	bl	8001b04 <sdIncomingDataI>
    osalSysUnlockFromISR();
 8005d0a:	f7ff ff03 	bl	8005b14 <osalSysUnlockFromISR>

    isr = u->ISR;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	f003 0320 	and.w	r3, r3, #32
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e7      	bne.n	8005cee <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d025      	beq.n	8005d7a <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 8005d2e:	e01f      	b.n	8005d70 <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 8005d30:	f7ff feea 	bl	8005b08 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	3330      	adds	r3, #48	; 0x30
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7fb fd52 	bl	80017e2 <oqGetI>
 8005d3e:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	da0c      	bge.n	8005d60 <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3304      	adds	r3, #4
 8005d4a:	2108      	movs	r1, #8
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7ff fee7 	bl	8005b20 <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d58:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 8005d5a:	f7ff fedb 	bl	8005b14 <osalSysUnlockFromISR>
        break;
 8005d5e:	e00c      	b.n	8005d7a <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 8005d66:	f7ff fed5 	bl	8005b14 <osalSysUnlockFromISR>

      isr = u->ISR;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1da      	bne.n	8005d30 <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d024      	beq.n	8005dce <sd_lld_serve_interrupt+0x12e>
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d01f      	beq.n	8005dce <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 8005d8e:	f7ff febb 	bl	8005b08 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d105      	bne.n	8005daa <sd_lld_serve_interrupt+0x10a>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <sd_lld_serve_interrupt+0x10a>
 8005da6:	2301      	movs	r3, #1
 8005da8:	e000      	b.n	8005dac <sd_lld_serve_interrupt+0x10c>
 8005daa:	2300      	movs	r3, #0
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	3304      	adds	r3, #4
 8005dba:	2110      	movs	r1, #16
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f7ff feaf 	bl	8005b20 <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dc8:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 8005dca:	f7ff fea3 	bl	8005b14 <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	601a      	str	r2, [r3, #0]
}
 8005dd4:	bf00      	nop
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <__rccResetAHB4+0x3c>)
 8005de6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005dea:	490b      	ldr	r1, [pc, #44]	; (8005e18 <__rccResetAHB4+0x3c>)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8005df4:	4b08      	ldr	r3, [pc, #32]	; (8005e18 <__rccResetAHB4+0x3c>)
 8005df6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	43db      	mvns	r3, r3
 8005dfe:	4906      	ldr	r1, [pc, #24]	; (8005e18 <__rccResetAHB4+0x3c>)
 8005e00:	4013      	ands	r3, r2
 8005e02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8005e06:	4b04      	ldr	r3, [pc, #16]	; (8005e18 <__rccResetAHB4+0x3c>)
 8005e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	58024400 	.word	0x58024400

08005e1c <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8005e28:	4b12      	ldr	r3, [pc, #72]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e2a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005e2e:	4911      	ldr	r1, [pc, #68]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8005e38:	78fb      	ldrb	r3, [r7, #3]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d008      	beq.n	8005e50 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8005e3e:	4b0d      	ldr	r3, [pc, #52]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e40:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8005e44:	490b      	ldr	r1, [pc, #44]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8005e4e:	e008      	b.n	8005e62 <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 8005e50:	4b08      	ldr	r3, [pc, #32]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e52:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	43db      	mvns	r3, r3
 8005e5a:	4906      	ldr	r1, [pc, #24]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 8005e62:	4b04      	ldr	r3, [pc, #16]	; (8005e74 <rccEnableAHB4+0x58>)
 8005e64:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bc80      	pop	{r7}
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	58024400 	.word	0x58024400

08005e78 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	689a      	ldr	r2, [r3, #8]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68da      	ldr	r2, [r3, #12]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	691a      	ldr	r2, [r3, #16]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	695a      	ldr	r2, [r3, #20]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	601a      	str	r2, [r3, #0]
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bc80      	pop	{r7}
 8005ec2:	4770      	bx	lr

08005ec4 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8005ec8:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8005ecc:	f7ff ff86 	bl	8005ddc <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8005ed6:	f7ff ffa1 	bl	8005e1c <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 8005eda:	4917      	ldr	r1, [pc, #92]	; (8005f38 <stm32_gpio_init+0x74>)
 8005edc:	4817      	ldr	r0, [pc, #92]	; (8005f3c <stm32_gpio_init+0x78>)
 8005ede:	f7ff ffcb 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 8005ee2:	4917      	ldr	r1, [pc, #92]	; (8005f40 <stm32_gpio_init+0x7c>)
 8005ee4:	4817      	ldr	r0, [pc, #92]	; (8005f44 <stm32_gpio_init+0x80>)
 8005ee6:	f7ff ffc7 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 8005eea:	4917      	ldr	r1, [pc, #92]	; (8005f48 <stm32_gpio_init+0x84>)
 8005eec:	4817      	ldr	r0, [pc, #92]	; (8005f4c <stm32_gpio_init+0x88>)
 8005eee:	f7ff ffc3 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 8005ef2:	4917      	ldr	r1, [pc, #92]	; (8005f50 <stm32_gpio_init+0x8c>)
 8005ef4:	4817      	ldr	r0, [pc, #92]	; (8005f54 <stm32_gpio_init+0x90>)
 8005ef6:	f7ff ffbf 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 8005efa:	4917      	ldr	r1, [pc, #92]	; (8005f58 <stm32_gpio_init+0x94>)
 8005efc:	4817      	ldr	r0, [pc, #92]	; (8005f5c <stm32_gpio_init+0x98>)
 8005efe:	f7ff ffbb 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 8005f02:	4917      	ldr	r1, [pc, #92]	; (8005f60 <stm32_gpio_init+0x9c>)
 8005f04:	4817      	ldr	r0, [pc, #92]	; (8005f64 <stm32_gpio_init+0xa0>)
 8005f06:	f7ff ffb7 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 8005f0a:	4917      	ldr	r1, [pc, #92]	; (8005f68 <stm32_gpio_init+0xa4>)
 8005f0c:	4817      	ldr	r0, [pc, #92]	; (8005f6c <stm32_gpio_init+0xa8>)
 8005f0e:	f7ff ffb3 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 8005f12:	4917      	ldr	r1, [pc, #92]	; (8005f70 <stm32_gpio_init+0xac>)
 8005f14:	4817      	ldr	r0, [pc, #92]	; (8005f74 <stm32_gpio_init+0xb0>)
 8005f16:	f7ff ffaf 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 8005f1a:	4917      	ldr	r1, [pc, #92]	; (8005f78 <stm32_gpio_init+0xb4>)
 8005f1c:	4817      	ldr	r0, [pc, #92]	; (8005f7c <stm32_gpio_init+0xb8>)
 8005f1e:	f7ff ffab 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 8005f22:	4917      	ldr	r1, [pc, #92]	; (8005f80 <stm32_gpio_init+0xbc>)
 8005f24:	4817      	ldr	r0, [pc, #92]	; (8005f84 <stm32_gpio_init+0xc0>)
 8005f26:	f7ff ffa7 	bl	8005e78 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 8005f2a:	4917      	ldr	r1, [pc, #92]	; (8005f88 <stm32_gpio_init+0xc4>)
 8005f2c:	4817      	ldr	r0, [pc, #92]	; (8005f8c <stm32_gpio_init+0xc8>)
 8005f2e:	f7ff ffa3 	bl	8005e78 <gpio_init>
#endif
}
 8005f32:	bf00      	nop
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	0800e76c 	.word	0x0800e76c
 8005f3c:	58020000 	.word	0x58020000
 8005f40:	0800e788 	.word	0x0800e788
 8005f44:	58020400 	.word	0x58020400
 8005f48:	0800e7a4 	.word	0x0800e7a4
 8005f4c:	58020800 	.word	0x58020800
 8005f50:	0800e7c0 	.word	0x0800e7c0
 8005f54:	58020c00 	.word	0x58020c00
 8005f58:	0800e7dc 	.word	0x0800e7dc
 8005f5c:	58021000 	.word	0x58021000
 8005f60:	0800e7f8 	.word	0x0800e7f8
 8005f64:	58021400 	.word	0x58021400
 8005f68:	0800e814 	.word	0x0800e814
 8005f6c:	58021800 	.word	0x58021800
 8005f70:	0800e830 	.word	0x0800e830
 8005f74:	58021c00 	.word	0x58021c00
 8005f78:	0800e84c 	.word	0x0800e84c
 8005f7c:	58022000 	.word	0x58022000
 8005f80:	0800e868 	.word	0x0800e868
 8005f84:	58022400 	.word	0x58022400
 8005f88:	0800e884 	.word	0x0800e884
 8005f8c:	58022800 	.word	0x58022800

08005f90 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8005f90:	b580      	push	{r7, lr}
 8005f92:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 8005f94:	f7ff ff96 	bl	8005ec4 <stm32_gpio_init>
  stm32_clock_init();
 8005f98:	f7fc ff9e 	bl	8002ed8 <stm32_clock_init>
}
 8005f9c:	bf00      	nop
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
}
 8005fa4:	bf00      	nop
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bc80      	pop	{r7}
 8005faa:	4770      	bx	lr

08005fac <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b08a      	sub	sp, #40	; 0x28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 8005fba:	f107 0308 	add.w	r3, r7, #8
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f001 fa41 	bl	8007446 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 8005fc4:	2304      	movs	r3, #4
 8005fc6:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8005fc8:	f107 0308 	add.w	r3, r7, #8
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f001 fa57 	bl	8007480 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8005fd2:	f107 0308 	add.w	r3, r7, #8
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f001 fa62 	bl	80074a0 <chTMStopMeasurementX>
    i--;
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1ef      	bne.n	8005fc8 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	601a      	str	r2, [r3, #0]
}
 8005fee:	bf00      	nop
 8005ff0:	3728      	adds	r7, #40	; 0x28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8005ff6:	b480      	push	{r7}
 8005ff8:	b083      	sub	sp, #12
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f383 8811 	msr	BASEPRI, r3
}
 8006006:	bf00      	nop
}
 8006008:	bf00      	nop
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr

08006014 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8006018:	f001 faee 	bl	80075f8 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 800601c:	f001 fb82 	bl	8007724 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8006020:	f001 fbda 	bl	80077d8 <__factory_init>
#endif
}
 8006024:	bf00      	nop
 8006026:	bd80      	pop	{r7, pc}

08006028 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 800602e:	4b12      	ldr	r3, [pc, #72]	; (8006078 <chSysInit+0x50>)
 8006030:	2201      	movs	r2, #1
 8006032:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8006034:	2300      	movs	r3, #0
 8006036:	607b      	str	r3, [r7, #4]
 8006038:	e008      	b.n	800604c <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 800603a:	4a0f      	ldr	r2, [pc, #60]	; (8006078 <chSysInit+0x50>)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	4413      	add	r3, r2
 8006042:	2200      	movs	r2, #0
 8006044:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	3301      	adds	r3, #1
 800604a:	607b      	str	r3, [r7, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f3      	beq.n	800603a <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 8006052:	480a      	ldr	r0, [pc, #40]	; (800607c <chSysInit+0x54>)
 8006054:	f7ff ffaa 	bl	8005fac <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8006058:	f7ff ffdc 	bl	8006014 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 800605c:	4908      	ldr	r1, [pc, #32]	; (8006080 <chSysInit+0x58>)
 800605e:	4809      	ldr	r0, [pc, #36]	; (8006084 <chSysInit+0x5c>)
 8006060:	f000 ff4e 	bl	8006f00 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8006064:	4b04      	ldr	r3, [pc, #16]	; (8006078 <chSysInit+0x50>)
 8006066:	2202      	movs	r2, #2
 8006068:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 800606a:	f7ff ffc4 	bl	8005ff6 <chSysUnlock>
}
 800606e:	bf00      	nop
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	24000964 	.word	0x24000964
 800607c:	2400096c 	.word	0x2400096c
 8006080:	0800e8a0 	.word	0x0800e8a0
 8006084:	24000970 	.word	0x24000970

08006088 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8006090:	b672      	cpsid	i
}
 8006092:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 8006094:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f9a6 	bl	80063e8 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 800609c:	4a03      	ldr	r2, [pc, #12]	; (80060ac <chSysHalt+0x24>)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 80060a4:	4b02      	ldr	r3, [pc, #8]	; (80060b0 <chSysHalt+0x28>)
 80060a6:	2203      	movs	r2, #3
 80060a8:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 80060aa:	e7fe      	b.n	80060aa <chSysHalt+0x22>
 80060ac:	24000970 	.word	0x24000970
 80060b0:	24000964 	.word	0x24000964

080060b4 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 80060b8:	f000 fc1a 	bl	80068f0 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 80060bc:	bf00      	nop
 80060be:	bd80      	pop	{r7, pc}

080060c0 <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 80060d8:	429a      	cmp	r2, r3
 80060da:	bf34      	ite	cc
 80060dc:	2301      	movcc	r3, #1
 80060de:	2300      	movcs	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3714      	adds	r7, #20
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bc80      	pop	{r7}
 80060ea:	4770      	bx	lr

080060ec <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 80060f4:	4b0b      	ldr	r3, [pc, #44]	; (8006124 <chSysPolledDelayX+0x38>)
 80060f6:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 80060f8:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4413      	add	r3, r2
 8006100:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8006102:	bf00      	nop
 8006104:	4b07      	ldr	r3, [pc, #28]	; (8006124 <chSysPolledDelayX+0x38>)
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	68f9      	ldr	r1, [r7, #12]
 800610c:	4618      	mov	r0, r3
 800610e:	f7ff ffd7 	bl	80060c0 <chSysIsCounterWithinX>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1f5      	bne.n	8006104 <chSysPolledDelayX+0x18>
  }
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	e0001000 	.word	0xe0001000

08006128 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8006130:	4b05      	ldr	r3, [pc, #20]	; (8006148 <chRFCUCollectFaultsI+0x20>)
 8006132:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4313      	orrs	r3, r2
 8006138:	4a03      	ldr	r2, [pc, #12]	; (8006148 <chRFCUCollectFaultsI+0x20>)
 800613a:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	bc80      	pop	{r7}
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	24000970 	.word	0x24000970

0800614c <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 800614c:	b580      	push	{r7, lr}
 800614e:	af00      	add	r7, sp, #0

  return stGetCounter();
 8006150:	f7fb f8b7 	bl	80012c2 <stGetCounter>
 8006154:	4603      	mov	r3, r0
}
 8006156:	4618      	mov	r0, r3
 8006158:	bd80      	pop	{r7, pc}

0800615a <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 800615a:	b580      	push	{r7, lr}
 800615c:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 800615e:	f7ff fff5 	bl	800614c <port_timer_get_time>
 8006162:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8006164:	4618      	mov	r0, r3
 8006166:	bd80      	pop	{r7, pc}

08006168 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8006168:	b590      	push	{r4, r7, lr}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8006176:	f7ff fff0 	bl	800615a <chVTGetSystemTimeX>
 800617a:	4603      	mov	r3, r0
 800617c:	6063      	str	r3, [r4, #4]
 800617e:	4b12      	ldr	r3, [pc, #72]	; (80061c8 <trace_next+0x60>)
 8006180:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8006188:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800618c:	6813      	ldr	r3, [r2, #0]
 800618e:	f361 231f 	bfi	r3, r1, #8, #24
 8006192:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800619a:	f103 0210 	add.w	r2, r3, #16
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d305      	bcc.n	80061c0 <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd90      	pop	{r4, r7, pc}
 80061c8:	e0001000 	.word	0xe0001000

080061cc <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80061da:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2280      	movs	r2, #128	; 0x80
 80061e0:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f103 0208 	add.w	r2, r3, #8
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80061ec:	2300      	movs	r3, #0
 80061ee:	60fb      	str	r3, [r7, #12]
 80061f0:	e00c      	b.n	800620c <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	011b      	lsls	r3, r3, #4
 80061f8:	4413      	add	r3, r2
 80061fa:	f103 0208 	add.w	r2, r3, #8
 80061fe:	7813      	ldrb	r3, [r2, #0]
 8006200:	f36f 0302 	bfc	r3, #0, #3
 8006204:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	3301      	adds	r3, #1
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b7f      	cmp	r3, #127	; 0x7f
 8006210:	d9ef      	bls.n	80061f2 <__trace_object_init+0x26>
  }
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	3714      	adds	r7, #20
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr
	...

08006220 <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 800622a:	4b18      	ldr	r3, [pc, #96]	; (800628c <__trace_ready+0x6c>)
 800622c:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b00      	cmp	r3, #0
 800623a:	d122      	bne.n	8006282 <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006242:	7813      	ldrb	r3, [r2, #0]
 8006244:	2101      	movs	r1, #1
 8006246:	f361 0302 	bfi	r3, r1, #0, #3
 800624a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006258:	460b      	mov	r3, r1
 800625a:	f003 031f 	and.w	r3, r3, #31
 800625e:	b2d9      	uxtb	r1, r3
 8006260:	7813      	ldrb	r3, [r2, #0]
 8006262:	f361 03c7 	bfi	r3, r1, #3, #5
 8006266:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f7ff ff73 	bl	8006168 <trace_next>
  }
}
 8006282:	bf00      	nop
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	24000970 	.word	0x24000970

08006290 <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 800629a:	4b18      	ldr	r3, [pc, #96]	; (80062fc <__trace_switch+0x6c>)
 800629c:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80062a4:	f003 0302 	and.w	r3, r3, #2
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d123      	bne.n	80062f4 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80062b2:	7813      	ldrb	r3, [r2, #0]
 80062b4:	2102      	movs	r1, #2
 80062b6:	f361 0302 	bfi	r3, r1, #0, #3
 80062ba:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80062c8:	460b      	mov	r3, r1
 80062ca:	f003 031f 	and.w	r3, r3, #31
 80062ce:	b2d9      	uxtb	r1, r3
 80062d0:	7813      	ldrb	r3, [r2, #0]
 80062d2:	f361 03c7 	bfi	r3, r1, #3, #5
 80062d6:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80062ec:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 80062ee:	68f8      	ldr	r0, [r7, #12]
 80062f0:	f7ff ff3a 	bl	8006168 <trace_next>
  }
}
 80062f4:	bf00      	nop
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	24000970 	.word	0x24000970

08006300 <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006308:	4b19      	ldr	r3, [pc, #100]	; (8006370 <__trace_isr_enter+0x70>)
 800630a:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006312:	f003 0304 	and.w	r3, r3, #4
 8006316:	2b00      	cmp	r3, #0
 8006318:	d126      	bne.n	8006368 <__trace_isr_enter+0x68>
 800631a:	2330      	movs	r3, #48	; 0x30
 800631c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f383 8811 	msr	BASEPRI, r3
}
 8006324:	bf00      	nop
}
 8006326:	bf00      	nop
}
 8006328:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006330:	7813      	ldrb	r3, [r2, #0]
 8006332:	2103      	movs	r1, #3
 8006334:	f361 0302 	bfi	r3, r1, #0, #3
 8006338:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006340:	7813      	ldrb	r3, [r2, #0]
 8006342:	f36f 03c7 	bfc	r3, #3, #5
 8006346:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006352:	6978      	ldr	r0, [r7, #20]
 8006354:	f7ff ff08 	bl	8006168 <trace_next>
 8006358:	2300      	movs	r3, #0
 800635a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f383 8811 	msr	BASEPRI, r3
}
 8006362:	bf00      	nop
}
 8006364:	bf00      	nop
}
 8006366:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006368:	bf00      	nop
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	24000970 	.word	0x24000970

08006374 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8006374:	b580      	push	{r7, lr}
 8006376:	b086      	sub	sp, #24
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 800637c:	4b19      	ldr	r3, [pc, #100]	; (80063e4 <__trace_isr_leave+0x70>)
 800637e:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b00      	cmp	r3, #0
 800638c:	d126      	bne.n	80063dc <__trace_isr_leave+0x68>
 800638e:	2330      	movs	r3, #48	; 0x30
 8006390:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f383 8811 	msr	BASEPRI, r3
}
 8006398:	bf00      	nop
}
 800639a:	bf00      	nop
}
 800639c:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80063a4:	7813      	ldrb	r3, [r2, #0]
 80063a6:	2104      	movs	r1, #4
 80063a8:	f361 0302 	bfi	r3, r1, #0, #3
 80063ac:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80063b4:	7813      	ldrb	r3, [r2, #0]
 80063b6:	f36f 03c7 	bfc	r3, #3, #5
 80063ba:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 80063c6:	6978      	ldr	r0, [r7, #20]
 80063c8:	f7ff fece 	bl	8006168 <trace_next>
 80063cc:	2300      	movs	r3, #0
 80063ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f383 8811 	msr	BASEPRI, r3
}
 80063d6:	bf00      	nop
}
 80063d8:	bf00      	nop
}
 80063da:	bf00      	nop
    port_unlock_from_isr();
  }
}
 80063dc:	bf00      	nop
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	24000970 	.word	0x24000970

080063e8 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 80063f0:	4b11      	ldr	r3, [pc, #68]	; (8006438 <__trace_halt+0x50>)
 80063f2:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80063fa:	f003 0308 	and.w	r3, r3, #8
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d116      	bne.n	8006430 <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006408:	7813      	ldrb	r3, [r2, #0]
 800640a:	2105      	movs	r1, #5
 800640c:	f361 0302 	bfi	r3, r1, #0, #3
 8006410:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006418:	7813      	ldrb	r3, [r2, #0]
 800641a:	f36f 03c7 	bfc	r3, #3, #5
 800641e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f7ff fe9c 	bl	8006168 <trace_next>
  }
}
 8006430:	bf00      	nop
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	24000970 	.word	0x24000970

0800643c <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	4413      	add	r3, r2
}
 800644c:	4618      	mov	r0, r3
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	bc80      	pop	{r7}
 8006454:	4770      	bx	lr

08006456 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8006456:	b480      	push	{r7}
 8006458:	b083      	sub	sp, #12
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8006460:	683a      	ldr	r2, [r7, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8006466:	4618      	mov	r0, r3
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	bc80      	pop	{r7}
 800646e:	4770      	bx	lr

08006470 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	429a      	cmp	r2, r3
 8006480:	bf0c      	ite	eq
 8006482:	2301      	moveq	r3, #1
 8006484:	2300      	movne	r3, #0
 8006486:	b2db      	uxtb	r3, r3
}
 8006488:	4618      	mov	r0, r3
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	bc80      	pop	{r7}
 8006490:	4770      	bx	lr

08006492 <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	bf0c      	ite	eq
 80064a6:	2301      	moveq	r3, #1
 80064a8:	2300      	movne	r3, #0
 80064aa:	b2db      	uxtb	r3, r3
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bc80      	pop	{r7}
 80064b4:	4770      	bx	lr

080064b6 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	60f8      	str	r0, [r7, #12]
 80064be:	60b9      	str	r1, [r7, #8]
 80064c0:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	68ba      	ldr	r2, [r7, #8]
 80064e4:	601a      	str	r2, [r3, #0]
}
 80064e6:	bf00      	nop
 80064e8:	3714      	adds	r7, #20
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bc80      	pop	{r7}
 80064ee:	4770      	bx	lr

080064f0 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685a      	ldr	r2, [r3, #4]
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	605a      	str	r2, [r3, #4]
}
 8006520:	bf00      	nop
 8006522:	3714      	adds	r7, #20
 8006524:	46bd      	mov	sp, r7
 8006526:	bc80      	pop	{r7}
 8006528:	4770      	bx	lr

0800652a <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 800652a:	b580      	push	{r7, lr}
 800652c:	b086      	sub	sp, #24
 800652e:	af00      	add	r7, sp, #0
 8006530:	60f8      	str	r0, [r7, #12]
 8006532:	60b9      	str	r1, [r7, #8]
 8006534:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 800653c:	e007      	b.n	800654e <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	429a      	cmp	r2, r3
 8006556:	bf8c      	ite	hi
 8006558:	2301      	movhi	r3, #1
 800655a:	2300      	movls	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1ed      	bne.n	800653e <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	68b9      	ldr	r1, [r7, #8]
 8006566:	6978      	ldr	r0, [r7, #20]
 8006568:	f7ff ffc2 	bl	80064f0 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	689a      	ldr	r2, [r3, #8]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	1ad2      	subs	r2, r2, r3
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f04f 32ff 	mov.w	r2, #4294967295
 800657e:	609a      	str	r2, [r3, #8]
}
 8006580:	bf00      	nop
 8006582:	3718      	adds	r7, #24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	605a      	str	r2, [r3, #4]

  return dlp;
 80065a6:	68fb      	ldr	r3, [r7, #12]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3714      	adds	r7, #20
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bc80      	pop	{r7}
 80065b0:	4770      	bx	lr

080065b2 <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 80065b2:	b480      	push	{r7}
 80065b4:	b083      	sub	sp, #12
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	6812      	ldr	r2, [r2, #0]
 80065c2:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	6852      	ldr	r2, [r2, #4]
 80065cc:	605a      	str	r2, [r3, #4]

  return dlp;
 80065ce:	687b      	ldr	r3, [r7, #4]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bc80      	pop	{r7}
 80065d8:	4770      	bx	lr

080065da <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 80065da:	b580      	push	{r7, lr}
 80065dc:	b082      	sub	sp, #8
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7fa fe74 	bl	80012d0 <stStartAlarm>
}
 80065e8:	bf00      	nop
 80065ea:	3708      	adds	r7, #8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 80065f0:	b580      	push	{r7, lr}
 80065f2:	af00      	add	r7, sp, #0
  stStopAlarm();
 80065f4:	f7fa fe77 	bl	80012e6 <stStopAlarm>
}
 80065f8:	bf00      	nop
 80065fa:	bd80      	pop	{r7, pc}

080065fc <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7fa fe74 	bl	80012f2 <stSetAlarm>
}
 800660a:	bf00      	nop
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8006612:	b580      	push	{r7, lr}
 8006614:	af00      	add	r7, sp, #0
  return stGetCounter();
 8006616:	f7fa fe54 	bl	80012c2 <stGetCounter>
 800661a:	4603      	mov	r3, r0
}
 800661c:	4618      	mov	r0, r3
 800661e:	bd80      	pop	{r7, pc}

08006620 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	2330      	movs	r3, #48	; 0x30
 8006628:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f383 8811 	msr	BASEPRI, r3
}
 8006630:	bf00      	nop
}
 8006632:	bf00      	nop
}
 8006634:	bf00      	nop
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	bc80      	pop	{r7}
 800663e:	4770      	bx	lr

08006640 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	2300      	movs	r3, #0
 8006648:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f383 8811 	msr	BASEPRI, r3
}
 8006650:	bf00      	nop
}
 8006652:	bf00      	nop
}
 8006654:	bf00      	nop
}
 8006656:	bf00      	nop
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	bc80      	pop	{r7}
 800665e:	4770      	bx	lr

08006660 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8006660:	b580      	push	{r7, lr}
 8006662:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8006664:	f7ff ffd5 	bl	8006612 <port_timer_get_time>
 8006668:	4603      	mov	r3, r0
}
 800666a:	4618      	mov	r0, r3
 800666c:	bd80      	pop	{r7, pc}

0800666e <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 800666e:	b580      	push	{r7, lr}
 8006670:	b086      	sub	sp, #24
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
 8006676:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8006678:	2302      	movs	r3, #2
 800667a:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	429a      	cmp	r2, r3
 8006682:	d201      	bcs.n	8006688 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8006688:	6839      	ldr	r1, [r7, #0]
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7ff fed6 	bl	800643c <chTimeAddX>
 8006690:	4603      	mov	r3, r0
 8006692:	4618      	mov	r0, r3
 8006694:	f7ff ffb2 	bl	80065fc <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8006698:	f7ff ffe2 	bl	8006660 <chVTGetSystemTimeX>
 800669c:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 800669e:	6939      	ldr	r1, [r7, #16]
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f7ff fed8 	bl	8006456 <chTimeDiffX>
 80066a6:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	bf34      	ite	cc
 80066b0:	2301      	movcc	r3, #1
 80066b2:	2300      	movcs	r3, #0
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d107      	bne.n	80066ca <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	3301      	adds	r3, #1
 80066be:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	603b      	str	r3, [r7, #0]
  while (true) {
 80066c8:	e7de      	b.n	8006688 <vt_set_alarm+0x1a>
      break;
 80066ca:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d902      	bls.n	80066d8 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80066d2:	2001      	movs	r0, #1
 80066d4:	f7ff fd28 	bl	8006128 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 80066d8:	bf00      	nop
 80066da:	3718      	adds	r7, #24
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b086      	sub	sp, #24
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	607a      	str	r2, [r7, #4]
 80066ec:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	68b9      	ldr	r1, [r7, #8]
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7ff fedb 	bl	80064b6 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8006700:	2302      	movs	r3, #2
 8006702:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8006704:	683a      	ldr	r2, [r7, #0]
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	429a      	cmp	r2, r3
 800670a:	d201      	bcs.n	8006710 <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	6839      	ldr	r1, [r7, #0]
 8006716:	4618      	mov	r0, r3
 8006718:	f7ff fe90 	bl	800643c <chTimeAddX>
 800671c:	4603      	mov	r3, r0
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff ff5b 	bl	80065da <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8006724:	f7ff ff9c 	bl	8006660 <chVTGetSystemTimeX>
 8006728:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 800672a:	6939      	ldr	r1, [r7, #16]
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7ff fe92 	bl	8006456 <chTimeDiffX>
 8006732:	4602      	mov	r2, r0
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	4293      	cmp	r3, r2
 8006738:	bf8c      	ite	hi
 800673a:	2301      	movhi	r3, #1
 800673c:	2300      	movls	r3, #0
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10f      	bne.n	8006764 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	3301      	adds	r3, #1
 8006748:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 800674a:	6979      	ldr	r1, [r7, #20]
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f7ff fe75 	bl	800643c <chTimeAddX>
 8006752:	4603      	mov	r3, r0
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff ff51 	bl	80065fc <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	603b      	str	r3, [r7, #0]
  while (true) {
 8006762:	e7df      	b.n	8006724 <vt_insert_first+0x44>
      break;
 8006764:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b02      	cmp	r3, #2
 800676a:	d902      	bls.n	8006772 <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800676c:	2001      	movs	r0, #1
 800676e:	f7ff fcdb 	bl	8006128 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8006772:	bf00      	nop
 8006774:	3718      	adds	r7, #24
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 800677a:	b580      	push	{r7, lr}
 800677c:	b088      	sub	sp, #32
 800677e:	af00      	add	r7, sp, #0
 8006780:	60f8      	str	r0, [r7, #12]
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8006786:	f7ff ff6b 	bl	8006660 <chVTGetSystemTimeX>
 800678a:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4618      	mov	r0, r3
 8006790:	f7ff fe6e 	bl	8006470 <ch_dlist_isempty>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d006      	beq.n	80067a8 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	69ba      	ldr	r2, [r7, #24]
 800679e:	68b9      	ldr	r1, [r7, #8]
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f7ff ff9d 	bl	80066e0 <vt_insert_first>

      return;
 80067a6:	e020      	b.n	80067ea <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	69b9      	ldr	r1, [r7, #24]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7ff fe51 	bl	8006456 <chTimeDiffX>
 80067b4:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4413      	add	r3, r2
 80067bc:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 80067be:	69fa      	ldr	r2, [r7, #28]
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d201      	bcs.n	80067ca <vt_enqueue+0x50>
      delta = delay;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	69fa      	ldr	r2, [r7, #28]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d203      	bcs.n	80067de <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 80067d6:	6879      	ldr	r1, [r7, #4]
 80067d8:	69b8      	ldr	r0, [r7, #24]
 80067da:	f7ff ff48 	bl	800666e <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	68b9      	ldr	r1, [r7, #8]
 80067e2:	69fa      	ldr	r2, [r7, #28]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f7ff fea0 	bl	800652a <ch_dlist_insert>
}
 80067ea:	3720      	adds	r7, #32
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
 80067fc:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80067fe:	4b0a      	ldr	r3, [pc, #40]	; (8006828 <chVTDoSetI+0x38>)
 8006800:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	683a      	ldr	r2, [r7, #0]
 8006806:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	68f9      	ldr	r1, [r7, #12]
 8006818:	6978      	ldr	r0, [r7, #20]
 800681a:	f7ff ffae 	bl	800677a <vt_enqueue>
}
 800681e:	bf00      	nop
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	24000980 	.word	0x24000980

0800682c <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8006834:	4b2d      	ldr	r3, [pc, #180]	; (80068ec <chVTDoResetI+0xc0>)
 8006836:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	4611      	mov	r1, r2
 800683e:	4618      	mov	r0, r3
 8006840:	f7ff fe27 	bl	8006492 <ch_dlist_isfirst>
 8006844:	4603      	mov	r3, r0
 8006846:	f083 0301 	eor.w	r3, r3, #1
 800684a:	b2db      	uxtb	r3, r3
 800684c:	2b00      	cmp	r3, #0
 800684e:	d014      	beq.n	800687a <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff fead 	bl	80065b2 <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6899      	ldr	r1, [r3, #8]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689a      	ldr	r2, [r3, #8]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	440a      	add	r2, r1
 8006868:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	f04f 32ff 	mov.w	r2, #4294967295
 8006876:	609a      	str	r2, [r3, #8]

    return;
 8006878:	e035      	b.n	80068e6 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	4618      	mov	r0, r3
 800687e:	f7ff fe83 	bl	8006588 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	4618      	mov	r0, r3
 800688c:	f7ff fdf0 	bl	8006470 <ch_dlist_isempty>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d002      	beq.n	800689c <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 8006896:	f7ff feab 	bl	80065f0 <port_timer_stop_alarm>

    return;
 800689a:	e024      	b.n	80068e6 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6899      	ldr	r1, [r3, #8]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	689a      	ldr	r2, [r3, #8]
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	440a      	add	r2, r1
 80068ac:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 80068ae:	f7ff fed7 	bl	8006660 <chVTGetSystemTimeX>
 80068b2:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	6939      	ldr	r1, [r7, #16]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff fdcb 	bl	8006456 <chTimeDiffX>
 80068c0:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d20a      	bcs.n	80068e4 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	689a      	ldr	r2, [r3, #8]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 80068da:	68b9      	ldr	r1, [r7, #8]
 80068dc:	6938      	ldr	r0, [r7, #16]
 80068de:	f7ff fec6 	bl	800666e <vt_set_alarm>
 80068e2:	e000      	b.n	80068e6 <chVTDoResetI+0xba>
    return;
 80068e4:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	24000980 	.word	0x24000980

080068f0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b088      	sub	sp, #32
 80068f4:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80068f6:	4b4d      	ldr	r3, [pc, #308]	; (8006a2c <chVTDoTickI+0x13c>)
 80068f8:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 8006900:	f7ff feae 	bl	8006660 <chVTGetSystemTimeX>
 8006904:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	68f9      	ldr	r1, [r7, #12]
 800690c:	4618      	mov	r0, r3
 800690e:	f7ff fda2 	bl	8006456 <chTimeDiffX>
 8006912:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	429a      	cmp	r2, r3
 800691c:	d366      	bcc.n	80069ec <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	68da      	ldr	r2, [r3, #12]
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	4619      	mov	r1, r3
 8006928:	4610      	mov	r0, r2
 800692a:	f7ff fd87 	bl	800643c <chTimeAddX>
 800692e:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	4618      	mov	r0, r3
 800693a:	f7ff fe3a 	bl	80065b2 <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	2200      	movs	r2, #0
 8006942:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	4618      	mov	r0, r3
 8006948:	f7ff fd92 	bl	8006470 <ch_dlist_isempty>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 8006952:	f7ff fe4d 	bl	80065f0 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8006956:	f7ff fe73 	bl	8006640 <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	6912      	ldr	r2, [r2, #16]
 8006962:	4611      	mov	r1, r2
 8006964:	6938      	ldr	r0, [r7, #16]
 8006966:	4798      	blx	r3

    chSysLockFromISR();
 8006968:	f7ff fe5a 	bl	8006620 <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	695b      	ldr	r3, [r3, #20]
 8006970:	2b00      	cmp	r3, #0
 8006972:	bf14      	ite	ne
 8006974:	2301      	movne	r3, #1
 8006976:	2300      	moveq	r3, #0
 8006978:	b2db      	uxtb	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d0bd      	beq.n	80068fa <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 800697e:	f7ff fe6f 	bl	8006660 <chVTGetSystemTimeX>
 8006982:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 8006984:	68f9      	ldr	r1, [r7, #12]
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff fd65 	bl	8006456 <chTimeDiffX>
 800698c:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	429a      	cmp	r2, r3
 8006996:	d905      	bls.n	80069a4 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8006998:	2002      	movs	r0, #2
 800699a:	f7ff fbc5 	bl	8006128 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 800699e:	2300      	movs	r3, #0
 80069a0:	61bb      	str	r3, [r7, #24]
 80069a2:	e004      	b.n	80069ae <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	695a      	ldr	r2, [r3, #20]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff fd5d 	bl	8006470 <ch_dlist_isempty>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d006      	beq.n	80069ca <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	6939      	ldr	r1, [r7, #16]
 80069c2:	6978      	ldr	r0, [r7, #20]
 80069c4:	f7ff fe8c 	bl	80066e0 <vt_insert_first>

        return;
 80069c8:	e02c      	b.n	8006a24 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	4413      	add	r3, r2
 80069d0:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 80069d2:	69fa      	ldr	r2, [r7, #28]
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d201      	bcs.n	80069de <chVTDoTickI+0xee>
        delta = delay;
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	6939      	ldr	r1, [r7, #16]
 80069e2:	69fa      	ldr	r2, [r7, #28]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7ff fda0 	bl	800652a <ch_dlist_insert>
  while (true) {
 80069ea:	e786      	b.n	80068fa <chVTDoTickI+0xa>
      break;
 80069ec:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7ff fd3d 	bl	8006470 <ch_dlist_isempty>
 80069f6:	4603      	mov	r3, r0
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d112      	bne.n	8006a22 <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	68da      	ldr	r2, [r3, #12]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	441a      	add	r2, r3
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	689a      	ldr	r2, [r3, #8]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	1ad2      	subs	r2, r2, r3
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	4619      	mov	r1, r3
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f7ff fe27 	bl	800666e <vt_set_alarm>
 8006a20:	e000      	b.n	8006a24 <chVTDoTickI+0x134>
    return;
 8006a22:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8006a24:	3720      	adds	r7, #32
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	24000980 	.word	0x24000980

08006a30 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6812      	ldr	r2, [r2, #0]
 8006a40:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	6852      	ldr	r2, [r2, #4]
 8006a4a:	605a      	str	r2, [r3, #4]
  return p;
 8006a4c:	687b      	ldr	r3, [r7, #4]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr

08006a58 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	605a      	str	r2, [r3, #4]
  return p;
 8006a76:	68fb      	ldr	r3, [r7, #12]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bc80      	pop	{r7}
 8006a80:	4770      	bx	lr

08006a82 <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689a      	ldr	r2, [r3, #8]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	bf2c      	ite	cs
 8006a9e:	2301      	movcs	r3, #1
 8006aa0:	2300      	movcc	r3, #0
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1f1      	bne.n	8006a8c <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	683a      	ldr	r2, [r7, #0]
 8006ac2:	605a      	str	r2, [r3, #4]
  return p;
 8006ac4:	683b      	ldr	r3, [r7, #0]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bc80      	pop	{r7}
 8006ace:	4770      	bx	lr

08006ad0 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	bf8c      	ite	hi
 8006aec:	2301      	movhi	r3, #1
 8006aee:	2300      	movls	r3, #0
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1f1      	bne.n	8006ada <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	683a      	ldr	r2, [r7, #0]
 8006b0a:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	683a      	ldr	r2, [r7, #0]
 8006b10:	605a      	str	r2, [r3, #4]
  return p;
 8006b12:	683b      	ldr	r3, [r7, #0]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bc80      	pop	{r7}
 8006b1c:	4770      	bx	lr

08006b1e <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006b1e:	b480      	push	{r7}
 8006b20:	b083      	sub	sp, #12
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	2330      	movs	r3, #48	; 0x30
 8006b26:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f383 8811 	msr	BASEPRI, r3
}
 8006b2e:	bf00      	nop
}
 8006b30:	bf00      	nop
}
 8006b32:	bf00      	nop
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bc80      	pop	{r7}
 8006b3c:	4770      	bx	lr

08006b3e <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006b3e:	b480      	push	{r7}
 8006b40:	b083      	sub	sp, #12
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	2300      	movs	r3, #0
 8006b46:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f383 8811 	msr	BASEPRI, r3
}
 8006b4e:	bf00      	nop
}
 8006b50:	bf00      	nop
}
 8006b52:	bf00      	nop
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bc80      	pop	{r7}
 8006b5c:	4770      	bx	lr

08006b5e <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	bf14      	ite	ne
 8006b6e:	2301      	movne	r3, #1
 8006b70:	2300      	moveq	r3, #0
 8006b72:	b2db      	uxtb	r3, r3
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bc80      	pop	{r7}
 8006b7c:	4770      	bx	lr

08006b7e <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 8006b7e:	b480      	push	{r7}
 8006b80:	b083      	sub	sp, #12
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	609a      	str	r2, [r3, #8]
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bc80      	pop	{r7}
 8006b98:	4770      	bx	lr

08006b9a <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b082      	sub	sp, #8
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f7ff fb39 	bl	8006220 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	f7ff ff5e 	bl	8006a82 <ch_pqueue_insert_behind>
 8006bc6:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3708      	adds	r7, #8
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bdc:	4619      	mov	r1, r3
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f7ff fb1e 	bl	8006220 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	699b      	ldr	r3, [r3, #24]
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	f7ff ff6a 	bl	8006ad0 <ch_pqueue_insert_ahead>
 8006bfc:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
	...

08006c08 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 8006c16:	f7ff ff82 	bl	8006b1e <chSysLockFromISR>
  switch (tp->state) {
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006c20:	2b0c      	cmp	r3, #12
 8006c22:	d82f      	bhi.n	8006c84 <__sch_wakeup+0x7c>
 8006c24:	a201      	add	r2, pc, #4	; (adr r2, 8006c2c <__sch_wakeup+0x24>)
 8006c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c2a:	bf00      	nop
 8006c2c:	08006c61 	.word	0x08006c61
 8006c30:	08006c85 	.word	0x08006c85
 8006c34:	08006c85 	.word	0x08006c85
 8006c38:	08006c67 	.word	0x08006c67
 8006c3c:	08006c7b 	.word	0x08006c7b
 8006c40:	08006c71 	.word	0x08006c71
 8006c44:	08006c85 	.word	0x08006c85
 8006c48:	08006c7b 	.word	0x08006c7b
 8006c4c:	08006c85 	.word	0x08006c85
 8006c50:	08006c85 	.word	0x08006c85
 8006c54:	08006c85 	.word	0x08006c85
 8006c58:	08006c85 	.word	0x08006c85
 8006c5c:	08006c7b 	.word	0x08006c7b
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8006c60:	f7ff ff6d 	bl	8006b3e <chSysUnlockFromISR>
    return;
 8006c64:	e019      	b.n	8006c9a <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	601a      	str	r2, [r3, #0]
    break;
 8006c6e:	e00a      	b.n	8006c86 <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c74:	4618      	mov	r0, r3
 8006c76:	f7ff ff82 	bl	8006b7e <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7ff fed7 	bl	8006a30 <ch_queue_dequeue>
    break;
 8006c82:	e000      	b.n	8006c86 <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 8006c84:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f04f 32ff 	mov.w	r2, #4294967295
 8006c8c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f7ff ff83 	bl	8006b9a <__sch_ready_behind>
  chSysUnlockFromISR();
 8006c94:	f7ff ff53 	bl	8006b3e <chSysUnlockFromISR>

  return;
 8006c98:	bf00      	nop
}
 8006c9a:	3710      	adds	r7, #16
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7ff ff76 	bl	8006b9a <__sch_ready_behind>
 8006cae:	4603      	mov	r3, r0
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3708      	adds	r7, #8
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 8006cc2:	4b10      	ldr	r3, [pc, #64]	; (8006d04 <chSchGoSleepS+0x4c>)
 8006cc4:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	79fa      	ldrb	r2, [r7, #7]
 8006cd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7ff febe 	bl	8006a58 <ch_pqueue_remove_highest>
 8006cdc:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8006cec:	68f9      	ldr	r1, [r7, #12]
 8006cee:	6978      	ldr	r0, [r7, #20]
 8006cf0:	f7ff face 	bl	8006290 <__trace_switch>
 8006cf4:	68f9      	ldr	r1, [r7, #12]
 8006cf6:	6978      	ldr	r0, [r7, #20]
 8006cf8:	f7f9 fb72 	bl	80003e0 <__port_switch>
}
 8006cfc:	bf00      	nop
 8006cfe:	3718      	adds	r7, #24
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	24000970 	.word	0x24000970

08006d08 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b08a      	sub	sp, #40	; 0x28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	4603      	mov	r3, r0
 8006d10:	6039      	str	r1, [r7, #0]
 8006d12:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 8006d14:	4b14      	ldr	r3, [pc, #80]	; (8006d68 <chSchGoSleepTimeoutS+0x60>)
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d20:	d018      	beq.n	8006d54 <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8006d22:	f107 000c 	add.w	r0, r7, #12
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	4a10      	ldr	r2, [pc, #64]	; (8006d6c <chSchGoSleepTimeoutS+0x64>)
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	f7ff fd60 	bl	80067f0 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8006d30:	79fb      	ldrb	r3, [r7, #7]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff ffc0 	bl	8006cb8 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8006d38:	f107 030c 	add.w	r3, r7, #12
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7ff ff0e 	bl	8006b5e <chVTIsArmedI>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d009      	beq.n	8006d5c <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8006d48:	f107 030c 	add.w	r3, r7, #12
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7ff fd6d 	bl	800682c <chVTDoResetI>
 8006d52:	e003      	b.n	8006d5c <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 8006d54:	79fb      	ldrb	r3, [r7, #7]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7ff ffae 	bl	8006cb8 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3728      	adds	r7, #40	; 0x28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	24000970 	.word	0x24000970
 8006d6c:	08006c09 	.word	0x08006c09

08006d70 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 8006d70:	b480      	push	{r7}
 8006d72:	b085      	sub	sp, #20
 8006d74:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8006d76:	4b0c      	ldr	r3, [pc, #48]	; (8006da8 <chSchIsPreemptionRequired+0x38>)
 8006d78:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	bf8c      	ite	hi
 8006d96:	2301      	movhi	r3, #1
 8006d98:	2300      	movls	r3, #0
 8006d9a:	b2db      	uxtb	r3, r3
#endif
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bc80      	pop	{r7}
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	24000970 	.word	0x24000970

08006dac <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8006db2:	4b10      	ldr	r3, [pc, #64]	; (8006df4 <chSchDoPreemption+0x48>)
 8006db4:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7ff fe4a 	bl	8006a58 <ch_pqueue_remove_highest>
 8006dc4:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 8006dd4:	68b8      	ldr	r0, [r7, #8]
 8006dd6:	f7ff fefb 	bl	8006bd0 <__sch_ready_ahead>
 8006dda:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8006ddc:	68b9      	ldr	r1, [r7, #8]
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7ff fa56 	bl	8006290 <__trace_switch>
 8006de4:	68b9      	ldr	r1, [r7, #8]
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7f9 fafa 	bl	80003e0 <__port_switch>
}
 8006dec:	bf00      	nop
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	24000970 	.word	0x24000970

08006df8 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bc80      	pop	{r7}
 8006e0e:	4770      	bx	lr

08006e10 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 8006e1e:	bf00      	nop
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bc80      	pop	{r7}
 8006e26:	4770      	bx	lr

08006e28 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	605a      	str	r2, [r3, #4]
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bc80      	pop	{r7}
 8006e44:	4770      	bx	lr

08006e46 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 8006e46:	b480      	push	{r7}
 8006e48:	b083      	sub	sp, #12
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	609a      	str	r2, [r3, #8]
}
 8006e60:	bf00      	nop
 8006e62:	370c      	adds	r7, #12
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bc80      	pop	{r7}
 8006e68:	4770      	bx	lr

08006e6a <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 8006e6a:	b480      	push	{r7}
 8006e6c:	b083      	sub	sp, #12
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f04f 32ff 	mov.w	r2, #4294967295
 8006e84:	609a      	str	r2, [r3, #8]
}
 8006e86:	bf00      	nop
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bc80      	pop	{r7}
 8006e8e:	4770      	bx	lr

08006e90 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8006e90:	b580      	push	{r7, lr}
 8006e92:	af00      	add	r7, sp, #0
  return stGetCounter();
 8006e94:	f7fa fa15 	bl	80012c2 <stGetCounter>
 8006e98:	4603      	mov	r3, r0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	bd80      	pop	{r7, pc}

08006e9e <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8006e9e:	b580      	push	{r7, lr}
 8006ea0:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8006ea2:	f7ff fff5 	bl	8006e90 <port_timer_get_time>
 8006ea6:	4603      	mov	r3, r0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 8006eac:	b5b0      	push	{r4, r5, r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7ff ffd7 	bl	8006e6a <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8006ec2:	f7ff ffec 	bl	8006e9e <chVTGetSystemTimeX>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2200      	movs	r2, #0
 8006eca:	461c      	mov	r4, r3
 8006ecc:	4615      	mov	r5, r2
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 8006ed4:	bf00      	nop
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bdb0      	pop	{r4, r5, r7, pc}

08006edc <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f7ff ff9e 	bl	8006e28 <ch_queue_init>
}
 8006eec:	bf00      	nop
 8006eee:	3708      	adds	r7, #8
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
}
 8006efc:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8006efe:	e7fd      	b.n	8006efc <__idle_thread+0x8>

08006f00 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b08a      	sub	sp, #40	; 0x28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8006f0e:	4a2c      	ldr	r2, [pc, #176]	; (8006fc0 <chInstanceObjectInit+0xc0>)
 8006f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	683a      	ldr	r2, [r7, #0]
 8006f24:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 fcfa 	bl	8007920 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7ff ff89 	bl	8006e46 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	3328      	adds	r3, #40	; 0x28
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7ff ffcf 	bl	8006edc <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	3334      	adds	r3, #52	; 0x34
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7ff ff58 	bl	8006df8 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	3310      	adds	r3, #16
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7ff ffad 	bl	8006eac <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	3384      	adds	r3, #132	; 0x84
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7ff ff5a 	bl	8006e10 <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	3388      	adds	r3, #136	; 0x88
 8006f60:	4618      	mov	r0, r3
 8006f62:	f7ff f933 	bl	80061cc <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006f6c:	2380      	movs	r3, #128	; 0x80
 8006f6e:	4a15      	ldr	r2, [pc, #84]	; (8006fc4 <chInstanceObjectInit+0xc4>)
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f905 	bl	8007180 <__thd_object_init>
 8006f76:	4602      	mov	r2, r0
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	683a      	ldr	r2, [r7, #0]
 8006f82:	6852      	ldr	r2, [r2, #4]
 8006f84:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8006f90:	4b0d      	ldr	r3, [pc, #52]	; (8006fc8 <chInstanceObjectInit+0xc8>)
 8006f92:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 8006f98:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	61bb      	str	r3, [r7, #24]
 8006fa4:	4b09      	ldr	r3, [pc, #36]	; (8006fcc <chInstanceObjectInit+0xcc>)
 8006fa6:	61fb      	str	r3, [r7, #28]
 8006fa8:	2300      	movs	r3, #0
 8006faa:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8006fac:	f107 030c 	add.w	r3, r7, #12
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 f953 	bl	800725c <chThdCreateI>
  }
#endif
}
 8006fb6:	bf00      	nop
 8006fb8:	3728      	adds	r7, #40	; 0x28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	24000964 	.word	0x24000964
 8006fc4:	0800e8b4 	.word	0x0800e8b4
 8006fc8:	0800e400 	.word	0x0800e400
 8006fcc:	08006ef5 	.word	0x08006ef5

08006fd0 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	601a      	str	r2, [r3, #0]
}
 8006fde:	bf00      	nop
 8006fe0:	370c      	adds	r7, #12
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bc80      	pop	{r7}
 8006fe6:	4770      	bx	lr

08006fe8 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	bf14      	ite	ne
 8006ffa:	2301      	movne	r3, #1
 8006ffc:	2300      	moveq	r3, #0
 8006ffe:	b2db      	uxtb	r3, r3
}
 8007000:	4618      	mov	r0, r3
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	bc80      	pop	{r7}
 8007008:	4770      	bx	lr

0800700a <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 800700a:	b480      	push	{r7}
 800700c:	b085      	sub	sp, #20
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	601a      	str	r2, [r3, #0]
  return p;
 8007020:	68fb      	ldr	r3, [r7, #12]
}
 8007022:	4618      	mov	r0, r3
 8007024:	3714      	adds	r7, #20
 8007026:	46bd      	mov	sp, r7
 8007028:	bc80      	pop	{r7}
 800702a:	4770      	bx	lr

0800702c <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	605a      	str	r2, [r3, #4]
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	bc80      	pop	{r7}
 8007048:	4770      	bx	lr

0800704a <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 800704a:	b480      	push	{r7}
 800704c:	b083      	sub	sp, #12
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	429a      	cmp	r2, r3
 800705a:	bf14      	ite	ne
 800705c:	2301      	movne	r3, #1
 800705e:	2300      	moveq	r3, #0
 8007060:	b2db      	uxtb	r3, r3
}
 8007062:	4618      	mov	r0, r3
 8007064:	370c      	adds	r7, #12
 8007066:	46bd      	mov	sp, r7
 8007068:	bc80      	pop	{r7}
 800706a:	4770      	bx	lr

0800706c <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	683a      	ldr	r2, [r7, #0]
 8007090:	605a      	str	r2, [r3, #4]
}
 8007092:	bf00      	nop
 8007094:	370c      	adds	r7, #12
 8007096:	46bd      	mov	sp, r7
 8007098:	bc80      	pop	{r7}
 800709a:	4770      	bx	lr

0800709c <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	605a      	str	r2, [r3, #4]
  return p;
 80070ba:	68fb      	ldr	r3, [r7, #12]
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3714      	adds	r7, #20
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bc80      	pop	{r7}
 80070c4:	4770      	bx	lr

080070c6 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80070c6:	b480      	push	{r7}
 80070c8:	b083      	sub	sp, #12
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	6812      	ldr	r2, [r2, #0]
 80070d6:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6852      	ldr	r2, [r2, #4]
 80070e0:	605a      	str	r2, [r3, #4]
  return p;
 80070e2:	687b      	ldr	r3, [r7, #4]
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bc80      	pop	{r7}
 80070ec:	4770      	bx	lr

080070ee <chSysLock>:
static inline void chSysLock(void) {
 80070ee:	b480      	push	{r7}
 80070f0:	b083      	sub	sp, #12
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	2330      	movs	r3, #48	; 0x30
 80070f6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f383 8811 	msr	BASEPRI, r3
}
 80070fe:	bf00      	nop
}
 8007100:	bf00      	nop
}
 8007102:	bf00      	nop
 8007104:	370c      	adds	r7, #12
 8007106:	46bd      	mov	sp, r7
 8007108:	bc80      	pop	{r7}
 800710a:	4770      	bx	lr

0800710c <chSysUnlock>:
static inline void chSysUnlock(void) {
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	2300      	movs	r3, #0
 8007114:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f383 8811 	msr	BASEPRI, r3
}
 800711c:	bf00      	nop
}
 800711e:	bf00      	nop
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	bc80      	pop	{r7}
 8007128:	4770      	bx	lr
	...

0800712c <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8007130:	4b02      	ldr	r3, [pc, #8]	; (800713c <chThdGetSelfX+0x10>)
 8007132:	68db      	ldr	r3, [r3, #12]
}
 8007134:	4618      	mov	r0, r3
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr
 800713c:	24000970 	.word	0x24000970

08007140 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8007148:	6879      	ldr	r1, [r7, #4]
 800714a:	2008      	movs	r0, #8
 800714c:	f7ff fddc 	bl	8006d08 <chSchGoSleepTimeoutS>
}
 8007150:	bf00      	nop
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4618      	mov	r0, r3
 8007166:	f7ff ff99 	bl	800709c <ch_queue_fifo_remove>
 800716a:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f7ff fd94 	bl	8006ca0 <chSchReadyI>
}
 8007178:	bf00      	nop
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	60b9      	str	r1, [r7, #8]
 800718a:	607a      	str	r2, [r7, #4]
 800718c:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	683a      	ldr	r2, [r7, #0]
 8007192:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	2202      	movs	r2, #2
 8007198:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	2200      	movs	r2, #0
 80071b4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2200      	movs	r2, #0
 80071ba:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	3310      	adds	r3, #16
 80071d4:	4619      	mov	r1, r3
 80071d6:	4610      	mov	r0, r2
 80071d8:	f7ff ff48 	bl	800706c <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	332c      	adds	r3, #44	; 0x2c
 80071e0:	4618      	mov	r0, r3
 80071e2:	f7ff fef5 	bl	8006fd0 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	3330      	adds	r3, #48	; 0x30
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7ff ff1e 	bl	800702c <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 80071f0:	68bb      	ldr	r3, [r7, #8]
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
	...

080071fc <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	3b48      	subs	r3, #72	; 0x48
 800720a:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	60da      	str	r2, [r3, #12]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	691a      	ldr	r2, [r3, #16]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	601a      	str	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	695a      	ldr	r2, [r3, #20]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	605a      	str	r2, [r3, #4]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	4a07      	ldr	r2, [pc, #28]	; (8007254 <chThdCreateSuspendedI+0x58>)
 8007238:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	68f9      	ldr	r1, [r7, #12]
 8007244:	4804      	ldr	r0, [pc, #16]	; (8007258 <chThdCreateSuspendedI+0x5c>)
 8007246:	f7ff ff9b 	bl	8007180 <__thd_object_init>
 800724a:	4603      	mov	r3, r0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	080003f1 	.word	0x080003f1
 8007258:	24000970 	.word	0x24000970

0800725c <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f7ff ffc9 	bl	80071fc <chThdCreateSuspendedI>
 800726a:	4603      	mov	r3, r0
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff fd17 	bl	8006ca0 <chSchReadyI>
 8007272:	4603      	mov	r3, r0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007284:	f7ff ff33 	bl	80070ee <chSysLock>
  chThdExitS(msg);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f804 	bl	8007296 <chThdExitS>
  /* The thread never returns here.*/
}
 800728e:	bf00      	nop
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8007296:	b580      	push	{r7, lr}
 8007298:	b084      	sub	sp, #16
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 800729e:	f7ff ff45 	bl	800712c <chThdGetSelfX>
 80072a2:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80072aa:	e008      	b.n	80072be <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	332c      	adds	r3, #44	; 0x2c
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7ff feaa 	bl	800700a <ch_list_unlink>
 80072b6:	4603      	mov	r3, r0
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7ff fcf1 	bl	8006ca0 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	332c      	adds	r3, #44	; 0x2c
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7ff fe90 	bl	8006fe8 <ch_list_notempty>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1ee      	bne.n	80072ac <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	bf0c      	ite	eq
 80072d8:	2301      	moveq	r3, #1
 80072da:	2300      	movne	r3, #0
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d010      	beq.n	8007304 <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80072e8:	f003 0303 	and.w	r3, r3, #3
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	bf0c      	ite	eq
 80072f0:	2301      	moveq	r3, #1
 80072f2:	2300      	movne	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d004      	beq.n	8007304 <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3310      	adds	r3, #16
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff fee1 	bl	80070c6 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8007304:	200f      	movs	r0, #15
 8007306:	f7ff fcd7 	bl	8006cb8 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 800730a:	bf00      	nop
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8007312:	b580      	push	{r7, lr}
 8007314:	b082      	sub	sp, #8
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]

  chSysLock();
 800731a:	f7ff fee8 	bl	80070ee <chSysLock>
  chThdSleepS(time);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f7ff ff0e 	bl	8007140 <chThdSleepS>
  chSysUnlock();
 8007324:	f7ff fef2 	bl	800710c <chSysUnlock>
}
 8007328:	bf00      	nop
 800732a:	3708      	adds	r7, #8
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00b      	beq.n	800735a <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	683a      	ldr	r2, [r7, #0]
 8007352:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f7ff fca3 	bl	8006ca0 <chSchReadyI>
  }
}
 800735a:	bf00      	nop
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8007362:	b580      	push	{r7, lr}
 8007364:	b084      	sub	sp, #16
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
 800736a:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 800736c:	f7ff fede 	bl	800712c <chThdGetSelfX>
 8007370:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	bf0c      	ite	eq
 8007378:	2301      	moveq	r3, #1
 800737a:	2300      	movne	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d002      	beq.n	8007388 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8007382:	f04f 33ff 	mov.w	r3, #4294967295
 8007386:	e009      	b.n	800739c <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	68f9      	ldr	r1, [r7, #12]
 800738c:	4618      	mov	r0, r3
 800738e:	f7ff fe6d 	bl	800706c <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8007392:	6839      	ldr	r1, [r7, #0]
 8007394:	2004      	movs	r0, #4
 8007396:	f7ff fcb7 	bl	8006d08 <chSchGoSleepTimeoutS>
 800739a:	4603      	mov	r3, r0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3710      	adds	r7, #16
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7ff fe4a 	bl	800704a <ch_queue_notempty>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d003      	beq.n	80073c4 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 80073bc:	6839      	ldr	r1, [r7, #0]
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f7ff feca 	bl	8007158 <chThdDoDequeueNextI>
  }
}
 80073c4:	bf00      	nop
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 80073cc:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80073d0:	b085      	sub	sp, #20
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	60f8      	str	r0, [r7, #12]
 80073d6:	60b9      	str	r1, [r7, #8]
 80073d8:	607a      	str	r2, [r7, #4]

  tmp->n++;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	1c5a      	adds	r2, r3, #1
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	1ad2      	subs	r2, r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	1ad2      	subs	r2, r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80073fa:	68f9      	ldr	r1, [r7, #12]
 80073fc:	6889      	ldr	r1, [r1, #8]
 80073fe:	2000      	movs	r0, #0
 8007400:	460c      	mov	r4, r1
 8007402:	4605      	mov	r5, r0
 8007404:	eb12 0804 	adds.w	r8, r2, r4
 8007408:	eb43 0905 	adc.w	r9, r3, r5
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	429a      	cmp	r2, r3
 800741c:	d903      	bls.n	8007426 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	689a      	ldr	r2, [r3, #8]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	689a      	ldr	r2, [r3, #8]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	429a      	cmp	r2, r3
 8007430:	d203      	bcs.n	800743a <tm_stop+0x6e>
    tmp->best = tmp->last;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	689a      	ldr	r2, [r3, #8]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	601a      	str	r2, [r3, #0]
  }
}
 800743a:	bf00      	nop
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8007444:	4770      	bx	lr

08007446 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f04f 32ff 	mov.w	r2, #4294967295
 8007454:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8007468:	6879      	ldr	r1, [r7, #4]
 800746a:	f04f 0200 	mov.w	r2, #0
 800746e:	f04f 0300 	mov.w	r3, #0
 8007472:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	bc80      	pop	{r7}
 800747e:	4770      	bx	lr

08007480 <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8007488:	4b04      	ldr	r3, [pc, #16]	; (800749c <chTMStartMeasurementX+0x1c>)
 800748a:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	609a      	str	r2, [r3, #8]
}
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	bc80      	pop	{r7}
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	e0001000 	.word	0xe0001000

080074a0 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	4b05      	ldr	r3, [pc, #20]	; (80074c0 <chTMStopMeasurementX+0x20>)
 80074aa:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80074ac:	4a05      	ldr	r2, [pc, #20]	; (80074c4 <chTMStopMeasurementX+0x24>)
 80074ae:	6892      	ldr	r2, [r2, #8]
 80074b0:	4619      	mov	r1, r3
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7ff ff8a 	bl	80073cc <tm_stop>
}
 80074b8:	bf00      	nop
 80074ba:	3708      	adds	r7, #8
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	e0001000 	.word	0xe0001000
 80074c4:	24000964 	.word	0x24000964

080074c8 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	605a      	str	r2, [r3, #4]
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bc80      	pop	{r7}
 80074e4:	4770      	bx	lr

080074e6 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b082      	sub	sp, #8
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7ff ffe9 	bl	80074c8 <ch_queue_init>
  mp->owner = NULL;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 80074fc:	bf00      	nop
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	431a      	orrs	r2, r3
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007520:	2b0a      	cmp	r3, #10
 8007522:	d106      	bne.n	8007532 <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800752c:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10d      	bne.n	800754e <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8007538:	2b0b      	cmp	r3, #11
 800753a:	d10e      	bne.n	800755a <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007544:	401a      	ands	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 800754a:	429a      	cmp	r2, r3
 800754c:	d105      	bne.n	800755a <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7ff fba3 	bl	8006ca0 <chSchReadyI>
  }
}
 800755a:	bf00      	nop
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8007562:	b580      	push	{r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
 800756a:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8007572:	e019      	b.n	80075a8 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	431a      	orrs	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d005      	beq.n	8007592 <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	691a      	ldr	r2, [r3, #16]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 800758e:	2b00      	cmp	r3, #0
 8007590:	d007      	beq.n	80075a2 <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	4619      	mov	r1, r3
 800759c:	4610      	mov	r0, r2
 800759e:	f7ff ffb1 	bl	8007504 <chEvtSignalI>
    }
    elp = elp->next;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d1e1      	bne.n	8007574 <chEvtBroadcastFlagsI+0x12>
  }
}
 80075b0:	bf00      	nop
 80075b2:	bf00      	nop
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <chSysLock>:
static inline void chSysLock(void) {
 80075ba:	b480      	push	{r7}
 80075bc:	b083      	sub	sp, #12
 80075be:	af00      	add	r7, sp, #0
 80075c0:	2330      	movs	r3, #48	; 0x30
 80075c2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f383 8811 	msr	BASEPRI, r3
}
 80075ca:	bf00      	nop
}
 80075cc:	bf00      	nop
}
 80075ce:	bf00      	nop
 80075d0:	370c      	adds	r7, #12
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bc80      	pop	{r7}
 80075d6:	4770      	bx	lr

080075d8 <chSysUnlock>:
static inline void chSysUnlock(void) {
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	2300      	movs	r3, #0
 80075e0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f383 8811 	msr	BASEPRI, r3
}
 80075e8:	bf00      	nop
}
 80075ea:	bf00      	nop
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bc80      	pop	{r7}
 80075f4:	4770      	bx	lr
	...

080075f8 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 80075f8:	b480      	push	{r7}
 80075fa:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 80075fc:	4b04      	ldr	r3, [pc, #16]	; (8007610 <__core_init+0x18>)
 80075fe:	4a05      	ldr	r2, [pc, #20]	; (8007614 <__core_init+0x1c>)
 8007600:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8007602:	4b03      	ldr	r3, [pc, #12]	; (8007610 <__core_init+0x18>)
 8007604:	4a04      	ldr	r2, [pc, #16]	; (8007618 <__core_init+0x20>)
 8007606:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8007608:	bf00      	nop
 800760a:	46bd      	mov	sp, r7
 800760c:	bc80      	pop	{r7}
 800760e:	4770      	bx	lr
 8007610:	24001330 	.word	0x24001330
 8007614:	24001930 	.word	0x24001930
 8007618:	24080000 	.word	0x24080000

0800761c <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 800761c:	b480      	push	{r7}
 800761e:	b087      	sub	sp, #28
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 8007628:	4b12      	ldr	r3, [pc, #72]	; (8007674 <chCoreAllocFromBaseI+0x58>)
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4413      	add	r3, r2
 8007630:	461a      	mov	r2, r3
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	4413      	add	r3, r2
 8007636:	1e5a      	subs	r2, r3, #1
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	425b      	negs	r3, r3
 800763c:	4013      	ands	r3, r2
 800763e:	617b      	str	r3, [r7, #20]
  next = p + size;
 8007640:	697a      	ldr	r2, [r7, #20]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4413      	add	r3, r2
 8007646:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 8007648:	4b0a      	ldr	r3, [pc, #40]	; (8007674 <chCoreAllocFromBaseI+0x58>)
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	429a      	cmp	r2, r3
 8007650:	d804      	bhi.n	800765c <chCoreAllocFromBaseI+0x40>
 8007652:	4b08      	ldr	r3, [pc, #32]	; (8007674 <chCoreAllocFromBaseI+0x58>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	429a      	cmp	r2, r3
 800765a:	d201      	bcs.n	8007660 <chCoreAllocFromBaseI+0x44>
    return NULL;
 800765c:	2300      	movs	r3, #0
 800765e:	e003      	b.n	8007668 <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 8007660:	4a04      	ldr	r2, [pc, #16]	; (8007674 <chCoreAllocFromBaseI+0x58>)
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	6013      	str	r3, [r2, #0]

  return p;
 8007666:	697b      	ldr	r3, [r7, #20]
}
 8007668:	4618      	mov	r0, r3
 800766a:	371c      	adds	r7, #28
 800766c:	46bd      	mov	sp, r7
 800766e:	bc80      	pop	{r7}
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	24001330 	.word	0x24001330

08007678 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8007684:	4b11      	ldr	r3, [pc, #68]	; (80076cc <chCoreAllocFromTopI+0x54>)
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	425b      	negs	r3, r3
 800768c:	4413      	add	r3, r2
 800768e:	461a      	mov	r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	425b      	negs	r3, r3
 8007694:	4013      	ands	r3, r2
 8007696:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	425b      	negs	r3, r3
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	4413      	add	r3, r2
 80076a0:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80076a2:	4b0a      	ldr	r3, [pc, #40]	; (80076cc <chCoreAllocFromTopI+0x54>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	693a      	ldr	r2, [r7, #16]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d304      	bcc.n	80076b6 <chCoreAllocFromTopI+0x3e>
 80076ac:	4b07      	ldr	r3, [pc, #28]	; (80076cc <chCoreAllocFromTopI+0x54>)
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	693a      	ldr	r2, [r7, #16]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d901      	bls.n	80076ba <chCoreAllocFromTopI+0x42>
    return NULL;
 80076b6:	2300      	movs	r3, #0
 80076b8:	e003      	b.n	80076c2 <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 80076ba:	4a04      	ldr	r2, [pc, #16]	; (80076cc <chCoreAllocFromTopI+0x54>)
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	6053      	str	r3, [r2, #4]

  return p;
 80076c0:	697b      	ldr	r3, [r7, #20]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	371c      	adds	r7, #28
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bc80      	pop	{r7}
 80076ca:	4770      	bx	lr
 80076cc:	24001330 	.word	0x24001330

080076d0 <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b086      	sub	sp, #24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 80076dc:	f7ff ff6d 	bl	80075ba <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	68b9      	ldr	r1, [r7, #8]
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f7ff ff99 	bl	800761c <chCoreAllocFromBaseI>
 80076ea:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 80076ec:	f7ff ff74 	bl	80075d8 <chSysUnlock>

  return p;
 80076f0:	697b      	ldr	r3, [r7, #20]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3718      	adds	r7, #24
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b086      	sub	sp, #24
 80076fe:	af00      	add	r7, sp, #0
 8007700:	60f8      	str	r0, [r7, #12]
 8007702:	60b9      	str	r1, [r7, #8]
 8007704:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8007706:	f7ff ff58 	bl	80075ba <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	68b9      	ldr	r1, [r7, #8]
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f7ff ffb2 	bl	8007678 <chCoreAllocFromTopI>
 8007714:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8007716:	f7ff ff5f 	bl	80075d8 <chSysUnlock>

  return p;
 800771a:	697b      	ldr	r3, [r7, #20]
}
 800771c:	4618      	mov	r0, r3
 800771e:	3718      	adds	r7, #24
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8007724:	b580      	push	{r7, lr}
 8007726:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8007728:	4b06      	ldr	r3, [pc, #24]	; (8007744 <__heap_init+0x20>)
 800772a:	4a07      	ldr	r2, [pc, #28]	; (8007748 <__heap_init+0x24>)
 800772c:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 800772e:	4b05      	ldr	r3, [pc, #20]	; (8007744 <__heap_init+0x20>)
 8007730:	2200      	movs	r2, #0
 8007732:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 8007734:	4b03      	ldr	r3, [pc, #12]	; (8007744 <__heap_init+0x20>)
 8007736:	2200      	movs	r2, #0
 8007738:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 800773a:	4804      	ldr	r0, [pc, #16]	; (800774c <__heap_init+0x28>)
 800773c:	f7ff fed3 	bl	80074e6 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 8007740:	bf00      	nop
 8007742:	bd80      	pop	{r7, pc}
 8007744:	24001338 	.word	0x24001338
 8007748:	080076fb 	.word	0x080076fb
 800774c:	24001344 	.word	0x24001344

08007750 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
 800775c:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	605a      	str	r2, [r3, #4]
  mp->align = align;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	60da      	str	r2, [r3, #12]
}
 8007776:	bf00      	nop
 8007778:	3714      	adds	r7, #20
 800777a:	46bd      	mov	sp, r7
 800777c:	bc80      	pop	{r7}
 800777e:	4770      	bx	lr

08007780 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 800778a:	2200      	movs	r2, #0
 800778c:	6839      	ldr	r1, [r7, #0]
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff ff72 	bl	8007678 <chCoreAllocFromTopI>
 8007794:	4603      	mov	r3, r0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}

0800779e <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 800779e:	b580      	push	{r7, lr}
 80077a0:	b084      	sub	sp, #16
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	60f8      	str	r0, [r7, #12]
 80077a6:	60b9      	str	r1, [r7, #8]
 80077a8:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2204      	movs	r2, #4
 80077ae:	68b9      	ldr	r1, [r7, #8]
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff ffcd 	bl	8007750 <chPoolObjectInitAligned>
}
 80077b6:	bf00      	nop
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 80077be:	b480      	push	{r7}
 80077c0:	b083      	sub	sp, #12
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	601a      	str	r2, [r3, #0]
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bc80      	pop	{r7}
 80077d4:	4770      	bx	lr
	...

080077d8 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 80077d8:	b580      	push	{r7, lr}
 80077da:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 80077dc:	4810      	ldr	r0, [pc, #64]	; (8007820 <__factory_init+0x48>)
 80077de:	f7ff fe82 	bl	80074e6 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 80077e2:	4810      	ldr	r0, [pc, #64]	; (8007824 <__factory_init+0x4c>)
 80077e4:	f7ff ffeb 	bl	80077be <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 80077e8:	4a0f      	ldr	r2, [pc, #60]	; (8007828 <__factory_init+0x50>)
 80077ea:	2114      	movs	r1, #20
 80077ec:	480f      	ldr	r0, [pc, #60]	; (800782c <__factory_init+0x54>)
 80077ee:	f7ff ffd6 	bl	800779e <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 80077f2:	480f      	ldr	r0, [pc, #60]	; (8007830 <__factory_init+0x58>)
 80077f4:	f7ff ffe3 	bl	80077be <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 80077f8:	480e      	ldr	r0, [pc, #56]	; (8007834 <__factory_init+0x5c>)
 80077fa:	f7ff ffe0 	bl	80077be <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 80077fe:	4a0a      	ldr	r2, [pc, #40]	; (8007828 <__factory_init+0x50>)
 8007800:	211c      	movs	r1, #28
 8007802:	480d      	ldr	r0, [pc, #52]	; (8007838 <__factory_init+0x60>)
 8007804:	f7ff ffcb 	bl	800779e <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 8007808:	480c      	ldr	r0, [pc, #48]	; (800783c <__factory_init+0x64>)
 800780a:	f7ff ffd8 	bl	80077be <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 800780e:	480c      	ldr	r0, [pc, #48]	; (8007840 <__factory_init+0x68>)
 8007810:	f7ff ffd5 	bl	80077be <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8007814:	480b      	ldr	r0, [pc, #44]	; (8007844 <__factory_init+0x6c>)
 8007816:	f7ff ffd2 	bl	80077be <dyn_list_init>
#endif
}
 800781a:	bf00      	nop
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	24001354 	.word	0x24001354
 8007824:	24001364 	.word	0x24001364
 8007828:	08007781 	.word	0x08007781
 800782c:	24001368 	.word	0x24001368
 8007830:	24001378 	.word	0x24001378
 8007834:	2400137c 	.word	0x2400137c
 8007838:	24001380 	.word	0x24001380
 800783c:	24001390 	.word	0x24001390
 8007840:	24001394 	.word	0x24001394
 8007844:	24001398 	.word	0x24001398

08007848 <__NVIC_SetPriorityGrouping>:
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007858:	4b0b      	ldr	r3, [pc, #44]	; (8007888 <__NVIC_SetPriorityGrouping+0x40>)
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007864:	4013      	ands	r3, r2
 8007866:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007870:	4b06      	ldr	r3, [pc, #24]	; (800788c <__NVIC_SetPriorityGrouping+0x44>)
 8007872:	4313      	orrs	r3, r2
 8007874:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007876:	4a04      	ldr	r2, [pc, #16]	; (8007888 <__NVIC_SetPriorityGrouping+0x40>)
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	60d3      	str	r3, [r2, #12]
}
 800787c:	bf00      	nop
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	bc80      	pop	{r7}
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	e000ed00 	.word	0xe000ed00
 800788c:	05fa0000 	.word	0x05fa0000

08007890 <__NVIC_SetPriority>:
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	4603      	mov	r3, r0
 8007898:	6039      	str	r1, [r7, #0]
 800789a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800789c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	db0a      	blt.n	80078ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	b2da      	uxtb	r2, r3
 80078a8:	490c      	ldr	r1, [pc, #48]	; (80078dc <__NVIC_SetPriority+0x4c>)
 80078aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078ae:	0112      	lsls	r2, r2, #4
 80078b0:	b2d2      	uxtb	r2, r2
 80078b2:	440b      	add	r3, r1
 80078b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80078b8:	e00a      	b.n	80078d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	b2da      	uxtb	r2, r3
 80078be:	4908      	ldr	r1, [pc, #32]	; (80078e0 <__NVIC_SetPriority+0x50>)
 80078c0:	88fb      	ldrh	r3, [r7, #6]
 80078c2:	f003 030f 	and.w	r3, r3, #15
 80078c6:	3b04      	subs	r3, #4
 80078c8:	0112      	lsls	r2, r2, #4
 80078ca:	b2d2      	uxtb	r2, r2
 80078cc:	440b      	add	r3, r1
 80078ce:	761a      	strb	r2, [r3, #24]
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bc80      	pop	{r7}
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	e000e100 	.word	0xe000e100
 80078e0:	e000ed00 	.word	0xe000ed00

080078e4 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80078ea:	f3ef 8309 	mrs	r3, PSP
 80078ee:	603b      	str	r3, [r7, #0]
  return(result);
 80078f0:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 80078f2:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	3320      	adds	r3, #32
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f383 8809 	msr	PSP, r3
}
 8007904:	bf00      	nop
 8007906:	2300      	movs	r3, #0
 8007908:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	f383 8811 	msr	BASEPRI, r3
}
 8007910:	bf00      	nop
 8007912:	bf00      	nop
}
 8007914:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8007916:	bf00      	nop
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr

08007920 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	2330      	movs	r3, #48	; 0x30
 800792a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f383 8811 	msr	BASEPRI, r3
}
 8007932:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8007934:	b662      	cpsie	i
}
 8007936:	bf00      	nop
}
 8007938:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 800793a:	2003      	movs	r0, #3
 800793c:	f7ff ff84 	bl	8007848 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8007940:	4b0e      	ldr	r3, [pc, #56]	; (800797c <port_init+0x5c>)
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	4a0d      	ldr	r2, [pc, #52]	; (800797c <port_init+0x5c>)
 8007946:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800794a:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 800794c:	4b0c      	ldr	r3, [pc, #48]	; (8007980 <port_init+0x60>)
 800794e:	4a0d      	ldr	r2, [pc, #52]	; (8007984 <port_init+0x64>)
 8007950:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8007954:	4b0a      	ldr	r3, [pc, #40]	; (8007980 <port_init+0x60>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a09      	ldr	r2, [pc, #36]	; (8007980 <port_init+0x60>)
 800795a:	f043 0301 	orr.w	r3, r3, #1
 800795e:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 8007960:	2102      	movs	r1, #2
 8007962:	f06f 0004 	mvn.w	r0, #4
 8007966:	f7ff ff93 	bl	8007890 <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 800796a:	2103      	movs	r1, #3
 800796c:	f06f 0001 	mvn.w	r0, #1
 8007970:	f7ff ff8e 	bl	8007890 <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8007974:	bf00      	nop
 8007976:	3710      	adds	r7, #16
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	e000edf0 	.word	0xe000edf0
 8007980:	e0001000 	.word	0xe0001000
 8007984:	c5acce55 	.word	0xc5acce55

08007988 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	2330      	movs	r3, #48	; 0x30
 8007990:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f383 8811 	msr	BASEPRI, r3
}
 8007998:	bf00      	nop
}
 800799a:	bf00      	nop
}
 800799c:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800799e:	4b19      	ldr	r3, [pc, #100]	; (8007a04 <__port_irq_epilogue+0x7c>)
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d020      	beq.n	80079ec <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80079aa:	f3ef 8309 	mrs	r3, PSP
 80079ae:	607b      	str	r3, [r7, #4]
  return(result);
 80079b0:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 80079b2:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	3b20      	subs	r3, #32
 80079b8:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079c4:	61da      	str	r2, [r3, #28]
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	f383 8809 	msr	PSP, r3
}
 80079d0:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80079d2:	f7ff f9cd 	bl	8006d70 <chSchIsPreemptionRequired>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d003      	beq.n	80079e4 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80079dc:	4a0a      	ldr	r2, [pc, #40]	; (8007a08 <__port_irq_epilogue+0x80>)
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 80079e2:	e00b      	b.n	80079fc <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80079e4:	4a09      	ldr	r2, [pc, #36]	; (8007a0c <__port_irq_epilogue+0x84>)
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	619a      	str	r2, [r3, #24]
    return;
 80079ea:	e007      	b.n	80079fc <__port_irq_epilogue+0x74>
 80079ec:	2300      	movs	r3, #0
 80079ee:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	f383 8811 	msr	BASEPRI, r3
}
 80079f6:	bf00      	nop
}
 80079f8:	bf00      	nop
}
 80079fa:	bf00      	nop
  }
  port_unlock_from_isr();
}
 80079fc:	3718      	adds	r7, #24
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	e000ed00 	.word	0xe000ed00
 8007a08:	08000403 	.word	0x08000403
 8007a0c:	08000406 	.word	0x08000406

08007a10 <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	607a      	str	r2, [r7, #4]
 8007a1c:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2216      	movs	r2, #22
 8007a22:	601a      	str	r2, [r3, #0]
  return -1;
 8007a24:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3714      	adds	r7, #20
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bc80      	pop	{r7}
 8007a30:	4770      	bx	lr

08007a32 <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 8007a32:	b480      	push	{r7}
 8007a34:	b085      	sub	sp, #20
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	60f8      	str	r0, [r7, #12]
 8007a3a:	60b9      	str	r1, [r7, #8]
 8007a3c:	607a      	str	r2, [r7, #4]
 8007a3e:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bc80      	pop	{r7}
 8007a4a:	4770      	bx	lr

08007a4c <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]
 8007a58:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 8007a5a:	683b      	ldr	r3, [r7, #0]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3714      	adds	r7, #20
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bc80      	pop	{r7}
 8007a64:	4770      	bx	lr

08007a66 <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bc80      	pop	{r7}
 8007a7a:	4770      	bx	lr

08007a7c <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7ff fe1f 	bl	80076d0 <chCoreAllocFromBase>
 8007a92:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d105      	bne.n	8007aa6 <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	220c      	movs	r2, #12
 8007a9e:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 8007aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8007aa4:	e000      	b.n	8007aa8 <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 8007abc:	2258      	movs	r2, #88	; 0x58
 8007abe:	2100      	movs	r1, #0
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fc0d 	bl	80082e0 <memset>
  st->st_mode = S_IFCHR;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007acc:	605a      	str	r2, [r3, #4]
  return 0;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 8007ae2:	2301      	movs	r3, #1
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bc80      	pop	{r7}
 8007aec:	4770      	bx	lr
	...

08007af0 <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 8007af8:	4802      	ldr	r0, [pc, #8]	; (8007b04 <_exit+0x14>)
 8007afa:	f7fe fac5 	bl	8006088 <chSysHalt>
  abort();
 8007afe:	f000 fba3 	bl	8008248 <abort>
 8007b02:	bf00      	nop
 8007b04:	0800e408 	.word	0x0800e408

08007b08 <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 8007b12:	4802      	ldr	r0, [pc, #8]	; (8007b1c <_kill+0x14>)
 8007b14:	f7fe fab8 	bl	8006088 <chSysHalt>
  abort();
 8007b18:	f000 fb96 	bl	8008248 <abort>
 8007b1c:	0800e410 	.word	0x0800e410

08007b20 <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 8007b20:	b480      	push	{r7}
 8007b22:	af00      	add	r7, sp, #0

  return 1;
 8007b24:	2301      	movs	r3, #1
  abort();
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bc80      	pop	{r7}
 8007b2c:	4770      	bx	lr
	...

08007b30 <adc1_gpio_init>:
/* ADC1 IN7 (PA7) low-level register configuration. */
#define ADC_CHANNEL            7U
#define ADC_CHANNEL_MASK       (1UL << ADC_CHANNEL)
#define ADC_SAMPLE_TIME_BITS   (ADC_SMPR1_SMP7_2 | ADC_SMPR1_SMP7_1 | ADC_SMPR1_SMP7_0) /* 810.5 cycles */

static void adc1_gpio_init(void) {
 8007b30:	b480      	push	{r7}
 8007b32:	af00      	add	r7, sp, #0
  /* Enable GPIOA clock. */
  RCC->AHB4ENR |= RCC_AHB4ENR_GPIOAEN;
 8007b34:	4b10      	ldr	r3, [pc, #64]	; (8007b78 <adc1_gpio_init+0x48>)
 8007b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007b3a:	4a0f      	ldr	r2, [pc, #60]	; (8007b78 <adc1_gpio_init+0x48>)
 8007b3c:	f043 0301 	orr.w	r3, r3, #1
 8007b40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  (void)RCC->AHB4ENR;
 8007b44:	4b0c      	ldr	r3, [pc, #48]	; (8007b78 <adc1_gpio_init+0x48>)
 8007b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0

  /* PA7 analog mode, no pull. */
  GPIOA->MODER &= ~(GPIO_MODER_MODE7_Msk);
 8007b4a:	4b0c      	ldr	r3, [pc, #48]	; (8007b7c <adc1_gpio_init+0x4c>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a0b      	ldr	r2, [pc, #44]	; (8007b7c <adc1_gpio_init+0x4c>)
 8007b50:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007b54:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (3UL << GPIO_MODER_MODE7_Pos);
 8007b56:	4b09      	ldr	r3, [pc, #36]	; (8007b7c <adc1_gpio_init+0x4c>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a08      	ldr	r2, [pc, #32]	; (8007b7c <adc1_gpio_init+0x4c>)
 8007b5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b60:	6013      	str	r3, [r2, #0]
  GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD7_Msk);
 8007b62:	4b06      	ldr	r3, [pc, #24]	; (8007b7c <adc1_gpio_init+0x4c>)
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	4a05      	ldr	r2, [pc, #20]	; (8007b7c <adc1_gpio_init+0x4c>)
 8007b68:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007b6c:	60d3      	str	r3, [r2, #12]
}
 8007b6e:	bf00      	nop
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bc80      	pop	{r7}
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	58024400 	.word	0x58024400
 8007b7c:	58020000 	.word	0x58020000

08007b80 <adc1_init>:

static void adc1_init(void) {
 8007b80:	b580      	push	{r7, lr}
 8007b82:	af00      	add	r7, sp, #0
  /* Enable ADC12 clock. */
  RCC->AHB1ENR |= RCC_AHB1ENR_ADC12EN;
 8007b84:	4b3f      	ldr	r3, [pc, #252]	; (8007c84 <adc1_init+0x104>)
 8007b86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007b8a:	4a3e      	ldr	r2, [pc, #248]	; (8007c84 <adc1_init+0x104>)
 8007b8c:	f043 0320 	orr.w	r3, r3, #32
 8007b90:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
  (void)RCC->AHB1ENR;
 8007b94:	4b3b      	ldr	r3, [pc, #236]	; (8007c84 <adc1_init+0x104>)
 8007b96:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8

  /* Ensure ADC is disabled before configuration. */
  if (ADC1->CR & ADC_CR_ADEN) {
 8007b9a:	4b3b      	ldr	r3, [pc, #236]	; (8007c88 <adc1_init+0x108>)
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f003 0301 	and.w	r3, r3, #1
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00c      	beq.n	8007bc0 <adc1_init+0x40>
    ADC1->CR |= ADC_CR_ADDIS;
 8007ba6:	4b38      	ldr	r3, [pc, #224]	; (8007c88 <adc1_init+0x108>)
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	4a37      	ldr	r2, [pc, #220]	; (8007c88 <adc1_init+0x108>)
 8007bac:	f043 0302 	orr.w	r3, r3, #2
 8007bb0:	6093      	str	r3, [r2, #8]
    while (ADC1->CR & ADC_CR_ADEN) {
 8007bb2:	bf00      	nop
 8007bb4:	4b34      	ldr	r3, [pc, #208]	; (8007c88 <adc1_init+0x108>)
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	f003 0301 	and.w	r3, r3, #1
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1f9      	bne.n	8007bb4 <adc1_init+0x34>
    }
  }

  /* Exit deep power down and enable regulator. */
  ADC1->CR &= ~ADC_CR_DEEPPWD;
 8007bc0:	4b31      	ldr	r3, [pc, #196]	; (8007c88 <adc1_init+0x108>)
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	4a30      	ldr	r2, [pc, #192]	; (8007c88 <adc1_init+0x108>)
 8007bc6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007bca:	6093      	str	r3, [r2, #8]
  ADC1->CR |= ADC_CR_ADVREGEN;
 8007bcc:	4b2e      	ldr	r3, [pc, #184]	; (8007c88 <adc1_init+0x108>)
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	4a2d      	ldr	r2, [pc, #180]	; (8007c88 <adc1_init+0x108>)
 8007bd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bd6:	6093      	str	r3, [r2, #8]
  chThdSleepMicroseconds(20);
 8007bd8:	2001      	movs	r0, #1
 8007bda:	f7ff fb9a 	bl	8007312 <chThdSleep>

  /* Calibration in single-ended mode. */
  ADC1->CR &= ~ADC_CR_ADCALDIF;
 8007bde:	4b2a      	ldr	r3, [pc, #168]	; (8007c88 <adc1_init+0x108>)
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	4a29      	ldr	r2, [pc, #164]	; (8007c88 <adc1_init+0x108>)
 8007be4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007be8:	6093      	str	r3, [r2, #8]
  ADC1->CR |= ADC_CR_ADCAL;
 8007bea:	4b27      	ldr	r3, [pc, #156]	; (8007c88 <adc1_init+0x108>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	4a26      	ldr	r2, [pc, #152]	; (8007c88 <adc1_init+0x108>)
 8007bf0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007bf4:	6093      	str	r3, [r2, #8]
  while (ADC1->CR & ADC_CR_ADCAL) {
 8007bf6:	bf00      	nop
 8007bf8:	4b23      	ldr	r3, [pc, #140]	; (8007c88 <adc1_init+0x108>)
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dbfb      	blt.n	8007bf8 <adc1_init+0x78>
  }
  chThdSleepMicroseconds(2);
 8007c00:	2001      	movs	r0, #1
 8007c02:	f7ff fb86 	bl	8007312 <chThdSleep>

  /* Configure channel preselection, sample time and sequence. */
  ADC1->PCSEL |= ADC_CHANNEL_MASK;
 8007c06:	4b20      	ldr	r3, [pc, #128]	; (8007c88 <adc1_init+0x108>)
 8007c08:	69db      	ldr	r3, [r3, #28]
 8007c0a:	4a1f      	ldr	r2, [pc, #124]	; (8007c88 <adc1_init+0x108>)
 8007c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c10:	61d3      	str	r3, [r2, #28]
  ADC1->SMPR1 &= ~ADC_SMPR1_SMP7_Msk;
 8007c12:	4b1d      	ldr	r3, [pc, #116]	; (8007c88 <adc1_init+0x108>)
 8007c14:	695b      	ldr	r3, [r3, #20]
 8007c16:	4a1c      	ldr	r2, [pc, #112]	; (8007c88 <adc1_init+0x108>)
 8007c18:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8007c1c:	6153      	str	r3, [r2, #20]
  ADC1->SMPR1 |= ADC_SAMPLE_TIME_BITS;
 8007c1e:	4b1a      	ldr	r3, [pc, #104]	; (8007c88 <adc1_init+0x108>)
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	4a19      	ldr	r2, [pc, #100]	; (8007c88 <adc1_init+0x108>)
 8007c24:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 8007c28:	6153      	str	r3, [r2, #20]

  ADC1->SQR1 &= ~(ADC_SQR1_L_Msk | ADC_SQR1_SQ1_Msk);
 8007c2a:	4b17      	ldr	r3, [pc, #92]	; (8007c88 <adc1_init+0x108>)
 8007c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c2e:	4916      	ldr	r1, [pc, #88]	; (8007c88 <adc1_init+0x108>)
 8007c30:	4b16      	ldr	r3, [pc, #88]	; (8007c8c <adc1_init+0x10c>)
 8007c32:	4013      	ands	r3, r2
 8007c34:	630b      	str	r3, [r1, #48]	; 0x30
  ADC1->SQR1 |= (ADC_CHANNEL << ADC_SQR1_SQ1_Pos);
 8007c36:	4b14      	ldr	r3, [pc, #80]	; (8007c88 <adc1_init+0x108>)
 8007c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3a:	4a13      	ldr	r2, [pc, #76]	; (8007c88 <adc1_init+0x108>)
 8007c3c:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 8007c40:	6313      	str	r3, [r2, #48]	; 0x30

  /* Continuous conversion. */
  ADC1->CFGR |= ADC_CFGR_CONT;
 8007c42:	4b11      	ldr	r3, [pc, #68]	; (8007c88 <adc1_init+0x108>)
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	4a10      	ldr	r2, [pc, #64]	; (8007c88 <adc1_init+0x108>)
 8007c48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007c4c:	60d3      	str	r3, [r2, #12]

  /* Clear ready flag and enable ADC. */
  ADC1->ISR |= ADC_ISR_ADRDY;
 8007c4e:	4b0e      	ldr	r3, [pc, #56]	; (8007c88 <adc1_init+0x108>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a0d      	ldr	r2, [pc, #52]	; (8007c88 <adc1_init+0x108>)
 8007c54:	f043 0301 	orr.w	r3, r3, #1
 8007c58:	6013      	str	r3, [r2, #0]
  ADC1->CR |= ADC_CR_ADEN;
 8007c5a:	4b0b      	ldr	r3, [pc, #44]	; (8007c88 <adc1_init+0x108>)
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	4a0a      	ldr	r2, [pc, #40]	; (8007c88 <adc1_init+0x108>)
 8007c60:	f043 0301 	orr.w	r3, r3, #1
 8007c64:	6093      	str	r3, [r2, #8]
  while ((ADC1->ISR & ADC_ISR_ADRDY) == 0U) {
 8007c66:	bf00      	nop
 8007c68:	4b07      	ldr	r3, [pc, #28]	; (8007c88 <adc1_init+0x108>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 0301 	and.w	r3, r3, #1
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d0f9      	beq.n	8007c68 <adc1_init+0xe8>
  }

  /* Start conversions. */
  ADC1->CR |= ADC_CR_ADSTART;
 8007c74:	4b04      	ldr	r3, [pc, #16]	; (8007c88 <adc1_init+0x108>)
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	4a03      	ldr	r2, [pc, #12]	; (8007c88 <adc1_init+0x108>)
 8007c7a:	f043 0304 	orr.w	r3, r3, #4
 8007c7e:	6093      	str	r3, [r2, #8]
}
 8007c80:	bf00      	nop
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	58024400 	.word	0x58024400
 8007c88:	40022000 	.word	0x40022000
 8007c8c:	fffff830 	.word	0xfffff830

08007c90 <adc1_read_polling>:

static uint16_t adc1_read_polling(void) {
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
  while ((ADC1->ISR & ADC_ISR_EOC) == 0U) {
 8007c96:	bf00      	nop
 8007c98:	4b0b      	ldr	r3, [pc, #44]	; (8007cc8 <adc1_read_polling+0x38>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0304 	and.w	r3, r3, #4
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d0f9      	beq.n	8007c98 <adc1_read_polling+0x8>
  }
  uint16_t value = (uint16_t)(ADC1->DR & 0x0FFFU);
 8007ca4:	4b08      	ldr	r3, [pc, #32]	; (8007cc8 <adc1_read_polling+0x38>)
 8007ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cae:	80fb      	strh	r3, [r7, #6]
  ADC1->ISR |= ADC_ISR_EOC;
 8007cb0:	4b05      	ldr	r3, [pc, #20]	; (8007cc8 <adc1_read_polling+0x38>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a04      	ldr	r2, [pc, #16]	; (8007cc8 <adc1_read_polling+0x38>)
 8007cb6:	f043 0304 	orr.w	r3, r3, #4
 8007cba:	6013      	str	r3, [r2, #0]
  return value;
 8007cbc:	88fb      	ldrh	r3, [r7, #6]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bc80      	pop	{r7}
 8007cc6:	4770      	bx	lr
 8007cc8:	40022000 	.word	0x40022000

08007ccc <main>:



int main(void) {
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b092      	sub	sp, #72	; 0x48
 8007cd0:	af00      	add	r7, sp, #0
  halInit();
 8007cd2:	f7f9 faa3 	bl	800121c <halInit>
  chSysInit();
 8007cd6:	f7fe f9a7 	bl	8006028 <chSysInit>

  drivers_init_all();
 8007cda:	f000 f83f 	bl	8007d5c <drivers_init_all>
  drv_display_init();
 8007cde:	f000 fa0f 	bl	8008100 <drv_display_init>

  adc1_gpio_init();
 8007ce2:	f7ff ff25 	bl	8007b30 <adc1_gpio_init>
  adc1_init();
 8007ce6:	f7ff ff4b 	bl	8007b80 <adc1_init>

  char line1[32];
  char line2[32];

  uint32_t counter = 0;
 8007cea:	2300      	movs	r3, #0
 8007cec:	647b      	str	r3, [r7, #68]	; 0x44

  while (true) {
    uint16_t v = adc1_read_polling();
 8007cee:	f7ff ffcf 	bl	8007c90 <adc1_read_polling>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

    counter++;
 8007cf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	647b      	str	r3, [r7, #68]	; 0x44

    drv_display_clear();
 8007cfe:	f000 f9a3 	bl	8008048 <drv_display_clear>
    drv_display_draw_text(0, 0, "ADC1 POLL OK");
 8007d02:	4a13      	ldr	r2, [pc, #76]	; (8007d50 <main+0x84>)
 8007d04:	2100      	movs	r1, #0
 8007d06:	2000      	movs	r0, #0
 8007d08:	f000 f96a 	bl	8007fe0 <drv_display_draw_text>

    snprintf(line1, sizeof(line1), "VAL = %u", (unsigned)v);
 8007d0c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007d10:	f107 0020 	add.w	r0, r7, #32
 8007d14:	4a0f      	ldr	r2, [pc, #60]	; (8007d54 <main+0x88>)
 8007d16:	2120      	movs	r1, #32
 8007d18:	f000 fa9e 	bl	8008258 <snprintf>
    drv_display_draw_text(0, 12, line1);
 8007d1c:	f107 0320 	add.w	r3, r7, #32
 8007d20:	461a      	mov	r2, r3
 8007d22:	210c      	movs	r1, #12
 8007d24:	2000      	movs	r0, #0
 8007d26:	f000 f95b 	bl	8007fe0 <drv_display_draw_text>

    snprintf(line2, sizeof(line2), "CNT = %lu", (unsigned long)counter);
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d2e:	4a0a      	ldr	r2, [pc, #40]	; (8007d58 <main+0x8c>)
 8007d30:	2120      	movs	r1, #32
 8007d32:	f000 fa91 	bl	8008258 <snprintf>
    drv_display_draw_text(0, 24, line2);
 8007d36:	463b      	mov	r3, r7
 8007d38:	461a      	mov	r2, r3
 8007d3a:	2118      	movs	r1, #24
 8007d3c:	2000      	movs	r0, #0
 8007d3e:	f000 f94f 	bl	8007fe0 <drv_display_draw_text>

    drv_display_update();
 8007d42:	f000 f997 	bl	8008074 <drv_display_update>

    chThdSleepMilliseconds(200);
 8007d46:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007d4a:	f7ff fae2 	bl	8007312 <chThdSleep>
  while (true) {
 8007d4e:	e7ce      	b.n	8007cee <main+0x22>
 8007d50:	0800e428 	.word	0x0800e428
 8007d54:	0800e438 	.word	0x0800e438
 8007d58:	0800e444 	.word	0x0800e444

08007d5c <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8007d60:	4803      	ldr	r0, [pc, #12]	; (8007d70 <drivers_init_all+0x14>)
 8007d62:	f7ff fbc0 	bl	80074e6 <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 8007d66:	f000 f9cb 	bl	8008100 <drv_display_init>

}
 8007d6a:	bf00      	nop
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	2400139c 	.word	0x2400139c

08007d74 <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 8007d74:	b480      	push	{r7}
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	4b03      	ldr	r3, [pc, #12]	; (8007d88 <cs_low+0x14>)
 8007d7a:	2240      	movs	r2, #64	; 0x40
 8007d7c:	835a      	strh	r2, [r3, #26]
 8007d7e:	bf00      	nop
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bc80      	pop	{r7}
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	58022000 	.word	0x58022000

08007d8c <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 8007d8c:	b480      	push	{r7}
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	4b03      	ldr	r3, [pc, #12]	; (8007da0 <cs_high+0x14>)
 8007d92:	2240      	movs	r2, #64	; 0x40
 8007d94:	831a      	strh	r2, [r3, #24]
 8007d96:	bf00      	nop
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc80      	pop	{r7}
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	58022000 	.word	0x58022000

08007da4 <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8007da4:	b480      	push	{r7}
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	4b03      	ldr	r3, [pc, #12]	; (8007db8 <dc_cmd+0x14>)
 8007daa:	2220      	movs	r2, #32
 8007dac:	835a      	strh	r2, [r3, #26]
 8007dae:	bf00      	nop
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bc80      	pop	{r7}
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	58022000 	.word	0x58022000

08007dbc <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	4b03      	ldr	r3, [pc, #12]	; (8007dd0 <dc_data+0x14>)
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	831a      	strh	r2, [r3, #24]
 8007dc6:	bf00      	nop
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bc80      	pop	{r7}
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	58022000 	.word	0x58022000

08007dd4 <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	4603      	mov	r3, r0
 8007ddc:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 8007dde:	f7ff ffe1 	bl	8007da4 <dc_cmd>
    cs_low();
 8007de2:	f7ff ffc7 	bl	8007d74 <cs_low>
    spiPolledExchange(&SPID2, cmd);
 8007de6:	79fb      	ldrb	r3, [r7, #7]
 8007de8:	4619      	mov	r1, r3
 8007dea:	4804      	ldr	r0, [pc, #16]	; (8007dfc <send_cmd+0x28>)
 8007dec:	f7fd fd50 	bl	8005890 <spi_lld_polled_exchange>
    cs_high();
 8007df0:	f7ff ffcc 	bl	8007d8c <cs_high>
}
 8007df4:	bf00      	nop
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	2400082c 	.word	0x2400082c

08007e00 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
    dc_data();
 8007e0a:	f7ff ffd7 	bl	8007dbc <dc_data>
    for (size_t i = 0; i < len; i++) {
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60fb      	str	r3, [r7, #12]
 8007e12:	e00e      	b.n	8007e32 <send_data+0x32>
        cs_low();
 8007e14:	f7ff ffae 	bl	8007d74 <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	4619      	mov	r1, r3
 8007e22:	4808      	ldr	r0, [pc, #32]	; (8007e44 <send_data+0x44>)
 8007e24:	f7fd fd34 	bl	8005890 <spi_lld_polled_exchange>
        cs_high();
 8007e28:	f7ff ffb0 	bl	8007d8c <cs_high>
    for (size_t i = 0; i < len; i++) {
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	60fb      	str	r3, [r7, #12]
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d3ec      	bcc.n	8007e14 <send_data+0x14>
    }
}
 8007e3a:	bf00      	nop
 8007e3c:	bf00      	nop
 8007e3e:	3710      	adds	r7, #16
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}
 8007e44:	2400082c 	.word	0x2400082c

08007e48 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	4613      	mov	r3, r2
 8007e54:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	db4f      	blt.n	8007efc <set_pixel+0xb4>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2b7f      	cmp	r3, #127	; 0x7f
 8007e60:	dc4c      	bgt.n	8007efc <set_pixel+0xb4>
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	db49      	blt.n	8007efc <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	2b3f      	cmp	r3, #63	; 0x3f
 8007e6c:	dc46      	bgt.n	8007efc <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	10db      	asrs	r3, r3, #3
 8007e72:	01db      	lsls	r3, r3, #7
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	4413      	add	r3, r2
 8007e78:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	f003 0307 	and.w	r3, r3, #7
 8007e80:	2201      	movs	r2, #1
 8007e82:	fa02 f303 	lsl.w	r3, r2, r3
 8007e86:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 8007e88:	4a1f      	ldr	r2, [pc, #124]	; (8007f08 <set_pixel+0xc0>)
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	74bb      	strb	r3, [r7, #18]

    if (on)
 8007e92:	79fb      	ldrb	r3, [r7, #7]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00c      	beq.n	8007eb2 <set_pixel+0x6a>
        buffer[index] |= mask;
 8007e98:	4a1b      	ldr	r2, [pc, #108]	; (8007f08 <set_pixel+0xc0>)
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	781a      	ldrb	r2, [r3, #0]
 8007ea0:	7cfb      	ldrb	r3, [r7, #19]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	b2d9      	uxtb	r1, r3
 8007ea6:	4a18      	ldr	r2, [pc, #96]	; (8007f08 <set_pixel+0xc0>)
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	4413      	add	r3, r2
 8007eac:	460a      	mov	r2, r1
 8007eae:	701a      	strb	r2, [r3, #0]
 8007eb0:	e00d      	b.n	8007ece <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 8007eb2:	4a15      	ldr	r2, [pc, #84]	; (8007f08 <set_pixel+0xc0>)
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	781a      	ldrb	r2, [r3, #0]
 8007eba:	7cfb      	ldrb	r3, [r7, #19]
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	b2d9      	uxtb	r1, r3
 8007ec4:	4a10      	ldr	r2, [pc, #64]	; (8007f08 <set_pixel+0xc0>)
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	4413      	add	r3, r2
 8007eca:	460a      	mov	r2, r1
 8007ecc:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 8007ece:	4a0e      	ldr	r2, [pc, #56]	; (8007f08 <set_pixel+0xc0>)
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	7cba      	ldrb	r2, [r7, #18]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d010      	beq.n	8007efe <set_pixel+0xb6>
        display_dirty = true;
 8007edc:	4b0b      	ldr	r3, [pc, #44]	; (8007f0c <set_pixel+0xc4>)
 8007ede:	2201      	movs	r2, #1
 8007ee0:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	10db      	asrs	r3, r3, #3
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eec:	b2da      	uxtb	r2, r3
 8007eee:	4b08      	ldr	r3, [pc, #32]	; (8007f10 <set_pixel+0xc8>)
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <set_pixel+0xc8>)
 8007ef8:	701a      	strb	r2, [r3, #0]
 8007efa:	e000      	b.n	8007efe <set_pixel+0xb6>
        return;
 8007efc:	bf00      	nop
    }
}
 8007efe:	371c      	adds	r7, #28
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bc80      	pop	{r7}
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	240013ac 	.word	0x240013ac
 8007f0c:	240017b0 	.word	0x240017b0
 8007f10:	240017b1 	.word	0x240017b1

08007f14 <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	791a      	ldrb	r2, [r3, #4]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	7a1b      	ldrb	r3, [r3, #8]
 8007f24:	4413      	add	r3, r2
 8007f26:	b2db      	uxtb	r3, r3
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bc80      	pop	{r7}
 8007f30:	4770      	bx	lr
	...

08007f34 <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	71fb      	strb	r3, [r7, #7]
 8007f3e:	460b      	mov	r3, r1
 8007f40:	71bb      	strb	r3, [r7, #6]
 8007f42:	4613      	mov	r3, r2
 8007f44:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 8007f46:	4b25      	ldr	r3, [pc, #148]	; (8007fdc <drv_display_draw_char+0xa8>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d041      	beq.n	8007fd2 <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 8007f4e:	4b23      	ldr	r3, [pc, #140]	; (8007fdc <drv_display_draw_char+0xa8>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	799b      	ldrb	r3, [r3, #6]
 8007f54:	797a      	ldrb	r2, [r7, #5]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d305      	bcc.n	8007f66 <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 8007f5a:	4b20      	ldr	r3, [pc, #128]	; (8007fdc <drv_display_draw_char+0xa8>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 8007f60:	797a      	ldrb	r2, [r7, #5]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d901      	bls.n	8007f6a <drv_display_draw_char+0x36>
        c = '?';
 8007f66:	233f      	movs	r3, #63	; 0x3f
 8007f68:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	73fb      	strb	r3, [r7, #15]
 8007f6e:	e029      	b.n	8007fc4 <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 8007f70:	4b1a      	ldr	r3, [pc, #104]	; (8007fdc <drv_display_draw_char+0xa8>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	7bf9      	ldrb	r1, [r7, #15]
 8007f78:	797a      	ldrb	r2, [r7, #5]
 8007f7a:	4610      	mov	r0, r2
 8007f7c:	4798      	blx	r3
 8007f7e:	4603      	mov	r3, r0
 8007f80:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8007f82:	2300      	movs	r3, #0
 8007f84:	73bb      	strb	r3, [r7, #14]
 8007f86:	e014      	b.n	8007fb2 <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8007f88:	7b7a      	ldrb	r2, [r7, #13]
 8007f8a:	7bbb      	ldrb	r3, [r7, #14]
 8007f8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f90:	f003 0301 	and.w	r3, r3, #1
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d009      	beq.n	8007fac <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8007f98:	79fa      	ldrb	r2, [r7, #7]
 8007f9a:	7bfb      	ldrb	r3, [r7, #15]
 8007f9c:	18d0      	adds	r0, r2, r3
 8007f9e:	79ba      	ldrb	r2, [r7, #6]
 8007fa0:	7bbb      	ldrb	r3, [r7, #14]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	f7ff ff4e 	bl	8007e48 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8007fac:	7bbb      	ldrb	r3, [r7, #14]
 8007fae:	3301      	adds	r3, #1
 8007fb0:	73bb      	strb	r3, [r7, #14]
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	; (8007fdc <drv_display_draw_char+0xa8>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	795b      	ldrb	r3, [r3, #5]
 8007fb8:	7bba      	ldrb	r2, [r7, #14]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d3e4      	bcc.n	8007f88 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8007fbe:	7bfb      	ldrb	r3, [r7, #15]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	73fb      	strb	r3, [r7, #15]
 8007fc4:	4b05      	ldr	r3, [pc, #20]	; (8007fdc <drv_display_draw_char+0xa8>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	791b      	ldrb	r3, [r3, #4]
 8007fca:	7bfa      	ldrb	r2, [r7, #15]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d3cf      	bcc.n	8007f70 <drv_display_draw_char+0x3c>
 8007fd0:	e000      	b.n	8007fd4 <drv_display_draw_char+0xa0>
        return;
 8007fd2:	bf00      	nop
        }
    }
}
 8007fd4:	3710      	adds	r7, #16
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	240017ac 	.word	0x240017ac

08007fe0 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	603a      	str	r2, [r7, #0]
 8007fea:	71fb      	strb	r3, [r7, #7]
 8007fec:	460b      	mov	r3, r1
 8007fee:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 8007ff0:	4b14      	ldr	r3, [pc, #80]	; (8008044 <drv_display_draw_text+0x64>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d020      	beq.n	800803a <drv_display_draw_text+0x5a>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d01d      	beq.n	800803a <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 8007ffe:	4b11      	ldr	r3, [pc, #68]	; (8008044 <drv_display_draw_text+0x64>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4618      	mov	r0, r3
 8008004:	f7ff ff86 	bl	8007f14 <font_advance>
 8008008:	4603      	mov	r3, r0
 800800a:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 800800c:	e00c      	b.n	8008028 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	1c5a      	adds	r2, r3, #1
 8008012:	603a      	str	r2, [r7, #0]
 8008014:	781a      	ldrb	r2, [r3, #0]
 8008016:	79b9      	ldrb	r1, [r7, #6]
 8008018:	79fb      	ldrb	r3, [r7, #7]
 800801a:	4618      	mov	r0, r3
 800801c:	f7ff ff8a 	bl	8007f34 <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 8008020:	79fa      	ldrb	r2, [r7, #7]
 8008022:	7bfb      	ldrb	r3, [r7, #15]
 8008024:	4413      	add	r3, r2
 8008026:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d005      	beq.n	800803c <drv_display_draw_text+0x5c>
 8008030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008034:	2b00      	cmp	r3, #0
 8008036:	daea      	bge.n	800800e <drv_display_draw_text+0x2e>
 8008038:	e000      	b.n	800803c <drv_display_draw_text+0x5c>
        return;
 800803a:	bf00      	nop
    }
}
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	240017ac 	.word	0x240017ac

08008048 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 8008048:	b580      	push	{r7, lr}
 800804a:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 800804c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008050:	2100      	movs	r1, #0
 8008052:	4805      	ldr	r0, [pc, #20]	; (8008068 <drv_display_clear+0x20>)
 8008054:	f000 f944 	bl	80082e0 <memset>
    display_dirty = true;
 8008058:	4b04      	ldr	r3, [pc, #16]	; (800806c <drv_display_clear+0x24>)
 800805a:	2201      	movs	r2, #1
 800805c:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 800805e:	4b04      	ldr	r3, [pc, #16]	; (8008070 <drv_display_clear+0x28>)
 8008060:	22ff      	movs	r2, #255	; 0xff
 8008062:	701a      	strb	r2, [r3, #0]
}
 8008064:	bf00      	nop
 8008066:	bd80      	pop	{r7, pc}
 8008068:	240013ac 	.word	0x240013ac
 800806c:	240017b0 	.word	0x240017b0
 8008070:	240017b1 	.word	0x240017b1

08008074 <drv_display_update>:

void drv_display_update(void) {
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
    if (!display_dirty)
 800807a:	4b1e      	ldr	r3, [pc, #120]	; (80080f4 <drv_display_update+0x80>)
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	b2db      	uxtb	r3, r3
 8008080:	f083 0301 	eor.w	r3, r3, #1
 8008084:	b2db      	uxtb	r3, r3
 8008086:	2b00      	cmp	r3, #0
 8008088:	d12f      	bne.n	80080ea <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 800808a:	2300      	movs	r3, #0
 800808c:	71fb      	strb	r3, [r7, #7]
 800808e:	e022      	b.n	80080d6 <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 8008090:	4b19      	ldr	r3, [pc, #100]	; (80080f8 <drv_display_update+0x84>)
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	79fb      	ldrb	r3, [r7, #7]
 8008098:	fa22 f303 	lsr.w	r3, r2, r3
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d014      	beq.n	80080ce <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 80080a4:	79fb      	ldrb	r3, [r7, #7]
 80080a6:	3b50      	subs	r3, #80	; 0x50
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	4618      	mov	r0, r3
 80080ac:	f7ff fe92 	bl	8007dd4 <send_cmd>
        send_cmd(0x00);
 80080b0:	2000      	movs	r0, #0
 80080b2:	f7ff fe8f 	bl	8007dd4 <send_cmd>
        send_cmd(0x10);
 80080b6:	2010      	movs	r0, #16
 80080b8:	f7ff fe8c 	bl	8007dd4 <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 80080bc:	79fb      	ldrb	r3, [r7, #7]
 80080be:	01db      	lsls	r3, r3, #7
 80080c0:	4a0e      	ldr	r2, [pc, #56]	; (80080fc <drv_display_update+0x88>)
 80080c2:	4413      	add	r3, r2
 80080c4:	2180      	movs	r1, #128	; 0x80
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7ff fe9a 	bl	8007e00 <send_data>
 80080cc:	e000      	b.n	80080d0 <drv_display_update+0x5c>
            continue;
 80080ce:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 80080d0:	79fb      	ldrb	r3, [r7, #7]
 80080d2:	3301      	adds	r3, #1
 80080d4:	71fb      	strb	r3, [r7, #7]
 80080d6:	79fb      	ldrb	r3, [r7, #7]
 80080d8:	2b07      	cmp	r3, #7
 80080da:	d9d9      	bls.n	8008090 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 80080dc:	4b05      	ldr	r3, [pc, #20]	; (80080f4 <drv_display_update+0x80>)
 80080de:	2200      	movs	r2, #0
 80080e0:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 80080e2:	4b05      	ldr	r3, [pc, #20]	; (80080f8 <drv_display_update+0x84>)
 80080e4:	2200      	movs	r2, #0
 80080e6:	701a      	strb	r2, [r3, #0]
 80080e8:	e000      	b.n	80080ec <drv_display_update+0x78>
        return;
 80080ea:	bf00      	nop
}
 80080ec:	3708      	adds	r7, #8
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	240017b0 	.word	0x240017b0
 80080f8:	240017b1 	.word	0x240017b1
 80080fc:	240013ac 	.word	0x240013ac

08008100 <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8008100:	b580      	push	{r7, lr}
 8008102:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8008104:	2201      	movs	r2, #1
 8008106:	2140      	movs	r1, #64	; 0x40
 8008108:	4836      	ldr	r0, [pc, #216]	; (80081e4 <drv_display_init+0xe4>)
 800810a:	f7fb fbed 	bl	80038e8 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 800810e:	2201      	movs	r2, #1
 8008110:	2120      	movs	r1, #32
 8008112:	4834      	ldr	r0, [pc, #208]	; (80081e4 <drv_display_init+0xe4>)
 8008114:	f7fb fbe8 	bl	80038e8 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8008118:	2201      	movs	r2, #1
 800811a:	2110      	movs	r1, #16
 800811c:	4831      	ldr	r0, [pc, #196]	; (80081e4 <drv_display_init+0xe4>)
 800811e:	f7fb fbe3 	bl	80038e8 <_pal_lld_setgroupmode>

    cs_high();
 8008122:	f7ff fe33 	bl	8007d8c <cs_high>
    dc_data();
 8008126:	f7ff fe49 	bl	8007dbc <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 800812a:	4b2e      	ldr	r3, [pc, #184]	; (80081e4 <drv_display_init+0xe4>)
 800812c:	2210      	movs	r2, #16
 800812e:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 8008130:	f240 229a 	movw	r2, #666	; 0x29a
 8008134:	2102      	movs	r1, #2
 8008136:	482b      	ldr	r0, [pc, #172]	; (80081e4 <drv_display_init+0xe4>)
 8008138:	f7fb fbd6 	bl	80038e8 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 800813c:	f240 229a 	movw	r2, #666	; 0x29a
 8008140:	2108      	movs	r1, #8
 8008142:	4828      	ldr	r0, [pc, #160]	; (80081e4 <drv_display_init+0xe4>)
 8008144:	f7fb fbd0 	bl	80038e8 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 8008148:	4927      	ldr	r1, [pc, #156]	; (80081e8 <drv_display_init+0xe8>)
 800814a:	4828      	ldr	r0, [pc, #160]	; (80081ec <drv_display_init+0xec>)
 800814c:	f7f9 fd50 	bl	8001bf0 <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8008150:	4b24      	ldr	r3, [pc, #144]	; (80081e4 <drv_display_init+0xe4>)
 8008152:	2210      	movs	r2, #16
 8008154:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 8008156:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800815a:	f7ff f8da 	bl	8007312 <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 800815e:	4b21      	ldr	r3, [pc, #132]	; (80081e4 <drv_display_init+0xe4>)
 8008160:	2210      	movs	r2, #16
 8008162:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 8008164:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008168:	f7ff f8d3 	bl	8007312 <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 800816c:	20ae      	movs	r0, #174	; 0xae
 800816e:	f7ff fe31 	bl	8007dd4 <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 8008172:	20d5      	movs	r0, #213	; 0xd5
 8008174:	f7ff fe2e 	bl	8007dd4 <send_cmd>
 8008178:	2080      	movs	r0, #128	; 0x80
 800817a:	f7ff fe2b 	bl	8007dd4 <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 800817e:	20a8      	movs	r0, #168	; 0xa8
 8008180:	f7ff fe28 	bl	8007dd4 <send_cmd>
 8008184:	203f      	movs	r0, #63	; 0x3f
 8008186:	f7ff fe25 	bl	8007dd4 <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 800818a:	20d3      	movs	r0, #211	; 0xd3
 800818c:	f7ff fe22 	bl	8007dd4 <send_cmd>
 8008190:	2000      	movs	r0, #0
 8008192:	f7ff fe1f 	bl	8007dd4 <send_cmd>
    send_cmd(0x40);
 8008196:	2040      	movs	r0, #64	; 0x40
 8008198:	f7ff fe1c 	bl	8007dd4 <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 800819c:	208d      	movs	r0, #141	; 0x8d
 800819e:	f7ff fe19 	bl	8007dd4 <send_cmd>
 80081a2:	2014      	movs	r0, #20
 80081a4:	f7ff fe16 	bl	8007dd4 <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 80081a8:	2020      	movs	r0, #32
 80081aa:	f7ff fe13 	bl	8007dd4 <send_cmd>
 80081ae:	2000      	movs	r0, #0
 80081b0:	f7ff fe10 	bl	8007dd4 <send_cmd>
    send_cmd(0xA1);
 80081b4:	20a1      	movs	r0, #161	; 0xa1
 80081b6:	f7ff fe0d 	bl	8007dd4 <send_cmd>
    send_cmd(0xC8);
 80081ba:	20c8      	movs	r0, #200	; 0xc8
 80081bc:	f7ff fe0a 	bl	8007dd4 <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 80081c0:	20da      	movs	r0, #218	; 0xda
 80081c2:	f7ff fe07 	bl	8007dd4 <send_cmd>
 80081c6:	2012      	movs	r0, #18
 80081c8:	f7ff fe04 	bl	8007dd4 <send_cmd>
    send_cmd(0xAF);
 80081cc:	20af      	movs	r0, #175	; 0xaf
 80081ce:	f7ff fe01 	bl	8007dd4 <send_cmd>

    drv_display_clear();
 80081d2:	f7ff ff39 	bl	8008048 <drv_display_clear>
    drv_display_update();
 80081d6:	f7ff ff4d 	bl	8008074 <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 80081da:	4b05      	ldr	r3, [pc, #20]	; (80081f0 <drv_display_init+0xf0>)
 80081dc:	4a05      	ldr	r2, [pc, #20]	; (80081f4 <drv_display_init+0xf4>)
 80081de:	601a      	str	r2, [r3, #0]
}
 80081e0:	bf00      	nop
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	58022000 	.word	0x58022000
 80081e8:	0800e8e0 	.word	0x0800e8e0
 80081ec:	2400082c 	.word	0x2400082c
 80081f0:	240017ac 	.word	0x240017ac
 80081f4:	0800e8fc 	.word	0x0800e8fc

080081f8 <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	4603      	mov	r3, r0
 8008200:	460a      	mov	r2, r1
 8008202:	71fb      	strb	r3, [r7, #7]
 8008204:	4613      	mov	r3, r2
 8008206:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 8008208:	79fb      	ldrb	r3, [r7, #7]
 800820a:	2b1f      	cmp	r3, #31
 800820c:	d902      	bls.n	8008214 <get_col_5x7+0x1c>
 800820e:	79fb      	ldrb	r3, [r7, #7]
 8008210:	2b7e      	cmp	r3, #126	; 0x7e
 8008212:	d901      	bls.n	8008218 <get_col_5x7+0x20>
 8008214:	2300      	movs	r3, #0
 8008216:	e00f      	b.n	8008238 <get_col_5x7+0x40>
    if (col >= 5) return 0;
 8008218:	79bb      	ldrb	r3, [r7, #6]
 800821a:	2b04      	cmp	r3, #4
 800821c:	d901      	bls.n	8008222 <get_col_5x7+0x2a>
 800821e:	2300      	movs	r3, #0
 8008220:	e00a      	b.n	8008238 <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 8008222:	79fb      	ldrb	r3, [r7, #7]
 8008224:	f1a3 0220 	sub.w	r2, r3, #32
 8008228:	79b9      	ldrb	r1, [r7, #6]
 800822a:	4806      	ldr	r0, [pc, #24]	; (8008244 <get_col_5x7+0x4c>)
 800822c:	4613      	mov	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	4403      	add	r3, r0
 8008234:	440b      	add	r3, r1
 8008236:	781b      	ldrb	r3, [r3, #0]
}
 8008238:	4618      	mov	r0, r3
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	bc80      	pop	{r7}
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	0800e90c 	.word	0x0800e90c

08008248 <abort>:
 8008248:	b508      	push	{r3, lr}
 800824a:	2006      	movs	r0, #6
 800824c:	f000 f89a 	bl	8008384 <raise>
 8008250:	2001      	movs	r0, #1
 8008252:	f7ff fc4d 	bl	8007af0 <_exit>
 8008256:	bf00      	nop

08008258 <snprintf>:
 8008258:	b40c      	push	{r2, r3}
 800825a:	b510      	push	{r4, lr}
 800825c:	4b1f      	ldr	r3, [pc, #124]	; (80082dc <snprintf+0x84>)
 800825e:	2900      	cmp	r1, #0
 8008260:	681c      	ldr	r4, [r3, #0]
 8008262:	b09c      	sub	sp, #112	; 0x70
 8008264:	db35      	blt.n	80082d2 <snprintf+0x7a>
 8008266:	f44f 7302 	mov.w	r3, #520	; 0x208
 800826a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800826e:	9002      	str	r0, [sp, #8]
 8008270:	9006      	str	r0, [sp, #24]
 8008272:	ab1f      	add	r3, sp, #124	; 0x7c
 8008274:	d018      	beq.n	80082a8 <snprintf+0x50>
 8008276:	3901      	subs	r1, #1
 8008278:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800827c:	9104      	str	r1, [sp, #16]
 800827e:	9107      	str	r1, [sp, #28]
 8008280:	f8ad 2016 	strh.w	r2, [sp, #22]
 8008284:	a902      	add	r1, sp, #8
 8008286:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	4620      	mov	r0, r4
 800828c:	f000 fb7c 	bl	8008988 <_svfprintf_r>
 8008290:	1c42      	adds	r2, r0, #1
 8008292:	da01      	bge.n	8008298 <snprintf+0x40>
 8008294:	238b      	movs	r3, #139	; 0x8b
 8008296:	6023      	str	r3, [r4, #0]
 8008298:	9b02      	ldr	r3, [sp, #8]
 800829a:	2200      	movs	r2, #0
 800829c:	701a      	strb	r2, [r3, #0]
 800829e:	b01c      	add	sp, #112	; 0x70
 80082a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082a4:	b002      	add	sp, #8
 80082a6:	4770      	bx	lr
 80082a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80082ac:	9104      	str	r1, [sp, #16]
 80082ae:	9107      	str	r1, [sp, #28]
 80082b0:	f8ad 2016 	strh.w	r2, [sp, #22]
 80082b4:	a902      	add	r1, sp, #8
 80082b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80082b8:	9301      	str	r3, [sp, #4]
 80082ba:	4620      	mov	r0, r4
 80082bc:	f000 fb64 	bl	8008988 <_svfprintf_r>
 80082c0:	1c43      	adds	r3, r0, #1
 80082c2:	da01      	bge.n	80082c8 <snprintf+0x70>
 80082c4:	238b      	movs	r3, #139	; 0x8b
 80082c6:	6023      	str	r3, [r4, #0]
 80082c8:	b01c      	add	sp, #112	; 0x70
 80082ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082ce:	b002      	add	sp, #8
 80082d0:	4770      	bx	lr
 80082d2:	238b      	movs	r3, #139	; 0x8b
 80082d4:	6023      	str	r3, [r4, #0]
 80082d6:	f04f 30ff 	mov.w	r0, #4294967295
 80082da:	e7f5      	b.n	80082c8 <snprintf+0x70>
 80082dc:	24000120 	.word	0x24000120

080082e0 <memset>:
 80082e0:	0783      	lsls	r3, r0, #30
 80082e2:	b530      	push	{r4, r5, lr}
 80082e4:	d048      	beq.n	8008378 <memset+0x98>
 80082e6:	1e54      	subs	r4, r2, #1
 80082e8:	2a00      	cmp	r2, #0
 80082ea:	d03f      	beq.n	800836c <memset+0x8c>
 80082ec:	b2ca      	uxtb	r2, r1
 80082ee:	4603      	mov	r3, r0
 80082f0:	e001      	b.n	80082f6 <memset+0x16>
 80082f2:	3c01      	subs	r4, #1
 80082f4:	d33a      	bcc.n	800836c <memset+0x8c>
 80082f6:	f803 2b01 	strb.w	r2, [r3], #1
 80082fa:	079d      	lsls	r5, r3, #30
 80082fc:	d1f9      	bne.n	80082f2 <memset+0x12>
 80082fe:	2c03      	cmp	r4, #3
 8008300:	d92d      	bls.n	800835e <memset+0x7e>
 8008302:	b2cd      	uxtb	r5, r1
 8008304:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008308:	2c0f      	cmp	r4, #15
 800830a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800830e:	d936      	bls.n	800837e <memset+0x9e>
 8008310:	f1a4 0210 	sub.w	r2, r4, #16
 8008314:	f022 0c0f 	bic.w	ip, r2, #15
 8008318:	f103 0e20 	add.w	lr, r3, #32
 800831c:	44e6      	add	lr, ip
 800831e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8008322:	f103 0210 	add.w	r2, r3, #16
 8008326:	e942 5504 	strd	r5, r5, [r2, #-16]
 800832a:	e942 5502 	strd	r5, r5, [r2, #-8]
 800832e:	3210      	adds	r2, #16
 8008330:	4572      	cmp	r2, lr
 8008332:	d1f8      	bne.n	8008326 <memset+0x46>
 8008334:	f10c 0201 	add.w	r2, ip, #1
 8008338:	f014 0f0c 	tst.w	r4, #12
 800833c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8008340:	f004 0c0f 	and.w	ip, r4, #15
 8008344:	d013      	beq.n	800836e <memset+0x8e>
 8008346:	f1ac 0304 	sub.w	r3, ip, #4
 800834a:	f023 0303 	bic.w	r3, r3, #3
 800834e:	3304      	adds	r3, #4
 8008350:	4413      	add	r3, r2
 8008352:	f842 5b04 	str.w	r5, [r2], #4
 8008356:	4293      	cmp	r3, r2
 8008358:	d1fb      	bne.n	8008352 <memset+0x72>
 800835a:	f00c 0403 	and.w	r4, ip, #3
 800835e:	b12c      	cbz	r4, 800836c <memset+0x8c>
 8008360:	b2c9      	uxtb	r1, r1
 8008362:	441c      	add	r4, r3
 8008364:	f803 1b01 	strb.w	r1, [r3], #1
 8008368:	429c      	cmp	r4, r3
 800836a:	d1fb      	bne.n	8008364 <memset+0x84>
 800836c:	bd30      	pop	{r4, r5, pc}
 800836e:	4664      	mov	r4, ip
 8008370:	4613      	mov	r3, r2
 8008372:	2c00      	cmp	r4, #0
 8008374:	d1f4      	bne.n	8008360 <memset+0x80>
 8008376:	e7f9      	b.n	800836c <memset+0x8c>
 8008378:	4603      	mov	r3, r0
 800837a:	4614      	mov	r4, r2
 800837c:	e7bf      	b.n	80082fe <memset+0x1e>
 800837e:	461a      	mov	r2, r3
 8008380:	46a4      	mov	ip, r4
 8008382:	e7e0      	b.n	8008346 <memset+0x66>

08008384 <raise>:
 8008384:	b538      	push	{r3, r4, r5, lr}
 8008386:	4b15      	ldr	r3, [pc, #84]	; (80083dc <raise+0x58>)
 8008388:	281f      	cmp	r0, #31
 800838a:	681d      	ldr	r5, [r3, #0]
 800838c:	d820      	bhi.n	80083d0 <raise+0x4c>
 800838e:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8008392:	4604      	mov	r4, r0
 8008394:	b162      	cbz	r2, 80083b0 <raise+0x2c>
 8008396:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 800839a:	b14b      	cbz	r3, 80083b0 <raise+0x2c>
 800839c:	2b01      	cmp	r3, #1
 800839e:	d015      	beq.n	80083cc <raise+0x48>
 80083a0:	1c59      	adds	r1, r3, #1
 80083a2:	d00f      	beq.n	80083c4 <raise+0x40>
 80083a4:	2500      	movs	r5, #0
 80083a6:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 80083aa:	4798      	blx	r3
 80083ac:	4628      	mov	r0, r5
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	4628      	mov	r0, r5
 80083b2:	f000 f82b 	bl	800840c <_getpid_r>
 80083b6:	4622      	mov	r2, r4
 80083b8:	4601      	mov	r1, r0
 80083ba:	4628      	mov	r0, r5
 80083bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083c0:	f000 b80e 	b.w	80083e0 <_kill_r>
 80083c4:	2316      	movs	r3, #22
 80083c6:	602b      	str	r3, [r5, #0]
 80083c8:	2001      	movs	r0, #1
 80083ca:	bd38      	pop	{r3, r4, r5, pc}
 80083cc:	2000      	movs	r0, #0
 80083ce:	bd38      	pop	{r3, r4, r5, pc}
 80083d0:	2316      	movs	r3, #22
 80083d2:	602b      	str	r3, [r5, #0]
 80083d4:	f04f 30ff 	mov.w	r0, #4294967295
 80083d8:	bd38      	pop	{r3, r4, r5, pc}
 80083da:	bf00      	nop
 80083dc:	24000120 	.word	0x24000120

080083e0 <_kill_r>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	460c      	mov	r4, r1
 80083e4:	4d08      	ldr	r5, [pc, #32]	; (8008408 <_kill_r+0x28>)
 80083e6:	4603      	mov	r3, r0
 80083e8:	2600      	movs	r6, #0
 80083ea:	4620      	mov	r0, r4
 80083ec:	4611      	mov	r1, r2
 80083ee:	461c      	mov	r4, r3
 80083f0:	602e      	str	r6, [r5, #0]
 80083f2:	f7ff fb89 	bl	8007b08 <_kill>
 80083f6:	1c43      	adds	r3, r0, #1
 80083f8:	d000      	beq.n	80083fc <_kill_r+0x1c>
 80083fa:	bd70      	pop	{r4, r5, r6, pc}
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d0fb      	beq.n	80083fa <_kill_r+0x1a>
 8008402:	6023      	str	r3, [r4, #0]
 8008404:	bd70      	pop	{r4, r5, r6, pc}
 8008406:	bf00      	nop
 8008408:	24001924 	.word	0x24001924

0800840c <_getpid_r>:
 800840c:	f7ff bb88 	b.w	8007b20 <_getpid>

08008410 <_malloc_r>:
 8008410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008414:	f101 060b 	add.w	r6, r1, #11
 8008418:	2e16      	cmp	r6, #22
 800841a:	b083      	sub	sp, #12
 800841c:	4604      	mov	r4, r0
 800841e:	d824      	bhi.n	800846a <_malloc_r+0x5a>
 8008420:	2910      	cmp	r1, #16
 8008422:	f200 80ba 	bhi.w	800859a <_malloc_r+0x18a>
 8008426:	f000 faa3 	bl	8008970 <__malloc_lock>
 800842a:	2610      	movs	r6, #16
 800842c:	2218      	movs	r2, #24
 800842e:	2002      	movs	r0, #2
 8008430:	4fb5      	ldr	r7, [pc, #724]	; (8008708 <_malloc_r+0x2f8>)
 8008432:	443a      	add	r2, r7
 8008434:	f1a2 0108 	sub.w	r1, r2, #8
 8008438:	6853      	ldr	r3, [r2, #4]
 800843a:	428b      	cmp	r3, r1
 800843c:	f000 80ba 	beq.w	80085b4 <_malloc_r+0x1a4>
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	68d9      	ldr	r1, [r3, #12]
 8008444:	f022 0203 	bic.w	r2, r2, #3
 8008448:	441a      	add	r2, r3
 800844a:	689d      	ldr	r5, [r3, #8]
 800844c:	60e9      	str	r1, [r5, #12]
 800844e:	608d      	str	r5, [r1, #8]
 8008450:	6851      	ldr	r1, [r2, #4]
 8008452:	f041 0101 	orr.w	r1, r1, #1
 8008456:	4620      	mov	r0, r4
 8008458:	6051      	str	r1, [r2, #4]
 800845a:	f103 0508 	add.w	r5, r3, #8
 800845e:	f000 fa8d 	bl	800897c <__malloc_unlock>
 8008462:	4628      	mov	r0, r5
 8008464:	b003      	add	sp, #12
 8008466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800846a:	f036 0607 	bics.w	r6, r6, #7
 800846e:	f100 8094 	bmi.w	800859a <_malloc_r+0x18a>
 8008472:	42b1      	cmp	r1, r6
 8008474:	f200 8091 	bhi.w	800859a <_malloc_r+0x18a>
 8008478:	f000 fa7a 	bl	8008970 <__malloc_lock>
 800847c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 8008480:	f0c0 819a 	bcc.w	80087b8 <_malloc_r+0x3a8>
 8008484:	0a73      	lsrs	r3, r6, #9
 8008486:	f000 808f 	beq.w	80085a8 <_malloc_r+0x198>
 800848a:	2b04      	cmp	r3, #4
 800848c:	f200 816f 	bhi.w	800876e <_malloc_r+0x35e>
 8008490:	09b3      	lsrs	r3, r6, #6
 8008492:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8008496:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 800849a:	00c3      	lsls	r3, r0, #3
 800849c:	4f9a      	ldr	r7, [pc, #616]	; (8008708 <_malloc_r+0x2f8>)
 800849e:	443b      	add	r3, r7
 80084a0:	f1a3 0508 	sub.w	r5, r3, #8
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	429d      	cmp	r5, r3
 80084a8:	d106      	bne.n	80084b8 <_malloc_r+0xa8>
 80084aa:	e00c      	b.n	80084c6 <_malloc_r+0xb6>
 80084ac:	2900      	cmp	r1, #0
 80084ae:	f280 8127 	bge.w	8008700 <_malloc_r+0x2f0>
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	429d      	cmp	r5, r3
 80084b6:	d006      	beq.n	80084c6 <_malloc_r+0xb6>
 80084b8:	685a      	ldr	r2, [r3, #4]
 80084ba:	f022 0203 	bic.w	r2, r2, #3
 80084be:	1b91      	subs	r1, r2, r6
 80084c0:	290f      	cmp	r1, #15
 80084c2:	ddf3      	ble.n	80084ac <_malloc_r+0x9c>
 80084c4:	4660      	mov	r0, ip
 80084c6:	693d      	ldr	r5, [r7, #16]
 80084c8:	f8df c240 	ldr.w	ip, [pc, #576]	; 800870c <_malloc_r+0x2fc>
 80084cc:	4565      	cmp	r5, ip
 80084ce:	d07c      	beq.n	80085ca <_malloc_r+0x1ba>
 80084d0:	686a      	ldr	r2, [r5, #4]
 80084d2:	f022 0203 	bic.w	r2, r2, #3
 80084d6:	1b93      	subs	r3, r2, r6
 80084d8:	2b0f      	cmp	r3, #15
 80084da:	f300 817b 	bgt.w	80087d4 <_malloc_r+0x3c4>
 80084de:	2b00      	cmp	r3, #0
 80084e0:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 80084e4:	f280 816c 	bge.w	80087c0 <_malloc_r+0x3b0>
 80084e8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80084ec:	f080 811a 	bcs.w	8008724 <_malloc_r+0x314>
 80084f0:	08d3      	lsrs	r3, r2, #3
 80084f2:	6879      	ldr	r1, [r7, #4]
 80084f4:	3301      	adds	r3, #1
 80084f6:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 80084fa:	2201      	movs	r2, #1
 80084fc:	fa02 f20e 	lsl.w	r2, r2, lr
 8008500:	430a      	orrs	r2, r1
 8008502:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 8008506:	f8c5 e008 	str.w	lr, [r5, #8]
 800850a:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 800850e:	3908      	subs	r1, #8
 8008510:	60e9      	str	r1, [r5, #12]
 8008512:	607a      	str	r2, [r7, #4]
 8008514:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8008518:	f8ce 500c 	str.w	r5, [lr, #12]
 800851c:	1083      	asrs	r3, r0, #2
 800851e:	2101      	movs	r1, #1
 8008520:	4099      	lsls	r1, r3
 8008522:	4291      	cmp	r1, r2
 8008524:	d857      	bhi.n	80085d6 <_malloc_r+0x1c6>
 8008526:	4211      	tst	r1, r2
 8008528:	d106      	bne.n	8008538 <_malloc_r+0x128>
 800852a:	f020 0003 	bic.w	r0, r0, #3
 800852e:	0049      	lsls	r1, r1, #1
 8008530:	4211      	tst	r1, r2
 8008532:	f100 0004 	add.w	r0, r0, #4
 8008536:	d0fa      	beq.n	800852e <_malloc_r+0x11e>
 8008538:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 800853c:	464d      	mov	r5, r9
 800853e:	4686      	mov	lr, r0
 8008540:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8008544:	4545      	cmp	r5, r8
 8008546:	d108      	bne.n	800855a <_malloc_r+0x14a>
 8008548:	e11d      	b.n	8008786 <_malloc_r+0x376>
 800854a:	2b00      	cmp	r3, #0
 800854c:	f280 8124 	bge.w	8008798 <_malloc_r+0x388>
 8008550:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8008554:	4545      	cmp	r5, r8
 8008556:	f000 8116 	beq.w	8008786 <_malloc_r+0x376>
 800855a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800855e:	f022 0203 	bic.w	r2, r2, #3
 8008562:	1b93      	subs	r3, r2, r6
 8008564:	2b0f      	cmp	r3, #15
 8008566:	ddf0      	ble.n	800854a <_malloc_r+0x13a>
 8008568:	4620      	mov	r0, r4
 800856a:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 800856e:	eb08 0106 	add.w	r1, r8, r6
 8008572:	f046 0601 	orr.w	r6, r6, #1
 8008576:	f8c8 6004 	str.w	r6, [r8, #4]
 800857a:	60ec      	str	r4, [r5, #12]
 800857c:	60a5      	str	r5, [r4, #8]
 800857e:	f043 0401 	orr.w	r4, r3, #1
 8008582:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8008586:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800858a:	604c      	str	r4, [r1, #4]
 800858c:	f848 3002 	str.w	r3, [r8, r2]
 8008590:	f000 f9f4 	bl	800897c <__malloc_unlock>
 8008594:	f108 0508 	add.w	r5, r8, #8
 8008598:	e002      	b.n	80085a0 <_malloc_r+0x190>
 800859a:	230c      	movs	r3, #12
 800859c:	6023      	str	r3, [r4, #0]
 800859e:	2500      	movs	r5, #0
 80085a0:	4628      	mov	r0, r5
 80085a2:	b003      	add	sp, #12
 80085a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085ac:	2040      	movs	r0, #64	; 0x40
 80085ae:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 80085b2:	e773      	b.n	800849c <_malloc_r+0x8c>
 80085b4:	68d3      	ldr	r3, [r2, #12]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	bf08      	it	eq
 80085ba:	3002      	addeq	r0, #2
 80085bc:	f47f af40 	bne.w	8008440 <_malloc_r+0x30>
 80085c0:	693d      	ldr	r5, [r7, #16]
 80085c2:	f8df c148 	ldr.w	ip, [pc, #328]	; 800870c <_malloc_r+0x2fc>
 80085c6:	4565      	cmp	r5, ip
 80085c8:	d182      	bne.n	80084d0 <_malloc_r+0xc0>
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	1083      	asrs	r3, r0, #2
 80085ce:	2101      	movs	r1, #1
 80085d0:	4099      	lsls	r1, r3
 80085d2:	4291      	cmp	r1, r2
 80085d4:	d9a7      	bls.n	8008526 <_malloc_r+0x116>
 80085d6:	68bd      	ldr	r5, [r7, #8]
 80085d8:	686b      	ldr	r3, [r5, #4]
 80085da:	f023 0903 	bic.w	r9, r3, #3
 80085de:	454e      	cmp	r6, r9
 80085e0:	d803      	bhi.n	80085ea <_malloc_r+0x1da>
 80085e2:	eba9 0306 	sub.w	r3, r9, r6
 80085e6:	2b0f      	cmp	r3, #15
 80085e8:	dc7a      	bgt.n	80086e0 <_malloc_r+0x2d0>
 80085ea:	f8df b124 	ldr.w	fp, [pc, #292]	; 8008710 <_malloc_r+0x300>
 80085ee:	4b49      	ldr	r3, [pc, #292]	; (8008714 <_malloc_r+0x304>)
 80085f0:	f8db 2000 	ldr.w	r2, [fp]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	3201      	adds	r2, #1
 80085f8:	4433      	add	r3, r6
 80085fa:	eb05 0a09 	add.w	sl, r5, r9
 80085fe:	f000 8133 	beq.w	8008868 <_malloc_r+0x458>
 8008602:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008606:	330f      	adds	r3, #15
 8008608:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 800860c:	f028 080f 	bic.w	r8, r8, #15
 8008610:	4641      	mov	r1, r8
 8008612:	4620      	mov	r0, r4
 8008614:	f7ff fa32 	bl	8007a7c <_sbrk_r>
 8008618:	1c41      	adds	r1, r0, #1
 800861a:	4602      	mov	r2, r0
 800861c:	f000 80f3 	beq.w	8008806 <_malloc_r+0x3f6>
 8008620:	4582      	cmp	sl, r0
 8008622:	f200 80ee 	bhi.w	8008802 <_malloc_r+0x3f2>
 8008626:	4b3c      	ldr	r3, [pc, #240]	; (8008718 <_malloc_r+0x308>)
 8008628:	6819      	ldr	r1, [r3, #0]
 800862a:	4441      	add	r1, r8
 800862c:	6019      	str	r1, [r3, #0]
 800862e:	4608      	mov	r0, r1
 8008630:	f000 814e 	beq.w	80088d0 <_malloc_r+0x4c0>
 8008634:	f8db 1000 	ldr.w	r1, [fp]
 8008638:	9301      	str	r3, [sp, #4]
 800863a:	3101      	adds	r1, #1
 800863c:	bf1b      	ittet	ne
 800863e:	eba2 010a 	subne.w	r1, r2, sl
 8008642:	1809      	addne	r1, r1, r0
 8008644:	f8cb 2000 	streq.w	r2, [fp]
 8008648:	6019      	strne	r1, [r3, #0]
 800864a:	f012 0b07 	ands.w	fp, r2, #7
 800864e:	f000 8117 	beq.w	8008880 <_malloc_r+0x470>
 8008652:	f1cb 0108 	rsb	r1, fp, #8
 8008656:	440a      	add	r2, r1
 8008658:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 800865c:	4490      	add	r8, r2
 800865e:	3108      	adds	r1, #8
 8008660:	eba1 0108 	sub.w	r1, r1, r8
 8008664:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 8008668:	4651      	mov	r1, sl
 800866a:	4620      	mov	r0, r4
 800866c:	9200      	str	r2, [sp, #0]
 800866e:	f7ff fa05 	bl	8007a7c <_sbrk_r>
 8008672:	1c42      	adds	r2, r0, #1
 8008674:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008678:	f000 814f 	beq.w	800891a <_malloc_r+0x50a>
 800867c:	1a80      	subs	r0, r0, r2
 800867e:	eb00 080a 	add.w	r8, r0, sl
 8008682:	6819      	ldr	r1, [r3, #0]
 8008684:	60ba      	str	r2, [r7, #8]
 8008686:	f048 0001 	orr.w	r0, r8, #1
 800868a:	4451      	add	r1, sl
 800868c:	42bd      	cmp	r5, r7
 800868e:	6050      	str	r0, [r2, #4]
 8008690:	6019      	str	r1, [r3, #0]
 8008692:	f000 8129 	beq.w	80088e8 <_malloc_r+0x4d8>
 8008696:	f1b9 0f0f 	cmp.w	r9, #15
 800869a:	f240 8127 	bls.w	80088ec <_malloc_r+0x4dc>
 800869e:	6868      	ldr	r0, [r5, #4]
 80086a0:	f1a9 0c0c 	sub.w	ip, r9, #12
 80086a4:	f02c 0c07 	bic.w	ip, ip, #7
 80086a8:	f000 0001 	and.w	r0, r0, #1
 80086ac:	ea40 000c 	orr.w	r0, r0, ip
 80086b0:	6068      	str	r0, [r5, #4]
 80086b2:	f04f 0e05 	mov.w	lr, #5
 80086b6:	eb05 000c 	add.w	r0, r5, ip
 80086ba:	f1bc 0f0f 	cmp.w	ip, #15
 80086be:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 80086c2:	f200 8132 	bhi.w	800892a <_malloc_r+0x51a>
 80086c6:	6850      	ldr	r0, [r2, #4]
 80086c8:	4615      	mov	r5, r2
 80086ca:	4b14      	ldr	r3, [pc, #80]	; (800871c <_malloc_r+0x30c>)
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	428a      	cmp	r2, r1
 80086d0:	bf38      	it	cc
 80086d2:	6019      	strcc	r1, [r3, #0]
 80086d4:	4b12      	ldr	r3, [pc, #72]	; (8008720 <_malloc_r+0x310>)
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	428a      	cmp	r2, r1
 80086da:	bf38      	it	cc
 80086dc:	6019      	strcc	r1, [r3, #0]
 80086de:	e094      	b.n	800880a <_malloc_r+0x3fa>
 80086e0:	19aa      	adds	r2, r5, r6
 80086e2:	f043 0301 	orr.w	r3, r3, #1
 80086e6:	f046 0601 	orr.w	r6, r6, #1
 80086ea:	606e      	str	r6, [r5, #4]
 80086ec:	4620      	mov	r0, r4
 80086ee:	60ba      	str	r2, [r7, #8]
 80086f0:	6053      	str	r3, [r2, #4]
 80086f2:	f000 f943 	bl	800897c <__malloc_unlock>
 80086f6:	3508      	adds	r5, #8
 80086f8:	4628      	mov	r0, r5
 80086fa:	b003      	add	sp, #12
 80086fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008700:	68d9      	ldr	r1, [r3, #12]
 8008702:	441a      	add	r2, r3
 8008704:	e6a1      	b.n	800844a <_malloc_r+0x3a>
 8008706:	bf00      	nop
 8008708:	24000124 	.word	0x24000124
 800870c:	2400012c 	.word	0x2400012c
 8008710:	2400052c 	.word	0x2400052c
 8008714:	240017e4 	.word	0x240017e4
 8008718:	240017b4 	.word	0x240017b4
 800871c:	240017dc 	.word	0x240017dc
 8008720:	240017e0 	.word	0x240017e0
 8008724:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 8008728:	ea4f 2352 	mov.w	r3, r2, lsr #9
 800872c:	d363      	bcc.n	80087f6 <_malloc_r+0x3e6>
 800872e:	2b14      	cmp	r3, #20
 8008730:	f200 80b7 	bhi.w	80088a2 <_malloc_r+0x492>
 8008734:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8008738:	00c9      	lsls	r1, r1, #3
 800873a:	335b      	adds	r3, #91	; 0x5b
 800873c:	eb07 0e01 	add.w	lr, r7, r1
 8008740:	5879      	ldr	r1, [r7, r1]
 8008742:	f1ae 0e08 	sub.w	lr, lr, #8
 8008746:	458e      	cmp	lr, r1
 8008748:	f000 8091 	beq.w	800886e <_malloc_r+0x45e>
 800874c:	684b      	ldr	r3, [r1, #4]
 800874e:	f023 0303 	bic.w	r3, r3, #3
 8008752:	4293      	cmp	r3, r2
 8008754:	d902      	bls.n	800875c <_malloc_r+0x34c>
 8008756:	6889      	ldr	r1, [r1, #8]
 8008758:	458e      	cmp	lr, r1
 800875a:	d1f7      	bne.n	800874c <_malloc_r+0x33c>
 800875c:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 8008766:	f8ce 5008 	str.w	r5, [lr, #8]
 800876a:	60cd      	str	r5, [r1, #12]
 800876c:	e6d6      	b.n	800851c <_malloc_r+0x10c>
 800876e:	2b14      	cmp	r3, #20
 8008770:	d959      	bls.n	8008826 <_malloc_r+0x416>
 8008772:	2b54      	cmp	r3, #84	; 0x54
 8008774:	f200 809d 	bhi.w	80088b2 <_malloc_r+0x4a2>
 8008778:	0b33      	lsrs	r3, r6, #12
 800877a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800877e:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 8008782:	00c3      	lsls	r3, r0, #3
 8008784:	e68a      	b.n	800849c <_malloc_r+0x8c>
 8008786:	f10e 0e01 	add.w	lr, lr, #1
 800878a:	f01e 0f03 	tst.w	lr, #3
 800878e:	f105 0508 	add.w	r5, r5, #8
 8008792:	f47f aed5 	bne.w	8008540 <_malloc_r+0x130>
 8008796:	e051      	b.n	800883c <_malloc_r+0x42c>
 8008798:	4442      	add	r2, r8
 800879a:	4645      	mov	r5, r8
 800879c:	6853      	ldr	r3, [r2, #4]
 800879e:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80087a2:	f043 0301 	orr.w	r3, r3, #1
 80087a6:	6053      	str	r3, [r2, #4]
 80087a8:	f855 3f08 	ldr.w	r3, [r5, #8]!
 80087ac:	4620      	mov	r0, r4
 80087ae:	60d9      	str	r1, [r3, #12]
 80087b0:	608b      	str	r3, [r1, #8]
 80087b2:	f000 f8e3 	bl	800897c <__malloc_unlock>
 80087b6:	e6f3      	b.n	80085a0 <_malloc_r+0x190>
 80087b8:	08f0      	lsrs	r0, r6, #3
 80087ba:	f106 0208 	add.w	r2, r6, #8
 80087be:	e637      	b.n	8008430 <_malloc_r+0x20>
 80087c0:	442a      	add	r2, r5
 80087c2:	4620      	mov	r0, r4
 80087c4:	6853      	ldr	r3, [r2, #4]
 80087c6:	f043 0301 	orr.w	r3, r3, #1
 80087ca:	6053      	str	r3, [r2, #4]
 80087cc:	3508      	adds	r5, #8
 80087ce:	f000 f8d5 	bl	800897c <__malloc_unlock>
 80087d2:	e6e5      	b.n	80085a0 <_malloc_r+0x190>
 80087d4:	19a9      	adds	r1, r5, r6
 80087d6:	4620      	mov	r0, r4
 80087d8:	f046 0601 	orr.w	r6, r6, #1
 80087dc:	f043 0401 	orr.w	r4, r3, #1
 80087e0:	606e      	str	r6, [r5, #4]
 80087e2:	e9c7 1104 	strd	r1, r1, [r7, #16]
 80087e6:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 80087ea:	604c      	str	r4, [r1, #4]
 80087ec:	50ab      	str	r3, [r5, r2]
 80087ee:	f000 f8c5 	bl	800897c <__malloc_unlock>
 80087f2:	3508      	adds	r5, #8
 80087f4:	e6d4      	b.n	80085a0 <_malloc_r+0x190>
 80087f6:	0993      	lsrs	r3, r2, #6
 80087f8:	f103 0139 	add.w	r1, r3, #57	; 0x39
 80087fc:	00c9      	lsls	r1, r1, #3
 80087fe:	3338      	adds	r3, #56	; 0x38
 8008800:	e79c      	b.n	800873c <_malloc_r+0x32c>
 8008802:	42bd      	cmp	r5, r7
 8008804:	d05f      	beq.n	80088c6 <_malloc_r+0x4b6>
 8008806:	68bd      	ldr	r5, [r7, #8]
 8008808:	6868      	ldr	r0, [r5, #4]
 800880a:	f020 0803 	bic.w	r8, r0, #3
 800880e:	4546      	cmp	r6, r8
 8008810:	eba8 0306 	sub.w	r3, r8, r6
 8008814:	d802      	bhi.n	800881c <_malloc_r+0x40c>
 8008816:	2b0f      	cmp	r3, #15
 8008818:	f73f af62 	bgt.w	80086e0 <_malloc_r+0x2d0>
 800881c:	4620      	mov	r0, r4
 800881e:	f000 f8ad 	bl	800897c <__malloc_unlock>
 8008822:	2500      	movs	r5, #0
 8008824:	e6bc      	b.n	80085a0 <_malloc_r+0x190>
 8008826:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800882a:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 800882e:	00c3      	lsls	r3, r0, #3
 8008830:	e634      	b.n	800849c <_malloc_r+0x8c>
 8008832:	f859 3908 	ldr.w	r3, [r9], #-8
 8008836:	454b      	cmp	r3, r9
 8008838:	f040 8096 	bne.w	8008968 <_malloc_r+0x558>
 800883c:	f010 0f03 	tst.w	r0, #3
 8008840:	f100 30ff 	add.w	r0, r0, #4294967295
 8008844:	d1f5      	bne.n	8008832 <_malloc_r+0x422>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	ea23 0301 	bic.w	r3, r3, r1
 800884c:	607b      	str	r3, [r7, #4]
 800884e:	0049      	lsls	r1, r1, #1
 8008850:	4299      	cmp	r1, r3
 8008852:	f63f aec0 	bhi.w	80085d6 <_malloc_r+0x1c6>
 8008856:	b919      	cbnz	r1, 8008860 <_malloc_r+0x450>
 8008858:	e6bd      	b.n	80085d6 <_malloc_r+0x1c6>
 800885a:	0049      	lsls	r1, r1, #1
 800885c:	f10e 0e04 	add.w	lr, lr, #4
 8008860:	4219      	tst	r1, r3
 8008862:	d0fa      	beq.n	800885a <_malloc_r+0x44a>
 8008864:	4670      	mov	r0, lr
 8008866:	e667      	b.n	8008538 <_malloc_r+0x128>
 8008868:	f103 0810 	add.w	r8, r3, #16
 800886c:	e6d0      	b.n	8008610 <_malloc_r+0x200>
 800886e:	109a      	asrs	r2, r3, #2
 8008870:	f04f 0801 	mov.w	r8, #1
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	fa08 f202 	lsl.w	r2, r8, r2
 800887a:	431a      	orrs	r2, r3
 800887c:	607a      	str	r2, [r7, #4]
 800887e:	e770      	b.n	8008762 <_malloc_r+0x352>
 8008880:	eb02 0108 	add.w	r1, r2, r8
 8008884:	4249      	negs	r1, r1
 8008886:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800888a:	4651      	mov	r1, sl
 800888c:	4620      	mov	r0, r4
 800888e:	9200      	str	r2, [sp, #0]
 8008890:	f7ff f8f4 	bl	8007a7c <_sbrk_r>
 8008894:	1c43      	adds	r3, r0, #1
 8008896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800889a:	f47f aeef 	bne.w	800867c <_malloc_r+0x26c>
 800889e:	46da      	mov	sl, fp
 80088a0:	e6ef      	b.n	8008682 <_malloc_r+0x272>
 80088a2:	2b54      	cmp	r3, #84	; 0x54
 80088a4:	d825      	bhi.n	80088f2 <_malloc_r+0x4e2>
 80088a6:	0b13      	lsrs	r3, r2, #12
 80088a8:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 80088ac:	00c9      	lsls	r1, r1, #3
 80088ae:	336e      	adds	r3, #110	; 0x6e
 80088b0:	e744      	b.n	800873c <_malloc_r+0x32c>
 80088b2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80088b6:	d825      	bhi.n	8008904 <_malloc_r+0x4f4>
 80088b8:	0bf3      	lsrs	r3, r6, #15
 80088ba:	f103 0078 	add.w	r0, r3, #120	; 0x78
 80088be:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 80088c2:	00c3      	lsls	r3, r0, #3
 80088c4:	e5ea      	b.n	800849c <_malloc_r+0x8c>
 80088c6:	4b29      	ldr	r3, [pc, #164]	; (800896c <_malloc_r+0x55c>)
 80088c8:	6818      	ldr	r0, [r3, #0]
 80088ca:	4440      	add	r0, r8
 80088cc:	6018      	str	r0, [r3, #0]
 80088ce:	e6b1      	b.n	8008634 <_malloc_r+0x224>
 80088d0:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 80088d4:	f1bc 0f00 	cmp.w	ip, #0
 80088d8:	f47f aeac 	bne.w	8008634 <_malloc_r+0x224>
 80088dc:	68bd      	ldr	r5, [r7, #8]
 80088de:	44c8      	add	r8, r9
 80088e0:	f048 0001 	orr.w	r0, r8, #1
 80088e4:	6068      	str	r0, [r5, #4]
 80088e6:	e6f0      	b.n	80086ca <_malloc_r+0x2ba>
 80088e8:	4615      	mov	r5, r2
 80088ea:	e6ee      	b.n	80086ca <_malloc_r+0x2ba>
 80088ec:	2301      	movs	r3, #1
 80088ee:	6053      	str	r3, [r2, #4]
 80088f0:	e794      	b.n	800881c <_malloc_r+0x40c>
 80088f2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80088f6:	d823      	bhi.n	8008940 <_malloc_r+0x530>
 80088f8:	0bd3      	lsrs	r3, r2, #15
 80088fa:	f103 0178 	add.w	r1, r3, #120	; 0x78
 80088fe:	00c9      	lsls	r1, r1, #3
 8008900:	3377      	adds	r3, #119	; 0x77
 8008902:	e71b      	b.n	800873c <_malloc_r+0x32c>
 8008904:	f240 5254 	movw	r2, #1364	; 0x554
 8008908:	4293      	cmp	r3, r2
 800890a:	d823      	bhi.n	8008954 <_malloc_r+0x544>
 800890c:	0cb3      	lsrs	r3, r6, #18
 800890e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 8008912:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 8008916:	00c3      	lsls	r3, r0, #3
 8008918:	e5c0      	b.n	800849c <_malloc_r+0x8c>
 800891a:	f1ab 0b08 	sub.w	fp, fp, #8
 800891e:	44d8      	add	r8, fp
 8008920:	eba8 0802 	sub.w	r8, r8, r2
 8008924:	f04f 0a00 	mov.w	sl, #0
 8008928:	e6ab      	b.n	8008682 <_malloc_r+0x272>
 800892a:	f105 0108 	add.w	r1, r5, #8
 800892e:	4620      	mov	r0, r4
 8008930:	9300      	str	r3, [sp, #0]
 8008932:	f002 ffe1 	bl	800b8f8 <_free_r>
 8008936:	68bd      	ldr	r5, [r7, #8]
 8008938:	9b00      	ldr	r3, [sp, #0]
 800893a:	6868      	ldr	r0, [r5, #4]
 800893c:	6819      	ldr	r1, [r3, #0]
 800893e:	e6c4      	b.n	80086ca <_malloc_r+0x2ba>
 8008940:	f240 5154 	movw	r1, #1364	; 0x554
 8008944:	428b      	cmp	r3, r1
 8008946:	d80b      	bhi.n	8008960 <_malloc_r+0x550>
 8008948:	0c93      	lsrs	r3, r2, #18
 800894a:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 800894e:	00c9      	lsls	r1, r1, #3
 8008950:	337c      	adds	r3, #124	; 0x7c
 8008952:	e6f3      	b.n	800873c <_malloc_r+0x32c>
 8008954:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8008958:	207f      	movs	r0, #127	; 0x7f
 800895a:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 800895e:	e59d      	b.n	800849c <_malloc_r+0x8c>
 8008960:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8008964:	237e      	movs	r3, #126	; 0x7e
 8008966:	e6e9      	b.n	800873c <_malloc_r+0x32c>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	e770      	b.n	800884e <_malloc_r+0x43e>
 800896c:	240017b4 	.word	0x240017b4

08008970 <__malloc_lock>:
 8008970:	4801      	ldr	r0, [pc, #4]	; (8008978 <__malloc_lock+0x8>)
 8008972:	f001 bf45 	b.w	800a800 <__retarget_lock_acquire_recursive>
 8008976:	bf00      	nop
 8008978:	24001928 	.word	0x24001928

0800897c <__malloc_unlock>:
 800897c:	4801      	ldr	r0, [pc, #4]	; (8008984 <__malloc_unlock+0x8>)
 800897e:	f001 bf41 	b.w	800a804 <__retarget_lock_release_recursive>
 8008982:	bf00      	nop
 8008984:	24001928 	.word	0x24001928

08008988 <_svfprintf_r>:
 8008988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800898c:	b0d9      	sub	sp, #356	; 0x164
 800898e:	460c      	mov	r4, r1
 8008990:	910c      	str	r1, [sp, #48]	; 0x30
 8008992:	4690      	mov	r8, r2
 8008994:	930e      	str	r3, [sp, #56]	; 0x38
 8008996:	4682      	mov	sl, r0
 8008998:	f001 ff2a 	bl	800a7f0 <_localeconv_r>
 800899c:	6803      	ldr	r3, [r0, #0]
 800899e:	9319      	str	r3, [sp, #100]	; 0x64
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7f7 fe2d 	bl	8000600 <strlen>
 80089a6:	2208      	movs	r2, #8
 80089a8:	9017      	str	r0, [sp, #92]	; 0x5c
 80089aa:	2100      	movs	r1, #0
 80089ac:	a828      	add	r0, sp, #160	; 0xa0
 80089ae:	f7ff fc97 	bl	80082e0 <memset>
 80089b2:	89a3      	ldrh	r3, [r4, #12]
 80089b4:	061f      	lsls	r7, r3, #24
 80089b6:	d503      	bpl.n	80089c0 <_svfprintf_r+0x38>
 80089b8:	6923      	ldr	r3, [r4, #16]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f000 873f 	beq.w	800983e <_svfprintf_r+0xeb6>
 80089c0:	2300      	movs	r3, #0
 80089c2:	aa2f      	add	r2, sp, #188	; 0xbc
 80089c4:	2400      	movs	r4, #0
 80089c6:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 80089ca:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 80089ce:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 80089d2:	9313      	str	r3, [sp, #76]	; 0x4c
 80089d4:	9318      	str	r3, [sp, #96]	; 0x60
 80089d6:	9309      	str	r3, [sp, #36]	; 0x24
 80089d8:	2300      	movs	r3, #0
 80089da:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 80089de:	922c      	str	r2, [sp, #176]	; 0xb0
 80089e0:	4691      	mov	r9, r2
 80089e2:	4644      	mov	r4, r8
 80089e4:	46a0      	mov	r8, r4
 80089e6:	4b78      	ldr	r3, [pc, #480]	; (8008bc8 <_svfprintf_r+0x240>)
 80089e8:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 80089ec:	f001 fefa 	bl	800a7e4 <__locale_mb_cur_max>
 80089f0:	4603      	mov	r3, r0
 80089f2:	a828      	add	r0, sp, #160	; 0xa0
 80089f4:	9000      	str	r0, [sp, #0]
 80089f6:	4642      	mov	r2, r8
 80089f8:	a924      	add	r1, sp, #144	; 0x90
 80089fa:	4650      	mov	r0, sl
 80089fc:	47a8      	blx	r5
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f000 80b0 	beq.w	8008b64 <_svfprintf_r+0x1dc>
 8008a04:	f2c0 80a6 	blt.w	8008b54 <_svfprintf_r+0x1cc>
 8008a08:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a0a:	2a25      	cmp	r2, #37	; 0x25
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	d001      	beq.n	8008a14 <_svfprintf_r+0x8c>
 8008a10:	4498      	add	r8, r3
 8008a12:	e7e8      	b.n	80089e6 <_svfprintf_r+0x5e>
 8008a14:	ebb8 0704 	subs.w	r7, r8, r4
 8008a18:	4606      	mov	r6, r0
 8008a1a:	f040 80a7 	bne.w	8008b6c <_svfprintf_r+0x1e4>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	f04f 32ff 	mov.w	r2, #4294967295
 8008a24:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8008a28:	469b      	mov	fp, r3
 8008a2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a2c:	f108 0801 	add.w	r8, r8, #1
 8008a30:	f898 3000 	ldrb.w	r3, [r8]
 8008a34:	9208      	str	r2, [sp, #32]
 8008a36:	252b      	movs	r5, #43	; 0x2b
 8008a38:	2620      	movs	r6, #32
 8008a3a:	f108 0801 	add.w	r8, r8, #1
 8008a3e:	f1a3 0220 	sub.w	r2, r3, #32
 8008a42:	2a5a      	cmp	r2, #90	; 0x5a
 8008a44:	f200 80c2 	bhi.w	8008bcc <_svfprintf_r+0x244>
 8008a48:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008a4c:	00c002e6 	.word	0x00c002e6
 8008a50:	02e100c0 	.word	0x02e100c0
 8008a54:	00c000c0 	.word	0x00c000c0
 8008a58:	006a00c0 	.word	0x006a00c0
 8008a5c:	00c000c0 	.word	0x00c000c0
 8008a60:	02840208 	.word	0x02840208
 8008a64:	021300c0 	.word	0x021300c0
 8008a68:	00c002c7 	.word	0x00c002c7
 8008a6c:	005b02c2 	.word	0x005b02c2
 8008a70:	005b005b 	.word	0x005b005b
 8008a74:	005b005b 	.word	0x005b005b
 8008a78:	005b005b 	.word	0x005b005b
 8008a7c:	005b005b 	.word	0x005b005b
 8008a80:	00c000c0 	.word	0x00c000c0
 8008a84:	00c000c0 	.word	0x00c000c0
 8008a88:	00c000c0 	.word	0x00c000c0
 8008a8c:	014300c0 	.word	0x014300c0
 8008a90:	018900c0 	.word	0x018900c0
 8008a94:	0143021d 	.word	0x0143021d
 8008a98:	01430143 	.word	0x01430143
 8008a9c:	00c000c0 	.word	0x00c000c0
 8008aa0:	00c000c0 	.word	0x00c000c0
 8008aa4:	00c00218 	.word	0x00c00218
 8008aa8:	029600c0 	.word	0x029600c0
 8008aac:	00c000c0 	.word	0x00c000c0
 8008ab0:	01b100c0 	.word	0x01b100c0
 8008ab4:	02a900c0 	.word	0x02a900c0
 8008ab8:	00c000c0 	.word	0x00c000c0
 8008abc:	00c006dd 	.word	0x00c006dd
 8008ac0:	00c000c0 	.word	0x00c000c0
 8008ac4:	00c000c0 	.word	0x00c000c0
 8008ac8:	00c000c0 	.word	0x00c000c0
 8008acc:	014300c0 	.word	0x014300c0
 8008ad0:	018900c0 	.word	0x018900c0
 8008ad4:	014301e2 	.word	0x014301e2
 8008ad8:	01430143 	.word	0x01430143
 8008adc:	01e20277 	.word	0x01e20277
 8008ae0:	00c0007f 	.word	0x00c0007f
 8008ae4:	00c00289 	.word	0x00c00289
 8008ae8:	06da025f 	.word	0x06da025f
 8008aec:	007f0232 	.word	0x007f0232
 8008af0:	01b100c0 	.word	0x01b100c0
 8008af4:	06b4007c 	.word	0x06b4007c
 8008af8:	00c000c0 	.word	0x00c000c0
 8008afc:	00c006b8 	.word	0x00c006b8
 8008b00:	007c      	.short	0x007c
 8008b02:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008b06:	2100      	movs	r1, #0
 8008b08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b0c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008b10:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008b14:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008b18:	2a09      	cmp	r2, #9
 8008b1a:	d9f5      	bls.n	8008b08 <_svfprintf_r+0x180>
 8008b1c:	910b      	str	r1, [sp, #44]	; 0x2c
 8008b1e:	e78e      	b.n	8008a3e <_svfprintf_r+0xb6>
 8008b20:	4650      	mov	r0, sl
 8008b22:	f001 fe65 	bl	800a7f0 <_localeconv_r>
 8008b26:	6843      	ldr	r3, [r0, #4]
 8008b28:	931c      	str	r3, [sp, #112]	; 0x70
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7f7 fd68 	bl	8000600 <strlen>
 8008b30:	901d      	str	r0, [sp, #116]	; 0x74
 8008b32:	4607      	mov	r7, r0
 8008b34:	4650      	mov	r0, sl
 8008b36:	f001 fe5b 	bl	800a7f0 <_localeconv_r>
 8008b3a:	6883      	ldr	r3, [r0, #8]
 8008b3c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b3e:	2f00      	cmp	r7, #0
 8008b40:	f040 85b1 	bne.w	80096a6 <_svfprintf_r+0xd1e>
 8008b44:	f898 3000 	ldrb.w	r3, [r8]
 8008b48:	e777      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008b4a:	f898 3000 	ldrb.w	r3, [r8]
 8008b4e:	f04b 0b20 	orr.w	fp, fp, #32
 8008b52:	e772      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008b54:	2208      	movs	r2, #8
 8008b56:	2100      	movs	r1, #0
 8008b58:	a828      	add	r0, sp, #160	; 0xa0
 8008b5a:	f7ff fbc1 	bl	80082e0 <memset>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	4498      	add	r8, r3
 8008b62:	e740      	b.n	80089e6 <_svfprintf_r+0x5e>
 8008b64:	ebb8 0704 	subs.w	r7, r8, r4
 8008b68:	4606      	mov	r6, r0
 8008b6a:	d011      	beq.n	8008b90 <_svfprintf_r+0x208>
 8008b6c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008b6e:	443b      	add	r3, r7
 8008b70:	932e      	str	r3, [sp, #184]	; 0xb8
 8008b72:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008b74:	3301      	adds	r3, #1
 8008b76:	2b07      	cmp	r3, #7
 8008b78:	e9c9 4700 	strd	r4, r7, [r9]
 8008b7c:	932d      	str	r3, [sp, #180]	; 0xb4
 8008b7e:	dc19      	bgt.n	8008bb4 <_svfprintf_r+0x22c>
 8008b80:	f109 0908 	add.w	r9, r9, #8
 8008b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b86:	443b      	add	r3, r7
 8008b88:	9309      	str	r3, [sp, #36]	; 0x24
 8008b8a:	2e00      	cmp	r6, #0
 8008b8c:	f47f af47 	bne.w	8008a1e <_svfprintf_r+0x96>
 8008b90:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f041 8201 	bne.w	8009f9a <_svfprintf_r+0x1612>
 8008b98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b9a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8008b9e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ba4:	bf18      	it	ne
 8008ba6:	f04f 33ff 	movne.w	r3, #4294967295
 8008baa:	9309      	str	r3, [sp, #36]	; 0x24
 8008bac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bae:	b059      	add	sp, #356	; 0x164
 8008bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bb6:	aa2c      	add	r2, sp, #176	; 0xb0
 8008bb8:	4650      	mov	r0, sl
 8008bba:	f003 fba9 	bl	800c310 <__ssprint_r>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	d1ea      	bne.n	8008b98 <_svfprintf_r+0x210>
 8008bc2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8008bc6:	e7dd      	b.n	8008b84 <_svfprintf_r+0x1fc>
 8008bc8:	24000540 	.word	0x24000540
 8008bcc:	9310      	str	r3, [sp, #64]	; 0x40
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d0de      	beq.n	8008b90 <_svfprintf_r+0x208>
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 8008bd8:	2301      	movs	r3, #1
 8008bda:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 8008bde:	9307      	str	r3, [sp, #28]
 8008be0:	920d      	str	r2, [sp, #52]	; 0x34
 8008be2:	930a      	str	r3, [sp, #40]	; 0x28
 8008be4:	9208      	str	r2, [sp, #32]
 8008be6:	9212      	str	r2, [sp, #72]	; 0x48
 8008be8:	9216      	str	r2, [sp, #88]	; 0x58
 8008bea:	9211      	str	r2, [sp, #68]	; 0x44
 8008bec:	ac3f      	add	r4, sp, #252	; 0xfc
 8008bee:	f01b 0302 	ands.w	r3, fp, #2
 8008bf2:	d002      	beq.n	8008bfa <_svfprintf_r+0x272>
 8008bf4:	9907      	ldr	r1, [sp, #28]
 8008bf6:	3102      	adds	r1, #2
 8008bf8:	9107      	str	r1, [sp, #28]
 8008bfa:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 8008bfe:	910f      	str	r1, [sp, #60]	; 0x3c
 8008c00:	d105      	bne.n	8008c0e <_svfprintf_r+0x286>
 8008c02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c04:	9807      	ldr	r0, [sp, #28]
 8008c06:	1a0f      	subs	r7, r1, r0
 8008c08:	2f00      	cmp	r7, #0
 8008c0a:	f300 8382 	bgt.w	8009312 <_svfprintf_r+0x98a>
 8008c0e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8008c10:	b182      	cbz	r2, 8008c34 <_svfprintf_r+0x2ac>
 8008c12:	2201      	movs	r2, #1
 8008c14:	f8c9 2004 	str.w	r2, [r9, #4]
 8008c18:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8008c1a:	3201      	adds	r2, #1
 8008c1c:	3601      	adds	r6, #1
 8008c1e:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 8008c22:	2a07      	cmp	r2, #7
 8008c24:	962e      	str	r6, [sp, #184]	; 0xb8
 8008c26:	922d      	str	r2, [sp, #180]	; 0xb4
 8008c28:	f8c9 1000 	str.w	r1, [r9]
 8008c2c:	f300 83bd 	bgt.w	80093aa <_svfprintf_r+0xa22>
 8008c30:	f109 0908 	add.w	r9, r9, #8
 8008c34:	b183      	cbz	r3, 8008c58 <_svfprintf_r+0x2d0>
 8008c36:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008c38:	aa22      	add	r2, sp, #136	; 0x88
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	3602      	adds	r6, #2
 8008c3e:	f8c9 2000 	str.w	r2, [r9]
 8008c42:	2b07      	cmp	r3, #7
 8008c44:	f04f 0202 	mov.w	r2, #2
 8008c48:	962e      	str	r6, [sp, #184]	; 0xb8
 8008c4a:	932d      	str	r3, [sp, #180]	; 0xb4
 8008c4c:	f8c9 2004 	str.w	r2, [r9, #4]
 8008c50:	f300 83c0 	bgt.w	80093d4 <_svfprintf_r+0xa4c>
 8008c54:	f109 0908 	add.w	r9, r9, #8
 8008c58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c5a:	2b80      	cmp	r3, #128	; 0x80
 8008c5c:	f000 8281 	beq.w	8009162 <_svfprintf_r+0x7da>
 8008c60:	9b08      	ldr	r3, [sp, #32]
 8008c62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c64:	1a9f      	subs	r7, r3, r2
 8008c66:	2f00      	cmp	r7, #0
 8008c68:	f300 82bc 	bgt.w	80091e4 <_svfprintf_r+0x85c>
 8008c6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008c70:	f040 821e 	bne.w	80090b0 <_svfprintf_r+0x728>
 8008c74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c76:	f8c9 3004 	str.w	r3, [r9, #4]
 8008c7a:	441e      	add	r6, r3
 8008c7c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008c7e:	f8c9 4000 	str.w	r4, [r9]
 8008c82:	3301      	adds	r3, #1
 8008c84:	2b07      	cmp	r3, #7
 8008c86:	962e      	str	r6, [sp, #184]	; 0xb8
 8008c88:	932d      	str	r3, [sp, #180]	; 0xb4
 8008c8a:	f300 8337 	bgt.w	80092fc <_svfprintf_r+0x974>
 8008c8e:	f109 0908 	add.w	r9, r9, #8
 8008c92:	f01b 0f04 	tst.w	fp, #4
 8008c96:	d005      	beq.n	8008ca4 <_svfprintf_r+0x31c>
 8008c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c9a:	9a07      	ldr	r2, [sp, #28]
 8008c9c:	1a9c      	subs	r4, r3, r2
 8008c9e:	2c00      	cmp	r4, #0
 8008ca0:	f300 83a4 	bgt.w	80093ec <_svfprintf_r+0xa64>
 8008ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ca6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ca8:	9907      	ldr	r1, [sp, #28]
 8008caa:	428a      	cmp	r2, r1
 8008cac:	bfac      	ite	ge
 8008cae:	189b      	addge	r3, r3, r2
 8008cb0:	185b      	addlt	r3, r3, r1
 8008cb2:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb4:	2e00      	cmp	r6, #0
 8008cb6:	f040 82ca 	bne.w	800924e <_svfprintf_r+0x8c6>
 8008cba:	2300      	movs	r3, #0
 8008cbc:	932d      	str	r3, [sp, #180]	; 0xb4
 8008cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cc0:	b11b      	cbz	r3, 8008cca <_svfprintf_r+0x342>
 8008cc2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008cc4:	4650      	mov	r0, sl
 8008cc6:	f002 fe17 	bl	800b8f8 <_free_r>
 8008cca:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8008cce:	4644      	mov	r4, r8
 8008cd0:	e688      	b.n	80089e4 <_svfprintf_r+0x5c>
 8008cd2:	9310      	str	r3, [sp, #64]	; 0x40
 8008cd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cd6:	3307      	adds	r3, #7
 8008cd8:	f023 0107 	bic.w	r1, r3, #7
 8008cdc:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008ce0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008ce4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008ce8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008cec:	910e      	str	r1, [sp, #56]	; 0x38
 8008cee:	4616      	mov	r6, r2
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	4bb3      	ldr	r3, [pc, #716]	; (8008fc0 <_svfprintf_r+0x638>)
 8008cf4:	4629      	mov	r1, r5
 8008cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cfa:	f7f8 f945 	bl	8000f88 <__aeabi_dcmpun>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	f040 84fc 	bne.w	80096fc <_svfprintf_r+0xd74>
 8008d04:	4bae      	ldr	r3, [pc, #696]	; (8008fc0 <_svfprintf_r+0x638>)
 8008d06:	4630      	mov	r0, r6
 8008d08:	4629      	mov	r1, r5
 8008d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0e:	f7f8 f91d 	bl	8000f4c <__aeabi_dcmple>
 8008d12:	2800      	cmp	r0, #0
 8008d14:	f040 84f2 	bne.w	80096fc <_svfprintf_r+0xd74>
 8008d18:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f7f8 f90a 	bl	8000f38 <__aeabi_dcmplt>
 8008d24:	2800      	cmp	r0, #0
 8008d26:	f041 8038 	bne.w	8009d9a <_svfprintf_r+0x1412>
 8008d2a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8008d2e:	4ca5      	ldr	r4, [pc, #660]	; (8008fc4 <_svfprintf_r+0x63c>)
 8008d30:	4ba5      	ldr	r3, [pc, #660]	; (8008fc8 <_svfprintf_r+0x640>)
 8008d32:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8008d36:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008d38:	2947      	cmp	r1, #71	; 0x47
 8008d3a:	bfc8      	it	gt
 8008d3c:	461c      	movgt	r4, r3
 8008d3e:	2300      	movs	r3, #0
 8008d40:	2103      	movs	r1, #3
 8008d42:	930d      	str	r3, [sp, #52]	; 0x34
 8008d44:	9107      	str	r1, [sp, #28]
 8008d46:	910a      	str	r1, [sp, #40]	; 0x28
 8008d48:	9308      	str	r3, [sp, #32]
 8008d4a:	9312      	str	r3, [sp, #72]	; 0x48
 8008d4c:	9316      	str	r3, [sp, #88]	; 0x58
 8008d4e:	9311      	str	r3, [sp, #68]	; 0x44
 8008d50:	2a00      	cmp	r2, #0
 8008d52:	f43f af4c 	beq.w	8008bee <_svfprintf_r+0x266>
 8008d56:	9b07      	ldr	r3, [sp, #28]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	9307      	str	r3, [sp, #28]
 8008d5c:	e747      	b.n	8008bee <_svfprintf_r+0x266>
 8008d5e:	2b43      	cmp	r3, #67	; 0x43
 8008d60:	9310      	str	r3, [sp, #64]	; 0x40
 8008d62:	d003      	beq.n	8008d6c <_svfprintf_r+0x3e4>
 8008d64:	f01b 0f10 	tst.w	fp, #16
 8008d68:	f000 8551 	beq.w	800980e <_svfprintf_r+0xe86>
 8008d6c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008d6e:	2208      	movs	r2, #8
 8008d70:	2100      	movs	r1, #0
 8008d72:	a82a      	add	r0, sp, #168	; 0xa8
 8008d74:	ac3f      	add	r4, sp, #252	; 0xfc
 8008d76:	f7ff fab3 	bl	80082e0 <memset>
 8008d7a:	ab2a      	add	r3, sp, #168	; 0xa8
 8008d7c:	f856 2b04 	ldr.w	r2, [r6], #4
 8008d80:	4621      	mov	r1, r4
 8008d82:	4650      	mov	r0, sl
 8008d84:	f003 fa90 	bl	800c2a8 <_wcrtomb_r>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	900a      	str	r0, [sp, #40]	; 0x28
 8008d8e:	f001 82c3 	beq.w	800a318 <_svfprintf_r+0x1990>
 8008d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d94:	960e      	str	r6, [sp, #56]	; 0x38
 8008d96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008d9a:	9307      	str	r3, [sp, #28]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 8008da2:	920d      	str	r2, [sp, #52]	; 0x34
 8008da4:	9208      	str	r2, [sp, #32]
 8008da6:	9212      	str	r2, [sp, #72]	; 0x48
 8008da8:	9216      	str	r2, [sp, #88]	; 0x58
 8008daa:	9211      	str	r2, [sp, #68]	; 0x44
 8008dac:	e71f      	b.n	8008bee <_svfprintf_r+0x266>
 8008dae:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008db0:	9310      	str	r3, [sp, #64]	; 0x40
 8008db2:	f857 4b04 	ldr.w	r4, [r7], #4
 8008db6:	2300      	movs	r3, #0
 8008db8:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8008dbc:	2c00      	cmp	r4, #0
 8008dbe:	f000 854d 	beq.w	800985c <_svfprintf_r+0xed4>
 8008dc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008dc4:	2b53      	cmp	r3, #83	; 0x53
 8008dc6:	f000 86d4 	beq.w	8009b72 <_svfprintf_r+0x11ea>
 8008dca:	f01b 0310 	ands.w	r3, fp, #16
 8008dce:	9311      	str	r3, [sp, #68]	; 0x44
 8008dd0:	f040 86cf 	bne.w	8009b72 <_svfprintf_r+0x11ea>
 8008dd4:	9b08      	ldr	r3, [sp, #32]
 8008dd6:	1c5d      	adds	r5, r3, #1
 8008dd8:	f001 80cc 	beq.w	8009f74 <_svfprintf_r+0x15ec>
 8008ddc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008dde:	461a      	mov	r2, r3
 8008de0:	4620      	mov	r0, r4
 8008de2:	f7f7 fbad 	bl	8000540 <memchr>
 8008de6:	900d      	str	r0, [sp, #52]	; 0x34
 8008de8:	2800      	cmp	r0, #0
 8008dea:	f001 8351 	beq.w	800a490 <_svfprintf_r+0x1b08>
 8008dee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008df0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008df2:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8008df6:	970e      	str	r7, [sp, #56]	; 0x38
 8008df8:	1b1b      	subs	r3, r3, r4
 8008dfa:	930a      	str	r3, [sp, #40]	; 0x28
 8008dfc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008e00:	9307      	str	r3, [sp, #28]
 8008e02:	2373      	movs	r3, #115	; 0x73
 8008e04:	9108      	str	r1, [sp, #32]
 8008e06:	9112      	str	r1, [sp, #72]	; 0x48
 8008e08:	9116      	str	r1, [sp, #88]	; 0x58
 8008e0a:	910d      	str	r1, [sp, #52]	; 0x34
 8008e0c:	9310      	str	r3, [sp, #64]	; 0x40
 8008e0e:	e79f      	b.n	8008d50 <_svfprintf_r+0x3c8>
 8008e10:	f01b 0f20 	tst.w	fp, #32
 8008e14:	9310      	str	r3, [sp, #64]	; 0x40
 8008e16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e18:	d03c      	beq.n	8008e94 <_svfprintf_r+0x50c>
 8008e1a:	3307      	adds	r3, #7
 8008e1c:	f023 0307 	bic.w	r3, r3, #7
 8008e20:	461a      	mov	r2, r3
 8008e22:	4611      	mov	r1, r2
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	f851 2b08 	ldr.w	r2, [r1], #8
 8008e2a:	910e      	str	r1, [sp, #56]	; 0x38
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f2c0 8401 	blt.w	8009636 <_svfprintf_r+0xcae>
 8008e34:	9b08      	ldr	r3, [sp, #32]
 8008e36:	3301      	adds	r3, #1
 8008e38:	f000 82a8 	beq.w	800938c <_svfprintf_r+0xa04>
 8008e3c:	ea52 0301 	orrs.w	r3, r2, r1
 8008e40:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 8008e44:	f040 82a3 	bne.w	800938e <_svfprintf_r+0xa06>
 8008e48:	9b08      	ldr	r3, [sp, #32]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f040 82a4 	bne.w	8009398 <_svfprintf_r+0xa10>
 8008e50:	46ab      	mov	fp, r5
 8008e52:	2300      	movs	r3, #0
 8008e54:	9308      	str	r3, [sp, #32]
 8008e56:	930a      	str	r3, [sp, #40]	; 0x28
 8008e58:	ac58      	add	r4, sp, #352	; 0x160
 8008e5a:	e0ff      	b.n	800905c <_svfprintf_r+0x6d4>
 8008e5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e62:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e64:	2a00      	cmp	r2, #0
 8008e66:	f280 840c 	bge.w	8009682 <_svfprintf_r+0xcfa>
 8008e6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e6c:	930e      	str	r3, [sp, #56]	; 0x38
 8008e6e:	4252      	negs	r2, r2
 8008e70:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e72:	f898 3000 	ldrb.w	r3, [r8]
 8008e76:	f04b 0b04 	orr.w	fp, fp, #4
 8008e7a:	e5de      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008e7c:	f898 3000 	ldrb.w	r3, [r8]
 8008e80:	f04b 0b08 	orr.w	fp, fp, #8
 8008e84:	e5d9      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008e86:	f04b 0b10 	orr.w	fp, fp, #16
 8008e8a:	f01b 0f20 	tst.w	fp, #32
 8008e8e:	9310      	str	r3, [sp, #64]	; 0x40
 8008e90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e92:	d1c2      	bne.n	8008e1a <_svfprintf_r+0x492>
 8008e94:	f01b 0f10 	tst.w	fp, #16
 8008e98:	f040 83fe 	bne.w	8009698 <_svfprintf_r+0xd10>
 8008e9c:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8008ea0:	f000 83f6 	beq.w	8009690 <_svfprintf_r+0xd08>
 8008ea4:	f933 2b04 	ldrsh.w	r2, [r3], #4
 8008ea8:	930e      	str	r3, [sp, #56]	; 0x38
 8008eaa:	17d1      	asrs	r1, r2, #31
 8008eac:	460b      	mov	r3, r1
 8008eae:	e7be      	b.n	8008e2e <_svfprintf_r+0x4a6>
 8008eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008eb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eb6:	930e      	str	r3, [sp, #56]	; 0x38
 8008eb8:	f647 0330 	movw	r3, #30768	; 0x7830
 8008ebc:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 8008ec0:	2078      	movs	r0, #120	; 0x78
 8008ec2:	4b42      	ldr	r3, [pc, #264]	; (8008fcc <_svfprintf_r+0x644>)
 8008ec4:	9318      	str	r3, [sp, #96]	; 0x60
 8008ec6:	f04b 0502 	orr.w	r5, fp, #2
 8008eca:	2100      	movs	r1, #0
 8008ecc:	2302      	movs	r3, #2
 8008ece:	9010      	str	r0, [sp, #64]	; 0x40
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	9c08      	ldr	r4, [sp, #32]
 8008ed4:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 8008ed8:	1c60      	adds	r0, r4, #1
 8008eda:	f000 80a8 	beq.w	800902e <_svfprintf_r+0x6a6>
 8008ede:	ea52 0001 	orrs.w	r0, r2, r1
 8008ee2:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 8008ee6:	f040 80a1 	bne.w	800902c <_svfprintf_r+0x6a4>
 8008eea:	2c00      	cmp	r4, #0
 8008eec:	f040 8695 	bne.w	8009c1a <_svfprintf_r+0x1292>
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1ae      	bne.n	8008e52 <_svfprintf_r+0x4ca>
 8008ef4:	f015 0301 	ands.w	r3, r5, #1
 8008ef8:	930a      	str	r3, [sp, #40]	; 0x28
 8008efa:	f000 83c7 	beq.w	800968c <_svfprintf_r+0xd04>
 8008efe:	2330      	movs	r3, #48	; 0x30
 8008f00:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 8008f04:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 8008f08:	e0a8      	b.n	800905c <_svfprintf_r+0x6d4>
 8008f0a:	f01b 0f20 	tst.w	fp, #32
 8008f0e:	f040 83e5 	bne.w	80096dc <_svfprintf_r+0xd54>
 8008f12:	f01b 0f10 	tst.w	fp, #16
 8008f16:	f040 8686 	bne.w	8009c26 <_svfprintf_r+0x129e>
 8008f1a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8008f1e:	f040 877f 	bne.w	8009e20 <_svfprintf_r+0x1498>
 8008f22:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8008f26:	f000 867e 	beq.w	8009c26 <_svfprintf_r+0x129e>
 8008f2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f32:	930e      	str	r3, [sp, #56]	; 0x38
 8008f34:	7011      	strb	r1, [r2, #0]
 8008f36:	4644      	mov	r4, r8
 8008f38:	e554      	b.n	80089e4 <_svfprintf_r+0x5c>
 8008f3a:	f898 3000 	ldrb.w	r3, [r8]
 8008f3e:	2b68      	cmp	r3, #104	; 0x68
 8008f40:	bf03      	ittte	eq
 8008f42:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 8008f46:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8008f4a:	f108 0801 	addeq.w	r8, r8, #1
 8008f4e:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8008f52:	e572      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008f54:	f898 3000 	ldrb.w	r3, [r8]
 8008f58:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 8008f5c:	e56d      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008f5e:	f898 3000 	ldrb.w	r3, [r8]
 8008f62:	2b6c      	cmp	r3, #108	; 0x6c
 8008f64:	bf03      	ittte	eq
 8008f66:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 8008f6a:	f04b 0b20 	orreq.w	fp, fp, #32
 8008f6e:	f108 0801 	addeq.w	r8, r8, #1
 8008f72:	f04b 0b10 	orrne.w	fp, fp, #16
 8008f76:	e560      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008f78:	9310      	str	r3, [sp, #64]	; 0x40
 8008f7a:	f04b 0b10 	orr.w	fp, fp, #16
 8008f7e:	f01b 0120 	ands.w	r1, fp, #32
 8008f82:	f000 834a 	beq.w	800961a <_svfprintf_r+0xc92>
 8008f86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f88:	3307      	adds	r3, #7
 8008f8a:	f023 0307 	bic.w	r3, r3, #7
 8008f8e:	6859      	ldr	r1, [r3, #4]
 8008f90:	f853 2b08 	ldr.w	r2, [r3], #8
 8008f94:	930e      	str	r3, [sp, #56]	; 0x38
 8008f96:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	e798      	b.n	8008ed0 <_svfprintf_r+0x548>
 8008f9e:	9310      	str	r3, [sp, #64]	; 0x40
 8008fa0:	f04b 0510 	orr.w	r5, fp, #16
 8008fa4:	f015 0120 	ands.w	r1, r5, #32
 8008fa8:	f000 8328 	beq.w	80095fc <_svfprintf_r+0xc74>
 8008fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fae:	3307      	adds	r3, #7
 8008fb0:	f023 0307 	bic.w	r3, r3, #7
 8008fb4:	6859      	ldr	r1, [r3, #4]
 8008fb6:	f853 2b08 	ldr.w	r2, [r3], #8
 8008fba:	930e      	str	r3, [sp, #56]	; 0x38
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e787      	b.n	8008ed0 <_svfprintf_r+0x548>
 8008fc0:	7fefffff 	.word	0x7fefffff
 8008fc4:	0800ebec 	.word	0x0800ebec
 8008fc8:	0800ebf0 	.word	0x0800ebf0
 8008fcc:	0800ebfc 	.word	0x0800ebfc
 8008fd0:	f898 3000 	ldrb.w	r3, [r8]
 8008fd4:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8008fd8:	e52f      	b.n	8008a3a <_svfprintf_r+0xb2>
 8008fda:	4641      	mov	r1, r8
 8008fdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fe0:	2b2a      	cmp	r3, #42	; 0x2a
 8008fe2:	f001 827f 	beq.w	800a4e4 <_svfprintf_r+0x1b5c>
 8008fe6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008fea:	2a09      	cmp	r2, #9
 8008fec:	4688      	mov	r8, r1
 8008fee:	bf98      	it	ls
 8008ff0:	2100      	movls	r1, #0
 8008ff2:	f201 8176 	bhi.w	800a2e2 <_svfprintf_r+0x195a>
 8008ff6:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008ffa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008ffe:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009002:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009006:	2a09      	cmp	r2, #9
 8009008:	d9f5      	bls.n	8008ff6 <_svfprintf_r+0x66e>
 800900a:	9108      	str	r1, [sp, #32]
 800900c:	e517      	b.n	8008a3e <_svfprintf_r+0xb6>
 800900e:	f898 3000 	ldrb.w	r3, [r8]
 8009012:	f04b 0b01 	orr.w	fp, fp, #1
 8009016:	e510      	b.n	8008a3a <_svfprintf_r+0xb2>
 8009018:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 800901c:	2b00      	cmp	r3, #0
 800901e:	f47f ad91 	bne.w	8008b44 <_svfprintf_r+0x1bc>
 8009022:	f898 3000 	ldrb.w	r3, [r8]
 8009026:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 800902a:	e506      	b.n	8008a3a <_svfprintf_r+0xb2>
 800902c:	465d      	mov	r5, fp
 800902e:	2b01      	cmp	r3, #1
 8009030:	f000 81ad 	beq.w	800938e <_svfprintf_r+0xa06>
 8009034:	2b02      	cmp	r3, #2
 8009036:	ac58      	add	r4, sp, #352	; 0x160
 8009038:	d11f      	bne.n	800907a <_svfprintf_r+0x6f2>
 800903a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800903c:	f002 030f 	and.w	r3, r2, #15
 8009040:	0912      	lsrs	r2, r2, #4
 8009042:	5cc3      	ldrb	r3, [r0, r3]
 8009044:	f804 3d01 	strb.w	r3, [r4, #-1]!
 8009048:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800904c:	0909      	lsrs	r1, r1, #4
 800904e:	ea52 0301 	orrs.w	r3, r2, r1
 8009052:	d1f3      	bne.n	800903c <_svfprintf_r+0x6b4>
 8009054:	ab58      	add	r3, sp, #352	; 0x160
 8009056:	1b1b      	subs	r3, r3, r4
 8009058:	46ab      	mov	fp, r5
 800905a:	930a      	str	r3, [sp, #40]	; 0x28
 800905c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800905e:	9808      	ldr	r0, [sp, #32]
 8009060:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009064:	4281      	cmp	r1, r0
 8009066:	f04f 0300 	mov.w	r3, #0
 800906a:	bfb8      	it	lt
 800906c:	4601      	movlt	r1, r0
 800906e:	930d      	str	r3, [sp, #52]	; 0x34
 8009070:	9107      	str	r1, [sp, #28]
 8009072:	9312      	str	r3, [sp, #72]	; 0x48
 8009074:	9316      	str	r3, [sp, #88]	; 0x58
 8009076:	9311      	str	r3, [sp, #68]	; 0x44
 8009078:	e66a      	b.n	8008d50 <_svfprintf_r+0x3c8>
 800907a:	f002 0307 	and.w	r3, r2, #7
 800907e:	08d2      	lsrs	r2, r2, #3
 8009080:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 8009084:	08c9      	lsrs	r1, r1, #3
 8009086:	3330      	adds	r3, #48	; 0x30
 8009088:	ea52 0601 	orrs.w	r6, r2, r1
 800908c:	4620      	mov	r0, r4
 800908e:	f804 3d01 	strb.w	r3, [r4, #-1]!
 8009092:	d1f2      	bne.n	800907a <_svfprintf_r+0x6f2>
 8009094:	07e9      	lsls	r1, r5, #31
 8009096:	d5dd      	bpl.n	8009054 <_svfprintf_r+0x6cc>
 8009098:	2b30      	cmp	r3, #48	; 0x30
 800909a:	d0db      	beq.n	8009054 <_svfprintf_r+0x6cc>
 800909c:	2330      	movs	r3, #48	; 0x30
 800909e:	3802      	subs	r0, #2
 80090a0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80090a4:	ab58      	add	r3, sp, #352	; 0x160
 80090a6:	1a1b      	subs	r3, r3, r0
 80090a8:	46ab      	mov	fp, r5
 80090aa:	930a      	str	r3, [sp, #40]	; 0x28
 80090ac:	4604      	mov	r4, r0
 80090ae:	e7d5      	b.n	800905c <_svfprintf_r+0x6d4>
 80090b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80090b2:	2b65      	cmp	r3, #101	; 0x65
 80090b4:	f340 80dc 	ble.w	8009270 <_svfprintf_r+0x8e8>
 80090b8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80090bc:	2200      	movs	r2, #0
 80090be:	2300      	movs	r3, #0
 80090c0:	f7f7 ff30 	bl	8000f24 <__aeabi_dcmpeq>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	f000 81c8 	beq.w	800945a <_svfprintf_r+0xad2>
 80090ca:	2301      	movs	r3, #1
 80090cc:	f8c9 3004 	str.w	r3, [r9, #4]
 80090d0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80090d2:	4abd      	ldr	r2, [pc, #756]	; (80093c8 <_svfprintf_r+0xa40>)
 80090d4:	f8c9 2000 	str.w	r2, [r9]
 80090d8:	3301      	adds	r3, #1
 80090da:	3601      	adds	r6, #1
 80090dc:	2b07      	cmp	r3, #7
 80090de:	962e      	str	r6, [sp, #184]	; 0xb8
 80090e0:	932d      	str	r3, [sp, #180]	; 0xb4
 80090e2:	f300 8539 	bgt.w	8009b58 <_svfprintf_r+0x11d0>
 80090e6:	f109 0908 	add.w	r9, r9, #8
 80090ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090ee:	4293      	cmp	r3, r2
 80090f0:	f280 82c2 	bge.w	8009678 <_svfprintf_r+0xcf0>
 80090f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80090f8:	441e      	add	r6, r3
 80090fa:	e9c9 2300 	strd	r2, r3, [r9]
 80090fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009100:	962e      	str	r6, [sp, #184]	; 0xb8
 8009102:	3301      	adds	r3, #1
 8009104:	2b07      	cmp	r3, #7
 8009106:	932d      	str	r3, [sp, #180]	; 0xb4
 8009108:	f300 838d 	bgt.w	8009826 <_svfprintf_r+0xe9e>
 800910c:	f109 0908 	add.w	r9, r9, #8
 8009110:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009112:	1e5c      	subs	r4, r3, #1
 8009114:	2c00      	cmp	r4, #0
 8009116:	f77f adbc 	ble.w	8008c92 <_svfprintf_r+0x30a>
 800911a:	2c10      	cmp	r4, #16
 800911c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800911e:	4dab      	ldr	r5, [pc, #684]	; (80093cc <_svfprintf_r+0xa44>)
 8009120:	f340 8555 	ble.w	8009bce <_svfprintf_r+0x1246>
 8009124:	4632      	mov	r2, r6
 8009126:	2710      	movs	r7, #16
 8009128:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800912a:	e005      	b.n	8009138 <_svfprintf_r+0x7b0>
 800912c:	f109 0908 	add.w	r9, r9, #8
 8009130:	3c10      	subs	r4, #16
 8009132:	2c10      	cmp	r4, #16
 8009134:	f340 854a 	ble.w	8009bcc <_svfprintf_r+0x1244>
 8009138:	3301      	adds	r3, #1
 800913a:	3210      	adds	r2, #16
 800913c:	2b07      	cmp	r3, #7
 800913e:	e9c9 5700 	strd	r5, r7, [r9]
 8009142:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009146:	ddf1      	ble.n	800912c <_svfprintf_r+0x7a4>
 8009148:	aa2c      	add	r2, sp, #176	; 0xb0
 800914a:	4631      	mov	r1, r6
 800914c:	4650      	mov	r0, sl
 800914e:	f003 f8df 	bl	800c310 <__ssprint_r>
 8009152:	2800      	cmp	r0, #0
 8009154:	f040 8083 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009158:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800915c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009160:	e7e6      	b.n	8009130 <_svfprintf_r+0x7a8>
 8009162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009164:	9a07      	ldr	r2, [sp, #28]
 8009166:	1a9f      	subs	r7, r3, r2
 8009168:	2f00      	cmp	r7, #0
 800916a:	f77f ad79 	ble.w	8008c60 <_svfprintf_r+0x2d8>
 800916e:	2f10      	cmp	r7, #16
 8009170:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009172:	4d96      	ldr	r5, [pc, #600]	; (80093cc <_svfprintf_r+0xa44>)
 8009174:	dd23      	ble.n	80091be <_svfprintf_r+0x836>
 8009176:	4632      	mov	r2, r6
 8009178:	4626      	mov	r6, r4
 800917a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800917c:	e004      	b.n	8009188 <_svfprintf_r+0x800>
 800917e:	3f10      	subs	r7, #16
 8009180:	2f10      	cmp	r7, #16
 8009182:	f109 0908 	add.w	r9, r9, #8
 8009186:	dd18      	ble.n	80091ba <_svfprintf_r+0x832>
 8009188:	3301      	adds	r3, #1
 800918a:	3210      	adds	r2, #16
 800918c:	2110      	movs	r1, #16
 800918e:	2b07      	cmp	r3, #7
 8009190:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009194:	f8c9 5000 	str.w	r5, [r9]
 8009198:	f8c9 1004 	str.w	r1, [r9, #4]
 800919c:	ddef      	ble.n	800917e <_svfprintf_r+0x7f6>
 800919e:	aa2c      	add	r2, sp, #176	; 0xb0
 80091a0:	4621      	mov	r1, r4
 80091a2:	4650      	mov	r0, sl
 80091a4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80091a8:	f003 f8b2 	bl	800c310 <__ssprint_r>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	d156      	bne.n	800925e <_svfprintf_r+0x8d6>
 80091b0:	3f10      	subs	r7, #16
 80091b2:	2f10      	cmp	r7, #16
 80091b4:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 80091b8:	dce6      	bgt.n	8009188 <_svfprintf_r+0x800>
 80091ba:	4634      	mov	r4, r6
 80091bc:	4616      	mov	r6, r2
 80091be:	3301      	adds	r3, #1
 80091c0:	443e      	add	r6, r7
 80091c2:	2b07      	cmp	r3, #7
 80091c4:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 80091c8:	f8c9 5000 	str.w	r5, [r9]
 80091cc:	f8c9 7004 	str.w	r7, [r9, #4]
 80091d0:	f300 8516 	bgt.w	8009c00 <_svfprintf_r+0x1278>
 80091d4:	9b08      	ldr	r3, [sp, #32]
 80091d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091d8:	1a9f      	subs	r7, r3, r2
 80091da:	2f00      	cmp	r7, #0
 80091dc:	f109 0908 	add.w	r9, r9, #8
 80091e0:	f77f ad44 	ble.w	8008c6c <_svfprintf_r+0x2e4>
 80091e4:	2f10      	cmp	r7, #16
 80091e6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80091e8:	4d78      	ldr	r5, [pc, #480]	; (80093cc <_svfprintf_r+0xa44>)
 80091ea:	dd22      	ble.n	8009232 <_svfprintf_r+0x8aa>
 80091ec:	4632      	mov	r2, r6
 80091ee:	4626      	mov	r6, r4
 80091f0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80091f2:	e004      	b.n	80091fe <_svfprintf_r+0x876>
 80091f4:	3f10      	subs	r7, #16
 80091f6:	2f10      	cmp	r7, #16
 80091f8:	f109 0908 	add.w	r9, r9, #8
 80091fc:	dd17      	ble.n	800922e <_svfprintf_r+0x8a6>
 80091fe:	3301      	adds	r3, #1
 8009200:	3210      	adds	r2, #16
 8009202:	2110      	movs	r1, #16
 8009204:	2b07      	cmp	r3, #7
 8009206:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800920a:	f8c9 5000 	str.w	r5, [r9]
 800920e:	f8c9 1004 	str.w	r1, [r9, #4]
 8009212:	ddef      	ble.n	80091f4 <_svfprintf_r+0x86c>
 8009214:	aa2c      	add	r2, sp, #176	; 0xb0
 8009216:	4621      	mov	r1, r4
 8009218:	4650      	mov	r0, sl
 800921a:	f003 f879 	bl	800c310 <__ssprint_r>
 800921e:	b9f0      	cbnz	r0, 800925e <_svfprintf_r+0x8d6>
 8009220:	3f10      	subs	r7, #16
 8009222:	2f10      	cmp	r7, #16
 8009224:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009228:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800922c:	dce7      	bgt.n	80091fe <_svfprintf_r+0x876>
 800922e:	4634      	mov	r4, r6
 8009230:	4616      	mov	r6, r2
 8009232:	3301      	adds	r3, #1
 8009234:	443e      	add	r6, r7
 8009236:	2b07      	cmp	r3, #7
 8009238:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800923c:	f8c9 5000 	str.w	r5, [r9]
 8009240:	f8c9 7004 	str.w	r7, [r9, #4]
 8009244:	f300 81cd 	bgt.w	80095e2 <_svfprintf_r+0xc5a>
 8009248:	f109 0908 	add.w	r9, r9, #8
 800924c:	e50e      	b.n	8008c6c <_svfprintf_r+0x2e4>
 800924e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009250:	aa2c      	add	r2, sp, #176	; 0xb0
 8009252:	4650      	mov	r0, sl
 8009254:	f003 f85c 	bl	800c310 <__ssprint_r>
 8009258:	2800      	cmp	r0, #0
 800925a:	f43f ad2e 	beq.w	8008cba <_svfprintf_r+0x332>
 800925e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009260:	2b00      	cmp	r3, #0
 8009262:	f43f ac99 	beq.w	8008b98 <_svfprintf_r+0x210>
 8009266:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009268:	4650      	mov	r0, sl
 800926a:	f002 fb45 	bl	800b8f8 <_free_r>
 800926e:	e493      	b.n	8008b98 <_svfprintf_r+0x210>
 8009270:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009272:	2b01      	cmp	r3, #1
 8009274:	f340 816e 	ble.w	8009554 <_svfprintf_r+0xbcc>
 8009278:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800927a:	f8c9 4000 	str.w	r4, [r9]
 800927e:	2301      	movs	r3, #1
 8009280:	441f      	add	r7, r3
 8009282:	3601      	adds	r6, #1
 8009284:	2f07      	cmp	r7, #7
 8009286:	f8c9 3004 	str.w	r3, [r9, #4]
 800928a:	962e      	str	r6, [sp, #184]	; 0xb8
 800928c:	972d      	str	r7, [sp, #180]	; 0xb4
 800928e:	f300 81d9 	bgt.w	8009644 <_svfprintf_r+0xcbc>
 8009292:	f109 0908 	add.w	r9, r9, #8
 8009296:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009298:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800929a:	3701      	adds	r7, #1
 800929c:	441e      	add	r6, r3
 800929e:	2f07      	cmp	r7, #7
 80092a0:	e9c9 2300 	strd	r2, r3, [r9]
 80092a4:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 80092a8:	f300 81d9 	bgt.w	800965e <_svfprintf_r+0xcd6>
 80092ac:	f109 0908 	add.w	r9, r9, #8
 80092b0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80092b4:	2200      	movs	r2, #0
 80092b6:	2300      	movs	r3, #0
 80092b8:	f7f7 fe34 	bl	8000f24 <__aeabi_dcmpeq>
 80092bc:	2800      	cmp	r0, #0
 80092be:	f040 8167 	bne.w	8009590 <_svfprintf_r+0xc08>
 80092c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092c4:	3701      	adds	r7, #1
 80092c6:	3b01      	subs	r3, #1
 80092c8:	3401      	adds	r4, #1
 80092ca:	441e      	add	r6, r3
 80092cc:	2f07      	cmp	r7, #7
 80092ce:	f8c9 4000 	str.w	r4, [r9]
 80092d2:	972d      	str	r7, [sp, #180]	; 0xb4
 80092d4:	f8c9 3004 	str.w	r3, [r9, #4]
 80092d8:	962e      	str	r6, [sp, #184]	; 0xb8
 80092da:	f300 814c 	bgt.w	8009576 <_svfprintf_r+0xbee>
 80092de:	f109 0908 	add.w	r9, r9, #8
 80092e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80092e4:	f8c9 3004 	str.w	r3, [r9, #4]
 80092e8:	3701      	adds	r7, #1
 80092ea:	441e      	add	r6, r3
 80092ec:	2f07      	cmp	r7, #7
 80092ee:	ab26      	add	r3, sp, #152	; 0x98
 80092f0:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 80092f4:	f8c9 3000 	str.w	r3, [r9]
 80092f8:	f77f acc9 	ble.w	8008c8e <_svfprintf_r+0x306>
 80092fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80092fe:	aa2c      	add	r2, sp, #176	; 0xb0
 8009300:	4650      	mov	r0, sl
 8009302:	f003 f805 	bl	800c310 <__ssprint_r>
 8009306:	2800      	cmp	r0, #0
 8009308:	d1a9      	bne.n	800925e <_svfprintf_r+0x8d6>
 800930a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800930c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009310:	e4bf      	b.n	8008c92 <_svfprintf_r+0x30a>
 8009312:	2f10      	cmp	r7, #16
 8009314:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 8009318:	4d2d      	ldr	r5, [pc, #180]	; (80093d0 <_svfprintf_r+0xa48>)
 800931a:	dd27      	ble.n	800936c <_svfprintf_r+0x9e4>
 800931c:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 8009320:	2610      	movs	r6, #16
 8009322:	46d0      	mov	r8, sl
 8009324:	46a2      	mov	sl, r4
 8009326:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009328:	e004      	b.n	8009334 <_svfprintf_r+0x9ac>
 800932a:	3f10      	subs	r7, #16
 800932c:	2f10      	cmp	r7, #16
 800932e:	f109 0908 	add.w	r9, r9, #8
 8009332:	dd16      	ble.n	8009362 <_svfprintf_r+0x9da>
 8009334:	3201      	adds	r2, #1
 8009336:	3110      	adds	r1, #16
 8009338:	2a07      	cmp	r2, #7
 800933a:	e9c9 5600 	strd	r5, r6, [r9]
 800933e:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 8009342:	ddf2      	ble.n	800932a <_svfprintf_r+0x9a2>
 8009344:	aa2c      	add	r2, sp, #176	; 0xb0
 8009346:	4621      	mov	r1, r4
 8009348:	4640      	mov	r0, r8
 800934a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800934e:	f002 ffdf 	bl	800c310 <__ssprint_r>
 8009352:	2800      	cmp	r0, #0
 8009354:	f040 83f2 	bne.w	8009b3c <_svfprintf_r+0x11b4>
 8009358:	3f10      	subs	r7, #16
 800935a:	2f10      	cmp	r7, #16
 800935c:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 8009360:	dce8      	bgt.n	8009334 <_svfprintf_r+0x9ac>
 8009362:	4654      	mov	r4, sl
 8009364:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009366:	46c2      	mov	sl, r8
 8009368:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800936c:	f8c9 5000 	str.w	r5, [r9]
 8009370:	3201      	adds	r2, #1
 8009372:	187e      	adds	r6, r7, r1
 8009374:	2a07      	cmp	r2, #7
 8009376:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 800937a:	f8c9 7004 	str.w	r7, [r9, #4]
 800937e:	f300 83cc 	bgt.w	8009b1a <_svfprintf_r+0x1192>
 8009382:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009386:	f109 0908 	add.w	r9, r9, #8
 800938a:	e441      	b.n	8008c10 <_svfprintf_r+0x288>
 800938c:	465d      	mov	r5, fp
 800938e:	2a0a      	cmp	r2, #10
 8009390:	f171 0300 	sbcs.w	r3, r1, #0
 8009394:	f080 8329 	bcs.w	80099ea <_svfprintf_r+0x1062>
 8009398:	3230      	adds	r2, #48	; 0x30
 800939a:	2301      	movs	r3, #1
 800939c:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 80093a0:	46ab      	mov	fp, r5
 80093a2:	930a      	str	r3, [sp, #40]	; 0x28
 80093a4:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 80093a8:	e658      	b.n	800905c <_svfprintf_r+0x6d4>
 80093aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80093ac:	931e      	str	r3, [sp, #120]	; 0x78
 80093ae:	aa2c      	add	r2, sp, #176	; 0xb0
 80093b0:	4650      	mov	r0, sl
 80093b2:	f002 ffad 	bl	800c310 <__ssprint_r>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	f47f af51 	bne.w	800925e <_svfprintf_r+0x8d6>
 80093bc:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 80093be:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80093c0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80093c4:	e436      	b.n	8008c34 <_svfprintf_r+0x2ac>
 80093c6:	bf00      	nop
 80093c8:	0800ec2c 	.word	0x0800ec2c
 80093cc:	0800ec40 	.word	0x0800ec40
 80093d0:	0800ec30 	.word	0x0800ec30
 80093d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80093d6:	aa2c      	add	r2, sp, #176	; 0xb0
 80093d8:	4650      	mov	r0, sl
 80093da:	f002 ff99 	bl	800c310 <__ssprint_r>
 80093de:	2800      	cmp	r0, #0
 80093e0:	f47f af3d 	bne.w	800925e <_svfprintf_r+0x8d6>
 80093e4:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 80093e6:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80093ea:	e435      	b.n	8008c58 <_svfprintf_r+0x2d0>
 80093ec:	2c10      	cmp	r4, #16
 80093ee:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80093f0:	4db8      	ldr	r5, [pc, #736]	; (80096d4 <_svfprintf_r+0xd4c>)
 80093f2:	dd1f      	ble.n	8009434 <_svfprintf_r+0xaac>
 80093f4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80093f8:	2710      	movs	r7, #16
 80093fa:	e004      	b.n	8009406 <_svfprintf_r+0xa7e>
 80093fc:	3c10      	subs	r4, #16
 80093fe:	2c10      	cmp	r4, #16
 8009400:	f109 0908 	add.w	r9, r9, #8
 8009404:	dd16      	ble.n	8009434 <_svfprintf_r+0xaac>
 8009406:	3301      	adds	r3, #1
 8009408:	3610      	adds	r6, #16
 800940a:	2b07      	cmp	r3, #7
 800940c:	e9c9 5700 	strd	r5, r7, [r9]
 8009410:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009414:	ddf2      	ble.n	80093fc <_svfprintf_r+0xa74>
 8009416:	aa2c      	add	r2, sp, #176	; 0xb0
 8009418:	4659      	mov	r1, fp
 800941a:	4650      	mov	r0, sl
 800941c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009420:	f002 ff76 	bl	800c310 <__ssprint_r>
 8009424:	2800      	cmp	r0, #0
 8009426:	f47f af1a 	bne.w	800925e <_svfprintf_r+0x8d6>
 800942a:	3c10      	subs	r4, #16
 800942c:	2c10      	cmp	r4, #16
 800942e:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 8009432:	dce8      	bgt.n	8009406 <_svfprintf_r+0xa7e>
 8009434:	3301      	adds	r3, #1
 8009436:	4426      	add	r6, r4
 8009438:	2b07      	cmp	r3, #7
 800943a:	e9c9 5400 	strd	r5, r4, [r9]
 800943e:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009442:	f77f ac2f 	ble.w	8008ca4 <_svfprintf_r+0x31c>
 8009446:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009448:	aa2c      	add	r2, sp, #176	; 0xb0
 800944a:	4650      	mov	r0, sl
 800944c:	f002 ff60 	bl	800c310 <__ssprint_r>
 8009450:	2800      	cmp	r0, #0
 8009452:	f47f af04 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009456:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009458:	e424      	b.n	8008ca4 <_svfprintf_r+0x31c>
 800945a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800945c:	2900      	cmp	r1, #0
 800945e:	f340 8327 	ble.w	8009ab0 <_svfprintf_r+0x1128>
 8009462:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009464:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009466:	429d      	cmp	r5, r3
 8009468:	bfa8      	it	ge
 800946a:	461d      	movge	r5, r3
 800946c:	2d00      	cmp	r5, #0
 800946e:	dd0b      	ble.n	8009488 <_svfprintf_r+0xb00>
 8009470:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009472:	3301      	adds	r3, #1
 8009474:	442e      	add	r6, r5
 8009476:	2b07      	cmp	r3, #7
 8009478:	e9c9 4500 	strd	r4, r5, [r9]
 800947c:	962e      	str	r6, [sp, #184]	; 0xb8
 800947e:	932d      	str	r3, [sp, #180]	; 0xb4
 8009480:	f300 86dd 	bgt.w	800a23e <_svfprintf_r+0x18b6>
 8009484:	f109 0908 	add.w	r9, r9, #8
 8009488:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800948a:	2d00      	cmp	r5, #0
 800948c:	bfa8      	it	ge
 800948e:	1b7f      	subge	r7, r7, r5
 8009490:	2f00      	cmp	r7, #0
 8009492:	f300 81f4 	bgt.w	800987e <_svfprintf_r+0xef6>
 8009496:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009498:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800949c:	4423      	add	r3, r4
 800949e:	930a      	str	r3, [sp, #40]	; 0x28
 80094a0:	f040 8214 	bne.w	80098cc <_svfprintf_r+0xf44>
 80094a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80094a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094a8:	4293      	cmp	r3, r2
 80094aa:	db03      	blt.n	80094b4 <_svfprintf_r+0xb2c>
 80094ac:	f01b 0f01 	tst.w	fp, #1
 80094b0:	f000 84a5 	beq.w	8009dfe <_svfprintf_r+0x1476>
 80094b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094b6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80094b8:	4416      	add	r6, r2
 80094ba:	e9c9 1200 	strd	r1, r2, [r9]
 80094be:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80094c0:	962e      	str	r6, [sp, #184]	; 0xb8
 80094c2:	3201      	adds	r2, #1
 80094c4:	2a07      	cmp	r2, #7
 80094c6:	922d      	str	r2, [sp, #180]	; 0xb4
 80094c8:	f300 86c6 	bgt.w	800a258 <_svfprintf_r+0x18d0>
 80094cc:	f109 0908 	add.w	r9, r9, #8
 80094d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094d2:	18a5      	adds	r5, r4, r2
 80094d4:	1ad4      	subs	r4, r2, r3
 80094d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d8:	1aed      	subs	r5, r5, r3
 80094da:	42a5      	cmp	r5, r4
 80094dc:	bfa8      	it	ge
 80094de:	4625      	movge	r5, r4
 80094e0:	2d00      	cmp	r5, #0
 80094e2:	dd0d      	ble.n	8009500 <_svfprintf_r+0xb78>
 80094e4:	f8c9 3000 	str.w	r3, [r9]
 80094e8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80094ea:	f8c9 5004 	str.w	r5, [r9, #4]
 80094ee:	3301      	adds	r3, #1
 80094f0:	442e      	add	r6, r5
 80094f2:	2b07      	cmp	r3, #7
 80094f4:	962e      	str	r6, [sp, #184]	; 0xb8
 80094f6:	932d      	str	r3, [sp, #180]	; 0xb4
 80094f8:	f300 86be 	bgt.w	800a278 <_svfprintf_r+0x18f0>
 80094fc:	f109 0908 	add.w	r9, r9, #8
 8009500:	2d00      	cmp	r5, #0
 8009502:	bfa8      	it	ge
 8009504:	1b64      	subge	r4, r4, r5
 8009506:	2c00      	cmp	r4, #0
 8009508:	f77f abc3 	ble.w	8008c92 <_svfprintf_r+0x30a>
 800950c:	2c10      	cmp	r4, #16
 800950e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009510:	4d71      	ldr	r5, [pc, #452]	; (80096d8 <_svfprintf_r+0xd50>)
 8009512:	f340 835c 	ble.w	8009bce <_svfprintf_r+0x1246>
 8009516:	4632      	mov	r2, r6
 8009518:	2710      	movs	r7, #16
 800951a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800951c:	e005      	b.n	800952a <_svfprintf_r+0xba2>
 800951e:	f109 0908 	add.w	r9, r9, #8
 8009522:	3c10      	subs	r4, #16
 8009524:	2c10      	cmp	r4, #16
 8009526:	f340 8351 	ble.w	8009bcc <_svfprintf_r+0x1244>
 800952a:	3301      	adds	r3, #1
 800952c:	3210      	adds	r2, #16
 800952e:	2b07      	cmp	r3, #7
 8009530:	e9c9 5700 	strd	r5, r7, [r9]
 8009534:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009538:	ddf1      	ble.n	800951e <_svfprintf_r+0xb96>
 800953a:	aa2c      	add	r2, sp, #176	; 0xb0
 800953c:	4631      	mov	r1, r6
 800953e:	4650      	mov	r0, sl
 8009540:	f002 fee6 	bl	800c310 <__ssprint_r>
 8009544:	2800      	cmp	r0, #0
 8009546:	f47f ae8a 	bne.w	800925e <_svfprintf_r+0x8d6>
 800954a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800954e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009552:	e7e6      	b.n	8009522 <_svfprintf_r+0xb9a>
 8009554:	f01b 0f01 	tst.w	fp, #1
 8009558:	f47f ae8e 	bne.w	8009278 <_svfprintf_r+0x8f0>
 800955c:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800955e:	f8c9 4000 	str.w	r4, [r9]
 8009562:	2301      	movs	r3, #1
 8009564:	441f      	add	r7, r3
 8009566:	3601      	adds	r6, #1
 8009568:	2f07      	cmp	r7, #7
 800956a:	f8c9 3004 	str.w	r3, [r9, #4]
 800956e:	962e      	str	r6, [sp, #184]	; 0xb8
 8009570:	972d      	str	r7, [sp, #180]	; 0xb4
 8009572:	f77f aeb4 	ble.w	80092de <_svfprintf_r+0x956>
 8009576:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009578:	aa2c      	add	r2, sp, #176	; 0xb0
 800957a:	4650      	mov	r0, sl
 800957c:	f002 fec8 	bl	800c310 <__ssprint_r>
 8009580:	2800      	cmp	r0, #0
 8009582:	f47f ae6c 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009586:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800958a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800958e:	e6a8      	b.n	80092e2 <_svfprintf_r+0x95a>
 8009590:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009592:	1e5c      	subs	r4, r3, #1
 8009594:	2c00      	cmp	r4, #0
 8009596:	f77f aea4 	ble.w	80092e2 <_svfprintf_r+0x95a>
 800959a:	2c10      	cmp	r4, #16
 800959c:	4d4e      	ldr	r5, [pc, #312]	; (80096d8 <_svfprintf_r+0xd50>)
 800959e:	f340 834c 	ble.w	8009c3a <_svfprintf_r+0x12b2>
 80095a2:	4632      	mov	r2, r6
 80095a4:	2310      	movs	r3, #16
 80095a6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80095a8:	e005      	b.n	80095b6 <_svfprintf_r+0xc2e>
 80095aa:	f109 0908 	add.w	r9, r9, #8
 80095ae:	3c10      	subs	r4, #16
 80095b0:	2c10      	cmp	r4, #16
 80095b2:	f340 8341 	ble.w	8009c38 <_svfprintf_r+0x12b0>
 80095b6:	3701      	adds	r7, #1
 80095b8:	3210      	adds	r2, #16
 80095ba:	2f07      	cmp	r7, #7
 80095bc:	e9c9 5300 	strd	r5, r3, [r9]
 80095c0:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 80095c4:	ddf1      	ble.n	80095aa <_svfprintf_r+0xc22>
 80095c6:	aa2c      	add	r2, sp, #176	; 0xb0
 80095c8:	4631      	mov	r1, r6
 80095ca:	4650      	mov	r0, sl
 80095cc:	f002 fea0 	bl	800c310 <__ssprint_r>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	f47f ae44 	bne.w	800925e <_svfprintf_r+0x8d6>
 80095d6:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 80095da:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80095de:	2310      	movs	r3, #16
 80095e0:	e7e5      	b.n	80095ae <_svfprintf_r+0xc26>
 80095e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80095e4:	aa2c      	add	r2, sp, #176	; 0xb0
 80095e6:	4650      	mov	r0, sl
 80095e8:	f002 fe92 	bl	800c310 <__ssprint_r>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	f47f ae36 	bne.w	800925e <_svfprintf_r+0x8d6>
 80095f2:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 80095f4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80095f8:	f7ff bb38 	b.w	8008c6c <_svfprintf_r+0x2e4>
 80095fc:	f015 0310 	ands.w	r3, r5, #16
 8009600:	d160      	bne.n	80096c4 <_svfprintf_r+0xd3c>
 8009602:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 8009606:	f000 8373 	beq.w	8009cf0 <_svfprintf_r+0x1368>
 800960a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800960c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009610:	900e      	str	r0, [sp, #56]	; 0x38
 8009612:	4619      	mov	r1, r3
 8009614:	b292      	uxth	r2, r2
 8009616:	2301      	movs	r3, #1
 8009618:	e45a      	b.n	8008ed0 <_svfprintf_r+0x548>
 800961a:	f01b 0310 	ands.w	r3, fp, #16
 800961e:	d168      	bne.n	80096f2 <_svfprintf_r+0xd6a>
 8009620:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 8009624:	f000 8356 	beq.w	8009cd4 <_svfprintf_r+0x134c>
 8009628:	980e      	ldr	r0, [sp, #56]	; 0x38
 800962a:	f850 2b04 	ldr.w	r2, [r0], #4
 800962e:	900e      	str	r0, [sp, #56]	; 0x38
 8009630:	4619      	mov	r1, r3
 8009632:	b292      	uxth	r2, r2
 8009634:	e4af      	b.n	8008f96 <_svfprintf_r+0x60e>
 8009636:	4252      	negs	r2, r2
 8009638:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800963c:	465d      	mov	r5, fp
 800963e:	202d      	movs	r0, #45	; 0x2d
 8009640:	2301      	movs	r3, #1
 8009642:	e446      	b.n	8008ed2 <_svfprintf_r+0x54a>
 8009644:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009646:	aa2c      	add	r2, sp, #176	; 0xb0
 8009648:	4650      	mov	r0, sl
 800964a:	f002 fe61 	bl	800c310 <__ssprint_r>
 800964e:	2800      	cmp	r0, #0
 8009650:	f47f ae05 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009654:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 8009658:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800965c:	e61b      	b.n	8009296 <_svfprintf_r+0x90e>
 800965e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009660:	aa2c      	add	r2, sp, #176	; 0xb0
 8009662:	4650      	mov	r0, sl
 8009664:	f002 fe54 	bl	800c310 <__ssprint_r>
 8009668:	2800      	cmp	r0, #0
 800966a:	f47f adf8 	bne.w	800925e <_svfprintf_r+0x8d6>
 800966e:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 8009672:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009676:	e61b      	b.n	80092b0 <_svfprintf_r+0x928>
 8009678:	f01b 0f01 	tst.w	fp, #1
 800967c:	f43f ab09 	beq.w	8008c92 <_svfprintf_r+0x30a>
 8009680:	e538      	b.n	80090f4 <_svfprintf_r+0x76c>
 8009682:	930e      	str	r3, [sp, #56]	; 0x38
 8009684:	f898 3000 	ldrb.w	r3, [r8]
 8009688:	f7ff b9d7 	b.w	8008a3a <_svfprintf_r+0xb2>
 800968c:	ac58      	add	r4, sp, #352	; 0x160
 800968e:	e4e5      	b.n	800905c <_svfprintf_r+0x6d4>
 8009690:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8009694:	f040 83bd 	bne.w	8009e12 <_svfprintf_r+0x148a>
 8009698:	f853 2b04 	ldr.w	r2, [r3], #4
 800969c:	930e      	str	r3, [sp, #56]	; 0x38
 800969e:	17d1      	asrs	r1, r2, #31
 80096a0:	460b      	mov	r3, r1
 80096a2:	f7ff bbc4 	b.w	8008e2e <_svfprintf_r+0x4a6>
 80096a6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f43f aa4b 	beq.w	8008b44 <_svfprintf_r+0x1bc>
 80096ae:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	f43f aa46 	beq.w	8008b44 <_svfprintf_r+0x1bc>
 80096b8:	f898 3000 	ldrb.w	r3, [r8]
 80096bc:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80096c0:	f7ff b9bb 	b.w	8008a3a <_svfprintf_r+0xb2>
 80096c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80096ca:	930e      	str	r3, [sp, #56]	; 0x38
 80096cc:	2301      	movs	r3, #1
 80096ce:	f7ff bbff 	b.w	8008ed0 <_svfprintf_r+0x548>
 80096d2:	bf00      	nop
 80096d4:	0800ec30 	.word	0x0800ec30
 80096d8:	0800ec40 	.word	0x0800ec40
 80096dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096e0:	f853 1b04 	ldr.w	r1, [r3], #4
 80096e4:	930e      	str	r3, [sp, #56]	; 0x38
 80096e6:	17c2      	asrs	r2, r0, #31
 80096e8:	e9c1 0200 	strd	r0, r2, [r1]
 80096ec:	4644      	mov	r4, r8
 80096ee:	f7ff b979 	b.w	80089e4 <_svfprintf_r+0x5c>
 80096f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80096f8:	930e      	str	r3, [sp, #56]	; 0x38
 80096fa:	e44c      	b.n	8008f96 <_svfprintf_r+0x60e>
 80096fc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8009700:	4602      	mov	r2, r0
 8009702:	460b      	mov	r3, r1
 8009704:	f7f7 fc40 	bl	8000f88 <__aeabi_dcmpun>
 8009708:	2800      	cmp	r0, #0
 800970a:	f040 8675 	bne.w	800a3f8 <_svfprintf_r+0x1a70>
 800970e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009710:	2b61      	cmp	r3, #97	; 0x61
 8009712:	f000 855b 	beq.w	800a1cc <_svfprintf_r+0x1844>
 8009716:	2b41      	cmp	r3, #65	; 0x41
 8009718:	f000 85ac 	beq.w	800a274 <_svfprintf_r+0x18ec>
 800971c:	9b08      	ldr	r3, [sp, #32]
 800971e:	3301      	adds	r3, #1
 8009720:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009722:	f023 0320 	bic.w	r3, r3, #32
 8009726:	9307      	str	r3, [sp, #28]
 8009728:	f000 8463 	beq.w	8009ff2 <_svfprintf_r+0x166a>
 800972c:	2b47      	cmp	r3, #71	; 0x47
 800972e:	d104      	bne.n	800973a <_svfprintf_r+0xdb2>
 8009730:	9b08      	ldr	r3, [sp, #32]
 8009732:	2b00      	cmp	r3, #0
 8009734:	bf08      	it	eq
 8009736:	2301      	moveq	r3, #1
 8009738:	9308      	str	r3, [sp, #32]
 800973a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800973e:	460a      	mov	r2, r1
 8009740:	2a00      	cmp	r2, #0
 8009742:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8009746:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800974a:	f2c0 85e1 	blt.w	800a310 <_svfprintf_r+0x1988>
 800974e:	469b      	mov	fp, r3
 8009750:	2300      	movs	r3, #0
 8009752:	4616      	mov	r6, r2
 8009754:	931e      	str	r3, [sp, #120]	; 0x78
 8009756:	4607      	mov	r7, r0
 8009758:	930d      	str	r3, [sp, #52]	; 0x34
 800975a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800975c:	3b41      	subs	r3, #65	; 0x41
 800975e:	2b25      	cmp	r3, #37	; 0x25
 8009760:	f200 8367 	bhi.w	8009e32 <_svfprintf_r+0x14aa>
 8009764:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009768:	03650452 	.word	0x03650452
 800976c:	03650365 	.word	0x03650365
 8009770:	044e0449 	.word	0x044e0449
 8009774:	03650365 	.word	0x03650365
 8009778:	03650365 	.word	0x03650365
 800977c:	03650365 	.word	0x03650365
 8009780:	03650365 	.word	0x03650365
 8009784:	03650365 	.word	0x03650365
 8009788:	03650365 	.word	0x03650365
 800978c:	03650365 	.word	0x03650365
 8009790:	03650365 	.word	0x03650365
 8009794:	03650365 	.word	0x03650365
 8009798:	03650365 	.word	0x03650365
 800979c:	03650365 	.word	0x03650365
 80097a0:	03650365 	.word	0x03650365
 80097a4:	03650365 	.word	0x03650365
 80097a8:	03650365 	.word	0x03650365
 80097ac:	03650365 	.word	0x03650365
 80097b0:	044e0449 	.word	0x044e0449
 80097b4:	9310      	str	r3, [sp, #64]	; 0x40
 80097b6:	465d      	mov	r5, fp
 80097b8:	f7ff bbf4 	b.w	8008fa4 <_svfprintf_r+0x61c>
 80097bc:	9310      	str	r3, [sp, #64]	; 0x40
 80097be:	4bb7      	ldr	r3, [pc, #732]	; (8009a9c <_svfprintf_r+0x1114>)
 80097c0:	9318      	str	r3, [sp, #96]	; 0x60
 80097c2:	f01b 0120 	ands.w	r1, fp, #32
 80097c6:	f000 80fc 	beq.w	80099c2 <_svfprintf_r+0x103a>
 80097ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097cc:	3307      	adds	r3, #7
 80097ce:	f023 0307 	bic.w	r3, r3, #7
 80097d2:	6859      	ldr	r1, [r3, #4]
 80097d4:	f853 2b08 	ldr.w	r2, [r3], #8
 80097d8:	930e      	str	r3, [sp, #56]	; 0x38
 80097da:	f01b 0f01 	tst.w	fp, #1
 80097de:	d00a      	beq.n	80097f6 <_svfprintf_r+0xe6e>
 80097e0:	ea52 0301 	orrs.w	r3, r2, r1
 80097e4:	d007      	beq.n	80097f6 <_svfprintf_r+0xe6e>
 80097e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097e8:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 80097ec:	2330      	movs	r3, #48	; 0x30
 80097ee:	f04b 0b02 	orr.w	fp, fp, #2
 80097f2:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80097f6:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 80097fa:	2302      	movs	r3, #2
 80097fc:	f7ff bb68 	b.w	8008ed0 <_svfprintf_r+0x548>
 8009800:	9310      	str	r3, [sp, #64]	; 0x40
 8009802:	f7ff bbbc 	b.w	8008f7e <_svfprintf_r+0x5f6>
 8009806:	9310      	str	r3, [sp, #64]	; 0x40
 8009808:	4ba5      	ldr	r3, [pc, #660]	; (8009aa0 <_svfprintf_r+0x1118>)
 800980a:	9318      	str	r3, [sp, #96]	; 0x60
 800980c:	e7d9      	b.n	80097c2 <_svfprintf_r+0xe3a>
 800980e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009810:	2101      	movs	r1, #1
 8009812:	f853 2b04 	ldr.w	r2, [r3], #4
 8009816:	9107      	str	r1, [sp, #28]
 8009818:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800981c:	930e      	str	r3, [sp, #56]	; 0x38
 800981e:	910a      	str	r1, [sp, #40]	; 0x28
 8009820:	ac3f      	add	r4, sp, #252	; 0xfc
 8009822:	f7ff babb 	b.w	8008d9c <_svfprintf_r+0x414>
 8009826:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009828:	aa2c      	add	r2, sp, #176	; 0xb0
 800982a:	4650      	mov	r0, sl
 800982c:	f002 fd70 	bl	800c310 <__ssprint_r>
 8009830:	2800      	cmp	r0, #0
 8009832:	f47f ad14 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009836:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009838:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800983c:	e468      	b.n	8009110 <_svfprintf_r+0x788>
 800983e:	2140      	movs	r1, #64	; 0x40
 8009840:	4650      	mov	r0, sl
 8009842:	f7fe fde5 	bl	8008410 <_malloc_r>
 8009846:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009848:	6018      	str	r0, [r3, #0]
 800984a:	6118      	str	r0, [r3, #16]
 800984c:	2800      	cmp	r0, #0
 800984e:	f000 8660 	beq.w	800a512 <_svfprintf_r+0x1b8a>
 8009852:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009854:	2340      	movs	r3, #64	; 0x40
 8009856:	6153      	str	r3, [r2, #20]
 8009858:	f7ff b8b2 	b.w	80089c0 <_svfprintf_r+0x38>
 800985c:	9b08      	ldr	r3, [sp, #32]
 800985e:	940d      	str	r4, [sp, #52]	; 0x34
 8009860:	2b06      	cmp	r3, #6
 8009862:	4621      	mov	r1, r4
 8009864:	bf28      	it	cs
 8009866:	2306      	movcs	r3, #6
 8009868:	9408      	str	r4, [sp, #32]
 800986a:	4622      	mov	r2, r4
 800986c:	9307      	str	r3, [sp, #28]
 800986e:	4c8d      	ldr	r4, [pc, #564]	; (8009aa4 <_svfprintf_r+0x111c>)
 8009870:	970e      	str	r7, [sp, #56]	; 0x38
 8009872:	930a      	str	r3, [sp, #40]	; 0x28
 8009874:	9112      	str	r1, [sp, #72]	; 0x48
 8009876:	9116      	str	r1, [sp, #88]	; 0x58
 8009878:	9111      	str	r1, [sp, #68]	; 0x44
 800987a:	f7ff ba69 	b.w	8008d50 <_svfprintf_r+0x3c8>
 800987e:	2f10      	cmp	r7, #16
 8009880:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009882:	4d89      	ldr	r5, [pc, #548]	; (8009aa8 <_svfprintf_r+0x1120>)
 8009884:	f340 8245 	ble.w	8009d12 <_svfprintf_r+0x138a>
 8009888:	4632      	mov	r2, r6
 800988a:	4626      	mov	r6, r4
 800988c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800988e:	e005      	b.n	800989c <_svfprintf_r+0xf14>
 8009890:	f109 0908 	add.w	r9, r9, #8
 8009894:	3f10      	subs	r7, #16
 8009896:	2f10      	cmp	r7, #16
 8009898:	f340 8239 	ble.w	8009d0e <_svfprintf_r+0x1386>
 800989c:	3301      	adds	r3, #1
 800989e:	3210      	adds	r2, #16
 80098a0:	2110      	movs	r1, #16
 80098a2:	2b07      	cmp	r3, #7
 80098a4:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 80098a8:	f8c9 5000 	str.w	r5, [r9]
 80098ac:	f8c9 1004 	str.w	r1, [r9, #4]
 80098b0:	ddee      	ble.n	8009890 <_svfprintf_r+0xf08>
 80098b2:	aa2c      	add	r2, sp, #176	; 0xb0
 80098b4:	4621      	mov	r1, r4
 80098b6:	4650      	mov	r0, sl
 80098b8:	f002 fd2a 	bl	800c310 <__ssprint_r>
 80098bc:	2800      	cmp	r0, #0
 80098be:	f47f acce 	bne.w	800925e <_svfprintf_r+0x8d6>
 80098c2:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 80098c6:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80098ca:	e7e3      	b.n	8009894 <_svfprintf_r+0xf0c>
 80098cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80098d0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 80098d4:	464a      	mov	r2, r9
 80098d6:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 80098da:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80098de:	18e3      	adds	r3, r4, r3
 80098e0:	9308      	str	r3, [sp, #32]
 80098e2:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80098e4:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80098e8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80098ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80098ee:	9410      	str	r4, [sp, #64]	; 0x40
 80098f0:	4631      	mov	r1, r6
 80098f2:	f1b9 0f00 	cmp.w	r9, #0
 80098f6:	d02e      	beq.n	8009956 <_svfprintf_r+0xfce>
 80098f8:	bb83      	cbnz	r3, 800995c <_svfprintf_r+0xfd4>
 80098fa:	3f01      	subs	r7, #1
 80098fc:	f109 39ff 	add.w	r9, r9, #4294967295
 8009900:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009902:	e9c2 3b00 	strd	r3, fp, [r2]
 8009906:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009908:	3301      	adds	r3, #1
 800990a:	4459      	add	r1, fp
 800990c:	2b07      	cmp	r3, #7
 800990e:	912e      	str	r1, [sp, #184]	; 0xb8
 8009910:	932d      	str	r3, [sp, #180]	; 0xb4
 8009912:	dc5f      	bgt.n	80099d4 <_svfprintf_r+0x104c>
 8009914:	3208      	adds	r2, #8
 8009916:	9b08      	ldr	r3, [sp, #32]
 8009918:	7838      	ldrb	r0, [r7, #0]
 800991a:	1b5b      	subs	r3, r3, r5
 800991c:	4283      	cmp	r3, r0
 800991e:	bfa8      	it	ge
 8009920:	4603      	movge	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	461e      	mov	r6, r3
 8009926:	dd0b      	ble.n	8009940 <_svfprintf_r+0xfb8>
 8009928:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800992a:	3001      	adds	r0, #1
 800992c:	4419      	add	r1, r3
 800992e:	2807      	cmp	r0, #7
 8009930:	e9c2 5300 	strd	r5, r3, [r2]
 8009934:	912e      	str	r1, [sp, #184]	; 0xb8
 8009936:	902d      	str	r0, [sp, #180]	; 0xb4
 8009938:	f300 8156 	bgt.w	8009be8 <_svfprintf_r+0x1260>
 800993c:	7838      	ldrb	r0, [r7, #0]
 800993e:	3208      	adds	r2, #8
 8009940:	2e00      	cmp	r6, #0
 8009942:	bfac      	ite	ge
 8009944:	1b84      	subge	r4, r0, r6
 8009946:	4604      	movlt	r4, r0
 8009948:	2c00      	cmp	r4, #0
 800994a:	dc0b      	bgt.n	8009964 <_svfprintf_r+0xfdc>
 800994c:	4405      	add	r5, r0
 800994e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009950:	f1b9 0f00 	cmp.w	r9, #0
 8009954:	d1d0      	bne.n	80098f8 <_svfprintf_r+0xf70>
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 83d4 	beq.w	800a104 <_svfprintf_r+0x177c>
 800995c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800995e:	3b01      	subs	r3, #1
 8009960:	9312      	str	r3, [sp, #72]	; 0x48
 8009962:	e7cd      	b.n	8009900 <_svfprintf_r+0xf78>
 8009964:	2c10      	cmp	r4, #16
 8009966:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8009968:	dd1d      	ble.n	80099a6 <_svfprintf_r+0x101e>
 800996a:	2610      	movs	r6, #16
 800996c:	e004      	b.n	8009978 <_svfprintf_r+0xff0>
 800996e:	3c10      	subs	r4, #16
 8009970:	2c10      	cmp	r4, #16
 8009972:	f102 0208 	add.w	r2, r2, #8
 8009976:	dd16      	ble.n	80099a6 <_svfprintf_r+0x101e>
 8009978:	3001      	adds	r0, #1
 800997a:	4b4b      	ldr	r3, [pc, #300]	; (8009aa8 <_svfprintf_r+0x1120>)
 800997c:	3110      	adds	r1, #16
 800997e:	2807      	cmp	r0, #7
 8009980:	e9c2 3600 	strd	r3, r6, [r2]
 8009984:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 8009988:	ddf1      	ble.n	800996e <_svfprintf_r+0xfe6>
 800998a:	aa2c      	add	r2, sp, #176	; 0xb0
 800998c:	4641      	mov	r1, r8
 800998e:	4650      	mov	r0, sl
 8009990:	f002 fcbe 	bl	800c310 <__ssprint_r>
 8009994:	2800      	cmp	r0, #0
 8009996:	f47f ac62 	bne.w	800925e <_svfprintf_r+0x8d6>
 800999a:	3c10      	subs	r4, #16
 800999c:	2c10      	cmp	r4, #16
 800999e:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 80099a2:	aa2f      	add	r2, sp, #188	; 0xbc
 80099a4:	dce8      	bgt.n	8009978 <_svfprintf_r+0xff0>
 80099a6:	3001      	adds	r0, #1
 80099a8:	4b3f      	ldr	r3, [pc, #252]	; (8009aa8 <_svfprintf_r+0x1120>)
 80099aa:	6054      	str	r4, [r2, #4]
 80099ac:	4421      	add	r1, r4
 80099ae:	2807      	cmp	r0, #7
 80099b0:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 80099b4:	6013      	str	r3, [r2, #0]
 80099b6:	f300 83fb 	bgt.w	800a1b0 <_svfprintf_r+0x1828>
 80099ba:	7838      	ldrb	r0, [r7, #0]
 80099bc:	3208      	adds	r2, #8
 80099be:	4405      	add	r5, r0
 80099c0:	e7c5      	b.n	800994e <_svfprintf_r+0xfc6>
 80099c2:	f01b 0310 	ands.w	r3, fp, #16
 80099c6:	f000 80bc 	beq.w	8009b42 <_svfprintf_r+0x11ba>
 80099ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80099d0:	930e      	str	r3, [sp, #56]	; 0x38
 80099d2:	e702      	b.n	80097da <_svfprintf_r+0xe52>
 80099d4:	aa2c      	add	r2, sp, #176	; 0xb0
 80099d6:	4641      	mov	r1, r8
 80099d8:	4650      	mov	r0, sl
 80099da:	f002 fc99 	bl	800c310 <__ssprint_r>
 80099de:	2800      	cmp	r0, #0
 80099e0:	f47f ac3d 	bne.w	800925e <_svfprintf_r+0x8d6>
 80099e4:	992e      	ldr	r1, [sp, #184]	; 0xb8
 80099e6:	aa2f      	add	r2, sp, #188	; 0xbc
 80099e8:	e795      	b.n	8009916 <_svfprintf_r+0xf8e>
 80099ea:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 80099ee:	4b2f      	ldr	r3, [pc, #188]	; (8009aac <_svfprintf_r+0x1124>)
 80099f0:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 80099f4:	f8cd 801c 	str.w	r8, [sp, #28]
 80099f8:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 80099fc:	f04f 0c00 	mov.w	ip, #0
 8009a00:	ac58      	add	r4, sp, #352	; 0x160
 8009a02:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 8009a06:	950a      	str	r5, [sp, #40]	; 0x28
 8009a08:	e005      	b.n	8009a16 <_svfprintf_r+0x108e>
 8009a0a:	2a0a      	cmp	r2, #10
 8009a0c:	f171 0100 	sbcs.w	r1, r1, #0
 8009a10:	d334      	bcc.n	8009a7c <_svfprintf_r+0x10f4>
 8009a12:	4642      	mov	r2, r8
 8009a14:	4631      	mov	r1, r6
 8009a16:	1850      	adds	r0, r2, r1
 8009a18:	f140 0000 	adc.w	r0, r0, #0
 8009a1c:	fba3 5600 	umull	r5, r6, r3, r0
 8009a20:	f026 0503 	bic.w	r5, r6, #3
 8009a24:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 8009a28:	1b40      	subs	r0, r0, r5
 8009a2a:	1a15      	subs	r5, r2, r0
 8009a2c:	f161 0e00 	sbc.w	lr, r1, #0
 8009a30:	fb0b f605 	mul.w	r6, fp, r5
 8009a34:	fb03 660e 	mla	r6, r3, lr, r6
 8009a38:	fba5 8503 	umull	r8, r5, r5, r3
 8009a3c:	442e      	add	r6, r5
 8009a3e:	f008 0e01 	and.w	lr, r8, #1
 8009a42:	2505      	movs	r5, #5
 8009a44:	fbae 5e05 	umull	r5, lr, lr, r5
 8009a48:	182d      	adds	r5, r5, r0
 8009a4a:	ea4f 0858 	mov.w	r8, r8, lsr #1
 8009a4e:	3530      	adds	r5, #48	; 0x30
 8009a50:	f804 5c01 	strb.w	r5, [r4, #-1]
 8009a54:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 8009a58:	f10c 0c01 	add.w	ip, ip, #1
 8009a5c:	3c01      	subs	r4, #1
 8009a5e:	0876      	lsrs	r6, r6, #1
 8009a60:	2f00      	cmp	r7, #0
 8009a62:	d0d2      	beq.n	8009a0a <_svfprintf_r+0x1082>
 8009a64:	f899 0000 	ldrb.w	r0, [r9]
 8009a68:	4584      	cmp	ip, r0
 8009a6a:	d1ce      	bne.n	8009a0a <_svfprintf_r+0x1082>
 8009a6c:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 8009a70:	d0cb      	beq.n	8009a0a <_svfprintf_r+0x1082>
 8009a72:	2a0a      	cmp	r2, #10
 8009a74:	f171 0100 	sbcs.w	r1, r1, #0
 8009a78:	f080 8198 	bcs.w	8009dac <_svfprintf_r+0x1424>
 8009a7c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009a7e:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 8009a82:	ab58      	add	r3, sp, #352	; 0x160
 8009a84:	1b1b      	subs	r3, r3, r4
 8009a86:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8009a8a:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 8009a8e:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 8009a92:	46ab      	mov	fp, r5
 8009a94:	930a      	str	r3, [sp, #40]	; 0x28
 8009a96:	f7ff bae1 	b.w	800905c <_svfprintf_r+0x6d4>
 8009a9a:	bf00      	nop
 8009a9c:	0800ebfc 	.word	0x0800ebfc
 8009aa0:	0800ec10 	.word	0x0800ec10
 8009aa4:	0800ec24 	.word	0x0800ec24
 8009aa8:	0800ec40 	.word	0x0800ec40
 8009aac:	cccccccd 	.word	0xcccccccd
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	f8c9 3004 	str.w	r3, [r9, #4]
 8009ab6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009ab8:	4aba      	ldr	r2, [pc, #744]	; (8009da4 <_svfprintf_r+0x141c>)
 8009aba:	f8c9 2000 	str.w	r2, [r9]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	3601      	adds	r6, #1
 8009ac2:	2b07      	cmp	r3, #7
 8009ac4:	962e      	str	r6, [sp, #184]	; 0xb8
 8009ac6:	932d      	str	r3, [sp, #180]	; 0xb4
 8009ac8:	f300 818c 	bgt.w	8009de4 <_svfprintf_r+0x145c>
 8009acc:	f109 0908 	add.w	r9, r9, #8
 8009ad0:	2900      	cmp	r1, #0
 8009ad2:	f040 80be 	bne.w	8009c52 <_svfprintf_r+0x12ca>
 8009ad6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ad8:	f00b 0301 	and.w	r3, fp, #1
 8009adc:	4313      	orrs	r3, r2
 8009ade:	f43f a8d8 	beq.w	8008c92 <_svfprintf_r+0x30a>
 8009ae2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ae4:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009ae6:	199a      	adds	r2, r3, r6
 8009ae8:	e9c9 1300 	strd	r1, r3, [r9]
 8009aec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009aee:	922e      	str	r2, [sp, #184]	; 0xb8
 8009af0:	3301      	adds	r3, #1
 8009af2:	2b07      	cmp	r3, #7
 8009af4:	932d      	str	r3, [sp, #180]	; 0xb4
 8009af6:	f300 826e 	bgt.w	8009fd6 <_svfprintf_r+0x164e>
 8009afa:	f109 0908 	add.w	r9, r9, #8
 8009afe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009b00:	f8c9 4000 	str.w	r4, [r9]
 8009b04:	3301      	adds	r3, #1
 8009b06:	188e      	adds	r6, r1, r2
 8009b08:	2b07      	cmp	r3, #7
 8009b0a:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009b0e:	f8c9 1004 	str.w	r1, [r9, #4]
 8009b12:	f77f a8bc 	ble.w	8008c8e <_svfprintf_r+0x306>
 8009b16:	f7ff bbf1 	b.w	80092fc <_svfprintf_r+0x974>
 8009b1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009b1c:	931e      	str	r3, [sp, #120]	; 0x78
 8009b1e:	aa2c      	add	r2, sp, #176	; 0xb0
 8009b20:	4650      	mov	r0, sl
 8009b22:	f002 fbf5 	bl	800c310 <__ssprint_r>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	f47f ab99 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009b2c:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009b30:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009b32:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009b34:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009b38:	f7ff b86a 	b.w	8008c10 <_svfprintf_r+0x288>
 8009b3c:	46c2      	mov	sl, r8
 8009b3e:	f7ff bb8e 	b.w	800925e <_svfprintf_r+0x8d6>
 8009b42:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 8009b46:	f000 80b8 	beq.w	8009cba <_svfprintf_r+0x1332>
 8009b4a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009b4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b50:	900e      	str	r0, [sp, #56]	; 0x38
 8009b52:	4619      	mov	r1, r3
 8009b54:	b292      	uxth	r2, r2
 8009b56:	e640      	b.n	80097da <_svfprintf_r+0xe52>
 8009b58:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009b5a:	aa2c      	add	r2, sp, #176	; 0xb0
 8009b5c:	4650      	mov	r0, sl
 8009b5e:	f002 fbd7 	bl	800c310 <__ssprint_r>
 8009b62:	2800      	cmp	r0, #0
 8009b64:	f47f ab7b 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009b68:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009b6a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009b6e:	f7ff babc 	b.w	80090ea <_svfprintf_r+0x762>
 8009b72:	ae2a      	add	r6, sp, #168	; 0xa8
 8009b74:	2208      	movs	r2, #8
 8009b76:	2100      	movs	r1, #0
 8009b78:	4630      	mov	r0, r6
 8009b7a:	9425      	str	r4, [sp, #148]	; 0x94
 8009b7c:	f7fe fbb0 	bl	80082e0 <memset>
 8009b80:	9b08      	ldr	r3, [sp, #32]
 8009b82:	1c5a      	adds	r2, r3, #1
 8009b84:	f000 80d4 	beq.w	8009d30 <_svfprintf_r+0x13a8>
 8009b88:	2500      	movs	r5, #0
 8009b8a:	f8cd 801c 	str.w	r8, [sp, #28]
 8009b8e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8009b92:	46a8      	mov	r8, r5
 8009b94:	469b      	mov	fp, r3
 8009b96:	e00c      	b.n	8009bb2 <_svfprintf_r+0x122a>
 8009b98:	a93f      	add	r1, sp, #252	; 0xfc
 8009b9a:	4650      	mov	r0, sl
 8009b9c:	f002 fb84 	bl	800c2a8 <_wcrtomb_r>
 8009ba0:	1c43      	adds	r3, r0, #1
 8009ba2:	4440      	add	r0, r8
 8009ba4:	f000 83b8 	beq.w	800a318 <_svfprintf_r+0x1990>
 8009ba8:	4558      	cmp	r0, fp
 8009baa:	dc08      	bgt.n	8009bbe <_svfprintf_r+0x1236>
 8009bac:	f000 8435 	beq.w	800a41a <_svfprintf_r+0x1a92>
 8009bb0:	4680      	mov	r8, r0
 8009bb2:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8009bb4:	5952      	ldr	r2, [r2, r5]
 8009bb6:	4633      	mov	r3, r6
 8009bb8:	3504      	adds	r5, #4
 8009bba:	2a00      	cmp	r2, #0
 8009bbc:	d1ec      	bne.n	8009b98 <_svfprintf_r+0x1210>
 8009bbe:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009bc2:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8009bc6:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8009bca:	e0be      	b.n	8009d4a <_svfprintf_r+0x13c2>
 8009bcc:	4616      	mov	r6, r2
 8009bce:	3301      	adds	r3, #1
 8009bd0:	4426      	add	r6, r4
 8009bd2:	2b07      	cmp	r3, #7
 8009bd4:	f8c9 5000 	str.w	r5, [r9]
 8009bd8:	f8c9 4004 	str.w	r4, [r9, #4]
 8009bdc:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009be0:	f77f a855 	ble.w	8008c8e <_svfprintf_r+0x306>
 8009be4:	f7ff bb8a 	b.w	80092fc <_svfprintf_r+0x974>
 8009be8:	aa2c      	add	r2, sp, #176	; 0xb0
 8009bea:	4641      	mov	r1, r8
 8009bec:	4650      	mov	r0, sl
 8009bee:	f002 fb8f 	bl	800c310 <__ssprint_r>
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	f47f ab33 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009bf8:	7838      	ldrb	r0, [r7, #0]
 8009bfa:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8009bfc:	aa2f      	add	r2, sp, #188	; 0xbc
 8009bfe:	e69f      	b.n	8009940 <_svfprintf_r+0xfb8>
 8009c00:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009c02:	aa2c      	add	r2, sp, #176	; 0xb0
 8009c04:	4650      	mov	r0, sl
 8009c06:	f002 fb83 	bl	800c310 <__ssprint_r>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	f47f ab27 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009c10:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009c12:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009c16:	f7ff b823 	b.w	8008c60 <_svfprintf_r+0x2d8>
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	465d      	mov	r5, fp
 8009c1e:	f47f aa09 	bne.w	8009034 <_svfprintf_r+0x6ac>
 8009c22:	f7ff bbb9 	b.w	8009398 <_svfprintf_r+0xa10>
 8009c26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c2e:	4644      	mov	r4, r8
 8009c30:	6011      	str	r1, [r2, #0]
 8009c32:	930e      	str	r3, [sp, #56]	; 0x38
 8009c34:	f7fe bed6 	b.w	80089e4 <_svfprintf_r+0x5c>
 8009c38:	4616      	mov	r6, r2
 8009c3a:	3701      	adds	r7, #1
 8009c3c:	4426      	add	r6, r4
 8009c3e:	2f07      	cmp	r7, #7
 8009c40:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 8009c44:	f8c9 5000 	str.w	r5, [r9]
 8009c48:	f8c9 4004 	str.w	r4, [r9, #4]
 8009c4c:	f77f ab47 	ble.w	80092de <_svfprintf_r+0x956>
 8009c50:	e491      	b.n	8009576 <_svfprintf_r+0xbee>
 8009c52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c54:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009c56:	199a      	adds	r2, r3, r6
 8009c58:	e9c9 0300 	strd	r0, r3, [r9]
 8009c5c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009c5e:	922e      	str	r2, [sp, #184]	; 0xb8
 8009c60:	3301      	adds	r3, #1
 8009c62:	2b07      	cmp	r3, #7
 8009c64:	932d      	str	r3, [sp, #180]	; 0xb4
 8009c66:	f300 81b6 	bgt.w	8009fd6 <_svfprintf_r+0x164e>
 8009c6a:	f109 0908 	add.w	r9, r9, #8
 8009c6e:	2900      	cmp	r1, #0
 8009c70:	f6bf af45 	bge.w	8009afe <_svfprintf_r+0x1176>
 8009c74:	424f      	negs	r7, r1
 8009c76:	3110      	adds	r1, #16
 8009c78:	4d4b      	ldr	r5, [pc, #300]	; (8009da8 <_svfprintf_r+0x1420>)
 8009c7a:	f280 8388 	bge.w	800a38e <_svfprintf_r+0x1a06>
 8009c7e:	4649      	mov	r1, r9
 8009c80:	2610      	movs	r6, #16
 8009c82:	46a1      	mov	r9, r4
 8009c84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009c86:	e004      	b.n	8009c92 <_svfprintf_r+0x130a>
 8009c88:	3108      	adds	r1, #8
 8009c8a:	3f10      	subs	r7, #16
 8009c8c:	2f10      	cmp	r7, #16
 8009c8e:	f340 837c 	ble.w	800a38a <_svfprintf_r+0x1a02>
 8009c92:	3301      	adds	r3, #1
 8009c94:	3210      	adds	r2, #16
 8009c96:	2b07      	cmp	r3, #7
 8009c98:	e9c1 5600 	strd	r5, r6, [r1]
 8009c9c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009ca0:	ddf2      	ble.n	8009c88 <_svfprintf_r+0x1300>
 8009ca2:	aa2c      	add	r2, sp, #176	; 0xb0
 8009ca4:	4621      	mov	r1, r4
 8009ca6:	4650      	mov	r0, sl
 8009ca8:	f002 fb32 	bl	800c310 <__ssprint_r>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	f47f aad6 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009cb2:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009cb6:	a92f      	add	r1, sp, #188	; 0xbc
 8009cb8:	e7e7      	b.n	8009c8a <_svfprintf_r+0x1302>
 8009cba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cbc:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 8009cc0:	bf1a      	itte	ne
 8009cc2:	4611      	movne	r1, r2
 8009cc4:	f853 2b04 	ldrne.w	r2, [r3], #4
 8009cc8:	f853 2b04 	ldreq.w	r2, [r3], #4
 8009ccc:	930e      	str	r3, [sp, #56]	; 0x38
 8009cce:	bf18      	it	ne
 8009cd0:	b2d2      	uxtbne	r2, r2
 8009cd2:	e582      	b.n	80097da <_svfprintf_r+0xe52>
 8009cd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cd6:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 8009cda:	bf1a      	itte	ne
 8009cdc:	4611      	movne	r1, r2
 8009cde:	f853 2b04 	ldrne.w	r2, [r3], #4
 8009ce2:	f853 2b04 	ldreq.w	r2, [r3], #4
 8009ce6:	930e      	str	r3, [sp, #56]	; 0x38
 8009ce8:	bf18      	it	ne
 8009cea:	b2d2      	uxtbne	r2, r2
 8009cec:	f7ff b953 	b.w	8008f96 <_svfprintf_r+0x60e>
 8009cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cf2:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 8009cf6:	bf1a      	itte	ne
 8009cf8:	4611      	movne	r1, r2
 8009cfa:	f853 2b04 	ldrne.w	r2, [r3], #4
 8009cfe:	f853 2b04 	ldreq.w	r2, [r3], #4
 8009d02:	930e      	str	r3, [sp, #56]	; 0x38
 8009d04:	bf18      	it	ne
 8009d06:	b2d2      	uxtbne	r2, r2
 8009d08:	2301      	movs	r3, #1
 8009d0a:	f7ff b8e1 	b.w	8008ed0 <_svfprintf_r+0x548>
 8009d0e:	4634      	mov	r4, r6
 8009d10:	4616      	mov	r6, r2
 8009d12:	3301      	adds	r3, #1
 8009d14:	443e      	add	r6, r7
 8009d16:	2b07      	cmp	r3, #7
 8009d18:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009d1c:	f8c9 5000 	str.w	r5, [r9]
 8009d20:	f8c9 7004 	str.w	r7, [r9, #4]
 8009d24:	f300 814a 	bgt.w	8009fbc <_svfprintf_r+0x1634>
 8009d28:	f109 0908 	add.w	r9, r9, #8
 8009d2c:	f7ff bbb3 	b.w	8009496 <_svfprintf_r+0xb0e>
 8009d30:	2300      	movs	r3, #0
 8009d32:	4619      	mov	r1, r3
 8009d34:	9600      	str	r6, [sp, #0]
 8009d36:	aa25      	add	r2, sp, #148	; 0x94
 8009d38:	4650      	mov	r0, sl
 8009d3a:	f002 fadb 	bl	800c2f4 <_wcsrtombs_r>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	3301      	adds	r3, #1
 8009d42:	900a      	str	r0, [sp, #40]	; 0x28
 8009d44:	f000 82e8 	beq.w	800a318 <_svfprintf_r+0x1990>
 8009d48:	9425      	str	r4, [sp, #148]	; 0x94
 8009d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d03d      	beq.n	8009dcc <_svfprintf_r+0x1444>
 8009d50:	2b63      	cmp	r3, #99	; 0x63
 8009d52:	f300 8129 	bgt.w	8009fa8 <_svfprintf_r+0x1620>
 8009d56:	2300      	movs	r3, #0
 8009d58:	930d      	str	r3, [sp, #52]	; 0x34
 8009d5a:	ac3f      	add	r4, sp, #252	; 0xfc
 8009d5c:	2208      	movs	r2, #8
 8009d5e:	2100      	movs	r1, #0
 8009d60:	4630      	mov	r0, r6
 8009d62:	f7fe fabd 	bl	80082e0 <memset>
 8009d66:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009d68:	9600      	str	r6, [sp, #0]
 8009d6a:	462b      	mov	r3, r5
 8009d6c:	aa25      	add	r2, sp, #148	; 0x94
 8009d6e:	4621      	mov	r1, r4
 8009d70:	4650      	mov	r0, sl
 8009d72:	f002 fabf 	bl	800c2f4 <_wcsrtombs_r>
 8009d76:	4285      	cmp	r5, r0
 8009d78:	f040 83c4 	bne.w	800a504 <_svfprintf_r+0x1b7c>
 8009d7c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d7e:	970e      	str	r7, [sp, #56]	; 0x38
 8009d80:	2300      	movs	r3, #0
 8009d82:	5463      	strb	r3, [r4, r1]
 8009d84:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8009d88:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009d8c:	9308      	str	r3, [sp, #32]
 8009d8e:	9107      	str	r1, [sp, #28]
 8009d90:	9312      	str	r3, [sp, #72]	; 0x48
 8009d92:	9316      	str	r3, [sp, #88]	; 0x58
 8009d94:	9311      	str	r3, [sp, #68]	; 0x44
 8009d96:	f7fe bfdb 	b.w	8008d50 <_svfprintf_r+0x3c8>
 8009d9a:	222d      	movs	r2, #45	; 0x2d
 8009d9c:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 8009da0:	f7fe bfc5 	b.w	8008d2e <_svfprintf_r+0x3a6>
 8009da4:	0800ec2c 	.word	0x0800ec2c
 8009da8:	0800ec40 	.word	0x0800ec40
 8009dac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009dae:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009db0:	1ae4      	subs	r4, r4, r3
 8009db2:	461a      	mov	r2, r3
 8009db4:	4620      	mov	r0, r4
 8009db6:	f000 fce3 	bl	800a780 <strncpy>
 8009dba:	f899 2001 	ldrb.w	r2, [r9, #1]
 8009dbe:	4ba5      	ldr	r3, [pc, #660]	; (800a054 <_svfprintf_r+0x16cc>)
 8009dc0:	b10a      	cbz	r2, 8009dc6 <_svfprintf_r+0x143e>
 8009dc2:	f109 0901 	add.w	r9, r9, #1
 8009dc6:	f04f 0c00 	mov.w	ip, #0
 8009dca:	e622      	b.n	8009a12 <_svfprintf_r+0x108a>
 8009dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dce:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009dd2:	970e      	str	r7, [sp, #56]	; 0x38
 8009dd4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009dd8:	9312      	str	r3, [sp, #72]	; 0x48
 8009dda:	9316      	str	r3, [sp, #88]	; 0x58
 8009ddc:	9311      	str	r3, [sp, #68]	; 0x44
 8009dde:	930d      	str	r3, [sp, #52]	; 0x34
 8009de0:	f7fe bfb6 	b.w	8008d50 <_svfprintf_r+0x3c8>
 8009de4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009de6:	aa2c      	add	r2, sp, #176	; 0xb0
 8009de8:	4650      	mov	r0, sl
 8009dea:	f002 fa91 	bl	800c310 <__ssprint_r>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	f47f aa35 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009df4:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8009df6:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009df8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009dfc:	e668      	b.n	8009ad0 <_svfprintf_r+0x1148>
 8009dfe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009e02:	18a5      	adds	r5, r4, r2
 8009e04:	1a6d      	subs	r5, r5, r1
 8009e06:	1ad4      	subs	r4, r2, r3
 8009e08:	42a5      	cmp	r5, r4
 8009e0a:	bfa8      	it	ge
 8009e0c:	4625      	movge	r5, r4
 8009e0e:	f7ff bb77 	b.w	8009500 <_svfprintf_r+0xb78>
 8009e12:	f913 2b04 	ldrsb.w	r2, [r3], #4
 8009e16:	930e      	str	r3, [sp, #56]	; 0x38
 8009e18:	17d1      	asrs	r1, r2, #31
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	f7ff b807 	b.w	8008e2e <_svfprintf_r+0x4a6>
 8009e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e24:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e28:	930e      	str	r3, [sp, #56]	; 0x38
 8009e2a:	8011      	strh	r1, [r2, #0]
 8009e2c:	4644      	mov	r4, r8
 8009e2e:	f7fe bdd9 	b.w	80089e4 <_svfprintf_r+0x5c>
 8009e32:	9b08      	ldr	r3, [sp, #32]
 8009e34:	930a      	str	r3, [sp, #40]	; 0x28
 8009e36:	2302      	movs	r3, #2
 8009e38:	a92a      	add	r1, sp, #168	; 0xa8
 8009e3a:	9104      	str	r1, [sp, #16]
 8009e3c:	a925      	add	r1, sp, #148	; 0x94
 8009e3e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009e40:	9103      	str	r1, [sp, #12]
 8009e42:	a923      	add	r1, sp, #140	; 0x8c
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	463a      	mov	r2, r7
 8009e48:	4633      	mov	r3, r6
 8009e4a:	9501      	str	r5, [sp, #4]
 8009e4c:	9102      	str	r1, [sp, #8]
 8009e4e:	4650      	mov	r0, sl
 8009e50:	f000 fda6 	bl	800a9a0 <_dtoa_r>
 8009e54:	9b07      	ldr	r3, [sp, #28]
 8009e56:	2b47      	cmp	r3, #71	; 0x47
 8009e58:	4604      	mov	r4, r0
 8009e5a:	f000 81a3 	beq.w	800a1a4 <_svfprintf_r+0x181c>
 8009e5e:	2b46      	cmp	r3, #70	; 0x46
 8009e60:	4405      	add	r5, r0
 8009e62:	d105      	bne.n	8009e70 <_svfprintf_r+0x14e8>
 8009e64:	7803      	ldrb	r3, [r0, #0]
 8009e66:	2b30      	cmp	r3, #48	; 0x30
 8009e68:	f000 82b8 	beq.w	800a3dc <_svfprintf_r+0x1a54>
 8009e6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009e6e:	441d      	add	r5, r3
 8009e70:	4638      	mov	r0, r7
 8009e72:	4631      	mov	r1, r6
 8009e74:	2200      	movs	r2, #0
 8009e76:	2300      	movs	r3, #0
 8009e78:	f7f7 f854 	bl	8000f24 <__aeabi_dcmpeq>
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	f000 8166 	beq.w	800a14e <_svfprintf_r+0x17c6>
 8009e82:	462b      	mov	r3, r5
 8009e84:	1b1b      	subs	r3, r3, r4
 8009e86:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e88:	9b07      	ldr	r3, [sp, #28]
 8009e8a:	2b47      	cmp	r3, #71	; 0x47
 8009e8c:	f000 814a 	beq.w	800a124 <_svfprintf_r+0x179c>
 8009e90:	9b07      	ldr	r3, [sp, #28]
 8009e92:	2b46      	cmp	r3, #70	; 0x46
 8009e94:	f000 8200 	beq.w	800a298 <_svfprintf_r+0x1910>
 8009e98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009e9a:	9311      	str	r3, [sp, #68]	; 0x44
 8009e9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e9e:	9a07      	ldr	r2, [sp, #28]
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	2a41      	cmp	r2, #65	; 0x41
 8009ea4:	9323      	str	r3, [sp, #140]	; 0x8c
 8009ea6:	f000 8223 	beq.w	800a2f0 <_svfprintf_r+0x1968>
 8009eaa:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8009eae:	2100      	movs	r1, #0
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	bfb8      	it	lt
 8009eb4:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 8009eb6:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 8009eba:	bfba      	itte	lt
 8009ebc:	f1c3 0301 	rsblt	r3, r3, #1
 8009ec0:	222d      	movlt	r2, #45	; 0x2d
 8009ec2:	222b      	movge	r2, #43	; 0x2b
 8009ec4:	2b09      	cmp	r3, #9
 8009ec6:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 8009eca:	f340 824f 	ble.w	800a36c <_svfprintf_r+0x19e4>
 8009ece:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 8009ed2:	4e61      	ldr	r6, [pc, #388]	; (800a058 <_svfprintf_r+0x16d0>)
 8009ed4:	462a      	mov	r2, r5
 8009ed6:	4610      	mov	r0, r2
 8009ed8:	fb86 2103 	smull	r2, r1, r6, r3
 8009edc:	17da      	asrs	r2, r3, #31
 8009ede:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8009ee2:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8009ee6:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 8009eea:	3130      	adds	r1, #48	; 0x30
 8009eec:	f800 1c01 	strb.w	r1, [r0, #-1]
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	2963      	cmp	r1, #99	; 0x63
 8009ef4:	4613      	mov	r3, r2
 8009ef6:	f100 32ff 	add.w	r2, r0, #4294967295
 8009efa:	dcec      	bgt.n	8009ed6 <_svfprintf_r+0x154e>
 8009efc:	3330      	adds	r3, #48	; 0x30
 8009efe:	b2d9      	uxtb	r1, r3
 8009f00:	1e83      	subs	r3, r0, #2
 8009f02:	429d      	cmp	r5, r3
 8009f04:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009f08:	f240 82e9 	bls.w	800a4de <_svfprintf_r+0x1b56>
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 8009f12:	e001      	b.n	8009f18 <_svfprintf_r+0x1590>
 8009f14:	f813 1b01 	ldrb.w	r1, [r3], #1
 8009f18:	f802 1b01 	strb.w	r1, [r2], #1
 8009f1c:	429d      	cmp	r5, r3
 8009f1e:	d1f9      	bne.n	8009f14 <_svfprintf_r+0x158c>
 8009f20:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 8009f24:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 8009f28:	1a1b      	subs	r3, r3, r0
 8009f2a:	4413      	add	r3, r2
 8009f2c:	aa26      	add	r2, sp, #152	; 0x98
 8009f2e:	1a9b      	subs	r3, r3, r2
 8009f30:	931b      	str	r3, [sp, #108]	; 0x6c
 8009f32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f34:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	441a      	add	r2, r3
 8009f3a:	920a      	str	r2, [sp, #40]	; 0x28
 8009f3c:	f340 8249 	ble.w	800a3d2 <_svfprintf_r+0x1a4a>
 8009f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f44:	4413      	add	r3, r2
 8009f46:	930a      	str	r3, [sp, #40]	; 0x28
 8009f48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f50:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 8009f54:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8009f58:	2300      	movs	r3, #0
 8009f5a:	9312      	str	r3, [sp, #72]	; 0x48
 8009f5c:	9207      	str	r2, [sp, #28]
 8009f5e:	9316      	str	r3, [sp, #88]	; 0x58
 8009f60:	9311      	str	r3, [sp, #68]	; 0x44
 8009f62:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	f040 80eb 	bne.w	800a140 <_svfprintf_r+0x17b8>
 8009f6a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009f6e:	9308      	str	r3, [sp, #32]
 8009f70:	f7fe beee 	b.w	8008d50 <_svfprintf_r+0x3c8>
 8009f74:	4620      	mov	r0, r4
 8009f76:	970e      	str	r7, [sp, #56]	; 0x38
 8009f78:	f7f6 fb42 	bl	8000600 <strlen>
 8009f7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009f7e:	9308      	str	r3, [sp, #32]
 8009f80:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 8009f84:	9312      	str	r3, [sp, #72]	; 0x48
 8009f86:	9316      	str	r3, [sp, #88]	; 0x58
 8009f88:	930d      	str	r3, [sp, #52]	; 0x34
 8009f8a:	2373      	movs	r3, #115	; 0x73
 8009f8c:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009f90:	900a      	str	r0, [sp, #40]	; 0x28
 8009f92:	9107      	str	r1, [sp, #28]
 8009f94:	9310      	str	r3, [sp, #64]	; 0x40
 8009f96:	f7fe bedb 	b.w	8008d50 <_svfprintf_r+0x3c8>
 8009f9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009f9c:	aa2c      	add	r2, sp, #176	; 0xb0
 8009f9e:	4650      	mov	r0, sl
 8009fa0:	f002 f9b6 	bl	800c310 <__ssprint_r>
 8009fa4:	f7fe bdf8 	b.w	8008b98 <_svfprintf_r+0x210>
 8009fa8:	1c59      	adds	r1, r3, #1
 8009faa:	4650      	mov	r0, sl
 8009fac:	f7fe fa30 	bl	8008410 <_malloc_r>
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	f000 81b0 	beq.w	800a318 <_svfprintf_r+0x1990>
 8009fb8:	900d      	str	r0, [sp, #52]	; 0x34
 8009fba:	e6cf      	b.n	8009d5c <_svfprintf_r+0x13d4>
 8009fbc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009fbe:	aa2c      	add	r2, sp, #176	; 0xb0
 8009fc0:	4650      	mov	r0, sl
 8009fc2:	f002 f9a5 	bl	800c310 <__ssprint_r>
 8009fc6:	2800      	cmp	r0, #0
 8009fc8:	f47f a949 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009fcc:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009fce:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009fd2:	f7ff ba60 	b.w	8009496 <_svfprintf_r+0xb0e>
 8009fd6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009fd8:	aa2c      	add	r2, sp, #176	; 0xb0
 8009fda:	4650      	mov	r0, sl
 8009fdc:	f002 f998 	bl	800c310 <__ssprint_r>
 8009fe0:	2800      	cmp	r0, #0
 8009fe2:	f47f a93c 	bne.w	800925e <_svfprintf_r+0x8d6>
 8009fe6:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009fea:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8009fec:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009ff0:	e63d      	b.n	8009c6e <_svfprintf_r+0x12e6>
 8009ff2:	2306      	movs	r3, #6
 8009ff4:	9308      	str	r3, [sp, #32]
 8009ff6:	f7ff bba0 	b.w	800973a <_svfprintf_r+0xdb2>
 8009ffa:	9b08      	ldr	r3, [sp, #32]
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	930a      	str	r3, [sp, #40]	; 0x28
 800a000:	2302      	movs	r3, #2
 800a002:	e719      	b.n	8009e38 <_svfprintf_r+0x14b0>
 800a004:	9b08      	ldr	r3, [sp, #32]
 800a006:	930a      	str	r3, [sp, #40]	; 0x28
 800a008:	2303      	movs	r3, #3
 800a00a:	e715      	b.n	8009e38 <_svfprintf_r+0x14b0>
 800a00c:	4638      	mov	r0, r7
 800a00e:	4631      	mov	r1, r6
 800a010:	aa23      	add	r2, sp, #140	; 0x8c
 800a012:	f000 fbf9 	bl	800a808 <frexp>
 800a016:	2200      	movs	r2, #0
 800a018:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a01c:	f7f6 fd1a 	bl	8000a54 <__aeabi_dmul>
 800a020:	2200      	movs	r2, #0
 800a022:	2300      	movs	r3, #0
 800a024:	4606      	mov	r6, r0
 800a026:	460f      	mov	r7, r1
 800a028:	f7f6 ff7c 	bl	8000f24 <__aeabi_dcmpeq>
 800a02c:	b108      	cbz	r0, 800a032 <_svfprintf_r+0x16aa>
 800a02e:	2301      	movs	r3, #1
 800a030:	9323      	str	r3, [sp, #140]	; 0x8c
 800a032:	4b0a      	ldr	r3, [pc, #40]	; (800a05c <_svfprintf_r+0x16d4>)
 800a034:	930a      	str	r3, [sp, #40]	; 0x28
 800a036:	9b08      	ldr	r3, [sp, #32]
 800a038:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a03c:	3b01      	subs	r3, #1
 800a03e:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800a042:	4625      	mov	r5, r4
 800a044:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800a048:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800a04c:	4698      	mov	r8, r3
 800a04e:	941f      	str	r4, [sp, #124]	; 0x7c
 800a050:	e00d      	b.n	800a06e <_svfprintf_r+0x16e6>
 800a052:	bf00      	nop
 800a054:	cccccccd 	.word	0xcccccccd
 800a058:	66666667 	.word	0x66666667
 800a05c:	0800ec10 	.word	0x0800ec10
 800a060:	2200      	movs	r2, #0
 800a062:	2300      	movs	r3, #0
 800a064:	f108 38ff 	add.w	r8, r8, #4294967295
 800a068:	f7f6 ff5c 	bl	8000f24 <__aeabi_dcmpeq>
 800a06c:	b9e8      	cbnz	r0, 800a0aa <_svfprintf_r+0x1722>
 800a06e:	4bae      	ldr	r3, [pc, #696]	; (800a328 <_svfprintf_r+0x19a0>)
 800a070:	2200      	movs	r2, #0
 800a072:	4630      	mov	r0, r6
 800a074:	4639      	mov	r1, r7
 800a076:	f7f6 fced 	bl	8000a54 <__aeabi_dmul>
 800a07a:	460f      	mov	r7, r1
 800a07c:	4606      	mov	r6, r0
 800a07e:	f7f6 ff99 	bl	8000fb4 <__aeabi_d2iz>
 800a082:	4604      	mov	r4, r0
 800a084:	f7f6 fc7c 	bl	8000980 <__aeabi_i2d>
 800a088:	460b      	mov	r3, r1
 800a08a:	4602      	mov	r2, r0
 800a08c:	4639      	mov	r1, r7
 800a08e:	4630      	mov	r0, r6
 800a090:	f7f6 fb28 	bl	80006e4 <__aeabi_dsub>
 800a094:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800a098:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a09c:	46aa      	mov	sl, r5
 800a09e:	46c1      	mov	r9, r8
 800a0a0:	f805 3b01 	strb.w	r3, [r5], #1
 800a0a4:	4606      	mov	r6, r0
 800a0a6:	460f      	mov	r7, r1
 800a0a8:	d1da      	bne.n	800a060 <_svfprintf_r+0x16d8>
 800a0aa:	4ba0      	ldr	r3, [pc, #640]	; (800a32c <_svfprintf_r+0x19a4>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	4630      	mov	r0, r6
 800a0b0:	4639      	mov	r1, r7
 800a0b2:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800a0b6:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800a0ba:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800a0be:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800a0c2:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800a0c6:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800a0c8:	f7f6 ff54 	bl	8000f74 <__aeabi_dcmpgt>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	f040 8131 	bne.w	800a334 <_svfprintf_r+0x19ac>
 800a0d2:	4b96      	ldr	r3, [pc, #600]	; (800a32c <_svfprintf_r+0x19a4>)
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	4639      	mov	r1, r7
 800a0d8:	2200      	movs	r2, #0
 800a0da:	f7f6 ff23 	bl	8000f24 <__aeabi_dcmpeq>
 800a0de:	b118      	cbz	r0, 800a0e8 <_svfprintf_r+0x1760>
 800a0e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0e2:	07de      	lsls	r6, r3, #31
 800a0e4:	f100 8126 	bmi.w	800a334 <_svfprintf_r+0x19ac>
 800a0e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	db07      	blt.n	800a0fe <_svfprintf_r+0x1776>
 800a0ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	442b      	add	r3, r5
 800a0f4:	2230      	movs	r2, #48	; 0x30
 800a0f6:	f805 2b01 	strb.w	r2, [r5], #1
 800a0fa:	42ab      	cmp	r3, r5
 800a0fc:	d1fb      	bne.n	800a0f6 <_svfprintf_r+0x176e>
 800a0fe:	1b2b      	subs	r3, r5, r4
 800a100:	9313      	str	r3, [sp, #76]	; 0x4c
 800a102:	e6c1      	b.n	8009e88 <_svfprintf_r+0x1500>
 800a104:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800a106:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a108:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800a10c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800a110:	971a      	str	r7, [sp, #104]	; 0x68
 800a112:	18e3      	adds	r3, r4, r3
 800a114:	429d      	cmp	r5, r3
 800a116:	bf28      	it	cs
 800a118:	461d      	movcs	r5, r3
 800a11a:	4691      	mov	r9, r2
 800a11c:	460e      	mov	r6, r1
 800a11e:	950a      	str	r5, [sp, #40]	; 0x28
 800a120:	f7ff b9c0 	b.w	80094a4 <_svfprintf_r+0xb1c>
 800a124:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a126:	9311      	str	r3, [sp, #68]	; 0x44
 800a128:	1cdd      	adds	r5, r3, #3
 800a12a:	db02      	blt.n	800a132 <_svfprintf_r+0x17aa>
 800a12c:	9a08      	ldr	r2, [sp, #32]
 800a12e:	4293      	cmp	r3, r2
 800a130:	dd19      	ble.n	800a166 <_svfprintf_r+0x17de>
 800a132:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a134:	3b02      	subs	r3, #2
 800a136:	9310      	str	r3, [sp, #64]	; 0x40
 800a138:	f023 0320 	bic.w	r3, r3, #32
 800a13c:	9307      	str	r3, [sp, #28]
 800a13e:	e6ad      	b.n	8009e9c <_svfprintf_r+0x1514>
 800a140:	222d      	movs	r2, #45	; 0x2d
 800a142:	2300      	movs	r3, #0
 800a144:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800a148:	9308      	str	r3, [sp, #32]
 800a14a:	f7fe be04 	b.w	8008d56 <_svfprintf_r+0x3ce>
 800a14e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a150:	42ab      	cmp	r3, r5
 800a152:	f4bf ae97 	bcs.w	8009e84 <_svfprintf_r+0x14fc>
 800a156:	2130      	movs	r1, #48	; 0x30
 800a158:	1c5a      	adds	r2, r3, #1
 800a15a:	922a      	str	r2, [sp, #168]	; 0xa8
 800a15c:	7019      	strb	r1, [r3, #0]
 800a15e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a160:	429d      	cmp	r5, r3
 800a162:	d8f9      	bhi.n	800a158 <_svfprintf_r+0x17d0>
 800a164:	e68e      	b.n	8009e84 <_svfprintf_r+0x14fc>
 800a166:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a168:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a16a:	4293      	cmp	r3, r2
 800a16c:	f2c0 80c5 	blt.w	800a2fa <_svfprintf_r+0x1972>
 800a170:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a172:	f013 0f01 	tst.w	r3, #1
 800a176:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a178:	f000 814d 	beq.w	800a416 <_svfprintf_r+0x1a8e>
 800a17c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a17e:	4413      	add	r3, r2
 800a180:	930a      	str	r3, [sp, #40]	; 0x28
 800a182:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a184:	0559      	lsls	r1, r3, #21
 800a186:	d503      	bpl.n	800a190 <_svfprintf_r+0x1808>
 800a188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f300 8156 	bgt.w	800a43c <_svfprintf_r+0x1ab4>
 800a190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a192:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a196:	9307      	str	r3, [sp, #28]
 800a198:	2367      	movs	r3, #103	; 0x67
 800a19a:	9310      	str	r3, [sp, #64]	; 0x40
 800a19c:	2300      	movs	r3, #0
 800a19e:	9312      	str	r3, [sp, #72]	; 0x48
 800a1a0:	9316      	str	r3, [sp, #88]	; 0x58
 800a1a2:	e6de      	b.n	8009f62 <_svfprintf_r+0x15da>
 800a1a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1a6:	07db      	lsls	r3, r3, #31
 800a1a8:	f100 809f 	bmi.w	800a2ea <_svfprintf_r+0x1962>
 800a1ac:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a1ae:	e669      	b.n	8009e84 <_svfprintf_r+0x14fc>
 800a1b0:	aa2c      	add	r2, sp, #176	; 0xb0
 800a1b2:	4641      	mov	r1, r8
 800a1b4:	4650      	mov	r0, sl
 800a1b6:	f002 f8ab 	bl	800c310 <__ssprint_r>
 800a1ba:	2800      	cmp	r0, #0
 800a1bc:	f47f a84f 	bne.w	800925e <_svfprintf_r+0x8d6>
 800a1c0:	7838      	ldrb	r0, [r7, #0]
 800a1c2:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800a1c4:	aa2f      	add	r2, sp, #188	; 0xbc
 800a1c6:	4405      	add	r5, r0
 800a1c8:	f7ff bbc1 	b.w	800994e <_svfprintf_r+0xfc6>
 800a1cc:	2378      	movs	r3, #120	; 0x78
 800a1ce:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800a1d2:	2330      	movs	r3, #48	; 0x30
 800a1d4:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800a1d8:	f04b 0302 	orr.w	r3, fp, #2
 800a1dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1de:	9b08      	ldr	r3, [sp, #32]
 800a1e0:	2b63      	cmp	r3, #99	; 0x63
 800a1e2:	f300 80ed 	bgt.w	800a3c0 <_svfprintf_r+0x1a38>
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	930d      	str	r3, [sp, #52]	; 0x34
 800a1ea:	ac3f      	add	r4, sp, #252	; 0xfc
 800a1ec:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800a1f8:	db67      	blt.n	800a2ca <_svfprintf_r+0x1942>
 800a1fa:	461e      	mov	r6, r3
 800a1fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1fe:	f023 0320 	bic.w	r3, r3, #32
 800a202:	9307      	str	r3, [sp, #28]
 800a204:	2300      	movs	r3, #0
 800a206:	460f      	mov	r7, r1
 800a208:	931e      	str	r3, [sp, #120]	; 0x78
 800a20a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a20c:	2b61      	cmp	r3, #97	; 0x61
 800a20e:	f47f aaa4 	bne.w	800975a <_svfprintf_r+0xdd2>
 800a212:	4638      	mov	r0, r7
 800a214:	4631      	mov	r1, r6
 800a216:	aa23      	add	r2, sp, #140	; 0x8c
 800a218:	f000 faf6 	bl	800a808 <frexp>
 800a21c:	2200      	movs	r2, #0
 800a21e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a222:	f7f6 fc17 	bl	8000a54 <__aeabi_dmul>
 800a226:	2200      	movs	r2, #0
 800a228:	2300      	movs	r3, #0
 800a22a:	4606      	mov	r6, r0
 800a22c:	460f      	mov	r7, r1
 800a22e:	f7f6 fe79 	bl	8000f24 <__aeabi_dcmpeq>
 800a232:	b108      	cbz	r0, 800a238 <_svfprintf_r+0x18b0>
 800a234:	2301      	movs	r3, #1
 800a236:	9323      	str	r3, [sp, #140]	; 0x8c
 800a238:	4b3d      	ldr	r3, [pc, #244]	; (800a330 <_svfprintf_r+0x19a8>)
 800a23a:	930a      	str	r3, [sp, #40]	; 0x28
 800a23c:	e6fb      	b.n	800a036 <_svfprintf_r+0x16ae>
 800a23e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a240:	aa2c      	add	r2, sp, #176	; 0xb0
 800a242:	4650      	mov	r0, sl
 800a244:	f002 f864 	bl	800c310 <__ssprint_r>
 800a248:	2800      	cmp	r0, #0
 800a24a:	f47f a808 	bne.w	800925e <_svfprintf_r+0x8d6>
 800a24e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a250:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a254:	f7ff b918 	b.w	8009488 <_svfprintf_r+0xb00>
 800a258:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a25a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a25c:	4650      	mov	r0, sl
 800a25e:	f002 f857 	bl	800c310 <__ssprint_r>
 800a262:	2800      	cmp	r0, #0
 800a264:	f47e affb 	bne.w	800925e <_svfprintf_r+0x8d6>
 800a268:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a26a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a26c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a270:	f7ff b92e 	b.w	80094d0 <_svfprintf_r+0xb48>
 800a274:	2358      	movs	r3, #88	; 0x58
 800a276:	e7aa      	b.n	800a1ce <_svfprintf_r+0x1846>
 800a278:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a27a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a27c:	4650      	mov	r0, sl
 800a27e:	f002 f847 	bl	800c310 <__ssprint_r>
 800a282:	2800      	cmp	r0, #0
 800a284:	f47e afeb 	bne.w	800925e <_svfprintf_r+0x8d6>
 800a288:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800a28a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a28c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a28e:	1b1c      	subs	r4, r3, r4
 800a290:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a294:	f7ff b934 	b.w	8009500 <_svfprintf_r+0xb78>
 800a298:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a29a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a29c:	9211      	str	r2, [sp, #68]	; 0x44
 800a29e:	2a00      	cmp	r2, #0
 800a2a0:	f003 0301 	and.w	r3, r3, #1
 800a2a4:	f340 8108 	ble.w	800a4b8 <_svfprintf_r+0x1b30>
 800a2a8:	9908      	ldr	r1, [sp, #32]
 800a2aa:	430b      	orrs	r3, r1
 800a2ac:	f040 80fd 	bne.w	800a4aa <_svfprintf_r+0x1b22>
 800a2b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2b2:	930a      	str	r3, [sp, #40]	; 0x28
 800a2b4:	2366      	movs	r3, #102	; 0x66
 800a2b6:	9310      	str	r3, [sp, #64]	; 0x40
 800a2b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2ba:	055a      	lsls	r2, r3, #21
 800a2bc:	f100 80c0 	bmi.w	800a440 <_svfprintf_r+0x1ab8>
 800a2c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a2c6:	9307      	str	r3, [sp, #28]
 800a2c8:	e768      	b.n	800a19c <_svfprintf_r+0x1814>
 800a2ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2cc:	f023 0320 	bic.w	r3, r3, #32
 800a2d0:	9307      	str	r3, [sp, #28]
 800a2d2:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a2d6:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800a2da:	232d      	movs	r3, #45	; 0x2d
 800a2dc:	4617      	mov	r7, r2
 800a2de:	931e      	str	r3, [sp, #120]	; 0x78
 800a2e0:	e793      	b.n	800a20a <_svfprintf_r+0x1882>
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	9208      	str	r2, [sp, #32]
 800a2e6:	f7fe bbaa 	b.w	8008a3e <_svfprintf_r+0xb6>
 800a2ea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a2ec:	4425      	add	r5, r4
 800a2ee:	e5bf      	b.n	8009e70 <_svfprintf_r+0x14e8>
 800a2f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a2f2:	320f      	adds	r2, #15
 800a2f4:	b2d2      	uxtb	r2, r2
 800a2f6:	2101      	movs	r1, #1
 800a2f8:	e5da      	b.n	8009eb0 <_svfprintf_r+0x1528>
 800a2fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a2fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a2fe:	189a      	adds	r2, r3, r2
 800a300:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a302:	920a      	str	r2, [sp, #40]	; 0x28
 800a304:	2b00      	cmp	r3, #0
 800a306:	f340 808f 	ble.w	800a428 <_svfprintf_r+0x1aa0>
 800a30a:	2367      	movs	r3, #103	; 0x67
 800a30c:	9310      	str	r3, [sp, #64]	; 0x40
 800a30e:	e7d3      	b.n	800a2b8 <_svfprintf_r+0x1930>
 800a310:	469b      	mov	fp, r3
 800a312:	2300      	movs	r3, #0
 800a314:	930d      	str	r3, [sp, #52]	; 0x34
 800a316:	e7dc      	b.n	800a2d2 <_svfprintf_r+0x194a>
 800a318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a31a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800a31e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a322:	8193      	strh	r3, [r2, #12]
 800a324:	f7fe bc3b 	b.w	8008b9e <_svfprintf_r+0x216>
 800a328:	40300000 	.word	0x40300000
 800a32c:	3fe00000 	.word	0x3fe00000
 800a330:	0800ebfc 	.word	0x0800ebfc
 800a334:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a338:	932a      	str	r3, [sp, #168]	; 0xa8
 800a33a:	7bd1      	ldrb	r1, [r2, #15]
 800a33c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a340:	428b      	cmp	r3, r1
 800a342:	462a      	mov	r2, r5
 800a344:	d109      	bne.n	800a35a <_svfprintf_r+0x19d2>
 800a346:	2030      	movs	r0, #48	; 0x30
 800a348:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a34c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a34e:	1e53      	subs	r3, r2, #1
 800a350:	932a      	str	r3, [sp, #168]	; 0xa8
 800a352:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800a356:	4299      	cmp	r1, r3
 800a358:	d0f6      	beq.n	800a348 <_svfprintf_r+0x19c0>
 800a35a:	2b39      	cmp	r3, #57	; 0x39
 800a35c:	bf0b      	itete	eq
 800a35e:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800a360:	3301      	addne	r3, #1
 800a362:	7a9b      	ldrbeq	r3, [r3, #10]
 800a364:	b2db      	uxtbne	r3, r3
 800a366:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a36a:	e6c8      	b.n	800a0fe <_svfprintf_r+0x1776>
 800a36c:	2900      	cmp	r1, #0
 800a36e:	f040 808c 	bne.w	800a48a <_svfprintf_r+0x1b02>
 800a372:	2230      	movs	r2, #48	; 0x30
 800a374:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800a378:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800a37c:	3330      	adds	r3, #48	; 0x30
 800a37e:	f802 3b01 	strb.w	r3, [r2], #1
 800a382:	ab26      	add	r3, sp, #152	; 0x98
 800a384:	1ad3      	subs	r3, r2, r3
 800a386:	931b      	str	r3, [sp, #108]	; 0x6c
 800a388:	e5d3      	b.n	8009f32 <_svfprintf_r+0x15aa>
 800a38a:	464c      	mov	r4, r9
 800a38c:	4689      	mov	r9, r1
 800a38e:	3301      	adds	r3, #1
 800a390:	443a      	add	r2, r7
 800a392:	2b07      	cmp	r3, #7
 800a394:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a398:	f8c9 5000 	str.w	r5, [r9]
 800a39c:	f8c9 7004 	str.w	r7, [r9, #4]
 800a3a0:	f77f abab 	ble.w	8009afa <_svfprintf_r+0x1172>
 800a3a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a3a6:	aa2c      	add	r2, sp, #176	; 0xb0
 800a3a8:	4650      	mov	r0, sl
 800a3aa:	f001 ffb1 	bl	800c310 <__ssprint_r>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	f47e af55 	bne.w	800925e <_svfprintf_r+0x8d6>
 800a3b4:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a3b8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a3bc:	f7ff bb9f 	b.w	8009afe <_svfprintf_r+0x1176>
 800a3c0:	1c59      	adds	r1, r3, #1
 800a3c2:	4650      	mov	r0, sl
 800a3c4:	f7fe f824 	bl	8008410 <_malloc_r>
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	2800      	cmp	r0, #0
 800a3cc:	d0a4      	beq.n	800a318 <_svfprintf_r+0x1990>
 800a3ce:	900d      	str	r0, [sp, #52]	; 0x34
 800a3d0:	e70c      	b.n	800a1ec <_svfprintf_r+0x1864>
 800a3d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3d4:	07d8      	lsls	r0, r3, #31
 800a3d6:	f57f adb7 	bpl.w	8009f48 <_svfprintf_r+0x15c0>
 800a3da:	e5b1      	b.n	8009f40 <_svfprintf_r+0x15b8>
 800a3dc:	4638      	mov	r0, r7
 800a3de:	4631      	mov	r1, r6
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	f7f6 fd9e 	bl	8000f24 <__aeabi_dcmpeq>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	f47f ad3f 	bne.w	8009e6c <_svfprintf_r+0x14e4>
 800a3ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3f0:	f1c3 0301 	rsb	r3, r3, #1
 800a3f4:	9323      	str	r3, [sp, #140]	; 0x8c
 800a3f6:	e53a      	b.n	8009e6e <_svfprintf_r+0x14e6>
 800a3f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3fa:	4c4a      	ldr	r4, [pc, #296]	; (800a524 <_svfprintf_r+0x1b9c>)
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	bfb4      	ite	lt
 800a400:	222d      	movlt	r2, #45	; 0x2d
 800a402:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800a406:	4b48      	ldr	r3, [pc, #288]	; (800a528 <_svfprintf_r+0x1ba0>)
 800a408:	bfb8      	it	lt
 800a40a:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800a40e:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800a412:	f7fe bc90 	b.w	8008d36 <_svfprintf_r+0x3ae>
 800a416:	930a      	str	r3, [sp, #40]	; 0x28
 800a418:	e6b3      	b.n	800a182 <_svfprintf_r+0x17fa>
 800a41a:	9b08      	ldr	r3, [sp, #32]
 800a41c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a420:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800a424:	930a      	str	r3, [sp, #40]	; 0x28
 800a426:	e490      	b.n	8009d4a <_svfprintf_r+0x13c2>
 800a428:	f1c3 0301 	rsb	r3, r3, #1
 800a42c:	441a      	add	r2, r3
 800a42e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a432:	9307      	str	r3, [sp, #28]
 800a434:	2367      	movs	r3, #103	; 0x67
 800a436:	920a      	str	r2, [sp, #40]	; 0x28
 800a438:	9310      	str	r3, [sp, #64]	; 0x40
 800a43a:	e6af      	b.n	800a19c <_svfprintf_r+0x1814>
 800a43c:	2367      	movs	r3, #103	; 0x67
 800a43e:	9310      	str	r3, [sp, #64]	; 0x40
 800a440:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a442:	780b      	ldrb	r3, [r1, #0]
 800a444:	2bff      	cmp	r3, #255	; 0xff
 800a446:	d059      	beq.n	800a4fc <_svfprintf_r+0x1b74>
 800a448:	2500      	movs	r5, #0
 800a44a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a44c:	4628      	mov	r0, r5
 800a44e:	e003      	b.n	800a458 <_svfprintf_r+0x1ad0>
 800a450:	3001      	adds	r0, #1
 800a452:	3101      	adds	r1, #1
 800a454:	2bff      	cmp	r3, #255	; 0xff
 800a456:	d008      	beq.n	800a46a <_svfprintf_r+0x1ae2>
 800a458:	4293      	cmp	r3, r2
 800a45a:	da06      	bge.n	800a46a <_svfprintf_r+0x1ae2>
 800a45c:	1ad2      	subs	r2, r2, r3
 800a45e:	784b      	ldrb	r3, [r1, #1]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d1f5      	bne.n	800a450 <_svfprintf_r+0x1ac8>
 800a464:	780b      	ldrb	r3, [r1, #0]
 800a466:	3501      	adds	r5, #1
 800a468:	e7f4      	b.n	800a454 <_svfprintf_r+0x1acc>
 800a46a:	9211      	str	r2, [sp, #68]	; 0x44
 800a46c:	911a      	str	r1, [sp, #104]	; 0x68
 800a46e:	9016      	str	r0, [sp, #88]	; 0x58
 800a470:	9512      	str	r5, [sp, #72]	; 0x48
 800a472:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a474:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a476:	991d      	ldr	r1, [sp, #116]	; 0x74
 800a478:	4413      	add	r3, r2
 800a47a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a47c:	fb01 2303 	mla	r3, r1, r3, r2
 800a480:	930a      	str	r3, [sp, #40]	; 0x28
 800a482:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a486:	9307      	str	r3, [sp, #28]
 800a488:	e56b      	b.n	8009f62 <_svfprintf_r+0x15da>
 800a48a:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800a48e:	e775      	b.n	800a37c <_svfprintf_r+0x19f4>
 800a490:	9b08      	ldr	r3, [sp, #32]
 800a492:	9307      	str	r3, [sp, #28]
 800a494:	930a      	str	r3, [sp, #40]	; 0x28
 800a496:	2373      	movs	r3, #115	; 0x73
 800a498:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a49c:	970e      	str	r7, [sp, #56]	; 0x38
 800a49e:	9008      	str	r0, [sp, #32]
 800a4a0:	9012      	str	r0, [sp, #72]	; 0x48
 800a4a2:	9016      	str	r0, [sp, #88]	; 0x58
 800a4a4:	9310      	str	r3, [sp, #64]	; 0x40
 800a4a6:	f7fe bc53 	b.w	8008d50 <_svfprintf_r+0x3c8>
 800a4aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4ac:	18d5      	adds	r5, r2, r3
 800a4ae:	4429      	add	r1, r5
 800a4b0:	2366      	movs	r3, #102	; 0x66
 800a4b2:	910a      	str	r1, [sp, #40]	; 0x28
 800a4b4:	9310      	str	r3, [sp, #64]	; 0x40
 800a4b6:	e6ff      	b.n	800a2b8 <_svfprintf_r+0x1930>
 800a4b8:	9a08      	ldr	r2, [sp, #32]
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	d105      	bne.n	800a4ca <_svfprintf_r+0x1b42>
 800a4be:	2301      	movs	r3, #1
 800a4c0:	2266      	movs	r2, #102	; 0x66
 800a4c2:	9307      	str	r3, [sp, #28]
 800a4c4:	9210      	str	r2, [sp, #64]	; 0x40
 800a4c6:	930a      	str	r3, [sp, #40]	; 0x28
 800a4c8:	e668      	b.n	800a19c <_svfprintf_r+0x1814>
 800a4ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4cc:	1c5d      	adds	r5, r3, #1
 800a4ce:	442a      	add	r2, r5
 800a4d0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a4d4:	9307      	str	r3, [sp, #28]
 800a4d6:	2366      	movs	r3, #102	; 0x66
 800a4d8:	920a      	str	r2, [sp, #40]	; 0x28
 800a4da:	9310      	str	r3, [sp, #64]	; 0x40
 800a4dc:	e65e      	b.n	800a19c <_svfprintf_r+0x1814>
 800a4de:	2302      	movs	r3, #2
 800a4e0:	931b      	str	r3, [sp, #108]	; 0x6c
 800a4e2:	e526      	b.n	8009f32 <_svfprintf_r+0x15aa>
 800a4e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4e6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a4ea:	4688      	mov	r8, r1
 800a4ec:	f852 1b04 	ldr.w	r1, [r2], #4
 800a4f0:	920e      	str	r2, [sp, #56]	; 0x38
 800a4f2:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800a4f6:	9108      	str	r1, [sp, #32]
 800a4f8:	f7fe ba9f 	b.w	8008a3a <_svfprintf_r+0xb2>
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	9312      	str	r3, [sp, #72]	; 0x48
 800a500:	9316      	str	r3, [sp, #88]	; 0x58
 800a502:	e7b6      	b.n	800a472 <_svfprintf_r+0x1aea>
 800a504:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a506:	8993      	ldrh	r3, [r2, #12]
 800a508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a50c:	8193      	strh	r3, [r2, #12]
 800a50e:	f7fe bea6 	b.w	800925e <_svfprintf_r+0x8d6>
 800a512:	230c      	movs	r3, #12
 800a514:	f8ca 3000 	str.w	r3, [sl]
 800a518:	f04f 33ff 	mov.w	r3, #4294967295
 800a51c:	9309      	str	r3, [sp, #36]	; 0x24
 800a51e:	f7fe bb45 	b.w	8008bac <_svfprintf_r+0x224>
 800a522:	bf00      	nop
 800a524:	0800ebf4 	.word	0x0800ebf4
 800a528:	0800ebf8 	.word	0x0800ebf8

0800a52c <stdio_exit_handler>:
 800a52c:	4a02      	ldr	r2, [pc, #8]	; (800a538 <stdio_exit_handler+0xc>)
 800a52e:	4903      	ldr	r1, [pc, #12]	; (800a53c <stdio_exit_handler+0x10>)
 800a530:	4803      	ldr	r0, [pc, #12]	; (800a540 <stdio_exit_handler+0x14>)
 800a532:	f000 b8bb 	b.w	800a6ac <_fwalk_sglue>
 800a536:	bf00      	nop
 800a538:	24000534 	.word	0x24000534
 800a53c:	0800c411 	.word	0x0800c411
 800a540:	24000000 	.word	0x24000000

0800a544 <cleanup_stdio>:
 800a544:	4b0c      	ldr	r3, [pc, #48]	; (800a578 <cleanup_stdio+0x34>)
 800a546:	6841      	ldr	r1, [r0, #4]
 800a548:	4299      	cmp	r1, r3
 800a54a:	b510      	push	{r4, lr}
 800a54c:	4604      	mov	r4, r0
 800a54e:	d001      	beq.n	800a554 <cleanup_stdio+0x10>
 800a550:	f001 ff5e 	bl	800c410 <_fclose_r>
 800a554:	68a1      	ldr	r1, [r4, #8]
 800a556:	4b09      	ldr	r3, [pc, #36]	; (800a57c <cleanup_stdio+0x38>)
 800a558:	4299      	cmp	r1, r3
 800a55a:	d002      	beq.n	800a562 <cleanup_stdio+0x1e>
 800a55c:	4620      	mov	r0, r4
 800a55e:	f001 ff57 	bl	800c410 <_fclose_r>
 800a562:	68e1      	ldr	r1, [r4, #12]
 800a564:	4b06      	ldr	r3, [pc, #24]	; (800a580 <cleanup_stdio+0x3c>)
 800a566:	4299      	cmp	r1, r3
 800a568:	d004      	beq.n	800a574 <cleanup_stdio+0x30>
 800a56a:	4620      	mov	r0, r4
 800a56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a570:	f001 bf4e 	b.w	800c410 <_fclose_r>
 800a574:	bd10      	pop	{r4, pc}
 800a576:	bf00      	nop
 800a578:	240017e8 	.word	0x240017e8
 800a57c:	24001850 	.word	0x24001850
 800a580:	240018b8 	.word	0x240018b8

0800a584 <global_stdio_init.part.0>:
 800a584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a588:	4c2a      	ldr	r4, [pc, #168]	; (800a634 <global_stdio_init.part.0+0xb0>)
 800a58a:	4b2b      	ldr	r3, [pc, #172]	; (800a638 <global_stdio_init.part.0+0xb4>)
 800a58c:	482b      	ldr	r0, [pc, #172]	; (800a63c <global_stdio_init.part.0+0xb8>)
 800a58e:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800a640 <global_stdio_init.part.0+0xbc>
 800a592:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800a644 <global_stdio_init.part.0+0xc0>
 800a596:	4f2c      	ldr	r7, [pc, #176]	; (800a648 <global_stdio_init.part.0+0xc4>)
 800a598:	6018      	str	r0, [r3, #0]
 800a59a:	2500      	movs	r5, #0
 800a59c:	2304      	movs	r3, #4
 800a59e:	2208      	movs	r2, #8
 800a5a0:	4629      	mov	r1, r5
 800a5a2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a5a6:	4e29      	ldr	r6, [pc, #164]	; (800a64c <global_stdio_init.part.0+0xc8>)
 800a5a8:	6665      	str	r5, [r4, #100]	; 0x64
 800a5aa:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800a5ae:	e9c4 5500 	strd	r5, r5, [r4]
 800a5b2:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a5b6:	61a5      	str	r5, [r4, #24]
 800a5b8:	f7fd fe92 	bl	80082e0 <memset>
 800a5bc:	4b24      	ldr	r3, [pc, #144]	; (800a650 <global_stdio_init.part.0+0xcc>)
 800a5be:	6763      	str	r3, [r4, #116]	; 0x74
 800a5c0:	2208      	movs	r2, #8
 800a5c2:	4629      	mov	r1, r5
 800a5c4:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800a5c8:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800a5cc:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800a5d0:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800a5d4:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800a5d8:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800a5dc:	6725      	str	r5, [r4, #112]	; 0x70
 800a5de:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800a5e2:	62e6      	str	r6, [r4, #44]	; 0x2c
 800a5e4:	f7fd fe7c 	bl	80082e0 <memset>
 800a5e8:	4b1a      	ldr	r3, [pc, #104]	; (800a654 <global_stdio_init.part.0+0xd0>)
 800a5ea:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800a5f4:	2208      	movs	r2, #8
 800a5f6:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800a5fa:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800a5fe:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800a602:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800a606:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800a60a:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800a60e:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800a612:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800a616:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800a61a:	f7fd fe61 	bl	80082e0 <memset>
 800a61e:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800a622:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800a626:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800a62a:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800a62e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a632:	bf00      	nop
 800a634:	240017e8 	.word	0x240017e8
 800a638:	24001920 	.word	0x24001920
 800a63c:	0800a52d 	.word	0x0800a52d
 800a640:	0800a6f5 	.word	0x0800a6f5
 800a644:	0800a719 	.word	0x0800a719
 800a648:	0800a759 	.word	0x0800a759
 800a64c:	0800a779 	.word	0x0800a779
 800a650:	00010009 	.word	0x00010009
 800a654:	00020012 	.word	0x00020012

0800a658 <__sinit>:
 800a658:	b510      	push	{r4, lr}
 800a65a:	4604      	mov	r4, r0
 800a65c:	480a      	ldr	r0, [pc, #40]	; (800a688 <__sinit+0x30>)
 800a65e:	f000 f8cf 	bl	800a800 <__retarget_lock_acquire_recursive>
 800a662:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a664:	b923      	cbnz	r3, 800a670 <__sinit+0x18>
 800a666:	4b09      	ldr	r3, [pc, #36]	; (800a68c <__sinit+0x34>)
 800a668:	4a09      	ldr	r2, [pc, #36]	; (800a690 <__sinit+0x38>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	6362      	str	r2, [r4, #52]	; 0x34
 800a66e:	b123      	cbz	r3, 800a67a <__sinit+0x22>
 800a670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a674:	4804      	ldr	r0, [pc, #16]	; (800a688 <__sinit+0x30>)
 800a676:	f000 b8c5 	b.w	800a804 <__retarget_lock_release_recursive>
 800a67a:	f7ff ff83 	bl	800a584 <global_stdio_init.part.0>
 800a67e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a682:	4801      	ldr	r0, [pc, #4]	; (800a688 <__sinit+0x30>)
 800a684:	f000 b8be 	b.w	800a804 <__retarget_lock_release_recursive>
 800a688:	2400192c 	.word	0x2400192c
 800a68c:	24001920 	.word	0x24001920
 800a690:	0800a545 	.word	0x0800a545

0800a694 <__sfp_lock_acquire>:
 800a694:	4801      	ldr	r0, [pc, #4]	; (800a69c <__sfp_lock_acquire+0x8>)
 800a696:	f000 b8b3 	b.w	800a800 <__retarget_lock_acquire_recursive>
 800a69a:	bf00      	nop
 800a69c:	2400192c 	.word	0x2400192c

0800a6a0 <__sfp_lock_release>:
 800a6a0:	4801      	ldr	r0, [pc, #4]	; (800a6a8 <__sfp_lock_release+0x8>)
 800a6a2:	f000 b8af 	b.w	800a804 <__retarget_lock_release_recursive>
 800a6a6:	bf00      	nop
 800a6a8:	2400192c 	.word	0x2400192c

0800a6ac <_fwalk_sglue>:
 800a6ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6b0:	4680      	mov	r8, r0
 800a6b2:	460f      	mov	r7, r1
 800a6b4:	4616      	mov	r6, r2
 800a6b6:	f04f 0900 	mov.w	r9, #0
 800a6ba:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800a6be:	3d01      	subs	r5, #1
 800a6c0:	d411      	bmi.n	800a6e6 <_fwalk_sglue+0x3a>
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	f105 35ff 	add.w	r5, r5, #4294967295
 800a6ca:	d908      	bls.n	800a6de <_fwalk_sglue+0x32>
 800a6cc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	d003      	beq.n	800a6de <_fwalk_sglue+0x32>
 800a6d6:	4640      	mov	r0, r8
 800a6d8:	47b8      	blx	r7
 800a6da:	ea49 0900 	orr.w	r9, r9, r0
 800a6de:	1c6b      	adds	r3, r5, #1
 800a6e0:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800a6e4:	d1ed      	bne.n	800a6c2 <_fwalk_sglue+0x16>
 800a6e6:	6836      	ldr	r6, [r6, #0]
 800a6e8:	2e00      	cmp	r6, #0
 800a6ea:	d1e6      	bne.n	800a6ba <_fwalk_sglue+0xe>
 800a6ec:	4648      	mov	r0, r9
 800a6ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6f2:	bf00      	nop

0800a6f4 <__sread>:
 800a6f4:	b510      	push	{r4, lr}
 800a6f6:	460c      	mov	r4, r1
 800a6f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fc:	f7fd f988 	bl	8007a10 <_read_r>
 800a700:	2800      	cmp	r0, #0
 800a702:	db03      	blt.n	800a70c <__sread+0x18>
 800a704:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800a706:	4403      	add	r3, r0
 800a708:	6523      	str	r3, [r4, #80]	; 0x50
 800a70a:	bd10      	pop	{r4, pc}
 800a70c:	89a3      	ldrh	r3, [r4, #12]
 800a70e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a712:	81a3      	strh	r3, [r4, #12]
 800a714:	bd10      	pop	{r4, pc}
 800a716:	bf00      	nop

0800a718 <__swrite>:
 800a718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a71c:	460c      	mov	r4, r1
 800a71e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800a722:	461f      	mov	r7, r3
 800a724:	05cb      	lsls	r3, r1, #23
 800a726:	4605      	mov	r5, r0
 800a728:	4616      	mov	r6, r2
 800a72a:	d40b      	bmi.n	800a744 <__swrite+0x2c>
 800a72c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800a730:	81a1      	strh	r1, [r4, #12]
 800a732:	463b      	mov	r3, r7
 800a734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a738:	4632      	mov	r2, r6
 800a73a:	4628      	mov	r0, r5
 800a73c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a740:	f7fd b984 	b.w	8007a4c <_write_r>
 800a744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a748:	2302      	movs	r3, #2
 800a74a:	2200      	movs	r2, #0
 800a74c:	f7fd f971 	bl	8007a32 <_lseek_r>
 800a750:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800a754:	e7ea      	b.n	800a72c <__swrite+0x14>
 800a756:	bf00      	nop

0800a758 <__sseek>:
 800a758:	b510      	push	{r4, lr}
 800a75a:	460c      	mov	r4, r1
 800a75c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a760:	f7fd f967 	bl	8007a32 <_lseek_r>
 800a764:	89a3      	ldrh	r3, [r4, #12]
 800a766:	1c42      	adds	r2, r0, #1
 800a768:	bf0e      	itee	eq
 800a76a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a76e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a772:	6520      	strne	r0, [r4, #80]	; 0x50
 800a774:	81a3      	strh	r3, [r4, #12]
 800a776:	bd10      	pop	{r4, pc}

0800a778 <__sclose>:
 800a778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a77c:	f7fd b973 	b.w	8007a66 <_close_r>

0800a780 <strncpy>:
 800a780:	ea40 0301 	orr.w	r3, r0, r1
 800a784:	079b      	lsls	r3, r3, #30
 800a786:	b530      	push	{r4, r5, lr}
 800a788:	d101      	bne.n	800a78e <strncpy+0xe>
 800a78a:	2a03      	cmp	r2, #3
 800a78c:	d80f      	bhi.n	800a7ae <strncpy+0x2e>
 800a78e:	4684      	mov	ip, r0
 800a790:	f101 3eff 	add.w	lr, r1, #4294967295
 800a794:	e007      	b.n	800a7a6 <strncpy+0x26>
 800a796:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800a79a:	f803 1b01 	strb.w	r1, [r3], #1
 800a79e:	1e54      	subs	r4, r2, #1
 800a7a0:	b1c1      	cbz	r1, 800a7d4 <strncpy+0x54>
 800a7a2:	469c      	mov	ip, r3
 800a7a4:	4622      	mov	r2, r4
 800a7a6:	4663      	mov	r3, ip
 800a7a8:	2a00      	cmp	r2, #0
 800a7aa:	d1f4      	bne.n	800a796 <strncpy+0x16>
 800a7ac:	bd30      	pop	{r4, r5, pc}
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	4684      	mov	ip, r0
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a7b8:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800a7bc:	ea24 0405 	bic.w	r4, r4, r5
 800a7c0:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800a7c4:	d1e4      	bne.n	800a790 <strncpy+0x10>
 800a7c6:	3a04      	subs	r2, #4
 800a7c8:	2a03      	cmp	r2, #3
 800a7ca:	f84c 5b04 	str.w	r5, [ip], #4
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	d8ef      	bhi.n	800a7b2 <strncpy+0x32>
 800a7d2:	e7dd      	b.n	800a790 <strncpy+0x10>
 800a7d4:	4494      	add	ip, r2
 800a7d6:	2c00      	cmp	r4, #0
 800a7d8:	d0e8      	beq.n	800a7ac <strncpy+0x2c>
 800a7da:	f803 1b01 	strb.w	r1, [r3], #1
 800a7de:	4563      	cmp	r3, ip
 800a7e0:	d1fb      	bne.n	800a7da <strncpy+0x5a>
 800a7e2:	bd30      	pop	{r4, r5, pc}

0800a7e4 <__locale_mb_cur_max>:
 800a7e4:	4b01      	ldr	r3, [pc, #4]	; (800a7ec <__locale_mb_cur_max+0x8>)
 800a7e6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a7ea:	4770      	bx	lr
 800a7ec:	24000540 	.word	0x24000540

0800a7f0 <_localeconv_r>:
 800a7f0:	4800      	ldr	r0, [pc, #0]	; (800a7f4 <_localeconv_r+0x4>)
 800a7f2:	4770      	bx	lr
 800a7f4:	24000630 	.word	0x24000630

0800a7f8 <__retarget_lock_init_recursive>:
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop

0800a7fc <__retarget_lock_close_recursive>:
 800a7fc:	4770      	bx	lr
 800a7fe:	bf00      	nop

0800a800 <__retarget_lock_acquire_recursive>:
 800a800:	4770      	bx	lr
 800a802:	bf00      	nop

0800a804 <__retarget_lock_release_recursive>:
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop

0800a808 <frexp>:
 800a808:	f8df c060 	ldr.w	ip, [pc, #96]	; 800a86c <frexp+0x64>
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a812:	2700      	movs	r7, #0
 800a814:	4563      	cmp	r3, ip
 800a816:	4604      	mov	r4, r0
 800a818:	460d      	mov	r5, r1
 800a81a:	4616      	mov	r6, r2
 800a81c:	6017      	str	r7, [r2, #0]
 800a81e:	dc22      	bgt.n	800a866 <frexp+0x5e>
 800a820:	4684      	mov	ip, r0
 800a822:	ea53 0c0c 	orrs.w	ip, r3, ip
 800a826:	d01e      	beq.n	800a866 <frexp+0x5e>
 800a828:	f8df c044 	ldr.w	ip, [pc, #68]	; 800a870 <frexp+0x68>
 800a82c:	ea01 0c0c 	and.w	ip, r1, ip
 800a830:	460a      	mov	r2, r1
 800a832:	f1bc 0f00 	cmp.w	ip, #0
 800a836:	d109      	bne.n	800a84c <frexp+0x44>
 800a838:	4b0e      	ldr	r3, [pc, #56]	; (800a874 <frexp+0x6c>)
 800a83a:	2200      	movs	r2, #0
 800a83c:	f7f6 f90a 	bl	8000a54 <__aeabi_dmul>
 800a840:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800a844:	4604      	mov	r4, r0
 800a846:	460a      	mov	r2, r1
 800a848:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a84c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800a850:	151b      	asrs	r3, r3, #20
 800a852:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800a856:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a85a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a85e:	443b      	add	r3, r7
 800a860:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a864:	6033      	str	r3, [r6, #0]
 800a866:	4620      	mov	r0, r4
 800a868:	4629      	mov	r1, r5
 800a86a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a86c:	7fefffff 	.word	0x7fefffff
 800a870:	7ff00000 	.word	0x7ff00000
 800a874:	43500000 	.word	0x43500000

0800a878 <quorem>:
 800a878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87c:	6903      	ldr	r3, [r0, #16]
 800a87e:	690c      	ldr	r4, [r1, #16]
 800a880:	42a3      	cmp	r3, r4
 800a882:	b083      	sub	sp, #12
 800a884:	f2c0 8088 	blt.w	800a998 <quorem+0x120>
 800a888:	3c01      	subs	r4, #1
 800a88a:	f101 0514 	add.w	r5, r1, #20
 800a88e:	00a3      	lsls	r3, r4, #2
 800a890:	f100 0814 	add.w	r8, r0, #20
 800a894:	9300      	str	r3, [sp, #0]
 800a896:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a89a:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800a89e:	3301      	adds	r3, #1
 800a8a0:	468a      	mov	sl, r1
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800a8a8:	4681      	mov	r9, r0
 800a8aa:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800a8ae:	9101      	str	r1, [sp, #4]
 800a8b0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a8b4:	d33a      	bcc.n	800a92c <quorem+0xb4>
 800a8b6:	f04f 0c00 	mov.w	ip, #0
 800a8ba:	46ae      	mov	lr, r5
 800a8bc:	4640      	mov	r0, r8
 800a8be:	4662      	mov	r2, ip
 800a8c0:	4663      	mov	r3, ip
 800a8c2:	f85e bb04 	ldr.w	fp, [lr], #4
 800a8c6:	6801      	ldr	r1, [r0, #0]
 800a8c8:	fa1f fc8b 	uxth.w	ip, fp
 800a8cc:	fb06 330c 	mla	r3, r6, ip, r3
 800a8d0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800a8d4:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800a8d8:	fb06 cc0b 	mla	ip, r6, fp, ip
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	fa1f f28c 	uxth.w	r2, ip
 800a8e4:	fa13 f381 	uxtah	r3, r3, r1
 800a8e8:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800a8ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8f6:	4577      	cmp	r7, lr
 800a8f8:	f840 3b04 	str.w	r3, [r0], #4
 800a8fc:	ea4f 4222 	mov.w	r2, r2, asr #16
 800a900:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800a904:	d2dd      	bcs.n	800a8c2 <quorem+0x4a>
 800a906:	9b00      	ldr	r3, [sp, #0]
 800a908:	f858 3003 	ldr.w	r3, [r8, r3]
 800a90c:	b973      	cbnz	r3, 800a92c <quorem+0xb4>
 800a90e:	9b01      	ldr	r3, [sp, #4]
 800a910:	3b04      	subs	r3, #4
 800a912:	4598      	cmp	r8, r3
 800a914:	d304      	bcc.n	800a920 <quorem+0xa8>
 800a916:	e007      	b.n	800a928 <quorem+0xb0>
 800a918:	4598      	cmp	r8, r3
 800a91a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a91e:	d203      	bcs.n	800a928 <quorem+0xb0>
 800a920:	f853 2904 	ldr.w	r2, [r3], #-4
 800a924:	2a00      	cmp	r2, #0
 800a926:	d0f7      	beq.n	800a918 <quorem+0xa0>
 800a928:	f8c9 4010 	str.w	r4, [r9, #16]
 800a92c:	4651      	mov	r1, sl
 800a92e:	4648      	mov	r0, r9
 800a930:	f001 fb82 	bl	800c038 <__mcmp>
 800a934:	2800      	cmp	r0, #0
 800a936:	db2b      	blt.n	800a990 <quorem+0x118>
 800a938:	3601      	adds	r6, #1
 800a93a:	4641      	mov	r1, r8
 800a93c:	2300      	movs	r3, #0
 800a93e:	f855 0b04 	ldr.w	r0, [r5], #4
 800a942:	f8d1 c000 	ldr.w	ip, [r1]
 800a946:	b282      	uxth	r2, r0
 800a948:	1a9a      	subs	r2, r3, r2
 800a94a:	0c03      	lsrs	r3, r0, #16
 800a94c:	fa12 f28c 	uxtah	r2, r2, ip
 800a950:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800a954:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800a958:	b292      	uxth	r2, r2
 800a95a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a95e:	42af      	cmp	r7, r5
 800a960:	f841 2b04 	str.w	r2, [r1], #4
 800a964:	ea4f 4323 	mov.w	r3, r3, asr #16
 800a968:	d2e9      	bcs.n	800a93e <quorem+0xc6>
 800a96a:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800a96e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800a972:	b96a      	cbnz	r2, 800a990 <quorem+0x118>
 800a974:	3b04      	subs	r3, #4
 800a976:	4598      	cmp	r8, r3
 800a978:	d304      	bcc.n	800a984 <quorem+0x10c>
 800a97a:	e007      	b.n	800a98c <quorem+0x114>
 800a97c:	4598      	cmp	r8, r3
 800a97e:	f104 34ff 	add.w	r4, r4, #4294967295
 800a982:	d203      	bcs.n	800a98c <quorem+0x114>
 800a984:	f853 2904 	ldr.w	r2, [r3], #-4
 800a988:	2a00      	cmp	r2, #0
 800a98a:	d0f7      	beq.n	800a97c <quorem+0x104>
 800a98c:	f8c9 4010 	str.w	r4, [r9, #16]
 800a990:	4630      	mov	r0, r6
 800a992:	b003      	add	sp, #12
 800a994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a998:	2000      	movs	r0, #0
 800a99a:	b003      	add	sp, #12
 800a99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a9a0 <_dtoa_r>:
 800a9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a4:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800a9a6:	b099      	sub	sp, #100	; 0x64
 800a9a8:	4690      	mov	r8, r2
 800a9aa:	4699      	mov	r9, r3
 800a9ac:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800a9b0:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a9b2:	4604      	mov	r4, r0
 800a9b4:	b141      	cbz	r1, 800a9c8 <_dtoa_r+0x28>
 800a9b6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a9b8:	604a      	str	r2, [r1, #4]
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	4093      	lsls	r3, r2
 800a9be:	608b      	str	r3, [r1, #8]
 800a9c0:	f001 f8dc 	bl	800bb7c <_Bfree>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	63a3      	str	r3, [r4, #56]	; 0x38
 800a9c8:	f1b9 0a00 	subs.w	sl, r9, #0
 800a9cc:	bfb4      	ite	lt
 800a9ce:	2301      	movlt	r3, #1
 800a9d0:	2300      	movge	r3, #0
 800a9d2:	602b      	str	r3, [r5, #0]
 800a9d4:	4b76      	ldr	r3, [pc, #472]	; (800abb0 <_dtoa_r+0x210>)
 800a9d6:	bfbc      	itt	lt
 800a9d8:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800a9dc:	f8cd a014 	strlt.w	sl, [sp, #20]
 800a9e0:	ea33 030a 	bics.w	r3, r3, sl
 800a9e4:	f000 80ab 	beq.w	800ab3e <_dtoa_r+0x19e>
 800a9e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9ec:	4610      	mov	r0, r2
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a9f8:	f7f6 fa94 	bl	8000f24 <__aeabi_dcmpeq>
 800a9fc:	4607      	mov	r7, r0
 800a9fe:	b178      	cbz	r0, 800aa20 <_dtoa_r+0x80>
 800aa00:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aa02:	2301      	movs	r3, #1
 800aa04:	6013      	str	r3, [r2, #0]
 800aa06:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f000 83ae 	beq.w	800b16a <_dtoa_r+0x7ca>
 800aa0e:	4b69      	ldr	r3, [pc, #420]	; (800abb4 <_dtoa_r+0x214>)
 800aa10:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aa12:	6013      	str	r3, [r2, #0]
 800aa14:	3b01      	subs	r3, #1
 800aa16:	9303      	str	r3, [sp, #12]
 800aa18:	9803      	ldr	r0, [sp, #12]
 800aa1a:	b019      	add	sp, #100	; 0x64
 800aa1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa20:	ab16      	add	r3, sp, #88	; 0x58
 800aa22:	9301      	str	r3, [sp, #4]
 800aa24:	ab17      	add	r3, sp, #92	; 0x5c
 800aa26:	9300      	str	r3, [sp, #0]
 800aa28:	4620      	mov	r0, r4
 800aa2a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa2e:	f001 fbcd 	bl	800c1cc <__d2b>
 800aa32:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800aa36:	4605      	mov	r5, r0
 800aa38:	f040 8097 	bne.w	800ab6a <_dtoa_r+0x1ca>
 800aa3c:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800aa40:	443e      	add	r6, r7
 800aa42:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800aa46:	2b20      	cmp	r3, #32
 800aa48:	f340 83a6 	ble.w	800b198 <_dtoa_r+0x7f8>
 800aa4c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800aa50:	fa0a fa03 	lsl.w	sl, sl, r3
 800aa54:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800aa58:	fa28 f003 	lsr.w	r0, r8, r3
 800aa5c:	ea4a 0000 	orr.w	r0, sl, r0
 800aa60:	f7f5 ff7e 	bl	8000960 <__aeabi_ui2d>
 800aa64:	2301      	movs	r3, #1
 800aa66:	3e01      	subs	r6, #1
 800aa68:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800aa6c:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa6e:	4b52      	ldr	r3, [pc, #328]	; (800abb8 <_dtoa_r+0x218>)
 800aa70:	2200      	movs	r2, #0
 800aa72:	f7f5 fe37 	bl	80006e4 <__aeabi_dsub>
 800aa76:	a348      	add	r3, pc, #288	; (adr r3, 800ab98 <_dtoa_r+0x1f8>)
 800aa78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa7c:	f7f5 ffea 	bl	8000a54 <__aeabi_dmul>
 800aa80:	a347      	add	r3, pc, #284	; (adr r3, 800aba0 <_dtoa_r+0x200>)
 800aa82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa86:	f7f5 fe2f 	bl	80006e8 <__adddf3>
 800aa8a:	4680      	mov	r8, r0
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	4689      	mov	r9, r1
 800aa90:	f7f5 ff76 	bl	8000980 <__aeabi_i2d>
 800aa94:	a344      	add	r3, pc, #272	; (adr r3, 800aba8 <_dtoa_r+0x208>)
 800aa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9a:	f7f5 ffdb 	bl	8000a54 <__aeabi_dmul>
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	4640      	mov	r0, r8
 800aaa4:	4649      	mov	r1, r9
 800aaa6:	f7f5 fe1f 	bl	80006e8 <__adddf3>
 800aaaa:	4680      	mov	r8, r0
 800aaac:	4689      	mov	r9, r1
 800aaae:	f7f6 fa81 	bl	8000fb4 <__aeabi_d2iz>
 800aab2:	2200      	movs	r2, #0
 800aab4:	4683      	mov	fp, r0
 800aab6:	2300      	movs	r3, #0
 800aab8:	4640      	mov	r0, r8
 800aaba:	4649      	mov	r1, r9
 800aabc:	f7f6 fa3c 	bl	8000f38 <__aeabi_dcmplt>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	f040 8345 	bne.w	800b150 <_dtoa_r+0x7b0>
 800aac6:	f1bb 0f16 	cmp.w	fp, #22
 800aaca:	f200 8334 	bhi.w	800b136 <_dtoa_r+0x796>
 800aace:	4b3b      	ldr	r3, [pc, #236]	; (800abbc <_dtoa_r+0x21c>)
 800aad0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aadc:	f7f6 fa2c 	bl	8000f38 <__aeabi_dcmplt>
 800aae0:	2800      	cmp	r0, #0
 800aae2:	d071      	beq.n	800abc8 <_dtoa_r+0x228>
 800aae4:	2300      	movs	r3, #0
 800aae6:	1bbf      	subs	r7, r7, r6
 800aae8:	930e      	str	r3, [sp, #56]	; 0x38
 800aaea:	1e7b      	subs	r3, r7, #1
 800aaec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aaf0:	9306      	str	r3, [sp, #24]
 800aaf2:	f100 8327 	bmi.w	800b144 <_dtoa_r+0x7a4>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	9309      	str	r3, [sp, #36]	; 0x24
 800aafa:	f1bb 0f00 	cmp.w	fp, #0
 800aafe:	da6a      	bge.n	800abd6 <_dtoa_r+0x236>
 800ab00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab02:	f8cd b01c 	str.w	fp, [sp, #28]
 800ab06:	eba3 030b 	sub.w	r3, r3, fp
 800ab0a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab0c:	f1cb 0300 	rsb	r3, fp, #0
 800ab10:	930d      	str	r3, [sp, #52]	; 0x34
 800ab12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab14:	2b09      	cmp	r3, #9
 800ab16:	f04f 0b00 	mov.w	fp, #0
 800ab1a:	d865      	bhi.n	800abe8 <_dtoa_r+0x248>
 800ab1c:	2b05      	cmp	r3, #5
 800ab1e:	f340 8339 	ble.w	800b194 <_dtoa_r+0x7f4>
 800ab22:	3b04      	subs	r3, #4
 800ab24:	9322      	str	r3, [sp, #136]	; 0x88
 800ab26:	2600      	movs	r6, #0
 800ab28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab2a:	3b02      	subs	r3, #2
 800ab2c:	2b03      	cmp	r3, #3
 800ab2e:	f200 8667 	bhi.w	800b800 <_dtoa_r+0xe60>
 800ab32:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ab36:	044e      	.short	0x044e
 800ab38:	0442044b 	.word	0x0442044b
 800ab3c:	0425      	.short	0x0425
 800ab3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ab40:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800ab44:	f242 730f 	movw	r3, #9999	; 0x270f
 800ab48:	ea5a 0a08 	orrs.w	sl, sl, r8
 800ab4c:	6013      	str	r3, [r2, #0]
 800ab4e:	d11a      	bne.n	800ab86 <_dtoa_r+0x1e6>
 800ab50:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	f000 8663 	beq.w	800b81e <_dtoa_r+0xe7e>
 800ab58:	4b19      	ldr	r3, [pc, #100]	; (800abc0 <_dtoa_r+0x220>)
 800ab5a:	9303      	str	r3, [sp, #12]
 800ab5c:	3308      	adds	r3, #8
 800ab5e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ab60:	9803      	ldr	r0, [sp, #12]
 800ab62:	6013      	str	r3, [r2, #0]
 800ab64:	b019      	add	sp, #100	; 0x64
 800ab66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab6a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800ab6e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800ab72:	4608      	mov	r0, r1
 800ab74:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ab78:	970f      	str	r7, [sp, #60]	; 0x3c
 800ab7a:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800ab7e:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800ab80:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ab84:	e773      	b.n	800aa6e <_dtoa_r+0xce>
 800ab86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	f040 83db 	bne.w	800b344 <_dtoa_r+0x9a4>
 800ab8e:	4b0d      	ldr	r3, [pc, #52]	; (800abc4 <_dtoa_r+0x224>)
 800ab90:	9303      	str	r3, [sp, #12]
 800ab92:	e741      	b.n	800aa18 <_dtoa_r+0x78>
 800ab94:	f3af 8000 	nop.w
 800ab98:	636f4361 	.word	0x636f4361
 800ab9c:	3fd287a7 	.word	0x3fd287a7
 800aba0:	8b60c8b3 	.word	0x8b60c8b3
 800aba4:	3fc68a28 	.word	0x3fc68a28
 800aba8:	509f79fb 	.word	0x509f79fb
 800abac:	3fd34413 	.word	0x3fd34413
 800abb0:	7ff00000 	.word	0x7ff00000
 800abb4:	0800ec2d 	.word	0x0800ec2d
 800abb8:	3ff80000 	.word	0x3ff80000
 800abbc:	0800eda0 	.word	0x0800eda0
 800abc0:	0800ec98 	.word	0x0800ec98
 800abc4:	0800eca4 	.word	0x0800eca4
 800abc8:	1bbf      	subs	r7, r7, r6
 800abca:	1e7b      	subs	r3, r7, #1
 800abcc:	9306      	str	r3, [sp, #24]
 800abce:	f100 847e 	bmi.w	800b4ce <_dtoa_r+0xb2e>
 800abd2:	900e      	str	r0, [sp, #56]	; 0x38
 800abd4:	9009      	str	r0, [sp, #36]	; 0x24
 800abd6:	9b06      	ldr	r3, [sp, #24]
 800abd8:	445b      	add	r3, fp
 800abda:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800abde:	2300      	movs	r3, #0
 800abe0:	930d      	str	r3, [sp, #52]	; 0x34
 800abe2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800abe4:	2b09      	cmp	r3, #9
 800abe6:	d999      	bls.n	800ab1c <_dtoa_r+0x17c>
 800abe8:	2300      	movs	r3, #0
 800abea:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800abee:	2601      	movs	r6, #1
 800abf0:	f04f 33ff 	mov.w	r3, #4294967295
 800abf4:	960c      	str	r6, [sp, #48]	; 0x30
 800abf6:	9308      	str	r3, [sp, #32]
 800abf8:	9b08      	ldr	r3, [sp, #32]
 800abfa:	9312      	str	r3, [sp, #72]	; 0x48
 800abfc:	2100      	movs	r1, #0
 800abfe:	63e1      	str	r1, [r4, #60]	; 0x3c
 800ac00:	4620      	mov	r0, r4
 800ac02:	f000 ff95 	bl	800bb30 <_Balloc>
 800ac06:	9003      	str	r0, [sp, #12]
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	f000 8601 	beq.w	800b810 <_dtoa_r+0xe70>
 800ac0e:	9b03      	ldr	r3, [sp, #12]
 800ac10:	63a3      	str	r3, [r4, #56]	; 0x38
 800ac12:	9b08      	ldr	r3, [sp, #32]
 800ac14:	2b0e      	cmp	r3, #14
 800ac16:	f200 8113 	bhi.w	800ae40 <_dtoa_r+0x4a0>
 800ac1a:	2e00      	cmp	r6, #0
 800ac1c:	f000 8110 	beq.w	800ae40 <_dtoa_r+0x4a0>
 800ac20:	9907      	ldr	r1, [sp, #28]
 800ac22:	2900      	cmp	r1, #0
 800ac24:	f340 8455 	ble.w	800b4d2 <_dtoa_r+0xb32>
 800ac28:	4bae      	ldr	r3, [pc, #696]	; (800aee4 <_dtoa_r+0x544>)
 800ac2a:	f001 020f 	and.w	r2, r1, #15
 800ac2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac32:	ea4f 1821 	mov.w	r8, r1, asr #4
 800ac36:	05c9      	lsls	r1, r1, #23
 800ac38:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ac3c:	f140 8411 	bpl.w	800b462 <_dtoa_r+0xac2>
 800ac40:	4ba9      	ldr	r3, [pc, #676]	; (800aee8 <_dtoa_r+0x548>)
 800ac42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ac46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac4a:	f7f6 f82d 	bl	8000ca8 <__aeabi_ddiv>
 800ac4e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac52:	f008 080f 	and.w	r8, r8, #15
 800ac56:	f04f 0a03 	mov.w	sl, #3
 800ac5a:	f1b8 0f00 	cmp.w	r8, #0
 800ac5e:	d013      	beq.n	800ac88 <_dtoa_r+0x2e8>
 800ac60:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800aee8 <_dtoa_r+0x548>
 800ac64:	f018 0f01 	tst.w	r8, #1
 800ac68:	d009      	beq.n	800ac7e <_dtoa_r+0x2de>
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	4639      	mov	r1, r7
 800ac6e:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ac72:	f7f5 feef 	bl	8000a54 <__aeabi_dmul>
 800ac76:	f10a 0a01 	add.w	sl, sl, #1
 800ac7a:	4606      	mov	r6, r0
 800ac7c:	460f      	mov	r7, r1
 800ac7e:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ac82:	f109 0908 	add.w	r9, r9, #8
 800ac86:	d1ed      	bne.n	800ac64 <_dtoa_r+0x2c4>
 800ac88:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac8c:	4632      	mov	r2, r6
 800ac8e:	463b      	mov	r3, r7
 800ac90:	f7f6 f80a 	bl	8000ca8 <__aeabi_ddiv>
 800ac94:	4680      	mov	r8, r0
 800ac96:	4689      	mov	r9, r1
 800ac98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac9a:	b143      	cbz	r3, 800acae <_dtoa_r+0x30e>
 800ac9c:	4b93      	ldr	r3, [pc, #588]	; (800aeec <_dtoa_r+0x54c>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	4640      	mov	r0, r8
 800aca2:	4649      	mov	r1, r9
 800aca4:	f7f6 f948 	bl	8000f38 <__aeabi_dcmplt>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	f040 852a 	bne.w	800b702 <_dtoa_r+0xd62>
 800acae:	4650      	mov	r0, sl
 800acb0:	f7f5 fe66 	bl	8000980 <__aeabi_i2d>
 800acb4:	4642      	mov	r2, r8
 800acb6:	464b      	mov	r3, r9
 800acb8:	f7f5 fecc 	bl	8000a54 <__aeabi_dmul>
 800acbc:	4b8c      	ldr	r3, [pc, #560]	; (800aef0 <_dtoa_r+0x550>)
 800acbe:	2200      	movs	r2, #0
 800acc0:	f7f5 fd12 	bl	80006e8 <__adddf3>
 800acc4:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800acc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800accc:	9311      	str	r3, [sp, #68]	; 0x44
 800acce:	9b08      	ldr	r3, [sp, #32]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	f000 8099 	beq.w	800ae08 <_dtoa_r+0x468>
 800acd6:	9b07      	ldr	r3, [sp, #28]
 800acd8:	9314      	str	r3, [sp, #80]	; 0x50
 800acda:	9b08      	ldr	r3, [sp, #32]
 800acdc:	9313      	str	r3, [sp, #76]	; 0x4c
 800acde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f000 84a5 	beq.w	800b630 <_dtoa_r+0xc90>
 800ace6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ace8:	4b7e      	ldr	r3, [pc, #504]	; (800aee4 <_dtoa_r+0x544>)
 800acea:	4982      	ldr	r1, [pc, #520]	; (800aef4 <_dtoa_r+0x554>)
 800acec:	9e03      	ldr	r6, [sp, #12]
 800acee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800acf6:	2000      	movs	r0, #0
 800acf8:	f7f5 ffd6 	bl	8000ca8 <__aeabi_ddiv>
 800acfc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ad00:	f7f5 fcf0 	bl	80006e4 <__aeabi_dsub>
 800ad04:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ad08:	4649      	mov	r1, r9
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	f7f6 f952 	bl	8000fb4 <__aeabi_d2iz>
 800ad10:	4607      	mov	r7, r0
 800ad12:	f7f5 fe35 	bl	8000980 <__aeabi_i2d>
 800ad16:	4602      	mov	r2, r0
 800ad18:	460b      	mov	r3, r1
 800ad1a:	4640      	mov	r0, r8
 800ad1c:	4649      	mov	r1, r9
 800ad1e:	f7f5 fce1 	bl	80006e4 <__aeabi_dsub>
 800ad22:	3730      	adds	r7, #48	; 0x30
 800ad24:	4680      	mov	r8, r0
 800ad26:	4689      	mov	r9, r1
 800ad28:	4602      	mov	r2, r0
 800ad2a:	460b      	mov	r3, r1
 800ad2c:	f806 7b01 	strb.w	r7, [r6], #1
 800ad30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ad34:	f7f6 f91e 	bl	8000f74 <__aeabi_dcmpgt>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	f040 8527 	bne.w	800b78c <_dtoa_r+0xdec>
 800ad3e:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800ad42:	2700      	movs	r7, #0
 800ad44:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800ad48:	9510      	str	r5, [sp, #64]	; 0x40
 800ad4a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800ad4c:	9413      	str	r4, [sp, #76]	; 0x4c
 800ad4e:	e02a      	b.n	800ada6 <_dtoa_r+0x406>
 800ad50:	3701      	adds	r7, #1
 800ad52:	42af      	cmp	r7, r5
 800ad54:	f280 852a 	bge.w	800b7ac <_dtoa_r+0xe0c>
 800ad58:	4b67      	ldr	r3, [pc, #412]	; (800aef8 <_dtoa_r+0x558>)
 800ad5a:	4650      	mov	r0, sl
 800ad5c:	4659      	mov	r1, fp
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f7f5 fe78 	bl	8000a54 <__aeabi_dmul>
 800ad64:	4b64      	ldr	r3, [pc, #400]	; (800aef8 <_dtoa_r+0x558>)
 800ad66:	2200      	movs	r2, #0
 800ad68:	4682      	mov	sl, r0
 800ad6a:	468b      	mov	fp, r1
 800ad6c:	4640      	mov	r0, r8
 800ad6e:	4649      	mov	r1, r9
 800ad70:	f7f5 fe70 	bl	8000a54 <__aeabi_dmul>
 800ad74:	4689      	mov	r9, r1
 800ad76:	4680      	mov	r8, r0
 800ad78:	f7f6 f91c 	bl	8000fb4 <__aeabi_d2iz>
 800ad7c:	4604      	mov	r4, r0
 800ad7e:	f7f5 fdff 	bl	8000980 <__aeabi_i2d>
 800ad82:	4602      	mov	r2, r0
 800ad84:	460b      	mov	r3, r1
 800ad86:	4640      	mov	r0, r8
 800ad88:	4649      	mov	r1, r9
 800ad8a:	f7f5 fcab 	bl	80006e4 <__aeabi_dsub>
 800ad8e:	3430      	adds	r4, #48	; 0x30
 800ad90:	f806 4b01 	strb.w	r4, [r6], #1
 800ad94:	4652      	mov	r2, sl
 800ad96:	465b      	mov	r3, fp
 800ad98:	4680      	mov	r8, r0
 800ad9a:	4689      	mov	r9, r1
 800ad9c:	f7f6 f8cc 	bl	8000f38 <__aeabi_dcmplt>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	f040 84f1 	bne.w	800b788 <_dtoa_r+0xde8>
 800ada6:	4642      	mov	r2, r8
 800ada8:	464b      	mov	r3, r9
 800adaa:	4950      	ldr	r1, [pc, #320]	; (800aeec <_dtoa_r+0x54c>)
 800adac:	2000      	movs	r0, #0
 800adae:	f7f5 fc99 	bl	80006e4 <__aeabi_dsub>
 800adb2:	4652      	mov	r2, sl
 800adb4:	465b      	mov	r3, fp
 800adb6:	f7f6 f8bf 	bl	8000f38 <__aeabi_dcmplt>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d0c8      	beq.n	800ad50 <_dtoa_r+0x3b0>
 800adbe:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800adc2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800adc4:	9a03      	ldr	r2, [sp, #12]
 800adc6:	9307      	str	r3, [sp, #28]
 800adc8:	e002      	b.n	800add0 <_dtoa_r+0x430>
 800adca:	42b2      	cmp	r2, r6
 800adcc:	f000 84c6 	beq.w	800b75c <_dtoa_r+0xdbc>
 800add0:	46b1      	mov	r9, r6
 800add2:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800add6:	2b39      	cmp	r3, #57	; 0x39
 800add8:	d0f7      	beq.n	800adca <_dtoa_r+0x42a>
 800adda:	3301      	adds	r3, #1
 800addc:	b2db      	uxtb	r3, r3
 800adde:	7033      	strb	r3, [r6, #0]
 800ade0:	9b07      	ldr	r3, [sp, #28]
 800ade2:	3301      	adds	r3, #1
 800ade4:	9307      	str	r3, [sp, #28]
 800ade6:	e192      	b.n	800b10e <_dtoa_r+0x76e>
 800ade8:	4650      	mov	r0, sl
 800adea:	f7f5 fdc9 	bl	8000980 <__aeabi_i2d>
 800adee:	4642      	mov	r2, r8
 800adf0:	464b      	mov	r3, r9
 800adf2:	f7f5 fe2f 	bl	8000a54 <__aeabi_dmul>
 800adf6:	4b3e      	ldr	r3, [pc, #248]	; (800aef0 <_dtoa_r+0x550>)
 800adf8:	2200      	movs	r2, #0
 800adfa:	f7f5 fc75 	bl	80006e8 <__adddf3>
 800adfe:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ae02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ae06:	9311      	str	r3, [sp, #68]	; 0x44
 800ae08:	4b3c      	ldr	r3, [pc, #240]	; (800aefc <_dtoa_r+0x55c>)
 800ae0a:	4640      	mov	r0, r8
 800ae0c:	4649      	mov	r1, r9
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f7f5 fc68 	bl	80006e4 <__aeabi_dsub>
 800ae14:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800ae18:	4642      	mov	r2, r8
 800ae1a:	464b      	mov	r3, r9
 800ae1c:	4606      	mov	r6, r0
 800ae1e:	460f      	mov	r7, r1
 800ae20:	f7f6 f8a8 	bl	8000f74 <__aeabi_dcmpgt>
 800ae24:	4682      	mov	sl, r0
 800ae26:	2800      	cmp	r0, #0
 800ae28:	f040 84a8 	bne.w	800b77c <_dtoa_r+0xddc>
 800ae2c:	4642      	mov	r2, r8
 800ae2e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ae32:	4630      	mov	r0, r6
 800ae34:	4639      	mov	r1, r7
 800ae36:	f7f6 f87f 	bl	8000f38 <__aeabi_dcmplt>
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	f040 8345 	bne.w	800b4ca <_dtoa_r+0xb2a>
 800ae40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	f2c0 808c 	blt.w	800af60 <_dtoa_r+0x5c0>
 800ae48:	9a07      	ldr	r2, [sp, #28]
 800ae4a:	2a0e      	cmp	r2, #14
 800ae4c:	f300 8088 	bgt.w	800af60 <_dtoa_r+0x5c0>
 800ae50:	4b24      	ldr	r3, [pc, #144]	; (800aee4 <_dtoa_r+0x544>)
 800ae52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae56:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800ae5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	da1b      	bge.n	800ae98 <_dtoa_r+0x4f8>
 800ae60:	9b08      	ldr	r3, [sp, #32]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	dc18      	bgt.n	800ae98 <_dtoa_r+0x4f8>
 800ae66:	f040 832e 	bne.w	800b4c6 <_dtoa_r+0xb26>
 800ae6a:	4b24      	ldr	r3, [pc, #144]	; (800aefc <_dtoa_r+0x55c>)
 800ae6c:	4650      	mov	r0, sl
 800ae6e:	2200      	movs	r2, #0
 800ae70:	4659      	mov	r1, fp
 800ae72:	f7f5 fdef 	bl	8000a54 <__aeabi_dmul>
 800ae76:	4602      	mov	r2, r0
 800ae78:	460b      	mov	r3, r1
 800ae7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ae7e:	f7f6 f865 	bl	8000f4c <__aeabi_dcmple>
 800ae82:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ae86:	4656      	mov	r6, sl
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	f000 82b9 	beq.w	800b400 <_dtoa_r+0xa60>
 800ae8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae90:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ae94:	43df      	mvns	r7, r3
 800ae96:	e2bb      	b.n	800b410 <_dtoa_r+0xa70>
 800ae98:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800ae9c:	4652      	mov	r2, sl
 800ae9e:	465b      	mov	r3, fp
 800aea0:	4638      	mov	r0, r7
 800aea2:	4641      	mov	r1, r8
 800aea4:	f7f5 ff00 	bl	8000ca8 <__aeabi_ddiv>
 800aea8:	f7f6 f884 	bl	8000fb4 <__aeabi_d2iz>
 800aeac:	4681      	mov	r9, r0
 800aeae:	9009      	str	r0, [sp, #36]	; 0x24
 800aeb0:	f7f5 fd66 	bl	8000980 <__aeabi_i2d>
 800aeb4:	4652      	mov	r2, sl
 800aeb6:	465b      	mov	r3, fp
 800aeb8:	f7f5 fdcc 	bl	8000a54 <__aeabi_dmul>
 800aebc:	9e03      	ldr	r6, [sp, #12]
 800aebe:	460b      	mov	r3, r1
 800aec0:	4602      	mov	r2, r0
 800aec2:	4641      	mov	r1, r8
 800aec4:	4638      	mov	r0, r7
 800aec6:	f7f5 fc0d 	bl	80006e4 <__aeabi_dsub>
 800aeca:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800aece:	f806 3b01 	strb.w	r3, [r6], #1
 800aed2:	9b08      	ldr	r3, [sp, #32]
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	f000 835c 	beq.w	800b592 <_dtoa_r+0xbf2>
 800aeda:	9406      	str	r4, [sp, #24]
 800aedc:	2701      	movs	r7, #1
 800aede:	9504      	str	r5, [sp, #16]
 800aee0:	461c      	mov	r4, r3
 800aee2:	e02a      	b.n	800af3a <_dtoa_r+0x59a>
 800aee4:	0800eda0 	.word	0x0800eda0
 800aee8:	0800ed78 	.word	0x0800ed78
 800aeec:	3ff00000 	.word	0x3ff00000
 800aef0:	401c0000 	.word	0x401c0000
 800aef4:	3fe00000 	.word	0x3fe00000
 800aef8:	40240000 	.word	0x40240000
 800aefc:	40140000 	.word	0x40140000
 800af00:	4652      	mov	r2, sl
 800af02:	465b      	mov	r3, fp
 800af04:	4640      	mov	r0, r8
 800af06:	4649      	mov	r1, r9
 800af08:	f7f5 fece 	bl	8000ca8 <__aeabi_ddiv>
 800af0c:	f7f6 f852 	bl	8000fb4 <__aeabi_d2iz>
 800af10:	4605      	mov	r5, r0
 800af12:	f7f5 fd35 	bl	8000980 <__aeabi_i2d>
 800af16:	4652      	mov	r2, sl
 800af18:	465b      	mov	r3, fp
 800af1a:	f7f5 fd9b 	bl	8000a54 <__aeabi_dmul>
 800af1e:	3701      	adds	r7, #1
 800af20:	460b      	mov	r3, r1
 800af22:	4602      	mov	r2, r0
 800af24:	4649      	mov	r1, r9
 800af26:	4640      	mov	r0, r8
 800af28:	f7f5 fbdc 	bl	80006e4 <__aeabi_dsub>
 800af2c:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800af30:	42a7      	cmp	r7, r4
 800af32:	f806 3b01 	strb.w	r3, [r6], #1
 800af36:	f000 8329 	beq.w	800b58c <_dtoa_r+0xbec>
 800af3a:	4ba5      	ldr	r3, [pc, #660]	; (800b1d0 <_dtoa_r+0x830>)
 800af3c:	2200      	movs	r2, #0
 800af3e:	f7f5 fd89 	bl	8000a54 <__aeabi_dmul>
 800af42:	2200      	movs	r2, #0
 800af44:	2300      	movs	r3, #0
 800af46:	4680      	mov	r8, r0
 800af48:	4689      	mov	r9, r1
 800af4a:	f7f5 ffeb 	bl	8000f24 <__aeabi_dcmpeq>
 800af4e:	2800      	cmp	r0, #0
 800af50:	d0d6      	beq.n	800af00 <_dtoa_r+0x560>
 800af52:	9d04      	ldr	r5, [sp, #16]
 800af54:	9c06      	ldr	r4, [sp, #24]
 800af56:	9b07      	ldr	r3, [sp, #28]
 800af58:	3301      	adds	r3, #1
 800af5a:	9307      	str	r3, [sp, #28]
 800af5c:	46b1      	mov	r9, r6
 800af5e:	e0d6      	b.n	800b10e <_dtoa_r+0x76e>
 800af60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af62:	2a00      	cmp	r2, #0
 800af64:	f000 8107 	beq.w	800b176 <_dtoa_r+0x7d6>
 800af68:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800af6a:	2a01      	cmp	r2, #1
 800af6c:	f340 8294 	ble.w	800b498 <_dtoa_r+0xaf8>
 800af70:	9b08      	ldr	r3, [sp, #32]
 800af72:	f103 38ff 	add.w	r8, r3, #4294967295
 800af76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af78:	4543      	cmp	r3, r8
 800af7a:	f280 825e 	bge.w	800b43a <_dtoa_r+0xa9a>
 800af7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af80:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800af84:	eba8 0303 	sub.w	r3, r8, r3
 800af88:	449b      	add	fp, r3
 800af8a:	f04f 0800 	mov.w	r8, #0
 800af8e:	9b08      	ldr	r3, [sp, #32]
 800af90:	2b00      	cmp	r3, #0
 800af92:	f2c0 832f 	blt.w	800b5f4 <_dtoa_r+0xc54>
 800af96:	9a06      	ldr	r2, [sp, #24]
 800af98:	441a      	add	r2, r3
 800af9a:	9206      	str	r2, [sp, #24]
 800af9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af9e:	4617      	mov	r7, r2
 800afa0:	441a      	add	r2, r3
 800afa2:	9209      	str	r2, [sp, #36]	; 0x24
 800afa4:	2101      	movs	r1, #1
 800afa6:	4620      	mov	r0, r4
 800afa8:	f000 fe92 	bl	800bcd0 <__i2b>
 800afac:	4606      	mov	r6, r0
 800afae:	b167      	cbz	r7, 800afca <_dtoa_r+0x62a>
 800afb0:	9906      	ldr	r1, [sp, #24]
 800afb2:	2900      	cmp	r1, #0
 800afb4:	460b      	mov	r3, r1
 800afb6:	dd08      	ble.n	800afca <_dtoa_r+0x62a>
 800afb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afba:	42b9      	cmp	r1, r7
 800afbc:	bfa8      	it	ge
 800afbe:	463b      	movge	r3, r7
 800afc0:	1ad2      	subs	r2, r2, r3
 800afc2:	1aff      	subs	r7, r7, r3
 800afc4:	1acb      	subs	r3, r1, r3
 800afc6:	9209      	str	r2, [sp, #36]	; 0x24
 800afc8:	9306      	str	r3, [sp, #24]
 800afca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afcc:	b163      	cbz	r3, 800afe8 <_dtoa_r+0x648>
 800afce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f000 82b6 	beq.w	800b542 <_dtoa_r+0xba2>
 800afd6:	f1b8 0f00 	cmp.w	r8, #0
 800afda:	f300 8231 	bgt.w	800b440 <_dtoa_r+0xaa0>
 800afde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afe0:	ebb3 0208 	subs.w	r2, r3, r8
 800afe4:	f040 8316 	bne.w	800b614 <_dtoa_r+0xc74>
 800afe8:	2101      	movs	r1, #1
 800afea:	4620      	mov	r0, r4
 800afec:	f000 fe70 	bl	800bcd0 <__i2b>
 800aff0:	f1bb 0f00 	cmp.w	fp, #0
 800aff4:	4682      	mov	sl, r0
 800aff6:	f300 80d4 	bgt.w	800b1a2 <_dtoa_r+0x802>
 800affa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800affc:	2b01      	cmp	r3, #1
 800affe:	f340 81a7 	ble.w	800b350 <_dtoa_r+0x9b0>
 800b002:	f04f 0900 	mov.w	r9, #0
 800b006:	2001      	movs	r0, #1
 800b008:	f1bb 0f00 	cmp.w	fp, #0
 800b00c:	f040 80d5 	bne.w	800b1ba <_dtoa_r+0x81a>
 800b010:	9b06      	ldr	r3, [sp, #24]
 800b012:	4418      	add	r0, r3
 800b014:	f010 001f 	ands.w	r0, r0, #31
 800b018:	f000 8198 	beq.w	800b34c <_dtoa_r+0x9ac>
 800b01c:	f1c0 0320 	rsb	r3, r0, #32
 800b020:	2b04      	cmp	r3, #4
 800b022:	f300 80ad 	bgt.w	800b180 <_dtoa_r+0x7e0>
 800b026:	f040 8224 	bne.w	800b472 <_dtoa_r+0xad2>
 800b02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	dd05      	ble.n	800b03c <_dtoa_r+0x69c>
 800b030:	4629      	mov	r1, r5
 800b032:	461a      	mov	r2, r3
 800b034:	4620      	mov	r0, r4
 800b036:	f000 ff87 	bl	800bf48 <__lshift>
 800b03a:	4605      	mov	r5, r0
 800b03c:	9b06      	ldr	r3, [sp, #24]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	dd05      	ble.n	800b04e <_dtoa_r+0x6ae>
 800b042:	4651      	mov	r1, sl
 800b044:	461a      	mov	r2, r3
 800b046:	4620      	mov	r0, r4
 800b048:	f000 ff7e 	bl	800bf48 <__lshift>
 800b04c:	4682      	mov	sl, r0
 800b04e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b050:	2b00      	cmp	r3, #0
 800b052:	f040 815c 	bne.w	800b30e <_dtoa_r+0x96e>
 800b056:	9b08      	ldr	r3, [sp, #32]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f340 8143 	ble.w	800b2e4 <_dtoa_r+0x944>
 800b05e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b060:	2b00      	cmp	r3, #0
 800b062:	f040 80c6 	bne.w	800b1f2 <_dtoa_r+0x852>
 800b066:	9b07      	ldr	r3, [sp, #28]
 800b068:	3301      	adds	r3, #1
 800b06a:	9307      	str	r3, [sp, #28]
 800b06c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b070:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b074:	2701      	movs	r7, #1
 800b076:	e007      	b.n	800b088 <_dtoa_r+0x6e8>
 800b078:	4629      	mov	r1, r5
 800b07a:	2300      	movs	r3, #0
 800b07c:	220a      	movs	r2, #10
 800b07e:	4620      	mov	r0, r4
 800b080:	f000 fd86 	bl	800bb90 <__multadd>
 800b084:	3701      	adds	r7, #1
 800b086:	4605      	mov	r5, r0
 800b088:	4651      	mov	r1, sl
 800b08a:	4628      	mov	r0, r5
 800b08c:	f7ff fbf4 	bl	800a878 <quorem>
 800b090:	45b9      	cmp	r9, r7
 800b092:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b096:	f808 3b01 	strb.w	r3, [r8], #1
 800b09a:	dced      	bgt.n	800b078 <_dtoa_r+0x6d8>
 800b09c:	9a08      	ldr	r2, [sp, #32]
 800b09e:	2a00      	cmp	r2, #0
 800b0a0:	bfc8      	it	gt
 800b0a2:	4693      	movgt	fp, r2
 800b0a4:	9a03      	ldr	r2, [sp, #12]
 800b0a6:	bfd8      	it	le
 800b0a8:	f04f 0b01 	movle.w	fp, #1
 800b0ac:	4493      	add	fp, r2
 800b0ae:	2700      	movs	r7, #0
 800b0b0:	4629      	mov	r1, r5
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	9304      	str	r3, [sp, #16]
 800b0b8:	f000 ff46 	bl	800bf48 <__lshift>
 800b0bc:	4651      	mov	r1, sl
 800b0be:	4605      	mov	r5, r0
 800b0c0:	f000 ffba 	bl	800c038 <__mcmp>
 800b0c4:	2800      	cmp	r0, #0
 800b0c6:	f340 81dc 	ble.w	800b482 <_dtoa_r+0xae2>
 800b0ca:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800b0ce:	9a03      	ldr	r2, [sp, #12]
 800b0d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b0d4:	e004      	b.n	800b0e0 <_dtoa_r+0x740>
 800b0d6:	455a      	cmp	r2, fp
 800b0d8:	f000 81ee 	beq.w	800b4b8 <_dtoa_r+0xb18>
 800b0dc:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800b0e0:	2b39      	cmp	r3, #57	; 0x39
 800b0e2:	f10b 0901 	add.w	r9, fp, #1
 800b0e6:	d0f6      	beq.n	800b0d6 <_dtoa_r+0x736>
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	f88b 3000 	strb.w	r3, [fp]
 800b0ee:	4651      	mov	r1, sl
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f000 fd43 	bl	800bb7c <_Bfree>
 800b0f6:	b156      	cbz	r6, 800b10e <_dtoa_r+0x76e>
 800b0f8:	b12f      	cbz	r7, 800b106 <_dtoa_r+0x766>
 800b0fa:	42b7      	cmp	r7, r6
 800b0fc:	d003      	beq.n	800b106 <_dtoa_r+0x766>
 800b0fe:	4639      	mov	r1, r7
 800b100:	4620      	mov	r0, r4
 800b102:	f000 fd3b 	bl	800bb7c <_Bfree>
 800b106:	4631      	mov	r1, r6
 800b108:	4620      	mov	r0, r4
 800b10a:	f000 fd37 	bl	800bb7c <_Bfree>
 800b10e:	4629      	mov	r1, r5
 800b110:	4620      	mov	r0, r4
 800b112:	f000 fd33 	bl	800bb7c <_Bfree>
 800b116:	2300      	movs	r3, #0
 800b118:	f889 3000 	strb.w	r3, [r9]
 800b11c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b11e:	9a07      	ldr	r2, [sp, #28]
 800b120:	601a      	str	r2, [r3, #0]
 800b122:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b124:	2b00      	cmp	r3, #0
 800b126:	f43f ac77 	beq.w	800aa18 <_dtoa_r+0x78>
 800b12a:	9803      	ldr	r0, [sp, #12]
 800b12c:	f8c3 9000 	str.w	r9, [r3]
 800b130:	b019      	add	sp, #100	; 0x64
 800b132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b136:	2301      	movs	r3, #1
 800b138:	1bbf      	subs	r7, r7, r6
 800b13a:	930e      	str	r3, [sp, #56]	; 0x38
 800b13c:	1e7b      	subs	r3, r7, #1
 800b13e:	9306      	str	r3, [sp, #24]
 800b140:	f57f acd9 	bpl.w	800aaf6 <_dtoa_r+0x156>
 800b144:	f1c7 0301 	rsb	r3, r7, #1
 800b148:	9309      	str	r3, [sp, #36]	; 0x24
 800b14a:	2300      	movs	r3, #0
 800b14c:	9306      	str	r3, [sp, #24]
 800b14e:	e4d4      	b.n	800aafa <_dtoa_r+0x15a>
 800b150:	4658      	mov	r0, fp
 800b152:	f7f5 fc15 	bl	8000980 <__aeabi_i2d>
 800b156:	4642      	mov	r2, r8
 800b158:	464b      	mov	r3, r9
 800b15a:	f7f5 fee3 	bl	8000f24 <__aeabi_dcmpeq>
 800b15e:	2800      	cmp	r0, #0
 800b160:	f47f acb1 	bne.w	800aac6 <_dtoa_r+0x126>
 800b164:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b168:	e4ad      	b.n	800aac6 <_dtoa_r+0x126>
 800b16a:	4b1a      	ldr	r3, [pc, #104]	; (800b1d4 <_dtoa_r+0x834>)
 800b16c:	9303      	str	r3, [sp, #12]
 800b16e:	9803      	ldr	r0, [sp, #12]
 800b170:	b019      	add	sp, #100	; 0x64
 800b172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b176:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800b17a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b17c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b17e:	e716      	b.n	800afae <_dtoa_r+0x60e>
 800b180:	f1c0 001c 	rsb	r0, r0, #28
 800b184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b186:	4403      	add	r3, r0
 800b188:	9309      	str	r3, [sp, #36]	; 0x24
 800b18a:	9b06      	ldr	r3, [sp, #24]
 800b18c:	4403      	add	r3, r0
 800b18e:	4407      	add	r7, r0
 800b190:	9306      	str	r3, [sp, #24]
 800b192:	e74a      	b.n	800b02a <_dtoa_r+0x68a>
 800b194:	2601      	movs	r6, #1
 800b196:	e4c7      	b.n	800ab28 <_dtoa_r+0x188>
 800b198:	f1c3 0320 	rsb	r3, r3, #32
 800b19c:	fa08 f003 	lsl.w	r0, r8, r3
 800b1a0:	e45e      	b.n	800aa60 <_dtoa_r+0xc0>
 800b1a2:	4601      	mov	r1, r0
 800b1a4:	465a      	mov	r2, fp
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f000 fe6e 	bl	800be88 <__pow5mult>
 800b1ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	4682      	mov	sl, r0
 800b1b2:	f340 81ba 	ble.w	800b52a <_dtoa_r+0xb8a>
 800b1b6:	f04f 0900 	mov.w	r9, #0
 800b1ba:	f8da 3010 	ldr.w	r3, [sl, #16]
 800b1be:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800b1c2:	6918      	ldr	r0, [r3, #16]
 800b1c4:	f000 fd34 	bl	800bc30 <__hi0bits>
 800b1c8:	f1c0 0020 	rsb	r0, r0, #32
 800b1cc:	e720      	b.n	800b010 <_dtoa_r+0x670>
 800b1ce:	bf00      	nop
 800b1d0:	40240000 	.word	0x40240000
 800b1d4:	0800ec2c 	.word	0x0800ec2c
 800b1d8:	4631      	mov	r1, r6
 800b1da:	2300      	movs	r3, #0
 800b1dc:	220a      	movs	r2, #10
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f000 fcd6 	bl	800bb90 <__multadd>
 800b1e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	4606      	mov	r6, r0
 800b1ea:	f340 82f3 	ble.w	800b7d4 <_dtoa_r+0xe34>
 800b1ee:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800b1f2:	2f00      	cmp	r7, #0
 800b1f4:	f300 811a 	bgt.w	800b42c <_dtoa_r+0xa8c>
 800b1f8:	f1b9 0f00 	cmp.w	r9, #0
 800b1fc:	f040 81e3 	bne.w	800b5c6 <_dtoa_r+0xc26>
 800b200:	46b0      	mov	r8, r6
 800b202:	9b04      	ldr	r3, [sp, #16]
 800b204:	9f03      	ldr	r7, [sp, #12]
 800b206:	9908      	ldr	r1, [sp, #32]
 800b208:	f003 0201 	and.w	r2, r3, #1
 800b20c:	1e7b      	subs	r3, r7, #1
 800b20e:	4419      	add	r1, r3
 800b210:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b212:	920c      	str	r2, [sp, #48]	; 0x30
 800b214:	4313      	orrs	r3, r2
 800b216:	9109      	str	r1, [sp, #36]	; 0x24
 800b218:	930a      	str	r3, [sp, #40]	; 0x28
 800b21a:	4651      	mov	r1, sl
 800b21c:	4628      	mov	r0, r5
 800b21e:	f7ff fb2b 	bl	800a878 <quorem>
 800b222:	4631      	mov	r1, r6
 800b224:	4683      	mov	fp, r0
 800b226:	4628      	mov	r0, r5
 800b228:	f000 ff06 	bl	800c038 <__mcmp>
 800b22c:	4642      	mov	r2, r8
 800b22e:	4651      	mov	r1, sl
 800b230:	4681      	mov	r9, r0
 800b232:	4620      	mov	r0, r4
 800b234:	f000 ff20 	bl	800c078 <__mdiff>
 800b238:	68c2      	ldr	r2, [r0, #12]
 800b23a:	4601      	mov	r1, r0
 800b23c:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800b240:	2a00      	cmp	r2, #0
 800b242:	d142      	bne.n	800b2ca <_dtoa_r+0x92a>
 800b244:	9006      	str	r0, [sp, #24]
 800b246:	4628      	mov	r0, r5
 800b248:	9308      	str	r3, [sp, #32]
 800b24a:	f000 fef5 	bl	800c038 <__mcmp>
 800b24e:	9906      	ldr	r1, [sp, #24]
 800b250:	9004      	str	r0, [sp, #16]
 800b252:	4620      	mov	r0, r4
 800b254:	f000 fc92 	bl	800bb7c <_Bfree>
 800b258:	9a04      	ldr	r2, [sp, #16]
 800b25a:	9b08      	ldr	r3, [sp, #32]
 800b25c:	b91a      	cbnz	r2, 800b266 <_dtoa_r+0x8c6>
 800b25e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b260:	2900      	cmp	r1, #0
 800b262:	f000 82a9 	beq.w	800b7b8 <_dtoa_r+0xe18>
 800b266:	f1b9 0f00 	cmp.w	r9, #0
 800b26a:	f2c0 8171 	blt.w	800b550 <_dtoa_r+0xbb0>
 800b26e:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b270:	ea49 0901 	orr.w	r9, r9, r1
 800b274:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b276:	ea51 0909 	orrs.w	r9, r1, r9
 800b27a:	f000 8169 	beq.w	800b550 <_dtoa_r+0xbb0>
 800b27e:	2a00      	cmp	r2, #0
 800b280:	f300 81bc 	bgt.w	800b5fc <_dtoa_r+0xc5c>
 800b284:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b286:	703b      	strb	r3, [r7, #0]
 800b288:	f107 0901 	add.w	r9, r7, #1
 800b28c:	4297      	cmp	r7, r2
 800b28e:	46cb      	mov	fp, r9
 800b290:	f000 81ba 	beq.w	800b608 <_dtoa_r+0xc68>
 800b294:	4629      	mov	r1, r5
 800b296:	2300      	movs	r3, #0
 800b298:	220a      	movs	r2, #10
 800b29a:	4620      	mov	r0, r4
 800b29c:	f000 fc78 	bl	800bb90 <__multadd>
 800b2a0:	4546      	cmp	r6, r8
 800b2a2:	4605      	mov	r5, r0
 800b2a4:	4631      	mov	r1, r6
 800b2a6:	f04f 0300 	mov.w	r3, #0
 800b2aa:	f04f 020a 	mov.w	r2, #10
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	d012      	beq.n	800b2d8 <_dtoa_r+0x938>
 800b2b2:	f000 fc6d 	bl	800bb90 <__multadd>
 800b2b6:	4641      	mov	r1, r8
 800b2b8:	4606      	mov	r6, r0
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	220a      	movs	r2, #10
 800b2be:	4620      	mov	r0, r4
 800b2c0:	f000 fc66 	bl	800bb90 <__multadd>
 800b2c4:	464f      	mov	r7, r9
 800b2c6:	4680      	mov	r8, r0
 800b2c8:	e7a7      	b.n	800b21a <_dtoa_r+0x87a>
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	9304      	str	r3, [sp, #16]
 800b2ce:	f000 fc55 	bl	800bb7c <_Bfree>
 800b2d2:	9b04      	ldr	r3, [sp, #16]
 800b2d4:	2201      	movs	r2, #1
 800b2d6:	e7c6      	b.n	800b266 <_dtoa_r+0x8c6>
 800b2d8:	f000 fc5a 	bl	800bb90 <__multadd>
 800b2dc:	464f      	mov	r7, r9
 800b2de:	4606      	mov	r6, r0
 800b2e0:	4680      	mov	r8, r0
 800b2e2:	e79a      	b.n	800b21a <_dtoa_r+0x87a>
 800b2e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b2e6:	2b02      	cmp	r3, #2
 800b2e8:	dc79      	bgt.n	800b3de <_dtoa_r+0xa3e>
 800b2ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d180      	bne.n	800b1f2 <_dtoa_r+0x852>
 800b2f0:	9b07      	ldr	r3, [sp, #28]
 800b2f2:	4651      	mov	r1, sl
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	9307      	str	r3, [sp, #28]
 800b2fa:	f7ff fabd 	bl	800a878 <quorem>
 800b2fe:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b302:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b306:	f80b 3b01 	strb.w	r3, [fp], #1
 800b30a:	2700      	movs	r7, #0
 800b30c:	e6d0      	b.n	800b0b0 <_dtoa_r+0x710>
 800b30e:	4651      	mov	r1, sl
 800b310:	4628      	mov	r0, r5
 800b312:	f000 fe91 	bl	800c038 <__mcmp>
 800b316:	2800      	cmp	r0, #0
 800b318:	f6bf ae9d 	bge.w	800b056 <_dtoa_r+0x6b6>
 800b31c:	4629      	mov	r1, r5
 800b31e:	2300      	movs	r3, #0
 800b320:	220a      	movs	r2, #10
 800b322:	4620      	mov	r0, r4
 800b324:	f000 fc34 	bl	800bb90 <__multadd>
 800b328:	9b07      	ldr	r3, [sp, #28]
 800b32a:	f103 38ff 	add.w	r8, r3, #4294967295
 800b32e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b330:	4605      	mov	r5, r0
 800b332:	2b00      	cmp	r3, #0
 800b334:	f47f af50 	bne.w	800b1d8 <_dtoa_r+0x838>
 800b338:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	f340 8243 	ble.w	800b7c6 <_dtoa_r+0xe26>
 800b340:	9308      	str	r3, [sp, #32]
 800b342:	e693      	b.n	800b06c <_dtoa_r+0x6cc>
 800b344:	4bb6      	ldr	r3, [pc, #728]	; (800b620 <_dtoa_r+0xc80>)
 800b346:	9303      	str	r3, [sp, #12]
 800b348:	3303      	adds	r3, #3
 800b34a:	e408      	b.n	800ab5e <_dtoa_r+0x1be>
 800b34c:	201c      	movs	r0, #28
 800b34e:	e719      	b.n	800b184 <_dtoa_r+0x7e4>
 800b350:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800b354:	2900      	cmp	r1, #0
 800b356:	f47f ae54 	bne.w	800b002 <_dtoa_r+0x662>
 800b35a:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f47f ae4f 	bne.w	800b002 <_dtoa_r+0x662>
 800b364:	4baf      	ldr	r3, [pc, #700]	; (800b624 <_dtoa_r+0xc84>)
 800b366:	4013      	ands	r3, r2
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f000 820b 	beq.w	800b784 <_dtoa_r+0xde4>
 800b36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b370:	3301      	adds	r3, #1
 800b372:	9309      	str	r3, [sp, #36]	; 0x24
 800b374:	9b06      	ldr	r3, [sp, #24]
 800b376:	3301      	adds	r3, #1
 800b378:	9306      	str	r3, [sp, #24]
 800b37a:	f04f 0901 	mov.w	r9, #1
 800b37e:	e642      	b.n	800b006 <_dtoa_r+0x666>
 800b380:	2301      	movs	r3, #1
 800b382:	930c      	str	r3, [sp, #48]	; 0x30
 800b384:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b386:	9a07      	ldr	r2, [sp, #28]
 800b388:	4413      	add	r3, r2
 800b38a:	9312      	str	r3, [sp, #72]	; 0x48
 800b38c:	3301      	adds	r3, #1
 800b38e:	2b01      	cmp	r3, #1
 800b390:	461f      	mov	r7, r3
 800b392:	9308      	str	r3, [sp, #32]
 800b394:	bfb8      	it	lt
 800b396:	2701      	movlt	r7, #1
 800b398:	2100      	movs	r1, #0
 800b39a:	2f17      	cmp	r7, #23
 800b39c:	63e1      	str	r1, [r4, #60]	; 0x3c
 800b39e:	f77f ac2f 	ble.w	800ac00 <_dtoa_r+0x260>
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	2304      	movs	r3, #4
 800b3a6:	005b      	lsls	r3, r3, #1
 800b3a8:	f103 0014 	add.w	r0, r3, #20
 800b3ac:	42b8      	cmp	r0, r7
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	f102 0201 	add.w	r2, r2, #1
 800b3b4:	d9f7      	bls.n	800b3a6 <_dtoa_r+0xa06>
 800b3b6:	63e1      	str	r1, [r4, #60]	; 0x3c
 800b3b8:	e422      	b.n	800ac00 <_dtoa_r+0x260>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	930c      	str	r3, [sp, #48]	; 0x30
 800b3be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	dd59      	ble.n	800b478 <_dtoa_r+0xad8>
 800b3c4:	9312      	str	r3, [sp, #72]	; 0x48
 800b3c6:	9308      	str	r3, [sp, #32]
 800b3c8:	461f      	mov	r7, r3
 800b3ca:	e7e5      	b.n	800b398 <_dtoa_r+0x9f8>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	930c      	str	r3, [sp, #48]	; 0x30
 800b3d0:	e7d8      	b.n	800b384 <_dtoa_r+0x9e4>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	930c      	str	r3, [sp, #48]	; 0x30
 800b3d6:	e7f2      	b.n	800b3be <_dtoa_r+0xa1e>
 800b3d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3da:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800b3de:	9b08      	ldr	r3, [sp, #32]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f47f ad54 	bne.w	800ae8e <_dtoa_r+0x4ee>
 800b3e6:	4651      	mov	r1, sl
 800b3e8:	2205      	movs	r2, #5
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	f000 fbd0 	bl	800bb90 <__multadd>
 800b3f0:	4601      	mov	r1, r0
 800b3f2:	4682      	mov	sl, r0
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	f000 fe1f 	bl	800c038 <__mcmp>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	f77f ad47 	ble.w	800ae8e <_dtoa_r+0x4ee>
 800b400:	9b03      	ldr	r3, [sp, #12]
 800b402:	9f07      	ldr	r7, [sp, #28]
 800b404:	2231      	movs	r2, #49	; 0x31
 800b406:	4698      	mov	r8, r3
 800b408:	f803 2b01 	strb.w	r2, [r3], #1
 800b40c:	3701      	adds	r7, #1
 800b40e:	9303      	str	r3, [sp, #12]
 800b410:	4651      	mov	r1, sl
 800b412:	4620      	mov	r0, r4
 800b414:	f000 fbb2 	bl	800bb7c <_Bfree>
 800b418:	1c7b      	adds	r3, r7, #1
 800b41a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b41e:	9307      	str	r3, [sp, #28]
 800b420:	f8cd 800c 	str.w	r8, [sp, #12]
 800b424:	2e00      	cmp	r6, #0
 800b426:	f47f ae6e 	bne.w	800b106 <_dtoa_r+0x766>
 800b42a:	e670      	b.n	800b10e <_dtoa_r+0x76e>
 800b42c:	4631      	mov	r1, r6
 800b42e:	463a      	mov	r2, r7
 800b430:	4620      	mov	r0, r4
 800b432:	f000 fd89 	bl	800bf48 <__lshift>
 800b436:	4606      	mov	r6, r0
 800b438:	e6de      	b.n	800b1f8 <_dtoa_r+0x858>
 800b43a:	eba3 0808 	sub.w	r8, r3, r8
 800b43e:	e5a6      	b.n	800af8e <_dtoa_r+0x5ee>
 800b440:	4631      	mov	r1, r6
 800b442:	4642      	mov	r2, r8
 800b444:	4620      	mov	r0, r4
 800b446:	f000 fd1f 	bl	800be88 <__pow5mult>
 800b44a:	462a      	mov	r2, r5
 800b44c:	4601      	mov	r1, r0
 800b44e:	4606      	mov	r6, r0
 800b450:	4620      	mov	r0, r4
 800b452:	f000 fc6b 	bl	800bd2c <__multiply>
 800b456:	4629      	mov	r1, r5
 800b458:	4605      	mov	r5, r0
 800b45a:	4620      	mov	r0, r4
 800b45c:	f000 fb8e 	bl	800bb7c <_Bfree>
 800b460:	e5bd      	b.n	800afde <_dtoa_r+0x63e>
 800b462:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b466:	f04f 0a02 	mov.w	sl, #2
 800b46a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b46e:	f7ff bbf4 	b.w	800ac5a <_dtoa_r+0x2ba>
 800b472:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800b476:	e685      	b.n	800b184 <_dtoa_r+0x7e4>
 800b478:	2301      	movs	r3, #1
 800b47a:	9323      	str	r3, [sp, #140]	; 0x8c
 800b47c:	9308      	str	r3, [sp, #32]
 800b47e:	f7ff bbbb 	b.w	800abf8 <_dtoa_r+0x258>
 800b482:	d103      	bne.n	800b48c <_dtoa_r+0xaec>
 800b484:	9b04      	ldr	r3, [sp, #16]
 800b486:	07db      	lsls	r3, r3, #31
 800b488:	f53f ae1f 	bmi.w	800b0ca <_dtoa_r+0x72a>
 800b48c:	46d9      	mov	r9, fp
 800b48e:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800b492:	2b30      	cmp	r3, #48	; 0x30
 800b494:	d0fa      	beq.n	800b48c <_dtoa_r+0xaec>
 800b496:	e62a      	b.n	800b0ee <_dtoa_r+0x74e>
 800b498:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b49a:	2a00      	cmp	r2, #0
 800b49c:	f000 812d 	beq.w	800b6fa <_dtoa_r+0xd5a>
 800b4a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b4a4:	9a06      	ldr	r2, [sp, #24]
 800b4a6:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800b4aa:	441a      	add	r2, r3
 800b4ac:	9206      	str	r2, [sp, #24]
 800b4ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4b0:	4617      	mov	r7, r2
 800b4b2:	441a      	add	r2, r3
 800b4b4:	9209      	str	r2, [sp, #36]	; 0x24
 800b4b6:	e575      	b.n	800afa4 <_dtoa_r+0x604>
 800b4b8:	9b07      	ldr	r3, [sp, #28]
 800b4ba:	9a03      	ldr	r2, [sp, #12]
 800b4bc:	3301      	adds	r3, #1
 800b4be:	9307      	str	r3, [sp, #28]
 800b4c0:	2331      	movs	r3, #49	; 0x31
 800b4c2:	7013      	strb	r3, [r2, #0]
 800b4c4:	e613      	b.n	800b0ee <_dtoa_r+0x74e>
 800b4c6:	f04f 0a00 	mov.w	sl, #0
 800b4ca:	4656      	mov	r6, sl
 800b4cc:	e4df      	b.n	800ae8e <_dtoa_r+0x4ee>
 800b4ce:	900e      	str	r0, [sp, #56]	; 0x38
 800b4d0:	e638      	b.n	800b144 <_dtoa_r+0x7a4>
 800b4d2:	f000 813d 	beq.w	800b750 <_dtoa_r+0xdb0>
 800b4d6:	9a07      	ldr	r2, [sp, #28]
 800b4d8:	4b53      	ldr	r3, [pc, #332]	; (800b628 <_dtoa_r+0xc88>)
 800b4da:	4256      	negs	r6, r2
 800b4dc:	f006 020f 	and.w	r2, r6, #15
 800b4e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b4ec:	f7f5 fab2 	bl	8000a54 <__aeabi_dmul>
 800b4f0:	1136      	asrs	r6, r6, #4
 800b4f2:	4680      	mov	r8, r0
 800b4f4:	4689      	mov	r9, r1
 800b4f6:	f000 8178 	beq.w	800b7ea <_dtoa_r+0xe4a>
 800b4fa:	4f4c      	ldr	r7, [pc, #304]	; (800b62c <_dtoa_r+0xc8c>)
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	f04f 0a02 	mov.w	sl, #2
 800b502:	07f2      	lsls	r2, r6, #31
 800b504:	d506      	bpl.n	800b514 <_dtoa_r+0xb74>
 800b506:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b50a:	f7f5 faa3 	bl	8000a54 <__aeabi_dmul>
 800b50e:	f10a 0a01 	add.w	sl, sl, #1
 800b512:	2301      	movs	r3, #1
 800b514:	1076      	asrs	r6, r6, #1
 800b516:	f107 0708 	add.w	r7, r7, #8
 800b51a:	d1f2      	bne.n	800b502 <_dtoa_r+0xb62>
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	f43f abbb 	beq.w	800ac98 <_dtoa_r+0x2f8>
 800b522:	4680      	mov	r8, r0
 800b524:	4689      	mov	r9, r1
 800b526:	f7ff bbb7 	b.w	800ac98 <_dtoa_r+0x2f8>
 800b52a:	9b04      	ldr	r3, [sp, #16]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f47f ae42 	bne.w	800b1b6 <_dtoa_r+0x816>
 800b532:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800b536:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	f43f af12 	beq.w	800b364 <_dtoa_r+0x9c4>
 800b540:	e639      	b.n	800b1b6 <_dtoa_r+0x816>
 800b542:	4629      	mov	r1, r5
 800b544:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b546:	4620      	mov	r0, r4
 800b548:	f000 fc9e 	bl	800be88 <__pow5mult>
 800b54c:	4605      	mov	r5, r0
 800b54e:	e54b      	b.n	800afe8 <_dtoa_r+0x648>
 800b550:	2a00      	cmp	r2, #0
 800b552:	dd12      	ble.n	800b57a <_dtoa_r+0xbda>
 800b554:	4629      	mov	r1, r5
 800b556:	2201      	movs	r2, #1
 800b558:	4620      	mov	r0, r4
 800b55a:	9304      	str	r3, [sp, #16]
 800b55c:	f000 fcf4 	bl	800bf48 <__lshift>
 800b560:	4651      	mov	r1, sl
 800b562:	4605      	mov	r5, r0
 800b564:	f000 fd68 	bl	800c038 <__mcmp>
 800b568:	2800      	cmp	r0, #0
 800b56a:	9b04      	ldr	r3, [sp, #16]
 800b56c:	f340 8118 	ble.w	800b7a0 <_dtoa_r+0xe00>
 800b570:	2b39      	cmp	r3, #57	; 0x39
 800b572:	f000 80f9 	beq.w	800b768 <_dtoa_r+0xdc8>
 800b576:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800b57a:	46b9      	mov	r9, r7
 800b57c:	f809 3b01 	strb.w	r3, [r9], #1
 800b580:	9b07      	ldr	r3, [sp, #28]
 800b582:	3301      	adds	r3, #1
 800b584:	4637      	mov	r7, r6
 800b586:	9307      	str	r3, [sp, #28]
 800b588:	4646      	mov	r6, r8
 800b58a:	e5b0      	b.n	800b0ee <_dtoa_r+0x74e>
 800b58c:	9509      	str	r5, [sp, #36]	; 0x24
 800b58e:	9c06      	ldr	r4, [sp, #24]
 800b590:	9d04      	ldr	r5, [sp, #16]
 800b592:	4602      	mov	r2, r0
 800b594:	460b      	mov	r3, r1
 800b596:	f7f5 f8a7 	bl	80006e8 <__adddf3>
 800b59a:	4652      	mov	r2, sl
 800b59c:	465b      	mov	r3, fp
 800b59e:	4680      	mov	r8, r0
 800b5a0:	4689      	mov	r9, r1
 800b5a2:	f7f5 fce7 	bl	8000f74 <__aeabi_dcmpgt>
 800b5a6:	b960      	cbnz	r0, 800b5c2 <_dtoa_r+0xc22>
 800b5a8:	4652      	mov	r2, sl
 800b5aa:	465b      	mov	r3, fp
 800b5ac:	4640      	mov	r0, r8
 800b5ae:	4649      	mov	r1, r9
 800b5b0:	f7f5 fcb8 	bl	8000f24 <__aeabi_dcmpeq>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	f43f acce 	beq.w	800af56 <_dtoa_r+0x5b6>
 800b5ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5bc:	07d9      	lsls	r1, r3, #31
 800b5be:	f57f acca 	bpl.w	800af56 <_dtoa_r+0x5b6>
 800b5c2:	9a03      	ldr	r2, [sp, #12]
 800b5c4:	e404      	b.n	800add0 <_dtoa_r+0x430>
 800b5c6:	6871      	ldr	r1, [r6, #4]
 800b5c8:	4620      	mov	r0, r4
 800b5ca:	f000 fab1 	bl	800bb30 <_Balloc>
 800b5ce:	4607      	mov	r7, r0
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	f000 810e 	beq.w	800b7f2 <_dtoa_r+0xe52>
 800b5d6:	6933      	ldr	r3, [r6, #16]
 800b5d8:	3302      	adds	r3, #2
 800b5da:	009a      	lsls	r2, r3, #2
 800b5dc:	f106 010c 	add.w	r1, r6, #12
 800b5e0:	300c      	adds	r0, #12
 800b5e2:	f7f4 ff13 	bl	800040c <memcpy>
 800b5e6:	4639      	mov	r1, r7
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	f000 fcac 	bl	800bf48 <__lshift>
 800b5f0:	4680      	mov	r8, r0
 800b5f2:	e606      	b.n	800b202 <_dtoa_r+0x862>
 800b5f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b5f8:	1a9f      	subs	r7, r3, r2
 800b5fa:	e4d3      	b.n	800afa4 <_dtoa_r+0x604>
 800b5fc:	2b39      	cmp	r3, #57	; 0x39
 800b5fe:	f000 80b3 	beq.w	800b768 <_dtoa_r+0xdc8>
 800b602:	46b9      	mov	r9, r7
 800b604:	3301      	adds	r3, #1
 800b606:	e7b9      	b.n	800b57c <_dtoa_r+0xbdc>
 800b608:	9a07      	ldr	r2, [sp, #28]
 800b60a:	3201      	adds	r2, #1
 800b60c:	4637      	mov	r7, r6
 800b60e:	9207      	str	r2, [sp, #28]
 800b610:	4646      	mov	r6, r8
 800b612:	e54d      	b.n	800b0b0 <_dtoa_r+0x710>
 800b614:	4629      	mov	r1, r5
 800b616:	4620      	mov	r0, r4
 800b618:	f000 fc36 	bl	800be88 <__pow5mult>
 800b61c:	4605      	mov	r5, r0
 800b61e:	e4e3      	b.n	800afe8 <_dtoa_r+0x648>
 800b620:	0800eca4 	.word	0x0800eca4
 800b624:	7ff00000 	.word	0x7ff00000
 800b628:	0800eda0 	.word	0x0800eda0
 800b62c:	0800ed78 	.word	0x0800ed78
 800b630:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b634:	4981      	ldr	r1, [pc, #516]	; (800b83c <_dtoa_r+0xe9c>)
 800b636:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b63a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b63e:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800b642:	f7f5 fa07 	bl	8000a54 <__aeabi_dmul>
 800b646:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b64a:	4649      	mov	r1, r9
 800b64c:	4640      	mov	r0, r8
 800b64e:	f7f5 fcb1 	bl	8000fb4 <__aeabi_d2iz>
 800b652:	4606      	mov	r6, r0
 800b654:	f7f5 f994 	bl	8000980 <__aeabi_i2d>
 800b658:	460b      	mov	r3, r1
 800b65a:	4602      	mov	r2, r0
 800b65c:	4649      	mov	r1, r9
 800b65e:	4640      	mov	r0, r8
 800b660:	f7f5 f840 	bl	80006e4 <__aeabi_dsub>
 800b664:	9f03      	ldr	r7, [sp, #12]
 800b666:	4653      	mov	r3, sl
 800b668:	3630      	adds	r6, #48	; 0x30
 800b66a:	2b01      	cmp	r3, #1
 800b66c:	f807 6b01 	strb.w	r6, [r7], #1
 800b670:	4680      	mov	r8, r0
 800b672:	4689      	mov	r9, r1
 800b674:	f000 80b7 	beq.w	800b7e6 <_dtoa_r+0xe46>
 800b678:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800b67a:	9b03      	ldr	r3, [sp, #12]
 800b67c:	441e      	add	r6, r3
 800b67e:	4b70      	ldr	r3, [pc, #448]	; (800b840 <_dtoa_r+0xea0>)
 800b680:	2200      	movs	r2, #0
 800b682:	4640      	mov	r0, r8
 800b684:	4649      	mov	r1, r9
 800b686:	f7f5 f9e5 	bl	8000a54 <__aeabi_dmul>
 800b68a:	4689      	mov	r9, r1
 800b68c:	4680      	mov	r8, r0
 800b68e:	f7f5 fc91 	bl	8000fb4 <__aeabi_d2iz>
 800b692:	4682      	mov	sl, r0
 800b694:	f7f5 f974 	bl	8000980 <__aeabi_i2d>
 800b698:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800b69c:	4602      	mov	r2, r0
 800b69e:	460b      	mov	r3, r1
 800b6a0:	4640      	mov	r0, r8
 800b6a2:	4649      	mov	r1, r9
 800b6a4:	f7f5 f81e 	bl	80006e4 <__aeabi_dsub>
 800b6a8:	f807 ab01 	strb.w	sl, [r7], #1
 800b6ac:	42be      	cmp	r6, r7
 800b6ae:	4680      	mov	r8, r0
 800b6b0:	4689      	mov	r9, r1
 800b6b2:	d1e4      	bne.n	800b67e <_dtoa_r+0xcde>
 800b6b4:	4b63      	ldr	r3, [pc, #396]	; (800b844 <_dtoa_r+0xea4>)
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b6bc:	f7f5 f814 	bl	80006e8 <__adddf3>
 800b6c0:	4642      	mov	r2, r8
 800b6c2:	464b      	mov	r3, r9
 800b6c4:	f7f5 fc38 	bl	8000f38 <__aeabi_dcmplt>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	d164      	bne.n	800b796 <_dtoa_r+0xdf6>
 800b6cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b6d0:	495c      	ldr	r1, [pc, #368]	; (800b844 <_dtoa_r+0xea4>)
 800b6d2:	2000      	movs	r0, #0
 800b6d4:	f7f5 f806 	bl	80006e4 <__aeabi_dsub>
 800b6d8:	4642      	mov	r2, r8
 800b6da:	464b      	mov	r3, r9
 800b6dc:	f7f5 fc4a 	bl	8000f74 <__aeabi_dcmpgt>
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	f43f abad 	beq.w	800ae40 <_dtoa_r+0x4a0>
 800b6e6:	46b1      	mov	r9, r6
 800b6e8:	3e01      	subs	r6, #1
 800b6ea:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800b6ee:	2b30      	cmp	r3, #48	; 0x30
 800b6f0:	d0f9      	beq.n	800b6e6 <_dtoa_r+0xd46>
 800b6f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b6f4:	3301      	adds	r3, #1
 800b6f6:	9307      	str	r3, [sp, #28]
 800b6f8:	e509      	b.n	800b10e <_dtoa_r+0x76e>
 800b6fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b6fc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b700:	e6d0      	b.n	800b4a4 <_dtoa_r+0xb04>
 800b702:	9b08      	ldr	r3, [sp, #32]
 800b704:	2b00      	cmp	r3, #0
 800b706:	f43f ab6f 	beq.w	800ade8 <_dtoa_r+0x448>
 800b70a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	f77f ab97 	ble.w	800ae40 <_dtoa_r+0x4a0>
 800b712:	9a07      	ldr	r2, [sp, #28]
 800b714:	3a01      	subs	r2, #1
 800b716:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800b71a:	4640      	mov	r0, r8
 800b71c:	4b48      	ldr	r3, [pc, #288]	; (800b840 <_dtoa_r+0xea0>)
 800b71e:	2200      	movs	r2, #0
 800b720:	4649      	mov	r1, r9
 800b722:	f7f5 f997 	bl	8000a54 <__aeabi_dmul>
 800b726:	4680      	mov	r8, r0
 800b728:	4689      	mov	r9, r1
 800b72a:	f10a 0001 	add.w	r0, sl, #1
 800b72e:	f7f5 f927 	bl	8000980 <__aeabi_i2d>
 800b732:	4642      	mov	r2, r8
 800b734:	464b      	mov	r3, r9
 800b736:	f7f5 f98d 	bl	8000a54 <__aeabi_dmul>
 800b73a:	4b43      	ldr	r3, [pc, #268]	; (800b848 <_dtoa_r+0xea8>)
 800b73c:	2200      	movs	r2, #0
 800b73e:	f7f4 ffd3 	bl	80006e8 <__adddf3>
 800b742:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b746:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b74a:	9311      	str	r3, [sp, #68]	; 0x44
 800b74c:	f7ff bac7 	b.w	800acde <_dtoa_r+0x33e>
 800b750:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800b754:	f04f 0a02 	mov.w	sl, #2
 800b758:	f7ff ba9e 	b.w	800ac98 <_dtoa_r+0x2f8>
 800b75c:	9b07      	ldr	r3, [sp, #28]
 800b75e:	3301      	adds	r3, #1
 800b760:	9307      	str	r3, [sp, #28]
 800b762:	2331      	movs	r3, #49	; 0x31
 800b764:	f7ff bb3b 	b.w	800adde <_dtoa_r+0x43e>
 800b768:	9b07      	ldr	r3, [sp, #28]
 800b76a:	46bb      	mov	fp, r7
 800b76c:	3301      	adds	r3, #1
 800b76e:	9307      	str	r3, [sp, #28]
 800b770:	2339      	movs	r3, #57	; 0x39
 800b772:	4637      	mov	r7, r6
 800b774:	f80b 3b01 	strb.w	r3, [fp], #1
 800b778:	4646      	mov	r6, r8
 800b77a:	e4a8      	b.n	800b0ce <_dtoa_r+0x72e>
 800b77c:	f04f 0a00 	mov.w	sl, #0
 800b780:	4656      	mov	r6, sl
 800b782:	e63d      	b.n	800b400 <_dtoa_r+0xa60>
 800b784:	4699      	mov	r9, r3
 800b786:	e43e      	b.n	800b006 <_dtoa_r+0x666>
 800b788:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b78a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800b78c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b78e:	3301      	adds	r3, #1
 800b790:	9307      	str	r3, [sp, #28]
 800b792:	46b1      	mov	r9, r6
 800b794:	e4bb      	b.n	800b10e <_dtoa_r+0x76e>
 800b796:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b798:	9a03      	ldr	r2, [sp, #12]
 800b79a:	9307      	str	r3, [sp, #28]
 800b79c:	f7ff bb18 	b.w	800add0 <_dtoa_r+0x430>
 800b7a0:	f47f aeeb 	bne.w	800b57a <_dtoa_r+0xbda>
 800b7a4:	07da      	lsls	r2, r3, #31
 800b7a6:	f57f aee8 	bpl.w	800b57a <_dtoa_r+0xbda>
 800b7aa:	e6e1      	b.n	800b570 <_dtoa_r+0xbd0>
 800b7ac:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800b7b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b7b2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800b7b4:	f7ff bb44 	b.w	800ae40 <_dtoa_r+0x4a0>
 800b7b8:	2b39      	cmp	r3, #57	; 0x39
 800b7ba:	d0d5      	beq.n	800b768 <_dtoa_r+0xdc8>
 800b7bc:	f1b9 0f00 	cmp.w	r9, #0
 800b7c0:	f73f aed9 	bgt.w	800b576 <_dtoa_r+0xbd6>
 800b7c4:	e6d9      	b.n	800b57a <_dtoa_r+0xbda>
 800b7c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7c8:	2b02      	cmp	r3, #2
 800b7ca:	f73f ae05 	bgt.w	800b3d8 <_dtoa_r+0xa38>
 800b7ce:	f8cd 801c 	str.w	r8, [sp, #28]
 800b7d2:	e58d      	b.n	800b2f0 <_dtoa_r+0x950>
 800b7d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7d6:	2b02      	cmp	r3, #2
 800b7d8:	f73f adfe 	bgt.w	800b3d8 <_dtoa_r+0xa38>
 800b7dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b7de:	f8cd 801c 	str.w	r8, [sp, #28]
 800b7e2:	9308      	str	r3, [sp, #32]
 800b7e4:	e505      	b.n	800b1f2 <_dtoa_r+0x852>
 800b7e6:	463e      	mov	r6, r7
 800b7e8:	e764      	b.n	800b6b4 <_dtoa_r+0xd14>
 800b7ea:	f04f 0a02 	mov.w	sl, #2
 800b7ee:	f7ff ba53 	b.w	800ac98 <_dtoa_r+0x2f8>
 800b7f2:	4b16      	ldr	r3, [pc, #88]	; (800b84c <_dtoa_r+0xeac>)
 800b7f4:	4816      	ldr	r0, [pc, #88]	; (800b850 <_dtoa_r+0xeb0>)
 800b7f6:	463a      	mov	r2, r7
 800b7f8:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b7fc:	f000 ffa8 	bl	800c750 <__assert_func>
 800b800:	2600      	movs	r6, #0
 800b802:	63e6      	str	r6, [r4, #60]	; 0x3c
 800b804:	4631      	mov	r1, r6
 800b806:	4620      	mov	r0, r4
 800b808:	f000 f992 	bl	800bb30 <_Balloc>
 800b80c:	9003      	str	r0, [sp, #12]
 800b80e:	b950      	cbnz	r0, 800b826 <_dtoa_r+0xe86>
 800b810:	4b0e      	ldr	r3, [pc, #56]	; (800b84c <_dtoa_r+0xeac>)
 800b812:	480f      	ldr	r0, [pc, #60]	; (800b850 <_dtoa_r+0xeb0>)
 800b814:	2200      	movs	r2, #0
 800b816:	f240 11af 	movw	r1, #431	; 0x1af
 800b81a:	f000 ff99 	bl	800c750 <__assert_func>
 800b81e:	4b0d      	ldr	r3, [pc, #52]	; (800b854 <_dtoa_r+0xeb4>)
 800b820:	9303      	str	r3, [sp, #12]
 800b822:	f7ff b8f9 	b.w	800aa18 <_dtoa_r+0x78>
 800b826:	9b03      	ldr	r3, [sp, #12]
 800b828:	63a3      	str	r3, [r4, #56]	; 0x38
 800b82a:	f04f 33ff 	mov.w	r3, #4294967295
 800b82e:	9312      	str	r3, [sp, #72]	; 0x48
 800b830:	9308      	str	r3, [sp, #32]
 800b832:	2301      	movs	r3, #1
 800b834:	9623      	str	r6, [sp, #140]	; 0x8c
 800b836:	930c      	str	r3, [sp, #48]	; 0x30
 800b838:	f7ff bb02 	b.w	800ae40 <_dtoa_r+0x4a0>
 800b83c:	0800eda0 	.word	0x0800eda0
 800b840:	40240000 	.word	0x40240000
 800b844:	3fe00000 	.word	0x3fe00000
 800b848:	401c0000 	.word	0x401c0000
 800b84c:	0800eca8 	.word	0x0800eca8
 800b850:	0800ecbc 	.word	0x0800ecbc
 800b854:	0800ec98 	.word	0x0800ec98

0800b858 <_malloc_trim_r>:
 800b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85a:	4f24      	ldr	r7, [pc, #144]	; (800b8ec <_malloc_trim_r+0x94>)
 800b85c:	460c      	mov	r4, r1
 800b85e:	4606      	mov	r6, r0
 800b860:	f7fd f886 	bl	8008970 <__malloc_lock>
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	685d      	ldr	r5, [r3, #4]
 800b868:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800b86c:	310f      	adds	r1, #15
 800b86e:	f025 0503 	bic.w	r5, r5, #3
 800b872:	194b      	adds	r3, r1, r5
 800b874:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b878:	f023 030f 	bic.w	r3, r3, #15
 800b87c:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800b880:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800b884:	db07      	blt.n	800b896 <_malloc_trim_r+0x3e>
 800b886:	2100      	movs	r1, #0
 800b888:	4630      	mov	r0, r6
 800b88a:	f7fc f8f7 	bl	8007a7c <_sbrk_r>
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	442b      	add	r3, r5
 800b892:	4298      	cmp	r0, r3
 800b894:	d004      	beq.n	800b8a0 <_malloc_trim_r+0x48>
 800b896:	4630      	mov	r0, r6
 800b898:	f7fd f870 	bl	800897c <__malloc_unlock>
 800b89c:	2000      	movs	r0, #0
 800b89e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8a0:	4261      	negs	r1, r4
 800b8a2:	4630      	mov	r0, r6
 800b8a4:	f7fc f8ea 	bl	8007a7c <_sbrk_r>
 800b8a8:	3001      	adds	r0, #1
 800b8aa:	d00d      	beq.n	800b8c8 <_malloc_trim_r+0x70>
 800b8ac:	4a10      	ldr	r2, [pc, #64]	; (800b8f0 <_malloc_trim_r+0x98>)
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	1b2d      	subs	r5, r5, r4
 800b8b2:	f045 0501 	orr.w	r5, r5, #1
 800b8b6:	605d      	str	r5, [r3, #4]
 800b8b8:	6813      	ldr	r3, [r2, #0]
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	1b1b      	subs	r3, r3, r4
 800b8be:	6013      	str	r3, [r2, #0]
 800b8c0:	f7fd f85c 	bl	800897c <__malloc_unlock>
 800b8c4:	2001      	movs	r0, #1
 800b8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	f7fc f8d6 	bl	8007a7c <_sbrk_r>
 800b8d0:	68ba      	ldr	r2, [r7, #8]
 800b8d2:	1a83      	subs	r3, r0, r2
 800b8d4:	2b0f      	cmp	r3, #15
 800b8d6:	ddde      	ble.n	800b896 <_malloc_trim_r+0x3e>
 800b8d8:	f043 0301 	orr.w	r3, r3, #1
 800b8dc:	6053      	str	r3, [r2, #4]
 800b8de:	4b05      	ldr	r3, [pc, #20]	; (800b8f4 <_malloc_trim_r+0x9c>)
 800b8e0:	4903      	ldr	r1, [pc, #12]	; (800b8f0 <_malloc_trim_r+0x98>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	1ac0      	subs	r0, r0, r3
 800b8e6:	6008      	str	r0, [r1, #0]
 800b8e8:	e7d5      	b.n	800b896 <_malloc_trim_r+0x3e>
 800b8ea:	bf00      	nop
 800b8ec:	24000124 	.word	0x24000124
 800b8f0:	240017b4 	.word	0x240017b4
 800b8f4:	2400052c 	.word	0x2400052c

0800b8f8 <_free_r>:
 800b8f8:	2900      	cmp	r1, #0
 800b8fa:	d061      	beq.n	800b9c0 <_free_r+0xc8>
 800b8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8fe:	460c      	mov	r4, r1
 800b900:	4606      	mov	r6, r0
 800b902:	f7fd f835 	bl	8008970 <__malloc_lock>
 800b906:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800b90a:	4f7b      	ldr	r7, [pc, #492]	; (800baf8 <_free_r+0x200>)
 800b90c:	f1a4 0508 	sub.w	r5, r4, #8
 800b910:	f022 0101 	bic.w	r1, r2, #1
 800b914:	eb05 0c01 	add.w	ip, r5, r1
 800b918:	68b8      	ldr	r0, [r7, #8]
 800b91a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800b91e:	4560      	cmp	r0, ip
 800b920:	f023 0303 	bic.w	r3, r3, #3
 800b924:	f000 808b 	beq.w	800ba3e <_free_r+0x146>
 800b928:	07d2      	lsls	r2, r2, #31
 800b92a:	f8cc 3004 	str.w	r3, [ip, #4]
 800b92e:	d432      	bmi.n	800b996 <_free_r+0x9e>
 800b930:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800b934:	1aad      	subs	r5, r5, r2
 800b936:	4411      	add	r1, r2
 800b938:	68aa      	ldr	r2, [r5, #8]
 800b93a:	f107 0008 	add.w	r0, r7, #8
 800b93e:	4282      	cmp	r2, r0
 800b940:	d06a      	beq.n	800ba18 <_free_r+0x120>
 800b942:	eb0c 0403 	add.w	r4, ip, r3
 800b946:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800b94a:	68ec      	ldr	r4, [r5, #12]
 800b94c:	60d4      	str	r4, [r2, #12]
 800b94e:	f01e 0f01 	tst.w	lr, #1
 800b952:	60a2      	str	r2, [r4, #8]
 800b954:	f000 8097 	beq.w	800ba86 <_free_r+0x18e>
 800b958:	f041 0301 	orr.w	r3, r1, #1
 800b95c:	606b      	str	r3, [r5, #4]
 800b95e:	f8cc 1000 	str.w	r1, [ip]
 800b962:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b966:	d235      	bcs.n	800b9d4 <_free_r+0xdc>
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	08cb      	lsrs	r3, r1, #3
 800b96c:	2201      	movs	r2, #1
 800b96e:	0949      	lsrs	r1, r1, #5
 800b970:	3301      	adds	r3, #1
 800b972:	408a      	lsls	r2, r1
 800b974:	4302      	orrs	r2, r0
 800b976:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800b97a:	607a      	str	r2, [r7, #4]
 800b97c:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800b980:	3a08      	subs	r2, #8
 800b982:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800b986:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800b98a:	60cd      	str	r5, [r1, #12]
 800b98c:	4630      	mov	r0, r6
 800b98e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b992:	f7fc bff3 	b.w	800897c <__malloc_unlock>
 800b996:	eb0c 0203 	add.w	r2, ip, r3
 800b99a:	6852      	ldr	r2, [r2, #4]
 800b99c:	07d0      	lsls	r0, r2, #31
 800b99e:	d410      	bmi.n	800b9c2 <_free_r+0xca>
 800b9a0:	4419      	add	r1, r3
 800b9a2:	f107 0008 	add.w	r0, r7, #8
 800b9a6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800b9aa:	4283      	cmp	r3, r0
 800b9ac:	d073      	beq.n	800ba96 <_free_r+0x19e>
 800b9ae:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800b9b2:	60da      	str	r2, [r3, #12]
 800b9b4:	6093      	str	r3, [r2, #8]
 800b9b6:	f041 0301 	orr.w	r3, r1, #1
 800b9ba:	606b      	str	r3, [r5, #4]
 800b9bc:	5069      	str	r1, [r5, r1]
 800b9be:	e7d0      	b.n	800b962 <_free_r+0x6a>
 800b9c0:	4770      	bx	lr
 800b9c2:	f041 0301 	orr.w	r3, r1, #1
 800b9c6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b9ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800b9ce:	f8cc 1000 	str.w	r1, [ip]
 800b9d2:	d3c9      	bcc.n	800b968 <_free_r+0x70>
 800b9d4:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800b9d8:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800b9dc:	d248      	bcs.n	800ba70 <_free_r+0x178>
 800b9de:	098b      	lsrs	r3, r1, #6
 800b9e0:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800b9e4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b9e8:	00c3      	lsls	r3, r0, #3
 800b9ea:	18f8      	adds	r0, r7, r3
 800b9ec:	58fb      	ldr	r3, [r7, r3]
 800b9ee:	3808      	subs	r0, #8
 800b9f0:	4298      	cmp	r0, r3
 800b9f2:	d059      	beq.n	800baa8 <_free_r+0x1b0>
 800b9f4:	685a      	ldr	r2, [r3, #4]
 800b9f6:	f022 0203 	bic.w	r2, r2, #3
 800b9fa:	428a      	cmp	r2, r1
 800b9fc:	d902      	bls.n	800ba04 <_free_r+0x10c>
 800b9fe:	689b      	ldr	r3, [r3, #8]
 800ba00:	4298      	cmp	r0, r3
 800ba02:	d1f7      	bne.n	800b9f4 <_free_r+0xfc>
 800ba04:	68d8      	ldr	r0, [r3, #12]
 800ba06:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800ba0a:	6085      	str	r5, [r0, #8]
 800ba0c:	60dd      	str	r5, [r3, #12]
 800ba0e:	4630      	mov	r0, r6
 800ba10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ba14:	f7fc bfb2 	b.w	800897c <__malloc_unlock>
 800ba18:	eb0c 0203 	add.w	r2, ip, r3
 800ba1c:	6852      	ldr	r2, [r2, #4]
 800ba1e:	07d2      	lsls	r2, r2, #31
 800ba20:	d463      	bmi.n	800baea <_free_r+0x1f2>
 800ba22:	440b      	add	r3, r1
 800ba24:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800ba28:	60ca      	str	r2, [r1, #12]
 800ba2a:	6091      	str	r1, [r2, #8]
 800ba2c:	f043 0201 	orr.w	r2, r3, #1
 800ba30:	606a      	str	r2, [r5, #4]
 800ba32:	4630      	mov	r0, r6
 800ba34:	50eb      	str	r3, [r5, r3]
 800ba36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ba3a:	f7fc bf9f 	b.w	800897c <__malloc_unlock>
 800ba3e:	440b      	add	r3, r1
 800ba40:	07d1      	lsls	r1, r2, #31
 800ba42:	d407      	bmi.n	800ba54 <_free_r+0x15c>
 800ba44:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800ba48:	1aad      	subs	r5, r5, r2
 800ba4a:	4413      	add	r3, r2
 800ba4c:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800ba50:	60ca      	str	r2, [r1, #12]
 800ba52:	6091      	str	r1, [r2, #8]
 800ba54:	f043 0201 	orr.w	r2, r3, #1
 800ba58:	606a      	str	r2, [r5, #4]
 800ba5a:	4a28      	ldr	r2, [pc, #160]	; (800bafc <_free_r+0x204>)
 800ba5c:	60bd      	str	r5, [r7, #8]
 800ba5e:	6812      	ldr	r2, [r2, #0]
 800ba60:	429a      	cmp	r2, r3
 800ba62:	d893      	bhi.n	800b98c <_free_r+0x94>
 800ba64:	4b26      	ldr	r3, [pc, #152]	; (800bb00 <_free_r+0x208>)
 800ba66:	4630      	mov	r0, r6
 800ba68:	6819      	ldr	r1, [r3, #0]
 800ba6a:	f7ff fef5 	bl	800b858 <_malloc_trim_r>
 800ba6e:	e78d      	b.n	800b98c <_free_r+0x94>
 800ba70:	2b14      	cmp	r3, #20
 800ba72:	d90a      	bls.n	800ba8a <_free_r+0x192>
 800ba74:	2b54      	cmp	r3, #84	; 0x54
 800ba76:	d81f      	bhi.n	800bab8 <_free_r+0x1c0>
 800ba78:	0b0b      	lsrs	r3, r1, #12
 800ba7a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800ba7e:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800ba82:	00c3      	lsls	r3, r0, #3
 800ba84:	e7b1      	b.n	800b9ea <_free_r+0xf2>
 800ba86:	4419      	add	r1, r3
 800ba88:	e78d      	b.n	800b9a6 <_free_r+0xae>
 800ba8a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800ba8e:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800ba92:	00c3      	lsls	r3, r0, #3
 800ba94:	e7a9      	b.n	800b9ea <_free_r+0xf2>
 800ba96:	f041 0301 	orr.w	r3, r1, #1
 800ba9a:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800ba9e:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800baa2:	606b      	str	r3, [r5, #4]
 800baa4:	5069      	str	r1, [r5, r1]
 800baa6:	e771      	b.n	800b98c <_free_r+0x94>
 800baa8:	6879      	ldr	r1, [r7, #4]
 800baaa:	1092      	asrs	r2, r2, #2
 800baac:	2401      	movs	r4, #1
 800baae:	fa04 f202 	lsl.w	r2, r4, r2
 800bab2:	430a      	orrs	r2, r1
 800bab4:	607a      	str	r2, [r7, #4]
 800bab6:	e7a6      	b.n	800ba06 <_free_r+0x10e>
 800bab8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800babc:	d806      	bhi.n	800bacc <_free_r+0x1d4>
 800babe:	0bcb      	lsrs	r3, r1, #15
 800bac0:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800bac4:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800bac8:	00c3      	lsls	r3, r0, #3
 800baca:	e78e      	b.n	800b9ea <_free_r+0xf2>
 800bacc:	f240 5254 	movw	r2, #1364	; 0x554
 800bad0:	4293      	cmp	r3, r2
 800bad2:	d806      	bhi.n	800bae2 <_free_r+0x1ea>
 800bad4:	0c8b      	lsrs	r3, r1, #18
 800bad6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800bada:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800bade:	00c3      	lsls	r3, r0, #3
 800bae0:	e783      	b.n	800b9ea <_free_r+0xf2>
 800bae2:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800bae6:	227e      	movs	r2, #126	; 0x7e
 800bae8:	e77f      	b.n	800b9ea <_free_r+0xf2>
 800baea:	f041 0301 	orr.w	r3, r1, #1
 800baee:	606b      	str	r3, [r5, #4]
 800baf0:	f8cc 1000 	str.w	r1, [ip]
 800baf4:	e74a      	b.n	800b98c <_free_r+0x94>
 800baf6:	bf00      	nop
 800baf8:	24000124 	.word	0x24000124
 800bafc:	24000530 	.word	0x24000530
 800bb00:	240017e4 	.word	0x240017e4

0800bb04 <__ascii_mbtowc>:
 800bb04:	b082      	sub	sp, #8
 800bb06:	b149      	cbz	r1, 800bb1c <__ascii_mbtowc+0x18>
 800bb08:	b15a      	cbz	r2, 800bb22 <__ascii_mbtowc+0x1e>
 800bb0a:	b16b      	cbz	r3, 800bb28 <__ascii_mbtowc+0x24>
 800bb0c:	7813      	ldrb	r3, [r2, #0]
 800bb0e:	600b      	str	r3, [r1, #0]
 800bb10:	7812      	ldrb	r2, [r2, #0]
 800bb12:	1e10      	subs	r0, r2, #0
 800bb14:	bf18      	it	ne
 800bb16:	2001      	movne	r0, #1
 800bb18:	b002      	add	sp, #8
 800bb1a:	4770      	bx	lr
 800bb1c:	a901      	add	r1, sp, #4
 800bb1e:	2a00      	cmp	r2, #0
 800bb20:	d1f3      	bne.n	800bb0a <__ascii_mbtowc+0x6>
 800bb22:	4610      	mov	r0, r2
 800bb24:	b002      	add	sp, #8
 800bb26:	4770      	bx	lr
 800bb28:	f06f 0001 	mvn.w	r0, #1
 800bb2c:	e7f4      	b.n	800bb18 <__ascii_mbtowc+0x14>
 800bb2e:	bf00      	nop

0800bb30 <_Balloc>:
 800bb30:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bb32:	b570      	push	{r4, r5, r6, lr}
 800bb34:	4605      	mov	r5, r0
 800bb36:	460c      	mov	r4, r1
 800bb38:	b14b      	cbz	r3, 800bb4e <_Balloc+0x1e>
 800bb3a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bb3e:	b180      	cbz	r0, 800bb62 <_Balloc+0x32>
 800bb40:	6802      	ldr	r2, [r0, #0]
 800bb42:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800bb46:	2300      	movs	r3, #0
 800bb48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb4c:	bd70      	pop	{r4, r5, r6, pc}
 800bb4e:	2221      	movs	r2, #33	; 0x21
 800bb50:	2104      	movs	r1, #4
 800bb52:	f000 fe1d 	bl	800c790 <_calloc_r>
 800bb56:	4603      	mov	r3, r0
 800bb58:	6468      	str	r0, [r5, #68]	; 0x44
 800bb5a:	2800      	cmp	r0, #0
 800bb5c:	d1ed      	bne.n	800bb3a <_Balloc+0xa>
 800bb5e:	2000      	movs	r0, #0
 800bb60:	bd70      	pop	{r4, r5, r6, pc}
 800bb62:	2101      	movs	r1, #1
 800bb64:	fa01 f604 	lsl.w	r6, r1, r4
 800bb68:	1d72      	adds	r2, r6, #5
 800bb6a:	0092      	lsls	r2, r2, #2
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	f000 fe0f 	bl	800c790 <_calloc_r>
 800bb72:	2800      	cmp	r0, #0
 800bb74:	d0f3      	beq.n	800bb5e <_Balloc+0x2e>
 800bb76:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800bb7a:	e7e4      	b.n	800bb46 <_Balloc+0x16>

0800bb7c <_Bfree>:
 800bb7c:	b131      	cbz	r1, 800bb8c <_Bfree+0x10>
 800bb7e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bb80:	684a      	ldr	r2, [r1, #4]
 800bb82:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bb86:	6008      	str	r0, [r1, #0]
 800bb88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bb8c:	4770      	bx	lr
 800bb8e:	bf00      	nop

0800bb90 <__multadd>:
 800bb90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb94:	690d      	ldr	r5, [r1, #16]
 800bb96:	4607      	mov	r7, r0
 800bb98:	460e      	mov	r6, r1
 800bb9a:	461c      	mov	r4, r3
 800bb9c:	f101 0e14 	add.w	lr, r1, #20
 800bba0:	2000      	movs	r0, #0
 800bba2:	f8de 1000 	ldr.w	r1, [lr]
 800bba6:	b28b      	uxth	r3, r1
 800bba8:	fb02 4303 	mla	r3, r2, r3, r4
 800bbac:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800bbb0:	0c09      	lsrs	r1, r1, #16
 800bbb2:	fb02 cc01 	mla	ip, r2, r1, ip
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	b29b      	uxth	r3, r3
 800bbba:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800bbbe:	4285      	cmp	r5, r0
 800bbc0:	f84e 3b04 	str.w	r3, [lr], #4
 800bbc4:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800bbc8:	dceb      	bgt.n	800bba2 <__multadd+0x12>
 800bbca:	b13c      	cbz	r4, 800bbdc <__multadd+0x4c>
 800bbcc:	68b3      	ldr	r3, [r6, #8]
 800bbce:	42ab      	cmp	r3, r5
 800bbd0:	dd07      	ble.n	800bbe2 <__multadd+0x52>
 800bbd2:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800bbd6:	3501      	adds	r5, #1
 800bbd8:	615c      	str	r4, [r3, #20]
 800bbda:	6135      	str	r5, [r6, #16]
 800bbdc:	4630      	mov	r0, r6
 800bbde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbe2:	6871      	ldr	r1, [r6, #4]
 800bbe4:	4638      	mov	r0, r7
 800bbe6:	3101      	adds	r1, #1
 800bbe8:	f7ff ffa2 	bl	800bb30 <_Balloc>
 800bbec:	4680      	mov	r8, r0
 800bbee:	b1a8      	cbz	r0, 800bc1c <__multadd+0x8c>
 800bbf0:	6932      	ldr	r2, [r6, #16]
 800bbf2:	3202      	adds	r2, #2
 800bbf4:	f106 010c 	add.w	r1, r6, #12
 800bbf8:	0092      	lsls	r2, r2, #2
 800bbfa:	300c      	adds	r0, #12
 800bbfc:	f7f4 fc06 	bl	800040c <memcpy>
 800bc00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bc02:	6872      	ldr	r2, [r6, #4]
 800bc04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc08:	6031      	str	r1, [r6, #0]
 800bc0a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800bc0e:	4646      	mov	r6, r8
 800bc10:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800bc14:	3501      	adds	r5, #1
 800bc16:	615c      	str	r4, [r3, #20]
 800bc18:	6135      	str	r5, [r6, #16]
 800bc1a:	e7df      	b.n	800bbdc <__multadd+0x4c>
 800bc1c:	4b02      	ldr	r3, [pc, #8]	; (800bc28 <__multadd+0x98>)
 800bc1e:	4803      	ldr	r0, [pc, #12]	; (800bc2c <__multadd+0x9c>)
 800bc20:	4642      	mov	r2, r8
 800bc22:	21ba      	movs	r1, #186	; 0xba
 800bc24:	f000 fd94 	bl	800c750 <__assert_func>
 800bc28:	0800eca8 	.word	0x0800eca8
 800bc2c:	0800ed18 	.word	0x0800ed18

0800bc30 <__hi0bits>:
 800bc30:	0c02      	lsrs	r2, r0, #16
 800bc32:	0412      	lsls	r2, r2, #16
 800bc34:	4603      	mov	r3, r0
 800bc36:	b9ca      	cbnz	r2, 800bc6c <__hi0bits+0x3c>
 800bc38:	0403      	lsls	r3, r0, #16
 800bc3a:	2010      	movs	r0, #16
 800bc3c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bc40:	bf04      	itt	eq
 800bc42:	021b      	lsleq	r3, r3, #8
 800bc44:	3008      	addeq	r0, #8
 800bc46:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bc4a:	bf04      	itt	eq
 800bc4c:	011b      	lsleq	r3, r3, #4
 800bc4e:	3004      	addeq	r0, #4
 800bc50:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bc54:	bf04      	itt	eq
 800bc56:	009b      	lsleq	r3, r3, #2
 800bc58:	3002      	addeq	r0, #2
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	db05      	blt.n	800bc6a <__hi0bits+0x3a>
 800bc5e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800bc62:	f100 0001 	add.w	r0, r0, #1
 800bc66:	bf08      	it	eq
 800bc68:	2020      	moveq	r0, #32
 800bc6a:	4770      	bx	lr
 800bc6c:	2000      	movs	r0, #0
 800bc6e:	e7e5      	b.n	800bc3c <__hi0bits+0xc>

0800bc70 <__lo0bits>:
 800bc70:	6803      	ldr	r3, [r0, #0]
 800bc72:	f013 0207 	ands.w	r2, r3, #7
 800bc76:	4601      	mov	r1, r0
 800bc78:	d007      	beq.n	800bc8a <__lo0bits+0x1a>
 800bc7a:	07da      	lsls	r2, r3, #31
 800bc7c:	d41f      	bmi.n	800bcbe <__lo0bits+0x4e>
 800bc7e:	0798      	lsls	r0, r3, #30
 800bc80:	d521      	bpl.n	800bcc6 <__lo0bits+0x56>
 800bc82:	085b      	lsrs	r3, r3, #1
 800bc84:	600b      	str	r3, [r1, #0]
 800bc86:	2001      	movs	r0, #1
 800bc88:	4770      	bx	lr
 800bc8a:	b298      	uxth	r0, r3
 800bc8c:	b1a0      	cbz	r0, 800bcb8 <__lo0bits+0x48>
 800bc8e:	4610      	mov	r0, r2
 800bc90:	b2da      	uxtb	r2, r3
 800bc92:	b90a      	cbnz	r2, 800bc98 <__lo0bits+0x28>
 800bc94:	3008      	adds	r0, #8
 800bc96:	0a1b      	lsrs	r3, r3, #8
 800bc98:	071a      	lsls	r2, r3, #28
 800bc9a:	bf04      	itt	eq
 800bc9c:	091b      	lsreq	r3, r3, #4
 800bc9e:	3004      	addeq	r0, #4
 800bca0:	079a      	lsls	r2, r3, #30
 800bca2:	bf04      	itt	eq
 800bca4:	089b      	lsreq	r3, r3, #2
 800bca6:	3002      	addeq	r0, #2
 800bca8:	07da      	lsls	r2, r3, #31
 800bcaa:	d403      	bmi.n	800bcb4 <__lo0bits+0x44>
 800bcac:	085b      	lsrs	r3, r3, #1
 800bcae:	f100 0001 	add.w	r0, r0, #1
 800bcb2:	d006      	beq.n	800bcc2 <__lo0bits+0x52>
 800bcb4:	600b      	str	r3, [r1, #0]
 800bcb6:	4770      	bx	lr
 800bcb8:	0c1b      	lsrs	r3, r3, #16
 800bcba:	2010      	movs	r0, #16
 800bcbc:	e7e8      	b.n	800bc90 <__lo0bits+0x20>
 800bcbe:	2000      	movs	r0, #0
 800bcc0:	4770      	bx	lr
 800bcc2:	2020      	movs	r0, #32
 800bcc4:	4770      	bx	lr
 800bcc6:	089b      	lsrs	r3, r3, #2
 800bcc8:	600b      	str	r3, [r1, #0]
 800bcca:	2002      	movs	r0, #2
 800bccc:	4770      	bx	lr
 800bcce:	bf00      	nop

0800bcd0 <__i2b>:
 800bcd0:	b538      	push	{r3, r4, r5, lr}
 800bcd2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	460d      	mov	r5, r1
 800bcd8:	b14b      	cbz	r3, 800bcee <__i2b+0x1e>
 800bcda:	6858      	ldr	r0, [r3, #4]
 800bcdc:	b1b0      	cbz	r0, 800bd0c <__i2b+0x3c>
 800bcde:	6802      	ldr	r2, [r0, #0]
 800bce0:	605a      	str	r2, [r3, #4]
 800bce2:	2200      	movs	r2, #0
 800bce4:	2301      	movs	r3, #1
 800bce6:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bcea:	60c2      	str	r2, [r0, #12]
 800bcec:	bd38      	pop	{r3, r4, r5, pc}
 800bcee:	2221      	movs	r2, #33	; 0x21
 800bcf0:	2104      	movs	r1, #4
 800bcf2:	f000 fd4d 	bl	800c790 <_calloc_r>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	6460      	str	r0, [r4, #68]	; 0x44
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d1ed      	bne.n	800bcda <__i2b+0xa>
 800bcfe:	4b09      	ldr	r3, [pc, #36]	; (800bd24 <__i2b+0x54>)
 800bd00:	4809      	ldr	r0, [pc, #36]	; (800bd28 <__i2b+0x58>)
 800bd02:	2200      	movs	r2, #0
 800bd04:	f240 1145 	movw	r1, #325	; 0x145
 800bd08:	f000 fd22 	bl	800c750 <__assert_func>
 800bd0c:	221c      	movs	r2, #28
 800bd0e:	2101      	movs	r1, #1
 800bd10:	4620      	mov	r0, r4
 800bd12:	f000 fd3d 	bl	800c790 <_calloc_r>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d0f1      	beq.n	800bcfe <__i2b+0x2e>
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	2302      	movs	r3, #2
 800bd1e:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800bd22:	e7de      	b.n	800bce2 <__i2b+0x12>
 800bd24:	0800eca8 	.word	0x0800eca8
 800bd28:	0800ed18 	.word	0x0800ed18

0800bd2c <__multiply>:
 800bd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd30:	690e      	ldr	r6, [r1, #16]
 800bd32:	6915      	ldr	r5, [r2, #16]
 800bd34:	42ae      	cmp	r6, r5
 800bd36:	b085      	sub	sp, #20
 800bd38:	4688      	mov	r8, r1
 800bd3a:	4614      	mov	r4, r2
 800bd3c:	db05      	blt.n	800bd4a <__multiply+0x1e>
 800bd3e:	462a      	mov	r2, r5
 800bd40:	4623      	mov	r3, r4
 800bd42:	4635      	mov	r5, r6
 800bd44:	460c      	mov	r4, r1
 800bd46:	4616      	mov	r6, r2
 800bd48:	4698      	mov	r8, r3
 800bd4a:	68a3      	ldr	r3, [r4, #8]
 800bd4c:	6861      	ldr	r1, [r4, #4]
 800bd4e:	19af      	adds	r7, r5, r6
 800bd50:	42bb      	cmp	r3, r7
 800bd52:	bfb8      	it	lt
 800bd54:	3101      	addlt	r1, #1
 800bd56:	f7ff feeb 	bl	800bb30 <_Balloc>
 800bd5a:	9001      	str	r0, [sp, #4]
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	f000 8087 	beq.w	800be70 <__multiply+0x144>
 800bd62:	9b01      	ldr	r3, [sp, #4]
 800bd64:	f103 0914 	add.w	r9, r3, #20
 800bd68:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800bd6c:	45d1      	cmp	r9, sl
 800bd6e:	d205      	bcs.n	800bd7c <__multiply+0x50>
 800bd70:	464b      	mov	r3, r9
 800bd72:	2200      	movs	r2, #0
 800bd74:	f843 2b04 	str.w	r2, [r3], #4
 800bd78:	459a      	cmp	sl, r3
 800bd7a:	d8fb      	bhi.n	800bd74 <__multiply+0x48>
 800bd7c:	f108 0814 	add.w	r8, r8, #20
 800bd80:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800bd84:	f104 0314 	add.w	r3, r4, #20
 800bd88:	45d8      	cmp	r8, fp
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800bd90:	d25f      	bcs.n	800be52 <__multiply+0x126>
 800bd92:	1b2b      	subs	r3, r5, r4
 800bd94:	3b15      	subs	r3, #21
 800bd96:	f023 0303 	bic.w	r3, r3, #3
 800bd9a:	3304      	adds	r3, #4
 800bd9c:	3415      	adds	r4, #21
 800bd9e:	42a5      	cmp	r5, r4
 800bda0:	bf38      	it	cc
 800bda2:	2304      	movcc	r3, #4
 800bda4:	e9cd a702 	strd	sl, r7, [sp, #8]
 800bda8:	46ac      	mov	ip, r5
 800bdaa:	461f      	mov	r7, r3
 800bdac:	4692      	mov	sl, r2
 800bdae:	e005      	b.n	800bdbc <__multiply+0x90>
 800bdb0:	0c09      	lsrs	r1, r1, #16
 800bdb2:	d129      	bne.n	800be08 <__multiply+0xdc>
 800bdb4:	45c3      	cmp	fp, r8
 800bdb6:	f109 0904 	add.w	r9, r9, #4
 800bdba:	d948      	bls.n	800be4e <__multiply+0x122>
 800bdbc:	f858 1b04 	ldr.w	r1, [r8], #4
 800bdc0:	b28d      	uxth	r5, r1
 800bdc2:	2d00      	cmp	r5, #0
 800bdc4:	d0f4      	beq.n	800bdb0 <__multiply+0x84>
 800bdc6:	4656      	mov	r6, sl
 800bdc8:	464c      	mov	r4, r9
 800bdca:	2300      	movs	r3, #0
 800bdcc:	f856 1b04 	ldr.w	r1, [r6], #4
 800bdd0:	6822      	ldr	r2, [r4, #0]
 800bdd2:	fa1f fe81 	uxth.w	lr, r1
 800bdd6:	b290      	uxth	r0, r2
 800bdd8:	0c09      	lsrs	r1, r1, #16
 800bdda:	fb05 000e 	mla	r0, r5, lr, r0
 800bdde:	0c12      	lsrs	r2, r2, #16
 800bde0:	4403      	add	r3, r0
 800bde2:	fb05 2201 	mla	r2, r5, r1, r2
 800bde6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bdf0:	45b4      	cmp	ip, r6
 800bdf2:	f844 3b04 	str.w	r3, [r4], #4
 800bdf6:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800bdfa:	d8e7      	bhi.n	800bdcc <__multiply+0xa0>
 800bdfc:	f849 3007 	str.w	r3, [r9, r7]
 800be00:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800be04:	0c09      	lsrs	r1, r1, #16
 800be06:	d0d5      	beq.n	800bdb4 <__multiply+0x88>
 800be08:	f8d9 3000 	ldr.w	r3, [r9]
 800be0c:	4650      	mov	r0, sl
 800be0e:	461a      	mov	r2, r3
 800be10:	464c      	mov	r4, r9
 800be12:	2600      	movs	r6, #0
 800be14:	8805      	ldrh	r5, [r0, #0]
 800be16:	0c12      	lsrs	r2, r2, #16
 800be18:	fb01 2205 	mla	r2, r1, r5, r2
 800be1c:	4416      	add	r6, r2
 800be1e:	b29b      	uxth	r3, r3
 800be20:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800be24:	f844 3b04 	str.w	r3, [r4], #4
 800be28:	f850 5b04 	ldr.w	r5, [r0], #4
 800be2c:	6822      	ldr	r2, [r4, #0]
 800be2e:	0c2d      	lsrs	r5, r5, #16
 800be30:	b293      	uxth	r3, r2
 800be32:	fb01 3305 	mla	r3, r1, r5, r3
 800be36:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800be3a:	4584      	cmp	ip, r0
 800be3c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be40:	d8e8      	bhi.n	800be14 <__multiply+0xe8>
 800be42:	45c3      	cmp	fp, r8
 800be44:	f849 3007 	str.w	r3, [r9, r7]
 800be48:	f109 0904 	add.w	r9, r9, #4
 800be4c:	d8b6      	bhi.n	800bdbc <__multiply+0x90>
 800be4e:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800be52:	2f00      	cmp	r7, #0
 800be54:	dc02      	bgt.n	800be5c <__multiply+0x130>
 800be56:	e005      	b.n	800be64 <__multiply+0x138>
 800be58:	3f01      	subs	r7, #1
 800be5a:	d003      	beq.n	800be64 <__multiply+0x138>
 800be5c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800be60:	2b00      	cmp	r3, #0
 800be62:	d0f9      	beq.n	800be58 <__multiply+0x12c>
 800be64:	9b01      	ldr	r3, [sp, #4]
 800be66:	4618      	mov	r0, r3
 800be68:	611f      	str	r7, [r3, #16]
 800be6a:	b005      	add	sp, #20
 800be6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be70:	4b03      	ldr	r3, [pc, #12]	; (800be80 <__multiply+0x154>)
 800be72:	4804      	ldr	r0, [pc, #16]	; (800be84 <__multiply+0x158>)
 800be74:	9a01      	ldr	r2, [sp, #4]
 800be76:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800be7a:	f000 fc69 	bl	800c750 <__assert_func>
 800be7e:	bf00      	nop
 800be80:	0800eca8 	.word	0x0800eca8
 800be84:	0800ed18 	.word	0x0800ed18

0800be88 <__pow5mult>:
 800be88:	f012 0303 	ands.w	r3, r2, #3
 800be8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be90:	4614      	mov	r4, r2
 800be92:	4606      	mov	r6, r0
 800be94:	d132      	bne.n	800befc <__pow5mult+0x74>
 800be96:	460d      	mov	r5, r1
 800be98:	10a4      	asrs	r4, r4, #2
 800be9a:	d020      	beq.n	800bede <__pow5mult+0x56>
 800be9c:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800bea0:	f1b8 0f00 	cmp.w	r8, #0
 800bea4:	d033      	beq.n	800bf0e <__pow5mult+0x86>
 800bea6:	07e3      	lsls	r3, r4, #31
 800bea8:	f04f 0700 	mov.w	r7, #0
 800beac:	d407      	bmi.n	800bebe <__pow5mult+0x36>
 800beae:	1064      	asrs	r4, r4, #1
 800beb0:	d015      	beq.n	800bede <__pow5mult+0x56>
 800beb2:	f8d8 0000 	ldr.w	r0, [r8]
 800beb6:	b1a8      	cbz	r0, 800bee4 <__pow5mult+0x5c>
 800beb8:	4680      	mov	r8, r0
 800beba:	07e3      	lsls	r3, r4, #31
 800bebc:	d5f7      	bpl.n	800beae <__pow5mult+0x26>
 800bebe:	4642      	mov	r2, r8
 800bec0:	4629      	mov	r1, r5
 800bec2:	4630      	mov	r0, r6
 800bec4:	f7ff ff32 	bl	800bd2c <__multiply>
 800bec8:	b1b5      	cbz	r5, 800bef8 <__pow5mult+0x70>
 800beca:	6869      	ldr	r1, [r5, #4]
 800becc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800bece:	1064      	asrs	r4, r4, #1
 800bed0:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800bed4:	602a      	str	r2, [r5, #0]
 800bed6:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800beda:	4605      	mov	r5, r0
 800bedc:	d1e9      	bne.n	800beb2 <__pow5mult+0x2a>
 800bede:	4628      	mov	r0, r5
 800bee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bee4:	4642      	mov	r2, r8
 800bee6:	4641      	mov	r1, r8
 800bee8:	4630      	mov	r0, r6
 800beea:	f7ff ff1f 	bl	800bd2c <__multiply>
 800beee:	f8c8 0000 	str.w	r0, [r8]
 800bef2:	6007      	str	r7, [r0, #0]
 800bef4:	4680      	mov	r8, r0
 800bef6:	e7e0      	b.n	800beba <__pow5mult+0x32>
 800bef8:	4605      	mov	r5, r0
 800befa:	e7d8      	b.n	800beae <__pow5mult+0x26>
 800befc:	3b01      	subs	r3, #1
 800befe:	4a0f      	ldr	r2, [pc, #60]	; (800bf3c <__pow5mult+0xb4>)
 800bf00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bf04:	2300      	movs	r3, #0
 800bf06:	f7ff fe43 	bl	800bb90 <__multadd>
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	e7c4      	b.n	800be98 <__pow5mult+0x10>
 800bf0e:	2101      	movs	r1, #1
 800bf10:	4630      	mov	r0, r6
 800bf12:	f7ff fe0d 	bl	800bb30 <_Balloc>
 800bf16:	4680      	mov	r8, r0
 800bf18:	b140      	cbz	r0, 800bf2c <__pow5mult+0xa4>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	f240 2271 	movw	r2, #625	; 0x271
 800bf20:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800bf24:	2300      	movs	r3, #0
 800bf26:	6430      	str	r0, [r6, #64]	; 0x40
 800bf28:	6003      	str	r3, [r0, #0]
 800bf2a:	e7bc      	b.n	800bea6 <__pow5mult+0x1e>
 800bf2c:	4b04      	ldr	r3, [pc, #16]	; (800bf40 <__pow5mult+0xb8>)
 800bf2e:	4805      	ldr	r0, [pc, #20]	; (800bf44 <__pow5mult+0xbc>)
 800bf30:	4642      	mov	r2, r8
 800bf32:	f240 1145 	movw	r1, #325	; 0x145
 800bf36:	f000 fc0b 	bl	800c750 <__assert_func>
 800bf3a:	bf00      	nop
 800bf3c:	0800ee68 	.word	0x0800ee68
 800bf40:	0800eca8 	.word	0x0800eca8
 800bf44:	0800ed18 	.word	0x0800ed18

0800bf48 <__lshift>:
 800bf48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf4c:	460c      	mov	r4, r1
 800bf4e:	4690      	mov	r8, r2
 800bf50:	6926      	ldr	r6, [r4, #16]
 800bf52:	68a3      	ldr	r3, [r4, #8]
 800bf54:	6849      	ldr	r1, [r1, #4]
 800bf56:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800bf5a:	1c75      	adds	r5, r6, #1
 800bf5c:	429d      	cmp	r5, r3
 800bf5e:	4607      	mov	r7, r0
 800bf60:	ea4f 1962 	mov.w	r9, r2, asr #5
 800bf64:	dd04      	ble.n	800bf70 <__lshift+0x28>
 800bf66:	005b      	lsls	r3, r3, #1
 800bf68:	429d      	cmp	r5, r3
 800bf6a:	f101 0101 	add.w	r1, r1, #1
 800bf6e:	dcfa      	bgt.n	800bf66 <__lshift+0x1e>
 800bf70:	4638      	mov	r0, r7
 800bf72:	f7ff fddd 	bl	800bb30 <_Balloc>
 800bf76:	4684      	mov	ip, r0
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	d051      	beq.n	800c020 <__lshift+0xd8>
 800bf7c:	f1b9 0f00 	cmp.w	r9, #0
 800bf80:	f100 0014 	add.w	r0, r0, #20
 800bf84:	dd0e      	ble.n	800bfa4 <__lshift+0x5c>
 800bf86:	f109 0205 	add.w	r2, r9, #5
 800bf8a:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800bf8e:	4603      	mov	r3, r0
 800bf90:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800bf94:	2100      	movs	r1, #0
 800bf96:	f843 1b04 	str.w	r1, [r3], #4
 800bf9a:	4293      	cmp	r3, r2
 800bf9c:	d1fb      	bne.n	800bf96 <__lshift+0x4e>
 800bf9e:	f1ae 0314 	sub.w	r3, lr, #20
 800bfa2:	4418      	add	r0, r3
 800bfa4:	6921      	ldr	r1, [r4, #16]
 800bfa6:	f104 0314 	add.w	r3, r4, #20
 800bfaa:	f018 081f 	ands.w	r8, r8, #31
 800bfae:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800bfb2:	d02d      	beq.n	800c010 <__lshift+0xc8>
 800bfb4:	f1c8 0920 	rsb	r9, r8, #32
 800bfb8:	4686      	mov	lr, r0
 800bfba:	f04f 0a00 	mov.w	sl, #0
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	fa02 f208 	lsl.w	r2, r2, r8
 800bfc4:	ea42 020a 	orr.w	r2, r2, sl
 800bfc8:	f84e 2b04 	str.w	r2, [lr], #4
 800bfcc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfd0:	4299      	cmp	r1, r3
 800bfd2:	fa22 fa09 	lsr.w	sl, r2, r9
 800bfd6:	d8f2      	bhi.n	800bfbe <__lshift+0x76>
 800bfd8:	1b0b      	subs	r3, r1, r4
 800bfda:	3b15      	subs	r3, #21
 800bfdc:	f023 0303 	bic.w	r3, r3, #3
 800bfe0:	3304      	adds	r3, #4
 800bfe2:	f104 0215 	add.w	r2, r4, #21
 800bfe6:	4291      	cmp	r1, r2
 800bfe8:	bf38      	it	cc
 800bfea:	2304      	movcc	r3, #4
 800bfec:	f1ba 0f00 	cmp.w	sl, #0
 800bff0:	bf18      	it	ne
 800bff2:	462e      	movne	r6, r5
 800bff4:	f840 a003 	str.w	sl, [r0, r3]
 800bff8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bffa:	6862      	ldr	r2, [r4, #4]
 800bffc:	f8cc 6010 	str.w	r6, [ip, #16]
 800c000:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c004:	6021      	str	r1, [r4, #0]
 800c006:	4660      	mov	r0, ip
 800c008:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c00c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c010:	3804      	subs	r0, #4
 800c012:	f853 2b04 	ldr.w	r2, [r3], #4
 800c016:	f840 2f04 	str.w	r2, [r0, #4]!
 800c01a:	4299      	cmp	r1, r3
 800c01c:	d8f9      	bhi.n	800c012 <__lshift+0xca>
 800c01e:	e7eb      	b.n	800bff8 <__lshift+0xb0>
 800c020:	4b03      	ldr	r3, [pc, #12]	; (800c030 <__lshift+0xe8>)
 800c022:	4804      	ldr	r0, [pc, #16]	; (800c034 <__lshift+0xec>)
 800c024:	4662      	mov	r2, ip
 800c026:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c02a:	f000 fb91 	bl	800c750 <__assert_func>
 800c02e:	bf00      	nop
 800c030:	0800eca8 	.word	0x0800eca8
 800c034:	0800ed18 	.word	0x0800ed18

0800c038 <__mcmp>:
 800c038:	690b      	ldr	r3, [r1, #16]
 800c03a:	4684      	mov	ip, r0
 800c03c:	6900      	ldr	r0, [r0, #16]
 800c03e:	1ac0      	subs	r0, r0, r3
 800c040:	d115      	bne.n	800c06e <__mcmp+0x36>
 800c042:	f10c 0c14 	add.w	ip, ip, #20
 800c046:	3114      	adds	r1, #20
 800c048:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800c04c:	b410      	push	{r4}
 800c04e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c052:	e001      	b.n	800c058 <__mcmp+0x20>
 800c054:	4594      	cmp	ip, r2
 800c056:	d208      	bcs.n	800c06a <__mcmp+0x32>
 800c058:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800c05c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c060:	428c      	cmp	r4, r1
 800c062:	d0f7      	beq.n	800c054 <__mcmp+0x1c>
 800c064:	d204      	bcs.n	800c070 <__mcmp+0x38>
 800c066:	f04f 30ff 	mov.w	r0, #4294967295
 800c06a:	bc10      	pop	{r4}
 800c06c:	4770      	bx	lr
 800c06e:	4770      	bx	lr
 800c070:	2001      	movs	r0, #1
 800c072:	bc10      	pop	{r4}
 800c074:	4770      	bx	lr
 800c076:	bf00      	nop

0800c078 <__mdiff>:
 800c078:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c07c:	690f      	ldr	r7, [r1, #16]
 800c07e:	6913      	ldr	r3, [r2, #16]
 800c080:	1aff      	subs	r7, r7, r3
 800c082:	2f00      	cmp	r7, #0
 800c084:	460e      	mov	r6, r1
 800c086:	4690      	mov	r8, r2
 800c088:	d17f      	bne.n	800c18a <__mdiff+0x112>
 800c08a:	f101 0514 	add.w	r5, r1, #20
 800c08e:	3214      	adds	r2, #20
 800c090:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c094:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800c098:	e001      	b.n	800c09e <__mdiff+0x26>
 800c09a:	429d      	cmp	r5, r3
 800c09c:	d278      	bcs.n	800c190 <__mdiff+0x118>
 800c09e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c0a2:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800c0a6:	42a1      	cmp	r1, r4
 800c0a8:	d0f7      	beq.n	800c09a <__mdiff+0x22>
 800c0aa:	d369      	bcc.n	800c180 <__mdiff+0x108>
 800c0ac:	6871      	ldr	r1, [r6, #4]
 800c0ae:	f7ff fd3f 	bl	800bb30 <_Balloc>
 800c0b2:	4681      	mov	r9, r0
 800c0b4:	2800      	cmp	r0, #0
 800c0b6:	d077      	beq.n	800c1a8 <__mdiff+0x130>
 800c0b8:	6935      	ldr	r5, [r6, #16]
 800c0ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c0be:	60c7      	str	r7, [r0, #12]
 800c0c0:	f108 0e14 	add.w	lr, r8, #20
 800c0c4:	f106 0014 	add.w	r0, r6, #20
 800c0c8:	f109 0a14 	add.w	sl, r9, #20
 800c0cc:	f106 0110 	add.w	r1, r6, #16
 800c0d0:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800c0d4:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800c0d8:	4656      	mov	r6, sl
 800c0da:	f04f 0c00 	mov.w	ip, #0
 800c0de:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c0e2:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800c0e6:	b2a3      	uxth	r3, r4
 800c0e8:	fa1c fc8b 	uxtah	ip, ip, fp
 800c0ec:	ebac 0303 	sub.w	r3, ip, r3
 800c0f0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c0f4:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800c0f8:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800c0fc:	b29b      	uxth	r3, r3
 800c0fe:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800c102:	4572      	cmp	r2, lr
 800c104:	f846 3b04 	str.w	r3, [r6], #4
 800c108:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800c10c:	d8e7      	bhi.n	800c0de <__mdiff+0x66>
 800c10e:	eba2 0108 	sub.w	r1, r2, r8
 800c112:	3915      	subs	r1, #21
 800c114:	f108 0815 	add.w	r8, r8, #21
 800c118:	4542      	cmp	r2, r8
 800c11a:	f021 0403 	bic.w	r4, r1, #3
 800c11e:	f104 0404 	add.w	r4, r4, #4
 800c122:	bf38      	it	cc
 800c124:	2404      	movcc	r4, #4
 800c126:	4420      	add	r0, r4
 800c128:	f021 0203 	bic.w	r2, r1, #3
 800c12c:	bf38      	it	cc
 800c12e:	2200      	movcc	r2, #0
 800c130:	4287      	cmp	r7, r0
 800c132:	4452      	add	r2, sl
 800c134:	4454      	add	r4, sl
 800c136:	d918      	bls.n	800c16a <__mdiff+0xf2>
 800c138:	4626      	mov	r6, r4
 800c13a:	4601      	mov	r1, r0
 800c13c:	f851 3b04 	ldr.w	r3, [r1], #4
 800c140:	fa1c fc83 	uxtah	ip, ip, r3
 800c144:	ea4f 422c 	mov.w	r2, ip, asr #16
 800c148:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c14c:	fa1f fc8c 	uxth.w	ip, ip
 800c150:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800c154:	428f      	cmp	r7, r1
 800c156:	f846 3b04 	str.w	r3, [r6], #4
 800c15a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c15e:	d8ed      	bhi.n	800c13c <__mdiff+0xc4>
 800c160:	3f01      	subs	r7, #1
 800c162:	1a3f      	subs	r7, r7, r0
 800c164:	f027 0703 	bic.w	r7, r7, #3
 800c168:	19e2      	adds	r2, r4, r7
 800c16a:	b923      	cbnz	r3, 800c176 <__mdiff+0xfe>
 800c16c:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c170:	3d01      	subs	r5, #1
 800c172:	2b00      	cmp	r3, #0
 800c174:	d0fa      	beq.n	800c16c <__mdiff+0xf4>
 800c176:	f8c9 5010 	str.w	r5, [r9, #16]
 800c17a:	4648      	mov	r0, r9
 800c17c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c180:	4633      	mov	r3, r6
 800c182:	2701      	movs	r7, #1
 800c184:	4646      	mov	r6, r8
 800c186:	4698      	mov	r8, r3
 800c188:	e790      	b.n	800c0ac <__mdiff+0x34>
 800c18a:	dbf9      	blt.n	800c180 <__mdiff+0x108>
 800c18c:	2700      	movs	r7, #0
 800c18e:	e78d      	b.n	800c0ac <__mdiff+0x34>
 800c190:	2100      	movs	r1, #0
 800c192:	f7ff fccd 	bl	800bb30 <_Balloc>
 800c196:	4681      	mov	r9, r0
 800c198:	b168      	cbz	r0, 800c1b6 <__mdiff+0x13e>
 800c19a:	2201      	movs	r2, #1
 800c19c:	2300      	movs	r3, #0
 800c19e:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800c1a2:	4648      	mov	r0, r9
 800c1a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1a8:	4b06      	ldr	r3, [pc, #24]	; (800c1c4 <__mdiff+0x14c>)
 800c1aa:	4807      	ldr	r0, [pc, #28]	; (800c1c8 <__mdiff+0x150>)
 800c1ac:	464a      	mov	r2, r9
 800c1ae:	f240 2145 	movw	r1, #581	; 0x245
 800c1b2:	f000 facd 	bl	800c750 <__assert_func>
 800c1b6:	4b03      	ldr	r3, [pc, #12]	; (800c1c4 <__mdiff+0x14c>)
 800c1b8:	4803      	ldr	r0, [pc, #12]	; (800c1c8 <__mdiff+0x150>)
 800c1ba:	464a      	mov	r2, r9
 800c1bc:	f240 2137 	movw	r1, #567	; 0x237
 800c1c0:	f000 fac6 	bl	800c750 <__assert_func>
 800c1c4:	0800eca8 	.word	0x0800eca8
 800c1c8:	0800ed18 	.word	0x0800ed18

0800c1cc <__d2b>:
 800c1cc:	b570      	push	{r4, r5, r6, lr}
 800c1ce:	2101      	movs	r1, #1
 800c1d0:	b082      	sub	sp, #8
 800c1d2:	4616      	mov	r6, r2
 800c1d4:	461d      	mov	r5, r3
 800c1d6:	f7ff fcab 	bl	800bb30 <_Balloc>
 800c1da:	4604      	mov	r4, r0
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d04a      	beq.n	800c276 <__d2b+0xaa>
 800c1e0:	462b      	mov	r3, r5
 800c1e2:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c1e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1ea:	b10d      	cbz	r5, 800c1f0 <__d2b+0x24>
 800c1ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c1f0:	2e00      	cmp	r6, #0
 800c1f2:	9301      	str	r3, [sp, #4]
 800c1f4:	d114      	bne.n	800c220 <__d2b+0x54>
 800c1f6:	a801      	add	r0, sp, #4
 800c1f8:	f7ff fd3a 	bl	800bc70 <__lo0bits>
 800c1fc:	9b01      	ldr	r3, [sp, #4]
 800c1fe:	6163      	str	r3, [r4, #20]
 800c200:	2101      	movs	r1, #1
 800c202:	3020      	adds	r0, #32
 800c204:	6121      	str	r1, [r4, #16]
 800c206:	b315      	cbz	r5, 800c24e <__d2b+0x82>
 800c208:	9b06      	ldr	r3, [sp, #24]
 800c20a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c20e:	4405      	add	r5, r0
 800c210:	601d      	str	r5, [r3, #0]
 800c212:	9b07      	ldr	r3, [sp, #28]
 800c214:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c218:	6018      	str	r0, [r3, #0]
 800c21a:	4620      	mov	r0, r4
 800c21c:	b002      	add	sp, #8
 800c21e:	bd70      	pop	{r4, r5, r6, pc}
 800c220:	4668      	mov	r0, sp
 800c222:	9600      	str	r6, [sp, #0]
 800c224:	f7ff fd24 	bl	800bc70 <__lo0bits>
 800c228:	b308      	cbz	r0, 800c26e <__d2b+0xa2>
 800c22a:	9b01      	ldr	r3, [sp, #4]
 800c22c:	9900      	ldr	r1, [sp, #0]
 800c22e:	f1c0 0220 	rsb	r2, r0, #32
 800c232:	fa03 f202 	lsl.w	r2, r3, r2
 800c236:	430a      	orrs	r2, r1
 800c238:	40c3      	lsrs	r3, r0
 800c23a:	9301      	str	r3, [sp, #4]
 800c23c:	6162      	str	r2, [r4, #20]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	bf14      	ite	ne
 800c242:	2102      	movne	r1, #2
 800c244:	2101      	moveq	r1, #1
 800c246:	61a3      	str	r3, [r4, #24]
 800c248:	6121      	str	r1, [r4, #16]
 800c24a:	2d00      	cmp	r5, #0
 800c24c:	d1dc      	bne.n	800c208 <__d2b+0x3c>
 800c24e:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800c252:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800c256:	6910      	ldr	r0, [r2, #16]
 800c258:	9a06      	ldr	r2, [sp, #24]
 800c25a:	6013      	str	r3, [r2, #0]
 800c25c:	f7ff fce8 	bl	800bc30 <__hi0bits>
 800c260:	9b07      	ldr	r3, [sp, #28]
 800c262:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c266:	6018      	str	r0, [r3, #0]
 800c268:	4620      	mov	r0, r4
 800c26a:	b002      	add	sp, #8
 800c26c:	bd70      	pop	{r4, r5, r6, pc}
 800c26e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c272:	6162      	str	r2, [r4, #20]
 800c274:	e7e3      	b.n	800c23e <__d2b+0x72>
 800c276:	4b03      	ldr	r3, [pc, #12]	; (800c284 <__d2b+0xb8>)
 800c278:	4803      	ldr	r0, [pc, #12]	; (800c288 <__d2b+0xbc>)
 800c27a:	4622      	mov	r2, r4
 800c27c:	f240 310f 	movw	r1, #783	; 0x30f
 800c280:	f000 fa66 	bl	800c750 <__assert_func>
 800c284:	0800eca8 	.word	0x0800eca8
 800c288:	0800ed18 	.word	0x0800ed18

0800c28c <__ascii_wctomb>:
 800c28c:	b149      	cbz	r1, 800c2a2 <__ascii_wctomb+0x16>
 800c28e:	2aff      	cmp	r2, #255	; 0xff
 800c290:	d802      	bhi.n	800c298 <__ascii_wctomb+0xc>
 800c292:	700a      	strb	r2, [r1, #0]
 800c294:	2001      	movs	r0, #1
 800c296:	4770      	bx	lr
 800c298:	238a      	movs	r3, #138	; 0x8a
 800c29a:	6003      	str	r3, [r0, #0]
 800c29c:	f04f 30ff 	mov.w	r0, #4294967295
 800c2a0:	4770      	bx	lr
 800c2a2:	4608      	mov	r0, r1
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop

0800c2a8 <_wcrtomb_r>:
 800c2a8:	b570      	push	{r4, r5, r6, lr}
 800c2aa:	4605      	mov	r5, r0
 800c2ac:	b084      	sub	sp, #16
 800c2ae:	b15b      	cbz	r3, 800c2c8 <_wcrtomb_r+0x20>
 800c2b0:	461c      	mov	r4, r3
 800c2b2:	b169      	cbz	r1, 800c2d0 <_wcrtomb_r+0x28>
 800c2b4:	4b0e      	ldr	r3, [pc, #56]	; (800c2f0 <_wcrtomb_r+0x48>)
 800c2b6:	4628      	mov	r0, r5
 800c2b8:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800c2bc:	4623      	mov	r3, r4
 800c2be:	47b0      	blx	r6
 800c2c0:	1c43      	adds	r3, r0, #1
 800c2c2:	d00f      	beq.n	800c2e4 <_wcrtomb_r+0x3c>
 800c2c4:	b004      	add	sp, #16
 800c2c6:	bd70      	pop	{r4, r5, r6, pc}
 800c2c8:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800c2cc:	2900      	cmp	r1, #0
 800c2ce:	d1f1      	bne.n	800c2b4 <_wcrtomb_r+0xc>
 800c2d0:	4a07      	ldr	r2, [pc, #28]	; (800c2f0 <_wcrtomb_r+0x48>)
 800c2d2:	4623      	mov	r3, r4
 800c2d4:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800c2d8:	4628      	mov	r0, r5
 800c2da:	460a      	mov	r2, r1
 800c2dc:	a901      	add	r1, sp, #4
 800c2de:	47b0      	blx	r6
 800c2e0:	1c43      	adds	r3, r0, #1
 800c2e2:	d1ef      	bne.n	800c2c4 <_wcrtomb_r+0x1c>
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	238a      	movs	r3, #138	; 0x8a
 800c2e8:	6022      	str	r2, [r4, #0]
 800c2ea:	602b      	str	r3, [r5, #0]
 800c2ec:	b004      	add	sp, #16
 800c2ee:	bd70      	pop	{r4, r5, r6, pc}
 800c2f0:	24000540 	.word	0x24000540

0800c2f4 <_wcsrtombs_r>:
 800c2f4:	b500      	push	{lr}
 800c2f6:	b083      	sub	sp, #12
 800c2f8:	f8dd c010 	ldr.w	ip, [sp, #16]
 800c2fc:	e9cd 3c00 	strd	r3, ip, [sp]
 800c300:	f04f 33ff 	mov.w	r3, #4294967295
 800c304:	f000 fce8 	bl	800ccd8 <_wcsnrtombs_r>
 800c308:	b003      	add	sp, #12
 800c30a:	f85d fb04 	ldr.w	pc, [sp], #4
 800c30e:	bf00      	nop

0800c310 <__ssprint_r>:
 800c310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c314:	6893      	ldr	r3, [r2, #8]
 800c316:	6817      	ldr	r7, [r2, #0]
 800c318:	b083      	sub	sp, #12
 800c31a:	4692      	mov	sl, r2
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d070      	beq.n	800c402 <__ssprint_r+0xf2>
 800c320:	4681      	mov	r9, r0
 800c322:	688a      	ldr	r2, [r1, #8]
 800c324:	6808      	ldr	r0, [r1, #0]
 800c326:	460c      	mov	r4, r1
 800c328:	3708      	adds	r7, #8
 800c32a:	e043      	b.n	800c3b4 <__ssprint_r+0xa4>
 800c32c:	89a3      	ldrh	r3, [r4, #12]
 800c32e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c332:	d02e      	beq.n	800c392 <__ssprint_r+0x82>
 800c334:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800c338:	eba0 0801 	sub.w	r8, r0, r1
 800c33c:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800c340:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800c344:	f108 0001 	add.w	r0, r8, #1
 800c348:	1076      	asrs	r6, r6, #1
 800c34a:	4428      	add	r0, r5
 800c34c:	42b0      	cmp	r0, r6
 800c34e:	4632      	mov	r2, r6
 800c350:	bf84      	itt	hi
 800c352:	4606      	movhi	r6, r0
 800c354:	4632      	movhi	r2, r6
 800c356:	055b      	lsls	r3, r3, #21
 800c358:	d537      	bpl.n	800c3ca <__ssprint_r+0xba>
 800c35a:	4611      	mov	r1, r2
 800c35c:	4648      	mov	r0, r9
 800c35e:	f7fc f857 	bl	8008410 <_malloc_r>
 800c362:	9001      	str	r0, [sp, #4]
 800c364:	2800      	cmp	r0, #0
 800c366:	d03a      	beq.n	800c3de <__ssprint_r+0xce>
 800c368:	4642      	mov	r2, r8
 800c36a:	6921      	ldr	r1, [r4, #16]
 800c36c:	f7f4 f84e 	bl	800040c <memcpy>
 800c370:	89a2      	ldrh	r2, [r4, #12]
 800c372:	9b01      	ldr	r3, [sp, #4]
 800c374:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c378:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c37c:	81a2      	strh	r2, [r4, #12]
 800c37e:	eba6 0208 	sub.w	r2, r6, r8
 800c382:	eb03 0008 	add.w	r0, r3, r8
 800c386:	6166      	str	r6, [r4, #20]
 800c388:	60a2      	str	r2, [r4, #8]
 800c38a:	6123      	str	r3, [r4, #16]
 800c38c:	6020      	str	r0, [r4, #0]
 800c38e:	462e      	mov	r6, r5
 800c390:	46a8      	mov	r8, r5
 800c392:	4642      	mov	r2, r8
 800c394:	4659      	mov	r1, fp
 800c396:	f000 f959 	bl	800c64c <memmove>
 800c39a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c39e:	68a2      	ldr	r2, [r4, #8]
 800c3a0:	6820      	ldr	r0, [r4, #0]
 800c3a2:	1b92      	subs	r2, r2, r6
 800c3a4:	4440      	add	r0, r8
 800c3a6:	1b5b      	subs	r3, r3, r5
 800c3a8:	60a2      	str	r2, [r4, #8]
 800c3aa:	6020      	str	r0, [r4, #0]
 800c3ac:	f8ca 3008 	str.w	r3, [sl, #8]
 800c3b0:	b33b      	cbz	r3, 800c402 <__ssprint_r+0xf2>
 800c3b2:	3708      	adds	r7, #8
 800c3b4:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800c3b8:	2d00      	cmp	r5, #0
 800c3ba:	d0fa      	beq.n	800c3b2 <__ssprint_r+0xa2>
 800c3bc:	42aa      	cmp	r2, r5
 800c3be:	4616      	mov	r6, r2
 800c3c0:	4690      	mov	r8, r2
 800c3c2:	d9b3      	bls.n	800c32c <__ssprint_r+0x1c>
 800c3c4:	462e      	mov	r6, r5
 800c3c6:	46a8      	mov	r8, r5
 800c3c8:	e7e3      	b.n	800c392 <__ssprint_r+0x82>
 800c3ca:	4648      	mov	r0, r9
 800c3cc:	f000 fa1c 	bl	800c808 <_realloc_r>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	d1d3      	bne.n	800c37e <__ssprint_r+0x6e>
 800c3d6:	6921      	ldr	r1, [r4, #16]
 800c3d8:	4648      	mov	r0, r9
 800c3da:	f7ff fa8d 	bl	800b8f8 <_free_r>
 800c3de:	89a3      	ldrh	r3, [r4, #12]
 800c3e0:	220c      	movs	r2, #12
 800c3e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3e6:	f8c9 2000 	str.w	r2, [r9]
 800c3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ee:	81a3      	strh	r3, [r4, #12]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	f8ca 2008 	str.w	r2, [sl, #8]
 800c3f8:	f8ca 3004 	str.w	r3, [sl, #4]
 800c3fc:	b003      	add	sp, #12
 800c3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c402:	2000      	movs	r0, #0
 800c404:	2300      	movs	r3, #0
 800c406:	f8ca 3004 	str.w	r3, [sl, #4]
 800c40a:	b003      	add	sp, #12
 800c40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c410 <_fclose_r>:
 800c410:	b570      	push	{r4, r5, r6, lr}
 800c412:	2900      	cmp	r1, #0
 800c414:	d04b      	beq.n	800c4ae <_fclose_r+0x9e>
 800c416:	4606      	mov	r6, r0
 800c418:	460c      	mov	r4, r1
 800c41a:	b110      	cbz	r0, 800c422 <_fclose_r+0x12>
 800c41c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d048      	beq.n	800c4b4 <_fclose_r+0xa4>
 800c422:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c424:	07d8      	lsls	r0, r3, #31
 800c426:	d534      	bpl.n	800c492 <_fclose_r+0x82>
 800c428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d03e      	beq.n	800c4ae <_fclose_r+0x9e>
 800c430:	4621      	mov	r1, r4
 800c432:	4630      	mov	r0, r6
 800c434:	f000 f850 	bl	800c4d8 <__sflush_r>
 800c438:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c43a:	4605      	mov	r5, r0
 800c43c:	b133      	cbz	r3, 800c44c <_fclose_r+0x3c>
 800c43e:	69e1      	ldr	r1, [r4, #28]
 800c440:	4630      	mov	r0, r6
 800c442:	4798      	blx	r3
 800c444:	2800      	cmp	r0, #0
 800c446:	bfb8      	it	lt
 800c448:	f04f 35ff 	movlt.w	r5, #4294967295
 800c44c:	89a3      	ldrh	r3, [r4, #12]
 800c44e:	061a      	lsls	r2, r3, #24
 800c450:	d43c      	bmi.n	800c4cc <_fclose_r+0xbc>
 800c452:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c454:	b141      	cbz	r1, 800c468 <_fclose_r+0x58>
 800c456:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c45a:	4299      	cmp	r1, r3
 800c45c:	d002      	beq.n	800c464 <_fclose_r+0x54>
 800c45e:	4630      	mov	r0, r6
 800c460:	f7ff fa4a 	bl	800b8f8 <_free_r>
 800c464:	2300      	movs	r3, #0
 800c466:	6323      	str	r3, [r4, #48]	; 0x30
 800c468:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c46a:	b121      	cbz	r1, 800c476 <_fclose_r+0x66>
 800c46c:	4630      	mov	r0, r6
 800c46e:	f7ff fa43 	bl	800b8f8 <_free_r>
 800c472:	2300      	movs	r3, #0
 800c474:	6463      	str	r3, [r4, #68]	; 0x44
 800c476:	f7fe f90d 	bl	800a694 <__sfp_lock_acquire>
 800c47a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c47c:	2200      	movs	r2, #0
 800c47e:	07db      	lsls	r3, r3, #31
 800c480:	81a2      	strh	r2, [r4, #12]
 800c482:	d51f      	bpl.n	800c4c4 <_fclose_r+0xb4>
 800c484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c486:	f7fe f9b9 	bl	800a7fc <__retarget_lock_close_recursive>
 800c48a:	f7fe f909 	bl	800a6a0 <__sfp_lock_release>
 800c48e:	4628      	mov	r0, r5
 800c490:	bd70      	pop	{r4, r5, r6, pc}
 800c492:	89a3      	ldrh	r3, [r4, #12]
 800c494:	0599      	lsls	r1, r3, #22
 800c496:	d4cb      	bmi.n	800c430 <_fclose_r+0x20>
 800c498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c49a:	f7fe f9b1 	bl	800a800 <__retarget_lock_acquire_recursive>
 800c49e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d1c4      	bne.n	800c430 <_fclose_r+0x20>
 800c4a6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c4a8:	f015 0501 	ands.w	r5, r5, #1
 800c4ac:	d005      	beq.n	800c4ba <_fclose_r+0xaa>
 800c4ae:	2500      	movs	r5, #0
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	bd70      	pop	{r4, r5, r6, pc}
 800c4b4:	f7fe f8d0 	bl	800a658 <__sinit>
 800c4b8:	e7b3      	b.n	800c422 <_fclose_r+0x12>
 800c4ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4bc:	f7fe f9a2 	bl	800a804 <__retarget_lock_release_recursive>
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	bd70      	pop	{r4, r5, r6, pc}
 800c4c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4c6:	f7fe f99d 	bl	800a804 <__retarget_lock_release_recursive>
 800c4ca:	e7db      	b.n	800c484 <_fclose_r+0x74>
 800c4cc:	6921      	ldr	r1, [r4, #16]
 800c4ce:	4630      	mov	r0, r6
 800c4d0:	f7ff fa12 	bl	800b8f8 <_free_r>
 800c4d4:	e7bd      	b.n	800c452 <_fclose_r+0x42>
 800c4d6:	bf00      	nop

0800c4d8 <__sflush_r>:
 800c4d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4de:	460c      	mov	r4, r1
 800c4e0:	0711      	lsls	r1, r2, #28
 800c4e2:	4607      	mov	r7, r0
 800c4e4:	d442      	bmi.n	800c56c <__sflush_r+0x94>
 800c4e6:	6863      	ldr	r3, [r4, #4]
 800c4e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	81a2      	strh	r2, [r4, #12]
 800c4f0:	dd59      	ble.n	800c5a6 <__sflush_r+0xce>
 800c4f2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c4f4:	2d00      	cmp	r5, #0
 800c4f6:	d054      	beq.n	800c5a2 <__sflush_r+0xca>
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	683e      	ldr	r6, [r7, #0]
 800c4fc:	603b      	str	r3, [r7, #0]
 800c4fe:	b293      	uxth	r3, r2
 800c500:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c504:	d153      	bne.n	800c5ae <__sflush_r+0xd6>
 800c506:	69e1      	ldr	r1, [r4, #28]
 800c508:	2301      	movs	r3, #1
 800c50a:	4638      	mov	r0, r7
 800c50c:	47a8      	blx	r5
 800c50e:	1c42      	adds	r2, r0, #1
 800c510:	d063      	beq.n	800c5da <__sflush_r+0x102>
 800c512:	89a3      	ldrh	r3, [r4, #12]
 800c514:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c516:	075b      	lsls	r3, r3, #29
 800c518:	d505      	bpl.n	800c526 <__sflush_r+0x4e>
 800c51a:	6863      	ldr	r3, [r4, #4]
 800c51c:	1ac0      	subs	r0, r0, r3
 800c51e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c520:	b10b      	cbz	r3, 800c526 <__sflush_r+0x4e>
 800c522:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c524:	1ac0      	subs	r0, r0, r3
 800c526:	69e1      	ldr	r1, [r4, #28]
 800c528:	4602      	mov	r2, r0
 800c52a:	2300      	movs	r3, #0
 800c52c:	4638      	mov	r0, r7
 800c52e:	47a8      	blx	r5
 800c530:	1c41      	adds	r1, r0, #1
 800c532:	d13e      	bne.n	800c5b2 <__sflush_r+0xda>
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d03b      	beq.n	800c5b2 <__sflush_r+0xda>
 800c53a:	2b1d      	cmp	r3, #29
 800c53c:	d001      	beq.n	800c542 <__sflush_r+0x6a>
 800c53e:	2b16      	cmp	r3, #22
 800c540:	d152      	bne.n	800c5e8 <__sflush_r+0x110>
 800c542:	89a3      	ldrh	r3, [r4, #12]
 800c544:	6922      	ldr	r2, [r4, #16]
 800c546:	6022      	str	r2, [r4, #0]
 800c548:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c54c:	2100      	movs	r1, #0
 800c54e:	6061      	str	r1, [r4, #4]
 800c550:	81a3      	strh	r3, [r4, #12]
 800c552:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c554:	603e      	str	r6, [r7, #0]
 800c556:	b321      	cbz	r1, 800c5a2 <__sflush_r+0xca>
 800c558:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c55c:	4299      	cmp	r1, r3
 800c55e:	d002      	beq.n	800c566 <__sflush_r+0x8e>
 800c560:	4638      	mov	r0, r7
 800c562:	f7ff f9c9 	bl	800b8f8 <_free_r>
 800c566:	2000      	movs	r0, #0
 800c568:	6320      	str	r0, [r4, #48]	; 0x30
 800c56a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c56c:	6926      	ldr	r6, [r4, #16]
 800c56e:	b1c6      	cbz	r6, 800c5a2 <__sflush_r+0xca>
 800c570:	b293      	uxth	r3, r2
 800c572:	6825      	ldr	r5, [r4, #0]
 800c574:	6026      	str	r6, [r4, #0]
 800c576:	079a      	lsls	r2, r3, #30
 800c578:	bf0c      	ite	eq
 800c57a:	6963      	ldreq	r3, [r4, #20]
 800c57c:	2300      	movne	r3, #0
 800c57e:	1bad      	subs	r5, r5, r6
 800c580:	60a3      	str	r3, [r4, #8]
 800c582:	e00c      	b.n	800c59e <__sflush_r+0xc6>
 800c584:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800c588:	69e1      	ldr	r1, [r4, #28]
 800c58a:	462b      	mov	r3, r5
 800c58c:	4632      	mov	r2, r6
 800c58e:	4638      	mov	r0, r7
 800c590:	47e0      	blx	ip
 800c592:	f1b0 0c00 	subs.w	ip, r0, #0
 800c596:	eba5 050c 	sub.w	r5, r5, ip
 800c59a:	4466      	add	r6, ip
 800c59c:	dd16      	ble.n	800c5cc <__sflush_r+0xf4>
 800c59e:	2d00      	cmp	r5, #0
 800c5a0:	dcf0      	bgt.n	800c584 <__sflush_r+0xac>
 800c5a2:	2000      	movs	r0, #0
 800c5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	dca2      	bgt.n	800c4f2 <__sflush_r+0x1a>
 800c5ac:	e7f9      	b.n	800c5a2 <__sflush_r+0xca>
 800c5ae:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c5b0:	e7b1      	b.n	800c516 <__sflush_r+0x3e>
 800c5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5b6:	6922      	ldr	r2, [r4, #16]
 800c5b8:	6022      	str	r2, [r4, #0]
 800c5ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c5be:	81a3      	strh	r3, [r4, #12]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	04db      	lsls	r3, r3, #19
 800c5c4:	6062      	str	r2, [r4, #4]
 800c5c6:	d5c4      	bpl.n	800c552 <__sflush_r+0x7a>
 800c5c8:	6520      	str	r0, [r4, #80]	; 0x50
 800c5ca:	e7c2      	b.n	800c552 <__sflush_r+0x7a>
 800c5cc:	89a3      	ldrh	r3, [r4, #12]
 800c5ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d6:	81a3      	strh	r3, [r4, #12]
 800c5d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d098      	beq.n	800c512 <__sflush_r+0x3a>
 800c5e0:	2b1d      	cmp	r3, #29
 800c5e2:	d006      	beq.n	800c5f2 <__sflush_r+0x11a>
 800c5e4:	2b16      	cmp	r3, #22
 800c5e6:	d004      	beq.n	800c5f2 <__sflush_r+0x11a>
 800c5e8:	89a3      	ldrh	r3, [r4, #12]
 800c5ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5ee:	81a3      	strh	r3, [r4, #12]
 800c5f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5f2:	603e      	str	r6, [r7, #0]
 800c5f4:	e7d5      	b.n	800c5a2 <__sflush_r+0xca>
 800c5f6:	bf00      	nop

0800c5f8 <_fflush_r>:
 800c5f8:	b538      	push	{r3, r4, r5, lr}
 800c5fa:	460c      	mov	r4, r1
 800c5fc:	4605      	mov	r5, r0
 800c5fe:	b108      	cbz	r0, 800c604 <_fflush_r+0xc>
 800c600:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c602:	b303      	cbz	r3, 800c646 <_fflush_r+0x4e>
 800c604:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c608:	b188      	cbz	r0, 800c62e <_fflush_r+0x36>
 800c60a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c60c:	07db      	lsls	r3, r3, #31
 800c60e:	d401      	bmi.n	800c614 <_fflush_r+0x1c>
 800c610:	0581      	lsls	r1, r0, #22
 800c612:	d50f      	bpl.n	800c634 <_fflush_r+0x3c>
 800c614:	4628      	mov	r0, r5
 800c616:	4621      	mov	r1, r4
 800c618:	f7ff ff5e 	bl	800c4d8 <__sflush_r>
 800c61c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c61e:	07da      	lsls	r2, r3, #31
 800c620:	4605      	mov	r5, r0
 800c622:	d402      	bmi.n	800c62a <_fflush_r+0x32>
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	059b      	lsls	r3, r3, #22
 800c628:	d508      	bpl.n	800c63c <_fflush_r+0x44>
 800c62a:	4628      	mov	r0, r5
 800c62c:	bd38      	pop	{r3, r4, r5, pc}
 800c62e:	4605      	mov	r5, r0
 800c630:	4628      	mov	r0, r5
 800c632:	bd38      	pop	{r3, r4, r5, pc}
 800c634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c636:	f7fe f8e3 	bl	800a800 <__retarget_lock_acquire_recursive>
 800c63a:	e7eb      	b.n	800c614 <_fflush_r+0x1c>
 800c63c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c63e:	f7fe f8e1 	bl	800a804 <__retarget_lock_release_recursive>
 800c642:	4628      	mov	r0, r5
 800c644:	bd38      	pop	{r3, r4, r5, pc}
 800c646:	f7fe f807 	bl	800a658 <__sinit>
 800c64a:	e7db      	b.n	800c604 <_fflush_r+0xc>

0800c64c <memmove>:
 800c64c:	4288      	cmp	r0, r1
 800c64e:	d90d      	bls.n	800c66c <memmove+0x20>
 800c650:	188b      	adds	r3, r1, r2
 800c652:	4283      	cmp	r3, r0
 800c654:	d90a      	bls.n	800c66c <memmove+0x20>
 800c656:	eb00 0c02 	add.w	ip, r0, r2
 800c65a:	b1ba      	cbz	r2, 800c68c <memmove+0x40>
 800c65c:	4662      	mov	r2, ip
 800c65e:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800c662:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800c666:	4299      	cmp	r1, r3
 800c668:	d1f9      	bne.n	800c65e <memmove+0x12>
 800c66a:	4770      	bx	lr
 800c66c:	2a0f      	cmp	r2, #15
 800c66e:	d80e      	bhi.n	800c68e <memmove+0x42>
 800c670:	4603      	mov	r3, r0
 800c672:	f102 3cff 	add.w	ip, r2, #4294967295
 800c676:	b14a      	cbz	r2, 800c68c <memmove+0x40>
 800c678:	f10c 0c01 	add.w	ip, ip, #1
 800c67c:	3b01      	subs	r3, #1
 800c67e:	448c      	add	ip, r1
 800c680:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c684:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c688:	4561      	cmp	r1, ip
 800c68a:	d1f9      	bne.n	800c680 <memmove+0x34>
 800c68c:	4770      	bx	lr
 800c68e:	ea40 0301 	orr.w	r3, r0, r1
 800c692:	079b      	lsls	r3, r3, #30
 800c694:	d150      	bne.n	800c738 <memmove+0xec>
 800c696:	f1a2 0310 	sub.w	r3, r2, #16
 800c69a:	b570      	push	{r4, r5, r6, lr}
 800c69c:	f101 0c20 	add.w	ip, r1, #32
 800c6a0:	f023 050f 	bic.w	r5, r3, #15
 800c6a4:	f101 0e10 	add.w	lr, r1, #16
 800c6a8:	f100 0410 	add.w	r4, r0, #16
 800c6ac:	44ac      	add	ip, r5
 800c6ae:	091b      	lsrs	r3, r3, #4
 800c6b0:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800c6b4:	f844 5c10 	str.w	r5, [r4, #-16]
 800c6b8:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800c6bc:	f844 5c0c 	str.w	r5, [r4, #-12]
 800c6c0:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800c6c4:	f844 5c08 	str.w	r5, [r4, #-8]
 800c6c8:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800c6cc:	f844 5c04 	str.w	r5, [r4, #-4]
 800c6d0:	f10e 0e10 	add.w	lr, lr, #16
 800c6d4:	45e6      	cmp	lr, ip
 800c6d6:	f104 0410 	add.w	r4, r4, #16
 800c6da:	d1e9      	bne.n	800c6b0 <memmove+0x64>
 800c6dc:	3301      	adds	r3, #1
 800c6de:	f012 0f0c 	tst.w	r2, #12
 800c6e2:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800c6e6:	f002 040f 	and.w	r4, r2, #15
 800c6ea:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800c6ee:	d027      	beq.n	800c740 <memmove+0xf4>
 800c6f0:	3c04      	subs	r4, #4
 800c6f2:	f024 0603 	bic.w	r6, r4, #3
 800c6f6:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800c6fa:	441e      	add	r6, r3
 800c6fc:	1f1c      	subs	r4, r3, #4
 800c6fe:	468e      	mov	lr, r1
 800c700:	f85e 5b04 	ldr.w	r5, [lr], #4
 800c704:	f844 5f04 	str.w	r5, [r4, #4]!
 800c708:	42b4      	cmp	r4, r6
 800c70a:	d1f9      	bne.n	800c700 <memmove+0xb4>
 800c70c:	f10c 0401 	add.w	r4, ip, #1
 800c710:	f002 0203 	and.w	r2, r2, #3
 800c714:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c718:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c71c:	f102 3cff 	add.w	ip, r2, #4294967295
 800c720:	b14a      	cbz	r2, 800c736 <memmove+0xea>
 800c722:	f10c 0c01 	add.w	ip, ip, #1
 800c726:	3b01      	subs	r3, #1
 800c728:	448c      	add	ip, r1
 800c72a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c72e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c732:	4561      	cmp	r1, ip
 800c734:	d1f9      	bne.n	800c72a <memmove+0xde>
 800c736:	bd70      	pop	{r4, r5, r6, pc}
 800c738:	f102 3cff 	add.w	ip, r2, #4294967295
 800c73c:	4603      	mov	r3, r0
 800c73e:	e79b      	b.n	800c678 <memmove+0x2c>
 800c740:	4622      	mov	r2, r4
 800c742:	e7eb      	b.n	800c71c <memmove+0xd0>

0800c744 <__errno>:
 800c744:	4b01      	ldr	r3, [pc, #4]	; (800c74c <__errno+0x8>)
 800c746:	6818      	ldr	r0, [r3, #0]
 800c748:	4770      	bx	lr
 800c74a:	bf00      	nop
 800c74c:	24000120 	.word	0x24000120

0800c750 <__assert_func>:
 800c750:	b500      	push	{lr}
 800c752:	4c0b      	ldr	r4, [pc, #44]	; (800c780 <__assert_func+0x30>)
 800c754:	6825      	ldr	r5, [r4, #0]
 800c756:	4614      	mov	r4, r2
 800c758:	68ee      	ldr	r6, [r5, #12]
 800c75a:	461a      	mov	r2, r3
 800c75c:	b085      	sub	sp, #20
 800c75e:	4603      	mov	r3, r0
 800c760:	460d      	mov	r5, r1
 800c762:	b14c      	cbz	r4, 800c778 <__assert_func+0x28>
 800c764:	4907      	ldr	r1, [pc, #28]	; (800c784 <__assert_func+0x34>)
 800c766:	9500      	str	r5, [sp, #0]
 800c768:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800c76c:	4630      	mov	r0, r6
 800c76e:	4906      	ldr	r1, [pc, #24]	; (800c788 <__assert_func+0x38>)
 800c770:	f000 fac4 	bl	800ccfc <fiprintf>
 800c774:	f7fb fd68 	bl	8008248 <abort>
 800c778:	4904      	ldr	r1, [pc, #16]	; (800c78c <__assert_func+0x3c>)
 800c77a:	460c      	mov	r4, r1
 800c77c:	e7f3      	b.n	800c766 <__assert_func+0x16>
 800c77e:	bf00      	nop
 800c780:	24000120 	.word	0x24000120
 800c784:	0800ee74 	.word	0x0800ee74
 800c788:	0800ee84 	.word	0x0800ee84
 800c78c:	0800ee80 	.word	0x0800ee80

0800c790 <_calloc_r>:
 800c790:	b538      	push	{r3, r4, r5, lr}
 800c792:	fba1 1402 	umull	r1, r4, r1, r2
 800c796:	bb8c      	cbnz	r4, 800c7fc <_calloc_r+0x6c>
 800c798:	f7fb fe3a 	bl	8008410 <_malloc_r>
 800c79c:	4605      	mov	r5, r0
 800c79e:	b1e0      	cbz	r0, 800c7da <_calloc_r+0x4a>
 800c7a0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c7a4:	f022 0203 	bic.w	r2, r2, #3
 800c7a8:	3a04      	subs	r2, #4
 800c7aa:	2a24      	cmp	r2, #36	; 0x24
 800c7ac:	d817      	bhi.n	800c7de <_calloc_r+0x4e>
 800c7ae:	2a13      	cmp	r2, #19
 800c7b0:	d91a      	bls.n	800c7e8 <_calloc_r+0x58>
 800c7b2:	2a1b      	cmp	r2, #27
 800c7b4:	e9c0 4400 	strd	r4, r4, [r0]
 800c7b8:	d91d      	bls.n	800c7f6 <_calloc_r+0x66>
 800c7ba:	2a24      	cmp	r2, #36	; 0x24
 800c7bc:	bf14      	ite	ne
 800c7be:	f100 0210 	addne.w	r2, r0, #16
 800c7c2:	f100 0218 	addeq.w	r2, r0, #24
 800c7c6:	f04f 0300 	mov.w	r3, #0
 800c7ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c7ce:	bf04      	itt	eq
 800c7d0:	6104      	streq	r4, [r0, #16]
 800c7d2:	6144      	streq	r4, [r0, #20]
 800c7d4:	e9c2 3300 	strd	r3, r3, [r2]
 800c7d8:	6093      	str	r3, [r2, #8]
 800c7da:	4628      	mov	r0, r5
 800c7dc:	bd38      	pop	{r3, r4, r5, pc}
 800c7de:	4621      	mov	r1, r4
 800c7e0:	f7fb fd7e 	bl	80082e0 <memset>
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	bd38      	pop	{r3, r4, r5, pc}
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	e9c2 3300 	strd	r3, r3, [r2]
 800c7f0:	6093      	str	r3, [r2, #8]
 800c7f2:	4628      	mov	r0, r5
 800c7f4:	bd38      	pop	{r3, r4, r5, pc}
 800c7f6:	f100 0208 	add.w	r2, r0, #8
 800c7fa:	e7f6      	b.n	800c7ea <_calloc_r+0x5a>
 800c7fc:	f7ff ffa2 	bl	800c744 <__errno>
 800c800:	230c      	movs	r3, #12
 800c802:	2500      	movs	r5, #0
 800c804:	6003      	str	r3, [r0, #0]
 800c806:	e7e8      	b.n	800c7da <_calloc_r+0x4a>

0800c808 <_realloc_r>:
 800c808:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c80c:	4617      	mov	r7, r2
 800c80e:	2900      	cmp	r1, #0
 800c810:	f000 8098 	beq.w	800c944 <_realloc_r+0x13c>
 800c814:	460c      	mov	r4, r1
 800c816:	f107 050b 	add.w	r5, r7, #11
 800c81a:	4680      	mov	r8, r0
 800c81c:	f7fc f8a8 	bl	8008970 <__malloc_lock>
 800c820:	2d16      	cmp	r5, #22
 800c822:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800c826:	d85b      	bhi.n	800c8e0 <_realloc_r+0xd8>
 800c828:	2510      	movs	r5, #16
 800c82a:	462a      	mov	r2, r5
 800c82c:	42af      	cmp	r7, r5
 800c82e:	d85c      	bhi.n	800c8ea <_realloc_r+0xe2>
 800c830:	f021 0603 	bic.w	r6, r1, #3
 800c834:	4296      	cmp	r6, r2
 800c836:	f1a4 0908 	sub.w	r9, r4, #8
 800c83a:	da62      	bge.n	800c902 <_realloc_r+0xfa>
 800c83c:	4bbc      	ldr	r3, [pc, #752]	; (800cb30 <_realloc_r+0x328>)
 800c83e:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800c842:	eb09 0006 	add.w	r0, r9, r6
 800c846:	4584      	cmp	ip, r0
 800c848:	f000 8097 	beq.w	800c97a <_realloc_r+0x172>
 800c84c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800c850:	f02c 0301 	bic.w	r3, ip, #1
 800c854:	4403      	add	r3, r0
 800c856:	685b      	ldr	r3, [r3, #4]
 800c858:	07db      	lsls	r3, r3, #31
 800c85a:	d468      	bmi.n	800c92e <_realloc_r+0x126>
 800c85c:	f02c 0c03 	bic.w	ip, ip, #3
 800c860:	eb06 030c 	add.w	r3, r6, ip
 800c864:	4293      	cmp	r3, r2
 800c866:	da47      	bge.n	800c8f8 <_realloc_r+0xf0>
 800c868:	07cb      	lsls	r3, r1, #31
 800c86a:	d410      	bmi.n	800c88e <_realloc_r+0x86>
 800c86c:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800c870:	eba9 0a03 	sub.w	sl, r9, r3
 800c874:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c878:	f023 0103 	bic.w	r1, r3, #3
 800c87c:	448c      	add	ip, r1
 800c87e:	44b4      	add	ip, r6
 800c880:	4594      	cmp	ip, r2
 800c882:	f280 8111 	bge.w	800caa8 <_realloc_r+0x2a0>
 800c886:	1873      	adds	r3, r6, r1
 800c888:	4293      	cmp	r3, r2
 800c88a:	f280 80e8 	bge.w	800ca5e <_realloc_r+0x256>
 800c88e:	4639      	mov	r1, r7
 800c890:	4640      	mov	r0, r8
 800c892:	f7fb fdbd 	bl	8008410 <_malloc_r>
 800c896:	4607      	mov	r7, r0
 800c898:	b1e0      	cbz	r0, 800c8d4 <_realloc_r+0xcc>
 800c89a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c89e:	f023 0301 	bic.w	r3, r3, #1
 800c8a2:	444b      	add	r3, r9
 800c8a4:	f1a0 0208 	sub.w	r2, r0, #8
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	f000 80d2 	beq.w	800ca52 <_realloc_r+0x24a>
 800c8ae:	1f32      	subs	r2, r6, #4
 800c8b0:	2a24      	cmp	r2, #36	; 0x24
 800c8b2:	f200 80f5 	bhi.w	800caa0 <_realloc_r+0x298>
 800c8b6:	2a13      	cmp	r2, #19
 800c8b8:	f200 80ac 	bhi.w	800ca14 <_realloc_r+0x20c>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	4622      	mov	r2, r4
 800c8c0:	6811      	ldr	r1, [r2, #0]
 800c8c2:	6019      	str	r1, [r3, #0]
 800c8c4:	6851      	ldr	r1, [r2, #4]
 800c8c6:	6059      	str	r1, [r3, #4]
 800c8c8:	6892      	ldr	r2, [r2, #8]
 800c8ca:	609a      	str	r2, [r3, #8]
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	4640      	mov	r0, r8
 800c8d0:	f7ff f812 	bl	800b8f8 <_free_r>
 800c8d4:	4640      	mov	r0, r8
 800c8d6:	f7fc f851 	bl	800897c <__malloc_unlock>
 800c8da:	4638      	mov	r0, r7
 800c8dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e0:	f025 0507 	bic.w	r5, r5, #7
 800c8e4:	2d00      	cmp	r5, #0
 800c8e6:	462a      	mov	r2, r5
 800c8e8:	daa0      	bge.n	800c82c <_realloc_r+0x24>
 800c8ea:	230c      	movs	r3, #12
 800c8ec:	f8c8 3000 	str.w	r3, [r8]
 800c8f0:	2700      	movs	r7, #0
 800c8f2:	4638      	mov	r0, r7
 800c8f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f8:	461e      	mov	r6, r3
 800c8fa:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c8fe:	60d3      	str	r3, [r2, #12]
 800c900:	609a      	str	r2, [r3, #8]
 800c902:	1b73      	subs	r3, r6, r5
 800c904:	2b0f      	cmp	r3, #15
 800c906:	d822      	bhi.n	800c94e <_realloc_r+0x146>
 800c908:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c90c:	f003 0301 	and.w	r3, r3, #1
 800c910:	4333      	orrs	r3, r6
 800c912:	444e      	add	r6, r9
 800c914:	f8c9 3004 	str.w	r3, [r9, #4]
 800c918:	6873      	ldr	r3, [r6, #4]
 800c91a:	f043 0301 	orr.w	r3, r3, #1
 800c91e:	6073      	str	r3, [r6, #4]
 800c920:	4640      	mov	r0, r8
 800c922:	4627      	mov	r7, r4
 800c924:	f7fc f82a 	bl	800897c <__malloc_unlock>
 800c928:	4638      	mov	r0, r7
 800c92a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c92e:	07c9      	lsls	r1, r1, #31
 800c930:	d4ad      	bmi.n	800c88e <_realloc_r+0x86>
 800c932:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800c936:	eba9 0a03 	sub.w	sl, r9, r3
 800c93a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c93e:	f021 0103 	bic.w	r1, r1, #3
 800c942:	e7a0      	b.n	800c886 <_realloc_r+0x7e>
 800c944:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c948:	4611      	mov	r1, r2
 800c94a:	f7fb bd61 	b.w	8008410 <_malloc_r>
 800c94e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800c952:	eb09 0105 	add.w	r1, r9, r5
 800c956:	f002 0201 	and.w	r2, r2, #1
 800c95a:	444e      	add	r6, r9
 800c95c:	f043 0301 	orr.w	r3, r3, #1
 800c960:	432a      	orrs	r2, r5
 800c962:	f8c9 2004 	str.w	r2, [r9, #4]
 800c966:	604b      	str	r3, [r1, #4]
 800c968:	6873      	ldr	r3, [r6, #4]
 800c96a:	f043 0301 	orr.w	r3, r3, #1
 800c96e:	3108      	adds	r1, #8
 800c970:	6073      	str	r3, [r6, #4]
 800c972:	4640      	mov	r0, r8
 800c974:	f7fe ffc0 	bl	800b8f8 <_free_r>
 800c978:	e7d2      	b.n	800c920 <_realloc_r+0x118>
 800c97a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800c97e:	f020 0b03 	bic.w	fp, r0, #3
 800c982:	eb06 0c0b 	add.w	ip, r6, fp
 800c986:	f105 0010 	add.w	r0, r5, #16
 800c98a:	4584      	cmp	ip, r0
 800c98c:	da4d      	bge.n	800ca2a <_realloc_r+0x222>
 800c98e:	07c9      	lsls	r1, r1, #31
 800c990:	f53f af7d 	bmi.w	800c88e <_realloc_r+0x86>
 800c994:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800c998:	eba9 0a01 	sub.w	sl, r9, r1
 800c99c:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c9a0:	f021 0103 	bic.w	r1, r1, #3
 800c9a4:	448b      	add	fp, r1
 800c9a6:	44b3      	add	fp, r6
 800c9a8:	4558      	cmp	r0, fp
 800c9aa:	f73f af6c 	bgt.w	800c886 <_realloc_r+0x7e>
 800c9ae:	4657      	mov	r7, sl
 800c9b0:	f8da 100c 	ldr.w	r1, [sl, #12]
 800c9b4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800c9b8:	1f32      	subs	r2, r6, #4
 800c9ba:	2a24      	cmp	r2, #36	; 0x24
 800c9bc:	60c1      	str	r1, [r0, #12]
 800c9be:	6088      	str	r0, [r1, #8]
 800c9c0:	f200 80db 	bhi.w	800cb7a <_realloc_r+0x372>
 800c9c4:	2a13      	cmp	r2, #19
 800c9c6:	f240 80d6 	bls.w	800cb76 <_realloc_r+0x36e>
 800c9ca:	6821      	ldr	r1, [r4, #0]
 800c9cc:	f8ca 1008 	str.w	r1, [sl, #8]
 800c9d0:	6861      	ldr	r1, [r4, #4]
 800c9d2:	f8ca 100c 	str.w	r1, [sl, #12]
 800c9d6:	2a1b      	cmp	r2, #27
 800c9d8:	f200 80df 	bhi.w	800cb9a <_realloc_r+0x392>
 800c9dc:	3408      	adds	r4, #8
 800c9de:	f10a 0210 	add.w	r2, sl, #16
 800c9e2:	6821      	ldr	r1, [r4, #0]
 800c9e4:	6011      	str	r1, [r2, #0]
 800c9e6:	6861      	ldr	r1, [r4, #4]
 800c9e8:	6051      	str	r1, [r2, #4]
 800c9ea:	68a1      	ldr	r1, [r4, #8]
 800c9ec:	6091      	str	r1, [r2, #8]
 800c9ee:	eb0a 0105 	add.w	r1, sl, r5
 800c9f2:	ebab 0205 	sub.w	r2, fp, r5
 800c9f6:	f042 0201 	orr.w	r2, r2, #1
 800c9fa:	6099      	str	r1, [r3, #8]
 800c9fc:	604a      	str	r2, [r1, #4]
 800c9fe:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ca02:	f003 0301 	and.w	r3, r3, #1
 800ca06:	432b      	orrs	r3, r5
 800ca08:	4640      	mov	r0, r8
 800ca0a:	f8ca 3004 	str.w	r3, [sl, #4]
 800ca0e:	f7fb ffb5 	bl	800897c <__malloc_unlock>
 800ca12:	e76e      	b.n	800c8f2 <_realloc_r+0xea>
 800ca14:	6823      	ldr	r3, [r4, #0]
 800ca16:	6003      	str	r3, [r0, #0]
 800ca18:	6863      	ldr	r3, [r4, #4]
 800ca1a:	6043      	str	r3, [r0, #4]
 800ca1c:	2a1b      	cmp	r2, #27
 800ca1e:	d868      	bhi.n	800caf2 <_realloc_r+0x2ea>
 800ca20:	f104 0208 	add.w	r2, r4, #8
 800ca24:	f100 0308 	add.w	r3, r0, #8
 800ca28:	e74a      	b.n	800c8c0 <_realloc_r+0xb8>
 800ca2a:	eb09 0205 	add.w	r2, r9, r5
 800ca2e:	609a      	str	r2, [r3, #8]
 800ca30:	ebac 0305 	sub.w	r3, ip, r5
 800ca34:	f043 0301 	orr.w	r3, r3, #1
 800ca38:	6053      	str	r3, [r2, #4]
 800ca3a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ca3e:	f003 0301 	and.w	r3, r3, #1
 800ca42:	432b      	orrs	r3, r5
 800ca44:	4640      	mov	r0, r8
 800ca46:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca4a:	f7fb ff97 	bl	800897c <__malloc_unlock>
 800ca4e:	4627      	mov	r7, r4
 800ca50:	e74f      	b.n	800c8f2 <_realloc_r+0xea>
 800ca52:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ca56:	f023 0303 	bic.w	r3, r3, #3
 800ca5a:	441e      	add	r6, r3
 800ca5c:	e751      	b.n	800c902 <_realloc_r+0xfa>
 800ca5e:	4657      	mov	r7, sl
 800ca60:	f8da 100c 	ldr.w	r1, [sl, #12]
 800ca64:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800ca68:	1f32      	subs	r2, r6, #4
 800ca6a:	2a24      	cmp	r2, #36	; 0x24
 800ca6c:	60c1      	str	r1, [r0, #12]
 800ca6e:	6088      	str	r0, [r1, #8]
 800ca70:	d84c      	bhi.n	800cb0c <_realloc_r+0x304>
 800ca72:	2a13      	cmp	r2, #19
 800ca74:	d948      	bls.n	800cb08 <_realloc_r+0x300>
 800ca76:	6821      	ldr	r1, [r4, #0]
 800ca78:	f8ca 1008 	str.w	r1, [sl, #8]
 800ca7c:	6861      	ldr	r1, [r4, #4]
 800ca7e:	f8ca 100c 	str.w	r1, [sl, #12]
 800ca82:	2a1b      	cmp	r2, #27
 800ca84:	d856      	bhi.n	800cb34 <_realloc_r+0x32c>
 800ca86:	3408      	adds	r4, #8
 800ca88:	f10a 0210 	add.w	r2, sl, #16
 800ca8c:	461e      	mov	r6, r3
 800ca8e:	6823      	ldr	r3, [r4, #0]
 800ca90:	6013      	str	r3, [r2, #0]
 800ca92:	6863      	ldr	r3, [r4, #4]
 800ca94:	6053      	str	r3, [r2, #4]
 800ca96:	68a3      	ldr	r3, [r4, #8]
 800ca98:	6093      	str	r3, [r2, #8]
 800ca9a:	46d1      	mov	r9, sl
 800ca9c:	463c      	mov	r4, r7
 800ca9e:	e730      	b.n	800c902 <_realloc_r+0xfa>
 800caa0:	4621      	mov	r1, r4
 800caa2:	f7ff fdd3 	bl	800c64c <memmove>
 800caa6:	e711      	b.n	800c8cc <_realloc_r+0xc4>
 800caa8:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 800caac:	4657      	mov	r7, sl
 800caae:	60cb      	str	r3, [r1, #12]
 800cab0:	6099      	str	r1, [r3, #8]
 800cab2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800cab6:	f8da 300c 	ldr.w	r3, [sl, #12]
 800caba:	60cb      	str	r3, [r1, #12]
 800cabc:	1f32      	subs	r2, r6, #4
 800cabe:	2a24      	cmp	r2, #36	; 0x24
 800cac0:	6099      	str	r1, [r3, #8]
 800cac2:	d82d      	bhi.n	800cb20 <_realloc_r+0x318>
 800cac4:	2a13      	cmp	r2, #19
 800cac6:	d929      	bls.n	800cb1c <_realloc_r+0x314>
 800cac8:	6823      	ldr	r3, [r4, #0]
 800caca:	f8ca 3008 	str.w	r3, [sl, #8]
 800cace:	6863      	ldr	r3, [r4, #4]
 800cad0:	f8ca 300c 	str.w	r3, [sl, #12]
 800cad4:	2a1b      	cmp	r2, #27
 800cad6:	d842      	bhi.n	800cb5e <_realloc_r+0x356>
 800cad8:	3408      	adds	r4, #8
 800cada:	f10a 0310 	add.w	r3, sl, #16
 800cade:	6822      	ldr	r2, [r4, #0]
 800cae0:	601a      	str	r2, [r3, #0]
 800cae2:	6862      	ldr	r2, [r4, #4]
 800cae4:	605a      	str	r2, [r3, #4]
 800cae6:	68a2      	ldr	r2, [r4, #8]
 800cae8:	609a      	str	r2, [r3, #8]
 800caea:	4666      	mov	r6, ip
 800caec:	46d1      	mov	r9, sl
 800caee:	463c      	mov	r4, r7
 800caf0:	e707      	b.n	800c902 <_realloc_r+0xfa>
 800caf2:	68a3      	ldr	r3, [r4, #8]
 800caf4:	6083      	str	r3, [r0, #8]
 800caf6:	68e3      	ldr	r3, [r4, #12]
 800caf8:	60c3      	str	r3, [r0, #12]
 800cafa:	2a24      	cmp	r2, #36	; 0x24
 800cafc:	d026      	beq.n	800cb4c <_realloc_r+0x344>
 800cafe:	f104 0210 	add.w	r2, r4, #16
 800cb02:	f100 0310 	add.w	r3, r0, #16
 800cb06:	e6db      	b.n	800c8c0 <_realloc_r+0xb8>
 800cb08:	463a      	mov	r2, r7
 800cb0a:	e7bf      	b.n	800ca8c <_realloc_r+0x284>
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	4638      	mov	r0, r7
 800cb10:	461e      	mov	r6, r3
 800cb12:	46d1      	mov	r9, sl
 800cb14:	f7ff fd9a 	bl	800c64c <memmove>
 800cb18:	463c      	mov	r4, r7
 800cb1a:	e6f2      	b.n	800c902 <_realloc_r+0xfa>
 800cb1c:	463b      	mov	r3, r7
 800cb1e:	e7de      	b.n	800cade <_realloc_r+0x2d6>
 800cb20:	4621      	mov	r1, r4
 800cb22:	4638      	mov	r0, r7
 800cb24:	4666      	mov	r6, ip
 800cb26:	46d1      	mov	r9, sl
 800cb28:	f7ff fd90 	bl	800c64c <memmove>
 800cb2c:	463c      	mov	r4, r7
 800cb2e:	e6e8      	b.n	800c902 <_realloc_r+0xfa>
 800cb30:	24000124 	.word	0x24000124
 800cb34:	68a1      	ldr	r1, [r4, #8]
 800cb36:	f8ca 1010 	str.w	r1, [sl, #16]
 800cb3a:	68e1      	ldr	r1, [r4, #12]
 800cb3c:	f8ca 1014 	str.w	r1, [sl, #20]
 800cb40:	2a24      	cmp	r2, #36	; 0x24
 800cb42:	d020      	beq.n	800cb86 <_realloc_r+0x37e>
 800cb44:	3410      	adds	r4, #16
 800cb46:	f10a 0218 	add.w	r2, sl, #24
 800cb4a:	e79f      	b.n	800ca8c <_realloc_r+0x284>
 800cb4c:	6923      	ldr	r3, [r4, #16]
 800cb4e:	6103      	str	r3, [r0, #16]
 800cb50:	6961      	ldr	r1, [r4, #20]
 800cb52:	6141      	str	r1, [r0, #20]
 800cb54:	f104 0218 	add.w	r2, r4, #24
 800cb58:	f100 0318 	add.w	r3, r0, #24
 800cb5c:	e6b0      	b.n	800c8c0 <_realloc_r+0xb8>
 800cb5e:	68a3      	ldr	r3, [r4, #8]
 800cb60:	f8ca 3010 	str.w	r3, [sl, #16]
 800cb64:	68e3      	ldr	r3, [r4, #12]
 800cb66:	f8ca 3014 	str.w	r3, [sl, #20]
 800cb6a:	2a24      	cmp	r2, #36	; 0x24
 800cb6c:	d021      	beq.n	800cbb2 <_realloc_r+0x3aa>
 800cb6e:	3410      	adds	r4, #16
 800cb70:	f10a 0318 	add.w	r3, sl, #24
 800cb74:	e7b3      	b.n	800cade <_realloc_r+0x2d6>
 800cb76:	463a      	mov	r2, r7
 800cb78:	e733      	b.n	800c9e2 <_realloc_r+0x1da>
 800cb7a:	4621      	mov	r1, r4
 800cb7c:	4638      	mov	r0, r7
 800cb7e:	f7ff fd65 	bl	800c64c <memmove>
 800cb82:	4b16      	ldr	r3, [pc, #88]	; (800cbdc <_realloc_r+0x3d4>)
 800cb84:	e733      	b.n	800c9ee <_realloc_r+0x1e6>
 800cb86:	6922      	ldr	r2, [r4, #16]
 800cb88:	f8ca 2018 	str.w	r2, [sl, #24]
 800cb8c:	6962      	ldr	r2, [r4, #20]
 800cb8e:	f8ca 201c 	str.w	r2, [sl, #28]
 800cb92:	3418      	adds	r4, #24
 800cb94:	f10a 0220 	add.w	r2, sl, #32
 800cb98:	e778      	b.n	800ca8c <_realloc_r+0x284>
 800cb9a:	68a1      	ldr	r1, [r4, #8]
 800cb9c:	f8ca 1010 	str.w	r1, [sl, #16]
 800cba0:	68e1      	ldr	r1, [r4, #12]
 800cba2:	f8ca 1014 	str.w	r1, [sl, #20]
 800cba6:	2a24      	cmp	r2, #36	; 0x24
 800cba8:	d00d      	beq.n	800cbc6 <_realloc_r+0x3be>
 800cbaa:	3410      	adds	r4, #16
 800cbac:	f10a 0218 	add.w	r2, sl, #24
 800cbb0:	e717      	b.n	800c9e2 <_realloc_r+0x1da>
 800cbb2:	6923      	ldr	r3, [r4, #16]
 800cbb4:	f8ca 3018 	str.w	r3, [sl, #24]
 800cbb8:	6963      	ldr	r3, [r4, #20]
 800cbba:	f8ca 301c 	str.w	r3, [sl, #28]
 800cbbe:	3418      	adds	r4, #24
 800cbc0:	f10a 0320 	add.w	r3, sl, #32
 800cbc4:	e78b      	b.n	800cade <_realloc_r+0x2d6>
 800cbc6:	6922      	ldr	r2, [r4, #16]
 800cbc8:	f8ca 2018 	str.w	r2, [sl, #24]
 800cbcc:	6962      	ldr	r2, [r4, #20]
 800cbce:	f8ca 201c 	str.w	r2, [sl, #28]
 800cbd2:	3418      	adds	r4, #24
 800cbd4:	f10a 0220 	add.w	r2, sl, #32
 800cbd8:	e703      	b.n	800c9e2 <_realloc_r+0x1da>
 800cbda:	bf00      	nop
 800cbdc:	24000124 	.word	0x24000124

0800cbe0 <_wcsnrtombs_l>:
 800cbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe4:	b089      	sub	sp, #36	; 0x24
 800cbe6:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 800cbea:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800cbec:	9101      	str	r1, [sp, #4]
 800cbee:	4681      	mov	r9, r0
 800cbf0:	9203      	str	r2, [sp, #12]
 800cbf2:	461e      	mov	r6, r3
 800cbf4:	f1b8 0f00 	cmp.w	r8, #0
 800cbf8:	d055      	beq.n	800cca6 <_wcsnrtombs_l+0xc6>
 800cbfa:	9b01      	ldr	r3, [sp, #4]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d057      	beq.n	800ccb0 <_wcsnrtombs_l+0xd0>
 800cc00:	9b03      	ldr	r3, [sp, #12]
 800cc02:	681d      	ldr	r5, [r3, #0]
 800cc04:	2f00      	cmp	r7, #0
 800cc06:	d063      	beq.n	800ccd0 <_wcsnrtombs_l+0xf0>
 800cc08:	1e74      	subs	r4, r6, #1
 800cc0a:	b32e      	cbz	r6, 800cc58 <_wcsnrtombs_l+0x78>
 800cc0c:	9b01      	ldr	r3, [sp, #4]
 800cc0e:	9302      	str	r3, [sp, #8]
 800cc10:	3d04      	subs	r5, #4
 800cc12:	2600      	movs	r6, #0
 800cc14:	e00a      	b.n	800cc2c <_wcsnrtombs_l+0x4c>
 800cc16:	9b01      	ldr	r3, [sp, #4]
 800cc18:	bb13      	cbnz	r3, 800cc60 <_wcsnrtombs_l+0x80>
 800cc1a:	682a      	ldr	r2, [r5, #0]
 800cc1c:	2a00      	cmp	r2, #0
 800cc1e:	d035      	beq.n	800cc8c <_wcsnrtombs_l+0xac>
 800cc20:	45bc      	cmp	ip, r7
 800cc22:	d257      	bcs.n	800ccd4 <_wcsnrtombs_l+0xf4>
 800cc24:	3c01      	subs	r4, #1
 800cc26:	1c63      	adds	r3, r4, #1
 800cc28:	4666      	mov	r6, ip
 800cc2a:	d015      	beq.n	800cc58 <_wcsnrtombs_l+0x78>
 800cc2c:	f8d8 3000 	ldr.w	r3, [r8]
 800cc30:	f855 2f04 	ldr.w	r2, [r5, #4]!
 800cc34:	9300      	str	r3, [sp, #0]
 800cc36:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 800cc3a:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800cc3e:	4643      	mov	r3, r8
 800cc40:	a905      	add	r1, sp, #20
 800cc42:	4648      	mov	r0, r9
 800cc44:	47e0      	blx	ip
 800cc46:	1c42      	adds	r2, r0, #1
 800cc48:	d037      	beq.n	800ccba <_wcsnrtombs_l+0xda>
 800cc4a:	eb00 0c06 	add.w	ip, r0, r6
 800cc4e:	45bc      	cmp	ip, r7
 800cc50:	d9e1      	bls.n	800cc16 <_wcsnrtombs_l+0x36>
 800cc52:	9b00      	ldr	r3, [sp, #0]
 800cc54:	e9c8 3b00 	strd	r3, fp, [r8]
 800cc58:	4630      	mov	r0, r6
 800cc5a:	b009      	add	sp, #36	; 0x24
 800cc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc60:	2800      	cmp	r0, #0
 800cc62:	dd0c      	ble.n	800cc7e <_wcsnrtombs_l+0x9e>
 800cc64:	9b02      	ldr	r3, [sp, #8]
 800cc66:	4418      	add	r0, r3
 800cc68:	1e5a      	subs	r2, r3, #1
 800cc6a:	a905      	add	r1, sp, #20
 800cc6c:	f100 3eff 	add.w	lr, r0, #4294967295
 800cc70:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc74:	f802 3f01 	strb.w	r3, [r2, #1]!
 800cc78:	4572      	cmp	r2, lr
 800cc7a:	d1f9      	bne.n	800cc70 <_wcsnrtombs_l+0x90>
 800cc7c:	9002      	str	r0, [sp, #8]
 800cc7e:	9b03      	ldr	r3, [sp, #12]
 800cc80:	681a      	ldr	r2, [r3, #0]
 800cc82:	3204      	adds	r2, #4
 800cc84:	601a      	str	r2, [r3, #0]
 800cc86:	682a      	ldr	r2, [r5, #0]
 800cc88:	2a00      	cmp	r2, #0
 800cc8a:	d1c9      	bne.n	800cc20 <_wcsnrtombs_l+0x40>
 800cc8c:	9b01      	ldr	r3, [sp, #4]
 800cc8e:	b10b      	cbz	r3, 800cc94 <_wcsnrtombs_l+0xb4>
 800cc90:	9b03      	ldr	r3, [sp, #12]
 800cc92:	601a      	str	r2, [r3, #0]
 800cc94:	f10c 36ff 	add.w	r6, ip, #4294967295
 800cc98:	2200      	movs	r2, #0
 800cc9a:	4630      	mov	r0, r6
 800cc9c:	f8c8 2000 	str.w	r2, [r8]
 800cca0:	b009      	add	sp, #36	; 0x24
 800cca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca6:	9b01      	ldr	r3, [sp, #4]
 800cca8:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d1a7      	bne.n	800cc00 <_wcsnrtombs_l+0x20>
 800ccb0:	9b03      	ldr	r3, [sp, #12]
 800ccb2:	f04f 37ff 	mov.w	r7, #4294967295
 800ccb6:	681d      	ldr	r5, [r3, #0]
 800ccb8:	e7a6      	b.n	800cc08 <_wcsnrtombs_l+0x28>
 800ccba:	4606      	mov	r6, r0
 800ccbc:	218a      	movs	r1, #138	; 0x8a
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	4630      	mov	r0, r6
 800ccc2:	f8c9 1000 	str.w	r1, [r9]
 800ccc6:	f8c8 2000 	str.w	r2, [r8]
 800ccca:	b009      	add	sp, #36	; 0x24
 800cccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccd0:	463e      	mov	r6, r7
 800ccd2:	e7c1      	b.n	800cc58 <_wcsnrtombs_l+0x78>
 800ccd4:	4666      	mov	r6, ip
 800ccd6:	e7bf      	b.n	800cc58 <_wcsnrtombs_l+0x78>

0800ccd8 <_wcsnrtombs_r>:
 800ccd8:	b510      	push	{r4, lr}
 800ccda:	b084      	sub	sp, #16
 800ccdc:	4c05      	ldr	r4, [pc, #20]	; (800ccf4 <_wcsnrtombs_r+0x1c>)
 800ccde:	9806      	ldr	r0, [sp, #24]
 800cce0:	9000      	str	r0, [sp, #0]
 800cce2:	9807      	ldr	r0, [sp, #28]
 800cce4:	9001      	str	r0, [sp, #4]
 800cce6:	4804      	ldr	r0, [pc, #16]	; (800ccf8 <_wcsnrtombs_r+0x20>)
 800cce8:	6800      	ldr	r0, [r0, #0]
 800ccea:	9402      	str	r4, [sp, #8]
 800ccec:	f7ff ff78 	bl	800cbe0 <_wcsnrtombs_l>
 800ccf0:	b004      	add	sp, #16
 800ccf2:	bd10      	pop	{r4, pc}
 800ccf4:	24000540 	.word	0x24000540
 800ccf8:	24000120 	.word	0x24000120

0800ccfc <fiprintf>:
 800ccfc:	b40e      	push	{r1, r2, r3}
 800ccfe:	b510      	push	{r4, lr}
 800cd00:	b083      	sub	sp, #12
 800cd02:	ab05      	add	r3, sp, #20
 800cd04:	4c06      	ldr	r4, [pc, #24]	; (800cd20 <fiprintf+0x24>)
 800cd06:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd0a:	9301      	str	r3, [sp, #4]
 800cd0c:	4601      	mov	r1, r0
 800cd0e:	6820      	ldr	r0, [r4, #0]
 800cd10:	f000 f844 	bl	800cd9c <_vfiprintf_r>
 800cd14:	b003      	add	sp, #12
 800cd16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd1a:	b003      	add	sp, #12
 800cd1c:	4770      	bx	lr
 800cd1e:	bf00      	nop
 800cd20:	24000120 	.word	0x24000120

0800cd24 <__sprint_r.part.0>:
 800cd24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd28:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800cd2a:	049c      	lsls	r4, r3, #18
 800cd2c:	4690      	mov	r8, r2
 800cd2e:	d52d      	bpl.n	800cd8c <__sprint_r.part.0+0x68>
 800cd30:	6893      	ldr	r3, [r2, #8]
 800cd32:	6812      	ldr	r2, [r2, #0]
 800cd34:	b343      	cbz	r3, 800cd88 <__sprint_r.part.0+0x64>
 800cd36:	468b      	mov	fp, r1
 800cd38:	4606      	mov	r6, r0
 800cd3a:	f102 0908 	add.w	r9, r2, #8
 800cd3e:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 800cd42:	ea5f 079a 	movs.w	r7, sl, lsr #2
 800cd46:	d015      	beq.n	800cd74 <__sprint_r.part.0+0x50>
 800cd48:	3d04      	subs	r5, #4
 800cd4a:	2400      	movs	r4, #0
 800cd4c:	e001      	b.n	800cd52 <__sprint_r.part.0+0x2e>
 800cd4e:	42a7      	cmp	r7, r4
 800cd50:	d00e      	beq.n	800cd70 <__sprint_r.part.0+0x4c>
 800cd52:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800cd56:	465a      	mov	r2, fp
 800cd58:	4630      	mov	r0, r6
 800cd5a:	f001 fa51 	bl	800e200 <_fputwc_r>
 800cd5e:	1c43      	adds	r3, r0, #1
 800cd60:	f104 0401 	add.w	r4, r4, #1
 800cd64:	d1f3      	bne.n	800cd4e <__sprint_r.part.0+0x2a>
 800cd66:	2300      	movs	r3, #0
 800cd68:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800cd6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd70:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd74:	f02a 0a03 	bic.w	sl, sl, #3
 800cd78:	eba3 030a 	sub.w	r3, r3, sl
 800cd7c:	f8c8 3008 	str.w	r3, [r8, #8]
 800cd80:	f109 0908 	add.w	r9, r9, #8
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d1da      	bne.n	800cd3e <__sprint_r.part.0+0x1a>
 800cd88:	2000      	movs	r0, #0
 800cd8a:	e7ec      	b.n	800cd66 <__sprint_r.part.0+0x42>
 800cd8c:	f001 f808 	bl	800dda0 <__sfvwrite_r>
 800cd90:	2300      	movs	r3, #0
 800cd92:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800cd96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd9a:	bf00      	nop

0800cd9c <_vfiprintf_r>:
 800cd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cda0:	b0c5      	sub	sp, #276	; 0x114
 800cda2:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800cda6:	4683      	mov	fp, r0
 800cda8:	9103      	str	r1, [sp, #12]
 800cdaa:	4616      	mov	r6, r2
 800cdac:	2100      	movs	r1, #0
 800cdae:	2208      	movs	r2, #8
 800cdb0:	4650      	mov	r0, sl
 800cdb2:	461c      	mov	r4, r3
 800cdb4:	9307      	str	r3, [sp, #28]
 800cdb6:	f7fb fa93 	bl	80082e0 <memset>
 800cdba:	f1bb 0f00 	cmp.w	fp, #0
 800cdbe:	d004      	beq.n	800cdca <_vfiprintf_r+0x2e>
 800cdc0:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	f000 86a1 	beq.w	800db0c <_vfiprintf_r+0xd70>
 800cdca:	9a03      	ldr	r2, [sp, #12]
 800cdcc:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800cdce:	07db      	lsls	r3, r3, #31
 800cdd0:	f140 851c 	bpl.w	800d80c <_vfiprintf_r+0xa70>
 800cdd4:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800cdd8:	b28a      	uxth	r2, r1
 800cdda:	0495      	lsls	r5, r2, #18
 800cddc:	d409      	bmi.n	800cdf2 <_vfiprintf_r+0x56>
 800cdde:	9b03      	ldr	r3, [sp, #12]
 800cde0:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800cde4:	8199      	strh	r1, [r3, #12]
 800cde6:	b28a      	uxth	r2, r1
 800cde8:	4619      	mov	r1, r3
 800cdea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cdec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cdf0:	664b      	str	r3, [r1, #100]	; 0x64
 800cdf2:	0710      	lsls	r0, r2, #28
 800cdf4:	f140 8104 	bpl.w	800d000 <_vfiprintf_r+0x264>
 800cdf8:	9b03      	ldr	r3, [sp, #12]
 800cdfa:	691b      	ldr	r3, [r3, #16]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	f000 80ff 	beq.w	800d000 <_vfiprintf_r+0x264>
 800ce02:	f002 031a 	and.w	r3, r2, #26
 800ce06:	2b0a      	cmp	r3, #10
 800ce08:	f000 8108 	beq.w	800d01c <_vfiprintf_r+0x280>
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 800ce12:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800ce16:	aa1b      	add	r2, sp, #108	; 0x6c
 800ce18:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce1a:	9218      	str	r2, [sp, #96]	; 0x60
 800ce1c:	4691      	mov	r9, r2
 800ce1e:	930c      	str	r3, [sp, #48]	; 0x30
 800ce20:	9305      	str	r3, [sp, #20]
 800ce22:	46b0      	mov	r8, r6
 800ce24:	4644      	mov	r4, r8
 800ce26:	4ba6      	ldr	r3, [pc, #664]	; (800d0c0 <_vfiprintf_r+0x324>)
 800ce28:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800ce2c:	f7fd fcda 	bl	800a7e4 <__locale_mb_cur_max>
 800ce30:	4622      	mov	r2, r4
 800ce32:	4603      	mov	r3, r0
 800ce34:	a912      	add	r1, sp, #72	; 0x48
 800ce36:	f8cd a000 	str.w	sl, [sp]
 800ce3a:	4658      	mov	r0, fp
 800ce3c:	47a8      	blx	r5
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	f000 8140 	beq.w	800d0c4 <_vfiprintf_r+0x328>
 800ce44:	f2c0 8133 	blt.w	800d0ae <_vfiprintf_r+0x312>
 800ce48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ce4a:	2a25      	cmp	r2, #37	; 0x25
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	d001      	beq.n	800ce54 <_vfiprintf_r+0xb8>
 800ce50:	441c      	add	r4, r3
 800ce52:	e7e8      	b.n	800ce26 <_vfiprintf_r+0x8a>
 800ce54:	ebb4 0608 	subs.w	r6, r4, r8
 800ce58:	4605      	mov	r5, r0
 800ce5a:	f040 8137 	bne.w	800d0cc <_vfiprintf_r+0x330>
 800ce5e:	2300      	movs	r3, #0
 800ce60:	7861      	ldrb	r1, [r4, #1]
 800ce62:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ce66:	f104 0801 	add.w	r8, r4, #1
 800ce6a:	9306      	str	r3, [sp, #24]
 800ce6c:	f04f 37ff 	mov.w	r7, #4294967295
 800ce70:	461e      	mov	r6, r3
 800ce72:	242b      	movs	r4, #43	; 0x2b
 800ce74:	f108 0801 	add.w	r8, r8, #1
 800ce78:	f1a1 0320 	sub.w	r3, r1, #32
 800ce7c:	2b5a      	cmp	r3, #90	; 0x5a
 800ce7e:	f200 8165 	bhi.w	800d14c <_vfiprintf_r+0x3b0>
 800ce82:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ce86:	029f      	.short	0x029f
 800ce88:	01630163 	.word	0x01630163
 800ce8c:	0163029a 	.word	0x0163029a
 800ce90:	01630163 	.word	0x01630163
 800ce94:	0163006a 	.word	0x0163006a
 800ce98:	02670163 	.word	0x02670163
 800ce9c:	01630277 	.word	0x01630277
 800cea0:	02810272 	.word	0x02810272
 800cea4:	027c0163 	.word	0x027c0163
 800cea8:	005b005b 	.word	0x005b005b
 800ceac:	005b005b 	.word	0x005b005b
 800ceb0:	005b005b 	.word	0x005b005b
 800ceb4:	005b005b 	.word	0x005b005b
 800ceb8:	0163005b 	.word	0x0163005b
 800cebc:	01630163 	.word	0x01630163
 800cec0:	01630163 	.word	0x01630163
 800cec4:	01630163 	.word	0x01630163
 800cec8:	01630163 	.word	0x01630163
 800cecc:	00840246 	.word	0x00840246
 800ced0:	01630163 	.word	0x01630163
 800ced4:	01630163 	.word	0x01630163
 800ced8:	01630163 	.word	0x01630163
 800cedc:	01630163 	.word	0x01630163
 800cee0:	01630163 	.word	0x01630163
 800cee4:	016300e2 	.word	0x016300e2
 800cee8:	01630163 	.word	0x01630163
 800ceec:	0163021d 	.word	0x0163021d
 800cef0:	016302c4 	.word	0x016302c4
 800cef4:	05940163 	.word	0x05940163
 800cef8:	01630163 	.word	0x01630163
 800cefc:	01630163 	.word	0x01630163
 800cf00:	01630163 	.word	0x01630163
 800cf04:	01630163 	.word	0x01630163
 800cf08:	01630163 	.word	0x01630163
 800cf0c:	00860246 	.word	0x00860246
 800cf10:	01630163 	.word	0x01630163
 800cf14:	02b70163 	.word	0x02b70163
 800cf18:	007f0086 	.word	0x007f0086
 800cf1c:	02aa0163 	.word	0x02aa0163
 800cf20:	02e70163 	.word	0x02e70163
 800cf24:	02d700e4 	.word	0x02d700e4
 800cf28:	0163007f 	.word	0x0163007f
 800cf2c:	007c021d 	.word	0x007c021d
 800cf30:	01630572 	.word	0x01630572
 800cf34:	05740163 	.word	0x05740163
 800cf38:	007c0163 	.word	0x007c0163
 800cf3c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800cf40:	2200      	movs	r2, #0
 800cf42:	f818 1b01 	ldrb.w	r1, [r8], #1
 800cf46:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800cf4a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800cf4e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800cf52:	2b09      	cmp	r3, #9
 800cf54:	d9f5      	bls.n	800cf42 <_vfiprintf_r+0x1a6>
 800cf56:	9206      	str	r2, [sp, #24]
 800cf58:	e78e      	b.n	800ce78 <_vfiprintf_r+0xdc>
 800cf5a:	4658      	mov	r0, fp
 800cf5c:	f7fd fc48 	bl	800a7f0 <_localeconv_r>
 800cf60:	6843      	ldr	r3, [r0, #4]
 800cf62:	930d      	str	r3, [sp, #52]	; 0x34
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7f3 fb4b 	bl	8000600 <strlen>
 800cf6a:	900e      	str	r0, [sp, #56]	; 0x38
 800cf6c:	4605      	mov	r5, r0
 800cf6e:	4658      	mov	r0, fp
 800cf70:	f7fd fc3e 	bl	800a7f0 <_localeconv_r>
 800cf74:	6883      	ldr	r3, [r0, #8]
 800cf76:	930c      	str	r3, [sp, #48]	; 0x30
 800cf78:	2d00      	cmp	r5, #0
 800cf7a:	f040 84df 	bne.w	800d93c <_vfiprintf_r+0xba0>
 800cf7e:	f898 1000 	ldrb.w	r1, [r8]
 800cf82:	e777      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800cf84:	f898 1000 	ldrb.w	r1, [r8]
 800cf88:	f046 0620 	orr.w	r6, r6, #32
 800cf8c:	e772      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800cf8e:	f046 0610 	orr.w	r6, r6, #16
 800cf92:	06b4      	lsls	r4, r6, #26
 800cf94:	f140 8178 	bpl.w	800d288 <_vfiprintf_r+0x4ec>
 800cf98:	9b07      	ldr	r3, [sp, #28]
 800cf9a:	3307      	adds	r3, #7
 800cf9c:	f023 0307 	bic.w	r3, r3, #7
 800cfa0:	461a      	mov	r2, r3
 800cfa2:	6859      	ldr	r1, [r3, #4]
 800cfa4:	f852 3b08 	ldr.w	r3, [r2], #8
 800cfa8:	9207      	str	r2, [sp, #28]
 800cfaa:	460a      	mov	r2, r1
 800cfac:	2900      	cmp	r1, #0
 800cfae:	f2c0 847a 	blt.w	800d8a6 <_vfiprintf_r+0xb0a>
 800cfb2:	1c79      	adds	r1, r7, #1
 800cfb4:	f000 85a7 	beq.w	800db06 <_vfiprintf_r+0xd6a>
 800cfb8:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 800cfbc:	9102      	str	r1, [sp, #8]
 800cfbe:	ea53 0102 	orrs.w	r1, r3, r2
 800cfc2:	f000 8448 	beq.w	800d856 <_vfiprintf_r+0xaba>
 800cfc6:	2b0a      	cmp	r3, #10
 800cfc8:	f172 0100 	sbcs.w	r1, r2, #0
 800cfcc:	f080 8549 	bcs.w	800da62 <_vfiprintf_r+0xcc6>
 800cfd0:	3330      	adds	r3, #48	; 0x30
 800cfd2:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800cfd6:	9e02      	ldr	r6, [sp, #8]
 800cfd8:	2301      	movs	r3, #1
 800cfda:	9304      	str	r3, [sp, #16]
 800cfdc:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800cfe0:	9b04      	ldr	r3, [sp, #16]
 800cfe2:	42bb      	cmp	r3, r7
 800cfe4:	bfb8      	it	lt
 800cfe6:	463b      	movlt	r3, r7
 800cfe8:	9302      	str	r3, [sp, #8]
 800cfea:	2300      	movs	r3, #0
 800cfec:	9308      	str	r3, [sp, #32]
 800cfee:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	f000 80b8 	beq.w	800d168 <_vfiprintf_r+0x3cc>
 800cff8:	9b02      	ldr	r3, [sp, #8]
 800cffa:	3301      	adds	r3, #1
 800cffc:	9302      	str	r3, [sp, #8]
 800cffe:	e0b3      	b.n	800d168 <_vfiprintf_r+0x3cc>
 800d000:	9d03      	ldr	r5, [sp, #12]
 800d002:	4658      	mov	r0, fp
 800d004:	4629      	mov	r1, r5
 800d006:	f001 f83f 	bl	800e088 <__swsetup_r>
 800d00a:	2800      	cmp	r0, #0
 800d00c:	f040 8656 	bne.w	800dcbc <_vfiprintf_r+0xf20>
 800d010:	89aa      	ldrh	r2, [r5, #12]
 800d012:	f002 031a 	and.w	r3, r2, #26
 800d016:	2b0a      	cmp	r3, #10
 800d018:	f47f aef8 	bne.w	800ce0c <_vfiprintf_r+0x70>
 800d01c:	9903      	ldr	r1, [sp, #12]
 800d01e:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 800d022:	2b00      	cmp	r3, #0
 800d024:	f6ff aef2 	blt.w	800ce0c <_vfiprintf_r+0x70>
 800d028:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d02a:	07db      	lsls	r3, r3, #31
 800d02c:	d402      	bmi.n	800d034 <_vfiprintf_r+0x298>
 800d02e:	0597      	lsls	r7, r2, #22
 800d030:	f140 8618 	bpl.w	800dc64 <_vfiprintf_r+0xec8>
 800d034:	9903      	ldr	r1, [sp, #12]
 800d036:	4623      	mov	r3, r4
 800d038:	4632      	mov	r2, r6
 800d03a:	4658      	mov	r0, fp
 800d03c:	f000 fe70 	bl	800dd20 <__sbprintf>
 800d040:	9005      	str	r0, [sp, #20]
 800d042:	9805      	ldr	r0, [sp, #20]
 800d044:	b045      	add	sp, #276	; 0x114
 800d046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d04a:	f046 0610 	orr.w	r6, r6, #16
 800d04e:	f016 0220 	ands.w	r2, r6, #32
 800d052:	f000 8126 	beq.w	800d2a2 <_vfiprintf_r+0x506>
 800d056:	9b07      	ldr	r3, [sp, #28]
 800d058:	3307      	adds	r3, #7
 800d05a:	f023 0307 	bic.w	r3, r3, #7
 800d05e:	4619      	mov	r1, r3
 800d060:	685a      	ldr	r2, [r3, #4]
 800d062:	f851 3b08 	ldr.w	r3, [r1], #8
 800d066:	9107      	str	r1, [sp, #28]
 800d068:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800d06c:	9102      	str	r1, [sp, #8]
 800d06e:	2100      	movs	r1, #0
 800d070:	2000      	movs	r0, #0
 800d072:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800d076:	1c78      	adds	r0, r7, #1
 800d078:	f000 8200 	beq.w	800d47c <_vfiprintf_r+0x6e0>
 800d07c:	9802      	ldr	r0, [sp, #8]
 800d07e:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 800d082:	ea53 0002 	orrs.w	r0, r3, r2
 800d086:	f040 81f8 	bne.w	800d47a <_vfiprintf_r+0x6de>
 800d08a:	2f00      	cmp	r7, #0
 800d08c:	f040 8543 	bne.w	800db16 <_vfiprintf_r+0xd7a>
 800d090:	2900      	cmp	r1, #0
 800d092:	f040 83e4 	bne.w	800d85e <_vfiprintf_r+0xac2>
 800d096:	9b02      	ldr	r3, [sp, #8]
 800d098:	f013 0301 	ands.w	r3, r3, #1
 800d09c:	9304      	str	r3, [sp, #16]
 800d09e:	f000 8420 	beq.w	800d8e2 <_vfiprintf_r+0xb46>
 800d0a2:	2330      	movs	r3, #48	; 0x30
 800d0a4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800d0a8:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800d0ac:	e798      	b.n	800cfe0 <_vfiprintf_r+0x244>
 800d0ae:	2208      	movs	r2, #8
 800d0b0:	2100      	movs	r1, #0
 800d0b2:	4650      	mov	r0, sl
 800d0b4:	f7fb f914 	bl	80082e0 <memset>
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	441c      	add	r4, r3
 800d0bc:	e6b3      	b.n	800ce26 <_vfiprintf_r+0x8a>
 800d0be:	bf00      	nop
 800d0c0:	24000540 	.word	0x24000540
 800d0c4:	ebb4 0608 	subs.w	r6, r4, r8
 800d0c8:	4605      	mov	r5, r0
 800d0ca:	d01a      	beq.n	800d102 <_vfiprintf_r+0x366>
 800d0cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d0ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d0d0:	3301      	adds	r3, #1
 800d0d2:	4432      	add	r2, r6
 800d0d4:	2b07      	cmp	r3, #7
 800d0d6:	e9c9 8600 	strd	r8, r6, [r9]
 800d0da:	921a      	str	r2, [sp, #104]	; 0x68
 800d0dc:	9319      	str	r3, [sp, #100]	; 0x64
 800d0de:	dd1a      	ble.n	800d116 <_vfiprintf_r+0x37a>
 800d0e0:	2a00      	cmp	r2, #0
 800d0e2:	f000 83b4 	beq.w	800d84e <_vfiprintf_r+0xab2>
 800d0e6:	9903      	ldr	r1, [sp, #12]
 800d0e8:	aa18      	add	r2, sp, #96	; 0x60
 800d0ea:	4658      	mov	r0, fp
 800d0ec:	f7ff fe1a 	bl	800cd24 <__sprint_r.part.0>
 800d0f0:	b9d8      	cbnz	r0, 800d12a <_vfiprintf_r+0x38e>
 800d0f2:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d0f6:	9b05      	ldr	r3, [sp, #20]
 800d0f8:	4433      	add	r3, r6
 800d0fa:	9305      	str	r3, [sp, #20]
 800d0fc:	2d00      	cmp	r5, #0
 800d0fe:	f47f aeae 	bne.w	800ce5e <_vfiprintf_r+0xc2>
 800d102:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d104:	2b00      	cmp	r3, #0
 800d106:	f040 85ca 	bne.w	800dc9e <_vfiprintf_r+0xf02>
 800d10a:	9b03      	ldr	r3, [sp, #12]
 800d10c:	2200      	movs	r2, #0
 800d10e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d112:	9219      	str	r2, [sp, #100]	; 0x64
 800d114:	e00c      	b.n	800d130 <_vfiprintf_r+0x394>
 800d116:	f109 0908 	add.w	r9, r9, #8
 800d11a:	e7ec      	b.n	800d0f6 <_vfiprintf_r+0x35a>
 800d11c:	46b3      	mov	fp, r6
 800d11e:	9b08      	ldr	r3, [sp, #32]
 800d120:	b11b      	cbz	r3, 800d12a <_vfiprintf_r+0x38e>
 800d122:	9908      	ldr	r1, [sp, #32]
 800d124:	4658      	mov	r0, fp
 800d126:	f7fe fbe7 	bl	800b8f8 <_free_r>
 800d12a:	9b03      	ldr	r3, [sp, #12]
 800d12c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d130:	9a03      	ldr	r2, [sp, #12]
 800d132:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800d134:	f012 0f01 	tst.w	r2, #1
 800d138:	b29a      	uxth	r2, r3
 800d13a:	f000 809c 	beq.w	800d276 <_vfiprintf_r+0x4da>
 800d13e:	0650      	lsls	r0, r2, #25
 800d140:	f100 85c8 	bmi.w	800dcd4 <_vfiprintf_r+0xf38>
 800d144:	9805      	ldr	r0, [sp, #20]
 800d146:	b045      	add	sp, #276	; 0x114
 800d148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d14c:	2900      	cmp	r1, #0
 800d14e:	d0d8      	beq.n	800d102 <_vfiprintf_r+0x366>
 800d150:	2300      	movs	r3, #0
 800d152:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800d156:	2301      	movs	r3, #1
 800d158:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 800d15c:	9302      	str	r3, [sp, #8]
 800d15e:	9304      	str	r3, [sp, #16]
 800d160:	ac2b      	add	r4, sp, #172	; 0xac
 800d162:	2300      	movs	r3, #0
 800d164:	9308      	str	r3, [sp, #32]
 800d166:	461f      	mov	r7, r3
 800d168:	f016 0302 	ands.w	r3, r6, #2
 800d16c:	9309      	str	r3, [sp, #36]	; 0x24
 800d16e:	d002      	beq.n	800d176 <_vfiprintf_r+0x3da>
 800d170:	9b02      	ldr	r3, [sp, #8]
 800d172:	3302      	adds	r3, #2
 800d174:	9302      	str	r3, [sp, #8]
 800d176:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 800d17a:	930a      	str	r3, [sp, #40]	; 0x28
 800d17c:	d105      	bne.n	800d18a <_vfiprintf_r+0x3ee>
 800d17e:	9b06      	ldr	r3, [sp, #24]
 800d180:	9a02      	ldr	r2, [sp, #8]
 800d182:	1a9d      	subs	r5, r3, r2
 800d184:	2d00      	cmp	r5, #0
 800d186:	f300 8294 	bgt.w	800d6b2 <_vfiprintf_r+0x916>
 800d18a:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800d18e:	1c41      	adds	r1, r0, #1
 800d190:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800d194:	b182      	cbz	r2, 800d1b8 <_vfiprintf_r+0x41c>
 800d196:	2201      	movs	r2, #1
 800d198:	3301      	adds	r3, #1
 800d19a:	f8c9 2004 	str.w	r2, [r9, #4]
 800d19e:	2907      	cmp	r1, #7
 800d1a0:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 800d1a4:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800d1a8:	f8c9 2000 	str.w	r2, [r9]
 800d1ac:	f300 8264 	bgt.w	800d678 <_vfiprintf_r+0x8dc>
 800d1b0:	4608      	mov	r0, r1
 800d1b2:	f109 0908 	add.w	r9, r9, #8
 800d1b6:	3101      	adds	r1, #1
 800d1b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1ba:	b1da      	cbz	r2, 800d1f4 <_vfiprintf_r+0x458>
 800d1bc:	aa11      	add	r2, sp, #68	; 0x44
 800d1be:	3302      	adds	r3, #2
 800d1c0:	f8c9 2000 	str.w	r2, [r9]
 800d1c4:	2907      	cmp	r1, #7
 800d1c6:	f04f 0202 	mov.w	r2, #2
 800d1ca:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800d1ce:	f8c9 2004 	str.w	r2, [r9, #4]
 800d1d2:	f340 8269 	ble.w	800d6a8 <_vfiprintf_r+0x90c>
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	f000 8358 	beq.w	800d88c <_vfiprintf_r+0xaf0>
 800d1dc:	9903      	ldr	r1, [sp, #12]
 800d1de:	aa18      	add	r2, sp, #96	; 0x60
 800d1e0:	4658      	mov	r0, fp
 800d1e2:	f7ff fd9f 	bl	800cd24 <__sprint_r.part.0>
 800d1e6:	2800      	cmp	r0, #0
 800d1e8:	d199      	bne.n	800d11e <_vfiprintf_r+0x382>
 800d1ea:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800d1ee:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d1f2:	1c41      	adds	r1, r0, #1
 800d1f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d1f6:	2a80      	cmp	r2, #128	; 0x80
 800d1f8:	f000 8182 	beq.w	800d500 <_vfiprintf_r+0x764>
 800d1fc:	9a04      	ldr	r2, [sp, #16]
 800d1fe:	1abd      	subs	r5, r7, r2
 800d200:	2d00      	cmp	r5, #0
 800d202:	f300 81e0 	bgt.w	800d5c6 <_vfiprintf_r+0x82a>
 800d206:	9a04      	ldr	r2, [sp, #16]
 800d208:	f8c9 4000 	str.w	r4, [r9]
 800d20c:	4413      	add	r3, r2
 800d20e:	2907      	cmp	r1, #7
 800d210:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800d214:	f8c9 2004 	str.w	r2, [r9, #4]
 800d218:	f340 816c 	ble.w	800d4f4 <_vfiprintf_r+0x758>
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	f000 829e 	beq.w	800d75e <_vfiprintf_r+0x9c2>
 800d222:	9903      	ldr	r1, [sp, #12]
 800d224:	aa18      	add	r2, sp, #96	; 0x60
 800d226:	4658      	mov	r0, fp
 800d228:	f7ff fd7c 	bl	800cd24 <__sprint_r.part.0>
 800d22c:	2800      	cmp	r0, #0
 800d22e:	f47f af76 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d232:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d234:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d238:	0775      	lsls	r5, r6, #29
 800d23a:	d505      	bpl.n	800d248 <_vfiprintf_r+0x4ac>
 800d23c:	9a06      	ldr	r2, [sp, #24]
 800d23e:	9902      	ldr	r1, [sp, #8]
 800d240:	1a54      	subs	r4, r2, r1
 800d242:	2c00      	cmp	r4, #0
 800d244:	f300 8295 	bgt.w	800d772 <_vfiprintf_r+0x9d6>
 800d248:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 800d24c:	9802      	ldr	r0, [sp, #8]
 800d24e:	4281      	cmp	r1, r0
 800d250:	bfac      	ite	ge
 800d252:	1852      	addge	r2, r2, r1
 800d254:	1812      	addlt	r2, r2, r0
 800d256:	9205      	str	r2, [sp, #20]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	f040 81fe 	bne.w	800d65a <_vfiprintf_r+0x8be>
 800d25e:	9908      	ldr	r1, [sp, #32]
 800d260:	2300      	movs	r3, #0
 800d262:	9319      	str	r3, [sp, #100]	; 0x64
 800d264:	2900      	cmp	r1, #0
 800d266:	f000 8148 	beq.w	800d4fa <_vfiprintf_r+0x75e>
 800d26a:	4658      	mov	r0, fp
 800d26c:	f7fe fb44 	bl	800b8f8 <_free_r>
 800d270:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d274:	e5d6      	b.n	800ce24 <_vfiprintf_r+0x88>
 800d276:	059c      	lsls	r4, r3, #22
 800d278:	f53f af61 	bmi.w	800d13e <_vfiprintf_r+0x3a2>
 800d27c:	9c03      	ldr	r4, [sp, #12]
 800d27e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d280:	f7fd fac0 	bl	800a804 <__retarget_lock_release_recursive>
 800d284:	89a2      	ldrh	r2, [r4, #12]
 800d286:	e75a      	b.n	800d13e <_vfiprintf_r+0x3a2>
 800d288:	06f0      	lsls	r0, r6, #27
 800d28a:	9a07      	ldr	r2, [sp, #28]
 800d28c:	f100 833e 	bmi.w	800d90c <_vfiprintf_r+0xb70>
 800d290:	0671      	lsls	r1, r6, #25
 800d292:	f140 8338 	bpl.w	800d906 <_vfiprintf_r+0xb6a>
 800d296:	f932 3b04 	ldrsh.w	r3, [r2], #4
 800d29a:	9207      	str	r2, [sp, #28]
 800d29c:	17da      	asrs	r2, r3, #31
 800d29e:	4611      	mov	r1, r2
 800d2a0:	e684      	b.n	800cfac <_vfiprintf_r+0x210>
 800d2a2:	f016 0310 	ands.w	r3, r6, #16
 800d2a6:	9907      	ldr	r1, [sp, #28]
 800d2a8:	f040 8328 	bne.w	800d8fc <_vfiprintf_r+0xb60>
 800d2ac:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 800d2b0:	f000 8320 	beq.w	800d8f4 <_vfiprintf_r+0xb58>
 800d2b4:	461a      	mov	r2, r3
 800d2b6:	f851 3b04 	ldr.w	r3, [r1], #4
 800d2ba:	9107      	str	r1, [sp, #28]
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	e6d3      	b.n	800d068 <_vfiprintf_r+0x2cc>
 800d2c0:	9b07      	ldr	r3, [sp, #28]
 800d2c2:	461a      	mov	r2, r3
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	f853 4b04 	ldr.w	r4, [r3], #4
 800d2d0:	9302      	str	r3, [sp, #8]
 800d2d2:	2c00      	cmp	r4, #0
 800d2d4:	f000 842d 	beq.w	800db32 <_vfiprintf_r+0xd96>
 800d2d8:	2953      	cmp	r1, #83	; 0x53
 800d2da:	f000 838a 	beq.w	800d9f2 <_vfiprintf_r+0xc56>
 800d2de:	f016 0510 	ands.w	r5, r6, #16
 800d2e2:	f040 8386 	bne.w	800d9f2 <_vfiprintf_r+0xc56>
 800d2e6:	1c7b      	adds	r3, r7, #1
 800d2e8:	f000 84cc 	beq.w	800dc84 <_vfiprintf_r+0xee8>
 800d2ec:	463a      	mov	r2, r7
 800d2ee:	4629      	mov	r1, r5
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	f7f3 f925 	bl	8000540 <memchr>
 800d2f6:	9008      	str	r0, [sp, #32]
 800d2f8:	2800      	cmp	r0, #0
 800d2fa:	f000 84b8 	beq.w	800dc6e <_vfiprintf_r+0xed2>
 800d2fe:	1b03      	subs	r3, r0, r4
 800d300:	9a02      	ldr	r2, [sp, #8]
 800d302:	9304      	str	r3, [sp, #16]
 800d304:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d308:	462f      	mov	r7, r5
 800d30a:	9207      	str	r2, [sp, #28]
 800d30c:	9302      	str	r3, [sp, #8]
 800d30e:	9508      	str	r5, [sp, #32]
 800d310:	e66d      	b.n	800cfee <_vfiprintf_r+0x252>
 800d312:	2943      	cmp	r1, #67	; 0x43
 800d314:	d002      	beq.n	800d31c <_vfiprintf_r+0x580>
 800d316:	06f5      	lsls	r5, r6, #27
 800d318:	f140 8352 	bpl.w	800d9c0 <_vfiprintf_r+0xc24>
 800d31c:	9d07      	ldr	r5, [sp, #28]
 800d31e:	2208      	movs	r2, #8
 800d320:	2100      	movs	r1, #0
 800d322:	a816      	add	r0, sp, #88	; 0x58
 800d324:	ac2b      	add	r4, sp, #172	; 0xac
 800d326:	f7fa ffdb 	bl	80082e0 <memset>
 800d32a:	ab16      	add	r3, sp, #88	; 0x58
 800d32c:	f855 2b04 	ldr.w	r2, [r5], #4
 800d330:	4621      	mov	r1, r4
 800d332:	4658      	mov	r0, fp
 800d334:	f7fe ffb8 	bl	800c2a8 <_wcrtomb_r>
 800d338:	4603      	mov	r3, r0
 800d33a:	3301      	adds	r3, #1
 800d33c:	9004      	str	r0, [sp, #16]
 800d33e:	f000 84ce 	beq.w	800dcde <_vfiprintf_r+0xf42>
 800d342:	9b04      	ldr	r3, [sp, #16]
 800d344:	9507      	str	r5, [sp, #28]
 800d346:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d34a:	9302      	str	r3, [sp, #8]
 800d34c:	2300      	movs	r3, #0
 800d34e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800d352:	e706      	b.n	800d162 <_vfiprintf_r+0x3c6>
 800d354:	9b07      	ldr	r3, [sp, #28]
 800d356:	f853 2b04 	ldr.w	r2, [r3], #4
 800d35a:	9206      	str	r2, [sp, #24]
 800d35c:	2a00      	cmp	r2, #0
 800d35e:	f280 82bb 	bge.w	800d8d8 <_vfiprintf_r+0xb3c>
 800d362:	9a06      	ldr	r2, [sp, #24]
 800d364:	4252      	negs	r2, r2
 800d366:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d36a:	f898 1000 	ldrb.w	r1, [r8]
 800d36e:	f046 0604 	orr.w	r6, r6, #4
 800d372:	e57f      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d374:	f898 1000 	ldrb.w	r1, [r8]
 800d378:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 800d37c:	e57a      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d37e:	f898 1000 	ldrb.w	r1, [r8]
 800d382:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 800d386:	e575      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d388:	4642      	mov	r2, r8
 800d38a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800d38e:	292a      	cmp	r1, #42	; 0x2a
 800d390:	f000 84b0 	beq.w	800dcf4 <_vfiprintf_r+0xf58>
 800d394:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d398:	2b09      	cmp	r3, #9
 800d39a:	4690      	mov	r8, r2
 800d39c:	f04f 0700 	mov.w	r7, #0
 800d3a0:	f63f ad6a 	bhi.w	800ce78 <_vfiprintf_r+0xdc>
 800d3a4:	f818 1b01 	ldrb.w	r1, [r8], #1
 800d3a8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800d3ac:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800d3b0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d3b4:	2b09      	cmp	r3, #9
 800d3b6:	d9f5      	bls.n	800d3a4 <_vfiprintf_r+0x608>
 800d3b8:	e55e      	b.n	800ce78 <_vfiprintf_r+0xdc>
 800d3ba:	f898 1000 	ldrb.w	r1, [r8]
 800d3be:	f046 0601 	orr.w	r6, r6, #1
 800d3c2:	e557      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d3c4:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f47f add8 	bne.w	800cf7e <_vfiprintf_r+0x1e2>
 800d3ce:	2320      	movs	r3, #32
 800d3d0:	f898 1000 	ldrb.w	r1, [r8]
 800d3d4:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800d3d8:	e54c      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d3da:	f898 1000 	ldrb.w	r1, [r8]
 800d3de:	296c      	cmp	r1, #108	; 0x6c
 800d3e0:	bf03      	ittte	eq
 800d3e2:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800d3e6:	f046 0620 	orreq.w	r6, r6, #32
 800d3ea:	f108 0801 	addeq.w	r8, r8, #1
 800d3ee:	f046 0610 	orrne.w	r6, r6, #16
 800d3f2:	e53f      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d3f4:	f898 1000 	ldrb.w	r1, [r8]
 800d3f8:	2968      	cmp	r1, #104	; 0x68
 800d3fa:	bf03      	ittte	eq
 800d3fc:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800d400:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 800d404:	f108 0801 	addeq.w	r8, r8, #1
 800d408:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 800d40c:	e532      	b.n	800ce74 <_vfiprintf_r+0xd8>
 800d40e:	f046 0310 	orr.w	r3, r6, #16
 800d412:	9302      	str	r3, [sp, #8]
 800d414:	9b02      	ldr	r3, [sp, #8]
 800d416:	f013 0220 	ands.w	r2, r3, #32
 800d41a:	f000 8225 	beq.w	800d868 <_vfiprintf_r+0xacc>
 800d41e:	9b07      	ldr	r3, [sp, #28]
 800d420:	3307      	adds	r3, #7
 800d422:	f023 0307 	bic.w	r3, r3, #7
 800d426:	4619      	mov	r1, r3
 800d428:	685a      	ldr	r2, [r3, #4]
 800d42a:	f851 3b08 	ldr.w	r3, [r1], #8
 800d42e:	9107      	str	r1, [sp, #28]
 800d430:	2101      	movs	r1, #1
 800d432:	e61d      	b.n	800d070 <_vfiprintf_r+0x2d4>
 800d434:	9a07      	ldr	r2, [sp, #28]
 800d436:	f046 0302 	orr.w	r3, r6, #2
 800d43a:	9302      	str	r3, [sp, #8]
 800d43c:	f852 3b04 	ldr.w	r3, [r2], #4
 800d440:	9207      	str	r2, [sp, #28]
 800d442:	f647 0230 	movw	r2, #30768	; 0x7830
 800d446:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 800d44a:	4aa1      	ldr	r2, [pc, #644]	; (800d6d0 <_vfiprintf_r+0x934>)
 800d44c:	920b      	str	r2, [sp, #44]	; 0x2c
 800d44e:	2102      	movs	r1, #2
 800d450:	2200      	movs	r2, #0
 800d452:	e60d      	b.n	800d070 <_vfiprintf_r+0x2d4>
 800d454:	06b7      	lsls	r7, r6, #26
 800d456:	f100 8267 	bmi.w	800d928 <_vfiprintf_r+0xb8c>
 800d45a:	06f5      	lsls	r5, r6, #27
 800d45c:	f100 8361 	bmi.w	800db22 <_vfiprintf_r+0xd86>
 800d460:	0674      	lsls	r4, r6, #25
 800d462:	f100 83ee 	bmi.w	800dc42 <_vfiprintf_r+0xea6>
 800d466:	05b0      	lsls	r0, r6, #22
 800d468:	f140 835b 	bpl.w	800db22 <_vfiprintf_r+0xd86>
 800d46c:	9b07      	ldr	r3, [sp, #28]
 800d46e:	9905      	ldr	r1, [sp, #20]
 800d470:	f853 2b04 	ldr.w	r2, [r3], #4
 800d474:	9307      	str	r3, [sp, #28]
 800d476:	7011      	strb	r1, [r2, #0]
 800d478:	e4d4      	b.n	800ce24 <_vfiprintf_r+0x88>
 800d47a:	9602      	str	r6, [sp, #8]
 800d47c:	2901      	cmp	r1, #1
 800d47e:	f43f ada2 	beq.w	800cfc6 <_vfiprintf_r+0x22a>
 800d482:	2902      	cmp	r1, #2
 800d484:	ac44      	add	r4, sp, #272	; 0x110
 800d486:	d111      	bne.n	800d4ac <_vfiprintf_r+0x710>
 800d488:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d48a:	f003 010f 	and.w	r1, r3, #15
 800d48e:	091b      	lsrs	r3, r3, #4
 800d490:	5c41      	ldrb	r1, [r0, r1]
 800d492:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800d496:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800d49a:	0912      	lsrs	r2, r2, #4
 800d49c:	ea53 0102 	orrs.w	r1, r3, r2
 800d4a0:	d1f3      	bne.n	800d48a <_vfiprintf_r+0x6ee>
 800d4a2:	9e02      	ldr	r6, [sp, #8]
 800d4a4:	ab44      	add	r3, sp, #272	; 0x110
 800d4a6:	1b1b      	subs	r3, r3, r4
 800d4a8:	9304      	str	r3, [sp, #16]
 800d4aa:	e599      	b.n	800cfe0 <_vfiprintf_r+0x244>
 800d4ac:	f003 0107 	and.w	r1, r3, #7
 800d4b0:	08db      	lsrs	r3, r3, #3
 800d4b2:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 800d4b6:	08d2      	lsrs	r2, r2, #3
 800d4b8:	3130      	adds	r1, #48	; 0x30
 800d4ba:	ea53 0502 	orrs.w	r5, r3, r2
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800d4c4:	d1f2      	bne.n	800d4ac <_vfiprintf_r+0x710>
 800d4c6:	9e02      	ldr	r6, [sp, #8]
 800d4c8:	07f3      	lsls	r3, r6, #31
 800d4ca:	d5eb      	bpl.n	800d4a4 <_vfiprintf_r+0x708>
 800d4cc:	2930      	cmp	r1, #48	; 0x30
 800d4ce:	d0e8      	beq.n	800d4a2 <_vfiprintf_r+0x706>
 800d4d0:	2330      	movs	r3, #48	; 0x30
 800d4d2:	3802      	subs	r0, #2
 800d4d4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d4d8:	ab44      	add	r3, sp, #272	; 0x110
 800d4da:	1a1b      	subs	r3, r3, r0
 800d4dc:	9e02      	ldr	r6, [sp, #8]
 800d4de:	9304      	str	r3, [sp, #16]
 800d4e0:	4604      	mov	r4, r0
 800d4e2:	e57d      	b.n	800cfe0 <_vfiprintf_r+0x244>
 800d4e4:	9b04      	ldr	r3, [sp, #16]
 800d4e6:	941b      	str	r4, [sp, #108]	; 0x6c
 800d4e8:	2201      	movs	r2, #1
 800d4ea:	931c      	str	r3, [sp, #112]	; 0x70
 800d4ec:	931a      	str	r3, [sp, #104]	; 0x68
 800d4ee:	9219      	str	r2, [sp, #100]	; 0x64
 800d4f0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d4f4:	f109 0908 	add.w	r9, r9, #8
 800d4f8:	e69e      	b.n	800d238 <_vfiprintf_r+0x49c>
 800d4fa:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d4fe:	e491      	b.n	800ce24 <_vfiprintf_r+0x88>
 800d500:	9a06      	ldr	r2, [sp, #24]
 800d502:	9d02      	ldr	r5, [sp, #8]
 800d504:	1b55      	subs	r5, r2, r5
 800d506:	2d00      	cmp	r5, #0
 800d508:	f77f ae78 	ble.w	800d1fc <_vfiprintf_r+0x460>
 800d50c:	2d10      	cmp	r5, #16
 800d50e:	f340 83d3 	ble.w	800dcb8 <_vfiprintf_r+0xf1c>
 800d512:	4619      	mov	r1, r3
 800d514:	4643      	mov	r3, r8
 800d516:	9409      	str	r4, [sp, #36]	; 0x24
 800d518:	46b8      	mov	r8, r7
 800d51a:	9c03      	ldr	r4, [sp, #12]
 800d51c:	4637      	mov	r7, r6
 800d51e:	465e      	mov	r6, fp
 800d520:	469b      	mov	fp, r3
 800d522:	e007      	b.n	800d534 <_vfiprintf_r+0x798>
 800d524:	f100 0c02 	add.w	ip, r0, #2
 800d528:	f109 0908 	add.w	r9, r9, #8
 800d52c:	4610      	mov	r0, r2
 800d52e:	3d10      	subs	r5, #16
 800d530:	2d10      	cmp	r5, #16
 800d532:	dd1f      	ble.n	800d574 <_vfiprintf_r+0x7d8>
 800d534:	4b67      	ldr	r3, [pc, #412]	; (800d6d4 <_vfiprintf_r+0x938>)
 800d536:	f8c9 3000 	str.w	r3, [r9]
 800d53a:	1c42      	adds	r2, r0, #1
 800d53c:	3110      	adds	r1, #16
 800d53e:	2310      	movs	r3, #16
 800d540:	2a07      	cmp	r2, #7
 800d542:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800d546:	f8c9 3004 	str.w	r3, [r9, #4]
 800d54a:	ddeb      	ble.n	800d524 <_vfiprintf_r+0x788>
 800d54c:	aa18      	add	r2, sp, #96	; 0x60
 800d54e:	2900      	cmp	r1, #0
 800d550:	f000 808c 	beq.w	800d66c <_vfiprintf_r+0x8d0>
 800d554:	4621      	mov	r1, r4
 800d556:	4630      	mov	r0, r6
 800d558:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d55c:	f7ff fbe2 	bl	800cd24 <__sprint_r.part.0>
 800d560:	2800      	cmp	r0, #0
 800d562:	f47f addb 	bne.w	800d11c <_vfiprintf_r+0x380>
 800d566:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800d56a:	3d10      	subs	r5, #16
 800d56c:	2d10      	cmp	r5, #16
 800d56e:	f100 0c01 	add.w	ip, r0, #1
 800d572:	dcdf      	bgt.n	800d534 <_vfiprintf_r+0x798>
 800d574:	465a      	mov	r2, fp
 800d576:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d578:	46b3      	mov	fp, r6
 800d57a:	460b      	mov	r3, r1
 800d57c:	463e      	mov	r6, r7
 800d57e:	4647      	mov	r7, r8
 800d580:	4690      	mov	r8, r2
 800d582:	4a54      	ldr	r2, [pc, #336]	; (800d6d4 <_vfiprintf_r+0x938>)
 800d584:	f8c9 5004 	str.w	r5, [r9, #4]
 800d588:	442b      	add	r3, r5
 800d58a:	f1bc 0f07 	cmp.w	ip, #7
 800d58e:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 800d592:	f8c9 2000 	str.w	r2, [r9]
 800d596:	f340 81a7 	ble.w	800d8e8 <_vfiprintf_r+0xb4c>
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	f000 832c 	beq.w	800dbf8 <_vfiprintf_r+0xe5c>
 800d5a0:	9903      	ldr	r1, [sp, #12]
 800d5a2:	aa18      	add	r2, sp, #96	; 0x60
 800d5a4:	4658      	mov	r0, fp
 800d5a6:	f7ff fbbd 	bl	800cd24 <__sprint_r.part.0>
 800d5aa:	2800      	cmp	r0, #0
 800d5ac:	f47f adb7 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d5b0:	9a04      	ldr	r2, [sp, #16]
 800d5b2:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800d5b6:	1abd      	subs	r5, r7, r2
 800d5b8:	2d00      	cmp	r5, #0
 800d5ba:	f100 0101 	add.w	r1, r0, #1
 800d5be:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d5c2:	f77f ae20 	ble.w	800d206 <_vfiprintf_r+0x46a>
 800d5c6:	2d10      	cmp	r5, #16
 800d5c8:	dd32      	ble.n	800d630 <_vfiprintf_r+0x894>
 800d5ca:	4619      	mov	r1, r3
 800d5cc:	4643      	mov	r3, r8
 800d5ce:	9409      	str	r4, [sp, #36]	; 0x24
 800d5d0:	46b0      	mov	r8, r6
 800d5d2:	9c03      	ldr	r4, [sp, #12]
 800d5d4:	465e      	mov	r6, fp
 800d5d6:	2710      	movs	r7, #16
 800d5d8:	469b      	mov	fp, r3
 800d5da:	e007      	b.n	800d5ec <_vfiprintf_r+0x850>
 800d5dc:	f100 0c02 	add.w	ip, r0, #2
 800d5e0:	f109 0908 	add.w	r9, r9, #8
 800d5e4:	4610      	mov	r0, r2
 800d5e6:	3d10      	subs	r5, #16
 800d5e8:	2d10      	cmp	r5, #16
 800d5ea:	dd1a      	ble.n	800d622 <_vfiprintf_r+0x886>
 800d5ec:	1c42      	adds	r2, r0, #1
 800d5ee:	4b39      	ldr	r3, [pc, #228]	; (800d6d4 <_vfiprintf_r+0x938>)
 800d5f0:	3110      	adds	r1, #16
 800d5f2:	2a07      	cmp	r2, #7
 800d5f4:	e9c9 3700 	strd	r3, r7, [r9]
 800d5f8:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800d5fc:	ddee      	ble.n	800d5dc <_vfiprintf_r+0x840>
 800d5fe:	aa18      	add	r2, sp, #96	; 0x60
 800d600:	b329      	cbz	r1, 800d64e <_vfiprintf_r+0x8b2>
 800d602:	4621      	mov	r1, r4
 800d604:	4630      	mov	r0, r6
 800d606:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d60a:	f7ff fb8b 	bl	800cd24 <__sprint_r.part.0>
 800d60e:	2800      	cmp	r0, #0
 800d610:	f47f ad84 	bne.w	800d11c <_vfiprintf_r+0x380>
 800d614:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800d618:	3d10      	subs	r5, #16
 800d61a:	2d10      	cmp	r5, #16
 800d61c:	f100 0c01 	add.w	ip, r0, #1
 800d620:	dce4      	bgt.n	800d5ec <_vfiprintf_r+0x850>
 800d622:	465a      	mov	r2, fp
 800d624:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d626:	460b      	mov	r3, r1
 800d628:	46b3      	mov	fp, r6
 800d62a:	4661      	mov	r1, ip
 800d62c:	4646      	mov	r6, r8
 800d62e:	4690      	mov	r8, r2
 800d630:	4a28      	ldr	r2, [pc, #160]	; (800d6d4 <_vfiprintf_r+0x938>)
 800d632:	f8c9 5004 	str.w	r5, [r9, #4]
 800d636:	442b      	add	r3, r5
 800d638:	2907      	cmp	r1, #7
 800d63a:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800d63e:	f8c9 2000 	str.w	r2, [r9]
 800d642:	f300 80f3 	bgt.w	800d82c <_vfiprintf_r+0xa90>
 800d646:	f109 0908 	add.w	r9, r9, #8
 800d64a:	3101      	adds	r1, #1
 800d64c:	e5db      	b.n	800d206 <_vfiprintf_r+0x46a>
 800d64e:	f04f 0c01 	mov.w	ip, #1
 800d652:	4608      	mov	r0, r1
 800d654:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d658:	e7c5      	b.n	800d5e6 <_vfiprintf_r+0x84a>
 800d65a:	9903      	ldr	r1, [sp, #12]
 800d65c:	aa18      	add	r2, sp, #96	; 0x60
 800d65e:	4658      	mov	r0, fp
 800d660:	f7ff fb60 	bl	800cd24 <__sprint_r.part.0>
 800d664:	2800      	cmp	r0, #0
 800d666:	f43f adfa 	beq.w	800d25e <_vfiprintf_r+0x4c2>
 800d66a:	e558      	b.n	800d11e <_vfiprintf_r+0x382>
 800d66c:	f04f 0c01 	mov.w	ip, #1
 800d670:	4608      	mov	r0, r1
 800d672:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d676:	e75a      	b.n	800d52e <_vfiprintf_r+0x792>
 800d678:	2b00      	cmp	r3, #0
 800d67a:	f000 810c 	beq.w	800d896 <_vfiprintf_r+0xafa>
 800d67e:	9903      	ldr	r1, [sp, #12]
 800d680:	aa18      	add	r2, sp, #96	; 0x60
 800d682:	4658      	mov	r0, fp
 800d684:	f7ff fb4e 	bl	800cd24 <__sprint_r.part.0>
 800d688:	2800      	cmp	r0, #0
 800d68a:	f47f ad48 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d68e:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800d692:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d696:	1c41      	adds	r1, r0, #1
 800d698:	e58e      	b.n	800d1b8 <_vfiprintf_r+0x41c>
 800d69a:	2302      	movs	r3, #2
 800d69c:	aa11      	add	r2, sp, #68	; 0x44
 800d69e:	931c      	str	r3, [sp, #112]	; 0x70
 800d6a0:	921b      	str	r2, [sp, #108]	; 0x6c
 800d6a2:	2101      	movs	r1, #1
 800d6a4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d6a8:	4608      	mov	r0, r1
 800d6aa:	f109 0908 	add.w	r9, r9, #8
 800d6ae:	1c41      	adds	r1, r0, #1
 800d6b0:	e5a0      	b.n	800d1f4 <_vfiprintf_r+0x458>
 800d6b2:	2d10      	cmp	r5, #16
 800d6b4:	f340 82e2 	ble.w	800dc7c <_vfiprintf_r+0xee0>
 800d6b8:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800d6bc:	4618      	mov	r0, r3
 800d6be:	4643      	mov	r3, r8
 800d6c0:	940f      	str	r4, [sp, #60]	; 0x3c
 800d6c2:	46b8      	mov	r8, r7
 800d6c4:	9c03      	ldr	r4, [sp, #12]
 800d6c6:	4637      	mov	r7, r6
 800d6c8:	465e      	mov	r6, fp
 800d6ca:	469b      	mov	fp, r3
 800d6cc:	e00c      	b.n	800d6e8 <_vfiprintf_r+0x94c>
 800d6ce:	bf00      	nop
 800d6d0:	0800ebfc 	.word	0x0800ebfc
 800d6d4:	0800eec4 	.word	0x0800eec4
 800d6d8:	f101 0c02 	add.w	ip, r1, #2
 800d6dc:	f109 0908 	add.w	r9, r9, #8
 800d6e0:	4611      	mov	r1, r2
 800d6e2:	3d10      	subs	r5, #16
 800d6e4:	2d10      	cmp	r5, #16
 800d6e6:	dd1d      	ble.n	800d724 <_vfiprintf_r+0x988>
 800d6e8:	4bb2      	ldr	r3, [pc, #712]	; (800d9b4 <_vfiprintf_r+0xc18>)
 800d6ea:	f8c9 3000 	str.w	r3, [r9]
 800d6ee:	1c4a      	adds	r2, r1, #1
 800d6f0:	3010      	adds	r0, #16
 800d6f2:	2310      	movs	r3, #16
 800d6f4:	2a07      	cmp	r2, #7
 800d6f6:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 800d6fa:	f8c9 3004 	str.w	r3, [r9, #4]
 800d6fe:	ddeb      	ble.n	800d6d8 <_vfiprintf_r+0x93c>
 800d700:	aa18      	add	r2, sp, #96	; 0x60
 800d702:	b330      	cbz	r0, 800d752 <_vfiprintf_r+0x9b6>
 800d704:	4621      	mov	r1, r4
 800d706:	4630      	mov	r0, r6
 800d708:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d70c:	f7ff fb0a 	bl	800cd24 <__sprint_r.part.0>
 800d710:	2800      	cmp	r0, #0
 800d712:	f47f ad03 	bne.w	800d11c <_vfiprintf_r+0x380>
 800d716:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 800d71a:	3d10      	subs	r5, #16
 800d71c:	2d10      	cmp	r5, #16
 800d71e:	f101 0c01 	add.w	ip, r1, #1
 800d722:	dce1      	bgt.n	800d6e8 <_vfiprintf_r+0x94c>
 800d724:	465a      	mov	r2, fp
 800d726:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800d728:	4603      	mov	r3, r0
 800d72a:	46b3      	mov	fp, r6
 800d72c:	4660      	mov	r0, ip
 800d72e:	463e      	mov	r6, r7
 800d730:	4647      	mov	r7, r8
 800d732:	4690      	mov	r8, r2
 800d734:	4a9f      	ldr	r2, [pc, #636]	; (800d9b4 <_vfiprintf_r+0xc18>)
 800d736:	f8c9 5004 	str.w	r5, [r9, #4]
 800d73a:	442b      	add	r3, r5
 800d73c:	2807      	cmp	r0, #7
 800d73e:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800d742:	f8c9 2000 	str.w	r2, [r9]
 800d746:	f300 80b6 	bgt.w	800d8b6 <_vfiprintf_r+0xb1a>
 800d74a:	f109 0908 	add.w	r9, r9, #8
 800d74e:	1c41      	adds	r1, r0, #1
 800d750:	e51e      	b.n	800d190 <_vfiprintf_r+0x3f4>
 800d752:	4601      	mov	r1, r0
 800d754:	f04f 0c01 	mov.w	ip, #1
 800d758:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d75c:	e7c1      	b.n	800d6e2 <_vfiprintf_r+0x946>
 800d75e:	0776      	lsls	r6, r6, #29
 800d760:	9319      	str	r3, [sp, #100]	; 0x64
 800d762:	d54a      	bpl.n	800d7fa <_vfiprintf_r+0xa5e>
 800d764:	9a06      	ldr	r2, [sp, #24]
 800d766:	9902      	ldr	r1, [sp, #8]
 800d768:	1a54      	subs	r4, r2, r1
 800d76a:	2c00      	cmp	r4, #0
 800d76c:	dd45      	ble.n	800d7fa <_vfiprintf_r+0xa5e>
 800d76e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d772:	2c10      	cmp	r4, #16
 800d774:	f340 829d 	ble.w	800dcb2 <_vfiprintf_r+0xf16>
 800d778:	9919      	ldr	r1, [sp, #100]	; 0x64
 800d77a:	9e03      	ldr	r6, [sp, #12]
 800d77c:	2510      	movs	r5, #16
 800d77e:	e006      	b.n	800d78e <_vfiprintf_r+0x9f2>
 800d780:	1c88      	adds	r0, r1, #2
 800d782:	f109 0908 	add.w	r9, r9, #8
 800d786:	4611      	mov	r1, r2
 800d788:	3c10      	subs	r4, #16
 800d78a:	2c10      	cmp	r4, #16
 800d78c:	dd1a      	ble.n	800d7c4 <_vfiprintf_r+0xa28>
 800d78e:	1c4a      	adds	r2, r1, #1
 800d790:	4888      	ldr	r0, [pc, #544]	; (800d9b4 <_vfiprintf_r+0xc18>)
 800d792:	3310      	adds	r3, #16
 800d794:	2a07      	cmp	r2, #7
 800d796:	e9c9 0500 	strd	r0, r5, [r9]
 800d79a:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 800d79e:	ddef      	ble.n	800d780 <_vfiprintf_r+0x9e4>
 800d7a0:	aa18      	add	r2, sp, #96	; 0x60
 800d7a2:	b32b      	cbz	r3, 800d7f0 <_vfiprintf_r+0xa54>
 800d7a4:	4631      	mov	r1, r6
 800d7a6:	4658      	mov	r0, fp
 800d7a8:	f7ff fabc 	bl	800cd24 <__sprint_r.part.0>
 800d7ac:	2800      	cmp	r0, #0
 800d7ae:	f47f acb6 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d7b2:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800d7b6:	3c10      	subs	r4, #16
 800d7b8:	2c10      	cmp	r4, #16
 800d7ba:	f101 0001 	add.w	r0, r1, #1
 800d7be:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d7c2:	dce4      	bgt.n	800d78e <_vfiprintf_r+0x9f2>
 800d7c4:	4a7b      	ldr	r2, [pc, #492]	; (800d9b4 <_vfiprintf_r+0xc18>)
 800d7c6:	f8c9 4004 	str.w	r4, [r9, #4]
 800d7ca:	4423      	add	r3, r4
 800d7cc:	2807      	cmp	r0, #7
 800d7ce:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800d7d2:	f8c9 2000 	str.w	r2, [r9]
 800d7d6:	f77f ad37 	ble.w	800d248 <_vfiprintf_r+0x4ac>
 800d7da:	b173      	cbz	r3, 800d7fa <_vfiprintf_r+0xa5e>
 800d7dc:	9903      	ldr	r1, [sp, #12]
 800d7de:	aa18      	add	r2, sp, #96	; 0x60
 800d7e0:	4658      	mov	r0, fp
 800d7e2:	f7ff fa9f 	bl	800cd24 <__sprint_r.part.0>
 800d7e6:	2800      	cmp	r0, #0
 800d7e8:	f47f ac99 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d7ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d7ee:	e52b      	b.n	800d248 <_vfiprintf_r+0x4ac>
 800d7f0:	2001      	movs	r0, #1
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d7f8:	e7c6      	b.n	800d788 <_vfiprintf_r+0x9ec>
 800d7fa:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 800d7fe:	9902      	ldr	r1, [sp, #8]
 800d800:	428a      	cmp	r2, r1
 800d802:	bfac      	ite	ge
 800d804:	189b      	addge	r3, r3, r2
 800d806:	185b      	addlt	r3, r3, r1
 800d808:	9305      	str	r3, [sp, #20]
 800d80a:	e528      	b.n	800d25e <_vfiprintf_r+0x4c2>
 800d80c:	9b03      	ldr	r3, [sp, #12]
 800d80e:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800d812:	058f      	lsls	r7, r1, #22
 800d814:	b28a      	uxth	r2, r1
 800d816:	f53f aae0 	bmi.w	800cdda <_vfiprintf_r+0x3e>
 800d81a:	461d      	mov	r5, r3
 800d81c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800d81e:	f7fc ffef 	bl	800a800 <__retarget_lock_acquire_recursive>
 800d822:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 800d826:	b28a      	uxth	r2, r1
 800d828:	f7ff bad7 	b.w	800cdda <_vfiprintf_r+0x3e>
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	f43f ae59 	beq.w	800d4e4 <_vfiprintf_r+0x748>
 800d832:	9903      	ldr	r1, [sp, #12]
 800d834:	aa18      	add	r2, sp, #96	; 0x60
 800d836:	4658      	mov	r0, fp
 800d838:	f7ff fa74 	bl	800cd24 <__sprint_r.part.0>
 800d83c:	2800      	cmp	r0, #0
 800d83e:	f47f ac6e 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d842:	9919      	ldr	r1, [sp, #100]	; 0x64
 800d844:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d846:	3101      	adds	r1, #1
 800d848:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d84c:	e4db      	b.n	800d206 <_vfiprintf_r+0x46a>
 800d84e:	9219      	str	r2, [sp, #100]	; 0x64
 800d850:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d854:	e44f      	b.n	800d0f6 <_vfiprintf_r+0x35a>
 800d856:	2f00      	cmp	r7, #0
 800d858:	f47f abba 	bne.w	800cfd0 <_vfiprintf_r+0x234>
 800d85c:	9e02      	ldr	r6, [sp, #8]
 800d85e:	2700      	movs	r7, #0
 800d860:	9704      	str	r7, [sp, #16]
 800d862:	ac44      	add	r4, sp, #272	; 0x110
 800d864:	f7ff bbbc 	b.w	800cfe0 <_vfiprintf_r+0x244>
 800d868:	9b02      	ldr	r3, [sp, #8]
 800d86a:	f013 0310 	ands.w	r3, r3, #16
 800d86e:	d154      	bne.n	800d91a <_vfiprintf_r+0xb7e>
 800d870:	9a02      	ldr	r2, [sp, #8]
 800d872:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 800d876:	f000 8167 	beq.w	800db48 <_vfiprintf_r+0xdac>
 800d87a:	9907      	ldr	r1, [sp, #28]
 800d87c:	461a      	mov	r2, r3
 800d87e:	f851 3b04 	ldr.w	r3, [r1], #4
 800d882:	9107      	str	r1, [sp, #28]
 800d884:	b29b      	uxth	r3, r3
 800d886:	2101      	movs	r1, #1
 800d888:	f7ff bbf2 	b.w	800d070 <_vfiprintf_r+0x2d4>
 800d88c:	2101      	movs	r1, #1
 800d88e:	4618      	mov	r0, r3
 800d890:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d894:	e4ae      	b.n	800d1f4 <_vfiprintf_r+0x458>
 800d896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d898:	2a00      	cmp	r2, #0
 800d89a:	d15e      	bne.n	800d95a <_vfiprintf_r+0xbbe>
 800d89c:	4618      	mov	r0, r3
 800d89e:	2101      	movs	r1, #1
 800d8a0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d8a4:	e4a6      	b.n	800d1f4 <_vfiprintf_r+0x458>
 800d8a6:	425b      	negs	r3, r3
 800d8a8:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 800d8ac:	9602      	str	r6, [sp, #8]
 800d8ae:	202d      	movs	r0, #45	; 0x2d
 800d8b0:	2101      	movs	r1, #1
 800d8b2:	f7ff bbde 	b.w	800d072 <_vfiprintf_r+0x2d6>
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	f000 808d 	beq.w	800d9d6 <_vfiprintf_r+0xc3a>
 800d8bc:	9903      	ldr	r1, [sp, #12]
 800d8be:	aa18      	add	r2, sp, #96	; 0x60
 800d8c0:	4658      	mov	r0, fp
 800d8c2:	f7ff fa2f 	bl	800cd24 <__sprint_r.part.0>
 800d8c6:	2800      	cmp	r0, #0
 800d8c8:	f47f ac29 	bne.w	800d11e <_vfiprintf_r+0x382>
 800d8cc:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800d8d0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d8d4:	1c41      	adds	r1, r0, #1
 800d8d6:	e45b      	b.n	800d190 <_vfiprintf_r+0x3f4>
 800d8d8:	f898 1000 	ldrb.w	r1, [r8]
 800d8dc:	9307      	str	r3, [sp, #28]
 800d8de:	f7ff bac9 	b.w	800ce74 <_vfiprintf_r+0xd8>
 800d8e2:	ac44      	add	r4, sp, #272	; 0x110
 800d8e4:	f7ff bb7c 	b.w	800cfe0 <_vfiprintf_r+0x244>
 800d8e8:	f109 0908 	add.w	r9, r9, #8
 800d8ec:	f10c 0101 	add.w	r1, ip, #1
 800d8f0:	4660      	mov	r0, ip
 800d8f2:	e483      	b.n	800d1fc <_vfiprintf_r+0x460>
 800d8f4:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800d8f8:	f040 8191 	bne.w	800dc1e <_vfiprintf_r+0xe82>
 800d8fc:	f851 3b04 	ldr.w	r3, [r1], #4
 800d900:	9107      	str	r1, [sp, #28]
 800d902:	f7ff bbb1 	b.w	800d068 <_vfiprintf_r+0x2cc>
 800d906:	05b3      	lsls	r3, r6, #22
 800d908:	f100 8182 	bmi.w	800dc10 <_vfiprintf_r+0xe74>
 800d90c:	f852 3b04 	ldr.w	r3, [r2], #4
 800d910:	9207      	str	r2, [sp, #28]
 800d912:	17da      	asrs	r2, r3, #31
 800d914:	4611      	mov	r1, r2
 800d916:	f7ff bb49 	b.w	800cfac <_vfiprintf_r+0x210>
 800d91a:	9907      	ldr	r1, [sp, #28]
 800d91c:	f851 3b04 	ldr.w	r3, [r1], #4
 800d920:	9107      	str	r1, [sp, #28]
 800d922:	2101      	movs	r1, #1
 800d924:	f7ff bba4 	b.w	800d070 <_vfiprintf_r+0x2d4>
 800d928:	9b07      	ldr	r3, [sp, #28]
 800d92a:	9805      	ldr	r0, [sp, #20]
 800d92c:	f853 1b04 	ldr.w	r1, [r3], #4
 800d930:	9307      	str	r3, [sp, #28]
 800d932:	17c2      	asrs	r2, r0, #31
 800d934:	e9c1 0200 	strd	r0, r2, [r1]
 800d938:	f7ff ba74 	b.w	800ce24 <_vfiprintf_r+0x88>
 800d93c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d93e:	2b00      	cmp	r3, #0
 800d940:	f43f ab1d 	beq.w	800cf7e <_vfiprintf_r+0x1e2>
 800d944:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d946:	781b      	ldrb	r3, [r3, #0]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	f43f ab18 	beq.w	800cf7e <_vfiprintf_r+0x1e2>
 800d94e:	f898 1000 	ldrb.w	r1, [r8]
 800d952:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 800d956:	f7ff ba8d 	b.w	800ce74 <_vfiprintf_r+0xd8>
 800d95a:	2302      	movs	r3, #2
 800d95c:	aa11      	add	r2, sp, #68	; 0x44
 800d95e:	931c      	str	r3, [sp, #112]	; 0x70
 800d960:	921b      	str	r2, [sp, #108]	; 0x6c
 800d962:	2001      	movs	r0, #1
 800d964:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d968:	e69f      	b.n	800d6aa <_vfiprintf_r+0x90e>
 800d96a:	9602      	str	r6, [sp, #8]
 800d96c:	e552      	b.n	800d414 <_vfiprintf_r+0x678>
 800d96e:	4b12      	ldr	r3, [pc, #72]	; (800d9b8 <_vfiprintf_r+0xc1c>)
 800d970:	930b      	str	r3, [sp, #44]	; 0x2c
 800d972:	f016 0220 	ands.w	r2, r6, #32
 800d976:	d05f      	beq.n	800da38 <_vfiprintf_r+0xc9c>
 800d978:	9b07      	ldr	r3, [sp, #28]
 800d97a:	3307      	adds	r3, #7
 800d97c:	f023 0307 	bic.w	r3, r3, #7
 800d980:	4618      	mov	r0, r3
 800d982:	685a      	ldr	r2, [r3, #4]
 800d984:	f850 3b08 	ldr.w	r3, [r0], #8
 800d988:	9007      	str	r0, [sp, #28]
 800d98a:	07f4      	lsls	r4, r6, #31
 800d98c:	d509      	bpl.n	800d9a2 <_vfiprintf_r+0xc06>
 800d98e:	ea53 0002 	orrs.w	r0, r3, r2
 800d992:	d006      	beq.n	800d9a2 <_vfiprintf_r+0xc06>
 800d994:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 800d998:	2130      	movs	r1, #48	; 0x30
 800d99a:	f046 0602 	orr.w	r6, r6, #2
 800d99e:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 800d9a2:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800d9a6:	9102      	str	r1, [sp, #8]
 800d9a8:	2102      	movs	r1, #2
 800d9aa:	f7ff bb61 	b.w	800d070 <_vfiprintf_r+0x2d4>
 800d9ae:	4b03      	ldr	r3, [pc, #12]	; (800d9bc <_vfiprintf_r+0xc20>)
 800d9b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d9b2:	e7de      	b.n	800d972 <_vfiprintf_r+0xbd6>
 800d9b4:	0800eeb4 	.word	0x0800eeb4
 800d9b8:	0800ebfc 	.word	0x0800ebfc
 800d9bc:	0800ec10 	.word	0x0800ec10
 800d9c0:	9b07      	ldr	r3, [sp, #28]
 800d9c2:	2101      	movs	r1, #1
 800d9c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9c8:	9102      	str	r1, [sp, #8]
 800d9ca:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 800d9ce:	9307      	str	r3, [sp, #28]
 800d9d0:	9104      	str	r1, [sp, #16]
 800d9d2:	ac2b      	add	r4, sp, #172	; 0xac
 800d9d4:	e4ba      	b.n	800d34c <_vfiprintf_r+0x5b0>
 800d9d6:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800d9da:	2a00      	cmp	r2, #0
 800d9dc:	f040 8126 	bne.w	800dc2c <_vfiprintf_r+0xe90>
 800d9e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9e2:	2a00      	cmp	r2, #0
 800d9e4:	f47f ae59 	bne.w	800d69a <_vfiprintf_r+0x8fe>
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	2101      	movs	r1, #1
 800d9ec:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800d9f0:	e404      	b.n	800d1fc <_vfiprintf_r+0x460>
 800d9f2:	2100      	movs	r1, #0
 800d9f4:	2208      	movs	r2, #8
 800d9f6:	a816      	add	r0, sp, #88	; 0x58
 800d9f8:	9413      	str	r4, [sp, #76]	; 0x4c
 800d9fa:	f7fa fc71 	bl	80082e0 <memset>
 800d9fe:	1c79      	adds	r1, r7, #1
 800da00:	f000 80b2 	beq.w	800db68 <_vfiprintf_r+0xdcc>
 800da04:	2500      	movs	r5, #0
 800da06:	9407      	str	r4, [sp, #28]
 800da08:	462c      	mov	r4, r5
 800da0a:	e00c      	b.n	800da26 <_vfiprintf_r+0xc8a>
 800da0c:	a92b      	add	r1, sp, #172	; 0xac
 800da0e:	4658      	mov	r0, fp
 800da10:	f7fe fc4a 	bl	800c2a8 <_wcrtomb_r>
 800da14:	1c42      	adds	r2, r0, #1
 800da16:	4420      	add	r0, r4
 800da18:	f000 8161 	beq.w	800dcde <_vfiprintf_r+0xf42>
 800da1c:	42b8      	cmp	r0, r7
 800da1e:	dc08      	bgt.n	800da32 <_vfiprintf_r+0xc96>
 800da20:	f000 8165 	beq.w	800dcee <_vfiprintf_r+0xf52>
 800da24:	4604      	mov	r4, r0
 800da26:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800da28:	5952      	ldr	r2, [r2, r5]
 800da2a:	ab16      	add	r3, sp, #88	; 0x58
 800da2c:	3504      	adds	r5, #4
 800da2e:	2a00      	cmp	r2, #0
 800da30:	d1ec      	bne.n	800da0c <_vfiprintf_r+0xc70>
 800da32:	9404      	str	r4, [sp, #16]
 800da34:	9c07      	ldr	r4, [sp, #28]
 800da36:	e0a5      	b.n	800db84 <_vfiprintf_r+0xde8>
 800da38:	f016 0310 	ands.w	r3, r6, #16
 800da3c:	9807      	ldr	r0, [sp, #28]
 800da3e:	d10c      	bne.n	800da5a <_vfiprintf_r+0xcbe>
 800da40:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 800da44:	d005      	beq.n	800da52 <_vfiprintf_r+0xcb6>
 800da46:	461a      	mov	r2, r3
 800da48:	f850 3b04 	ldr.w	r3, [r0], #4
 800da4c:	9007      	str	r0, [sp, #28]
 800da4e:	b29b      	uxth	r3, r3
 800da50:	e79b      	b.n	800d98a <_vfiprintf_r+0xbee>
 800da52:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800da56:	f040 80d5 	bne.w	800dc04 <_vfiprintf_r+0xe68>
 800da5a:	f850 3b04 	ldr.w	r3, [r0], #4
 800da5e:	9007      	str	r0, [sp, #28]
 800da60:	e793      	b.n	800d98a <_vfiprintf_r+0xbee>
 800da62:	9902      	ldr	r1, [sp, #8]
 800da64:	f8cd 8020 	str.w	r8, [sp, #32]
 800da68:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 800da6c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800da70:	9704      	str	r7, [sp, #16]
 800da72:	f04f 0c00 	mov.w	ip, #0
 800da76:	ac44      	add	r4, sp, #272	; 0x110
 800da78:	e005      	b.n	800da86 <_vfiprintf_r+0xcea>
 800da7a:	2b0a      	cmp	r3, #10
 800da7c:	f172 0200 	sbcs.w	r2, r2, #0
 800da80:	d336      	bcc.n	800daf0 <_vfiprintf_r+0xd54>
 800da82:	463b      	mov	r3, r7
 800da84:	462a      	mov	r2, r5
 800da86:	f8df e290 	ldr.w	lr, [pc, #656]	; 800dd18 <_vfiprintf_r+0xf7c>
 800da8a:	1899      	adds	r1, r3, r2
 800da8c:	f141 0100 	adc.w	r1, r1, #0
 800da90:	fbae 0501 	umull	r0, r5, lr, r1
 800da94:	f025 0003 	bic.w	r0, r5, #3
 800da98:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 800da9c:	1a09      	subs	r1, r1, r0
 800da9e:	1a58      	subs	r0, r3, r1
 800daa0:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 800daa4:	f162 0700 	sbc.w	r7, r2, #0
 800daa8:	fb05 f500 	mul.w	r5, r5, r0
 800daac:	fb0e 5507 	mla	r5, lr, r7, r5
 800dab0:	fba0 700e 	umull	r7, r0, r0, lr
 800dab4:	4405      	add	r5, r0
 800dab6:	f007 0e01 	and.w	lr, r7, #1
 800daba:	2005      	movs	r0, #5
 800dabc:	fbae 0e00 	umull	r0, lr, lr, r0
 800dac0:	1840      	adds	r0, r0, r1
 800dac2:	087f      	lsrs	r7, r7, #1
 800dac4:	3030      	adds	r0, #48	; 0x30
 800dac6:	f804 0c01 	strb.w	r0, [r4, #-1]
 800daca:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 800dace:	f10c 0c01 	add.w	ip, ip, #1
 800dad2:	3c01      	subs	r4, #1
 800dad4:	086d      	lsrs	r5, r5, #1
 800dad6:	2e00      	cmp	r6, #0
 800dad8:	d0cf      	beq.n	800da7a <_vfiprintf_r+0xcde>
 800dada:	f898 1000 	ldrb.w	r1, [r8]
 800dade:	4561      	cmp	r1, ip
 800dae0:	d1cb      	bne.n	800da7a <_vfiprintf_r+0xcde>
 800dae2:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800dae6:	d0c8      	beq.n	800da7a <_vfiprintf_r+0xcde>
 800dae8:	2b0a      	cmp	r3, #10
 800daea:	f172 0200 	sbcs.w	r2, r2, #0
 800daee:	d26c      	bcs.n	800dbca <_vfiprintf_r+0xe2e>
 800daf0:	ab44      	add	r3, sp, #272	; 0x110
 800daf2:	1b1b      	subs	r3, r3, r4
 800daf4:	9f04      	ldr	r7, [sp, #16]
 800daf6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800dafa:	9e02      	ldr	r6, [sp, #8]
 800dafc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800db00:	9304      	str	r3, [sp, #16]
 800db02:	f7ff ba6d 	b.w	800cfe0 <_vfiprintf_r+0x244>
 800db06:	9602      	str	r6, [sp, #8]
 800db08:	f7ff ba5d 	b.w	800cfc6 <_vfiprintf_r+0x22a>
 800db0c:	4658      	mov	r0, fp
 800db0e:	f7fc fda3 	bl	800a658 <__sinit>
 800db12:	f7ff b95a 	b.w	800cdca <_vfiprintf_r+0x2e>
 800db16:	2901      	cmp	r1, #1
 800db18:	9602      	str	r6, [sp, #8]
 800db1a:	f47f acb2 	bne.w	800d482 <_vfiprintf_r+0x6e6>
 800db1e:	f7ff ba57 	b.w	800cfd0 <_vfiprintf_r+0x234>
 800db22:	9b07      	ldr	r3, [sp, #28]
 800db24:	9905      	ldr	r1, [sp, #20]
 800db26:	f853 2b04 	ldr.w	r2, [r3], #4
 800db2a:	6011      	str	r1, [r2, #0]
 800db2c:	9307      	str	r3, [sp, #28]
 800db2e:	f7ff b979 	b.w	800ce24 <_vfiprintf_r+0x88>
 800db32:	2f06      	cmp	r7, #6
 800db34:	463b      	mov	r3, r7
 800db36:	9a02      	ldr	r2, [sp, #8]
 800db38:	4c78      	ldr	r4, [pc, #480]	; (800dd1c <_vfiprintf_r+0xf80>)
 800db3a:	9207      	str	r2, [sp, #28]
 800db3c:	bf28      	it	cs
 800db3e:	2306      	movcs	r3, #6
 800db40:	9304      	str	r3, [sp, #16]
 800db42:	9302      	str	r3, [sp, #8]
 800db44:	f7ff bb0d 	b.w	800d162 <_vfiprintf_r+0x3c6>
 800db48:	9b02      	ldr	r3, [sp, #8]
 800db4a:	9907      	ldr	r1, [sp, #28]
 800db4c:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 800db50:	bf14      	ite	ne
 800db52:	f851 3b04 	ldrne.w	r3, [r1], #4
 800db56:	f851 3b04 	ldreq.w	r3, [r1], #4
 800db5a:	9107      	str	r1, [sp, #28]
 800db5c:	bf1c      	itt	ne
 800db5e:	4602      	movne	r2, r0
 800db60:	b2db      	uxtbne	r3, r3
 800db62:	2101      	movs	r1, #1
 800db64:	f7ff ba84 	b.w	800d070 <_vfiprintf_r+0x2d4>
 800db68:	ab16      	add	r3, sp, #88	; 0x58
 800db6a:	9300      	str	r3, [sp, #0]
 800db6c:	2300      	movs	r3, #0
 800db6e:	4619      	mov	r1, r3
 800db70:	aa13      	add	r2, sp, #76	; 0x4c
 800db72:	4658      	mov	r0, fp
 800db74:	f7fe fbbe 	bl	800c2f4 <_wcsrtombs_r>
 800db78:	4603      	mov	r3, r0
 800db7a:	3301      	adds	r3, #1
 800db7c:	9004      	str	r0, [sp, #16]
 800db7e:	f000 80ae 	beq.w	800dcde <_vfiprintf_r+0xf42>
 800db82:	9413      	str	r4, [sp, #76]	; 0x4c
 800db84:	9b04      	ldr	r3, [sp, #16]
 800db86:	b37b      	cbz	r3, 800dbe8 <_vfiprintf_r+0xe4c>
 800db88:	2b63      	cmp	r3, #99	; 0x63
 800db8a:	dc62      	bgt.n	800dc52 <_vfiprintf_r+0xeb6>
 800db8c:	2300      	movs	r3, #0
 800db8e:	9308      	str	r3, [sp, #32]
 800db90:	ac2b      	add	r4, sp, #172	; 0xac
 800db92:	2208      	movs	r2, #8
 800db94:	2100      	movs	r1, #0
 800db96:	a816      	add	r0, sp, #88	; 0x58
 800db98:	f7fa fba2 	bl	80082e0 <memset>
 800db9c:	9d04      	ldr	r5, [sp, #16]
 800db9e:	ab16      	add	r3, sp, #88	; 0x58
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	aa13      	add	r2, sp, #76	; 0x4c
 800dba4:	462b      	mov	r3, r5
 800dba6:	4621      	mov	r1, r4
 800dba8:	4658      	mov	r0, fp
 800dbaa:	f7fe fba3 	bl	800c2f4 <_wcsrtombs_r>
 800dbae:	4285      	cmp	r5, r0
 800dbb0:	f040 80ab 	bne.w	800dd0a <_vfiprintf_r+0xf6e>
 800dbb4:	9b02      	ldr	r3, [sp, #8]
 800dbb6:	9a04      	ldr	r2, [sp, #16]
 800dbb8:	9307      	str	r3, [sp, #28]
 800dbba:	2300      	movs	r3, #0
 800dbbc:	54a3      	strb	r3, [r4, r2]
 800dbbe:	461f      	mov	r7, r3
 800dbc0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dbc4:	9302      	str	r3, [sp, #8]
 800dbc6:	f7ff ba12 	b.w	800cfee <_vfiprintf_r+0x252>
 800dbca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbcc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dbce:	1ae4      	subs	r4, r4, r3
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	4620      	mov	r0, r4
 800dbd4:	f7fc fdd4 	bl	800a780 <strncpy>
 800dbd8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800dbdc:	b10b      	cbz	r3, 800dbe2 <_vfiprintf_r+0xe46>
 800dbde:	f108 0801 	add.w	r8, r8, #1
 800dbe2:	f04f 0c00 	mov.w	ip, #0
 800dbe6:	e74c      	b.n	800da82 <_vfiprintf_r+0xce6>
 800dbe8:	9b02      	ldr	r3, [sp, #8]
 800dbea:	9307      	str	r3, [sp, #28]
 800dbec:	9b04      	ldr	r3, [sp, #16]
 800dbee:	9302      	str	r3, [sp, #8]
 800dbf0:	461f      	mov	r7, r3
 800dbf2:	9308      	str	r3, [sp, #32]
 800dbf4:	f7ff b9fb 	b.w	800cfee <_vfiprintf_r+0x252>
 800dbf8:	2101      	movs	r1, #1
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dc00:	f7ff bafc 	b.w	800d1fc <_vfiprintf_r+0x460>
 800dc04:	f850 3b04 	ldr.w	r3, [r0], #4
 800dc08:	9007      	str	r0, [sp, #28]
 800dc0a:	4622      	mov	r2, r4
 800dc0c:	b2db      	uxtb	r3, r3
 800dc0e:	e6bc      	b.n	800d98a <_vfiprintf_r+0xbee>
 800dc10:	f912 3b04 	ldrsb.w	r3, [r2], #4
 800dc14:	9207      	str	r2, [sp, #28]
 800dc16:	17da      	asrs	r2, r3, #31
 800dc18:	4611      	mov	r1, r2
 800dc1a:	f7ff b9c7 	b.w	800cfac <_vfiprintf_r+0x210>
 800dc1e:	f851 3b04 	ldr.w	r3, [r1], #4
 800dc22:	9107      	str	r1, [sp, #28]
 800dc24:	4602      	mov	r2, r0
 800dc26:	b2db      	uxtb	r3, r3
 800dc28:	f7ff ba1e 	b.w	800d068 <_vfiprintf_r+0x2cc>
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	931c      	str	r3, [sp, #112]	; 0x70
 800dc30:	2101      	movs	r1, #1
 800dc32:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 800dc36:	931b      	str	r3, [sp, #108]	; 0x6c
 800dc38:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	f7ff bab7 	b.w	800d1b0 <_vfiprintf_r+0x414>
 800dc42:	9b07      	ldr	r3, [sp, #28]
 800dc44:	9905      	ldr	r1, [sp, #20]
 800dc46:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc4a:	9307      	str	r3, [sp, #28]
 800dc4c:	8011      	strh	r1, [r2, #0]
 800dc4e:	f7ff b8e9 	b.w	800ce24 <_vfiprintf_r+0x88>
 800dc52:	1c59      	adds	r1, r3, #1
 800dc54:	4658      	mov	r0, fp
 800dc56:	f7fa fbdb 	bl	8008410 <_malloc_r>
 800dc5a:	4604      	mov	r4, r0
 800dc5c:	2800      	cmp	r0, #0
 800dc5e:	d03e      	beq.n	800dcde <_vfiprintf_r+0xf42>
 800dc60:	9008      	str	r0, [sp, #32]
 800dc62:	e796      	b.n	800db92 <_vfiprintf_r+0xdf6>
 800dc64:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800dc66:	f7fc fdcd 	bl	800a804 <__retarget_lock_release_recursive>
 800dc6a:	f7ff b9e3 	b.w	800d034 <_vfiprintf_r+0x298>
 800dc6e:	9b02      	ldr	r3, [sp, #8]
 800dc70:	9704      	str	r7, [sp, #16]
 800dc72:	9702      	str	r7, [sp, #8]
 800dc74:	9307      	str	r3, [sp, #28]
 800dc76:	9f08      	ldr	r7, [sp, #32]
 800dc78:	f7ff b9b9 	b.w	800cfee <_vfiprintf_r+0x252>
 800dc7c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800dc7e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dc80:	3001      	adds	r0, #1
 800dc82:	e557      	b.n	800d734 <_vfiprintf_r+0x998>
 800dc84:	9b02      	ldr	r3, [sp, #8]
 800dc86:	9307      	str	r3, [sp, #28]
 800dc88:	4620      	mov	r0, r4
 800dc8a:	f7f2 fcb9 	bl	8000600 <strlen>
 800dc8e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800dc92:	462f      	mov	r7, r5
 800dc94:	9004      	str	r0, [sp, #16]
 800dc96:	9302      	str	r3, [sp, #8]
 800dc98:	9508      	str	r5, [sp, #32]
 800dc9a:	f7ff b9a8 	b.w	800cfee <_vfiprintf_r+0x252>
 800dc9e:	9903      	ldr	r1, [sp, #12]
 800dca0:	aa18      	add	r2, sp, #96	; 0x60
 800dca2:	4658      	mov	r0, fp
 800dca4:	f7ff f83e 	bl	800cd24 <__sprint_r.part.0>
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	f43f aa2e 	beq.w	800d10a <_vfiprintf_r+0x36e>
 800dcae:	f7ff ba3c 	b.w	800d12a <_vfiprintf_r+0x38e>
 800dcb2:	9819      	ldr	r0, [sp, #100]	; 0x64
 800dcb4:	3001      	adds	r0, #1
 800dcb6:	e585      	b.n	800d7c4 <_vfiprintf_r+0xa28>
 800dcb8:	468c      	mov	ip, r1
 800dcba:	e462      	b.n	800d582 <_vfiprintf_r+0x7e6>
 800dcbc:	9b03      	ldr	r3, [sp, #12]
 800dcbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dcc0:	07d9      	lsls	r1, r3, #31
 800dcc2:	d407      	bmi.n	800dcd4 <_vfiprintf_r+0xf38>
 800dcc4:	9b03      	ldr	r3, [sp, #12]
 800dcc6:	899b      	ldrh	r3, [r3, #12]
 800dcc8:	059a      	lsls	r2, r3, #22
 800dcca:	d403      	bmi.n	800dcd4 <_vfiprintf_r+0xf38>
 800dccc:	9b03      	ldr	r3, [sp, #12]
 800dcce:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800dcd0:	f7fc fd98 	bl	800a804 <__retarget_lock_release_recursive>
 800dcd4:	f04f 33ff 	mov.w	r3, #4294967295
 800dcd8:	9305      	str	r3, [sp, #20]
 800dcda:	f7ff ba33 	b.w	800d144 <_vfiprintf_r+0x3a8>
 800dcde:	9a03      	ldr	r2, [sp, #12]
 800dce0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800dce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dce8:	8193      	strh	r3, [r2, #12]
 800dcea:	f7ff ba21 	b.w	800d130 <_vfiprintf_r+0x394>
 800dcee:	9c07      	ldr	r4, [sp, #28]
 800dcf0:	9704      	str	r7, [sp, #16]
 800dcf2:	e747      	b.n	800db84 <_vfiprintf_r+0xde8>
 800dcf4:	9b07      	ldr	r3, [sp, #28]
 800dcf6:	f898 1001 	ldrb.w	r1, [r8, #1]
 800dcfa:	f853 7b04 	ldr.w	r7, [r3], #4
 800dcfe:	9307      	str	r3, [sp, #28]
 800dd00:	4690      	mov	r8, r2
 800dd02:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 800dd06:	f7ff b8b5 	b.w	800ce74 <_vfiprintf_r+0xd8>
 800dd0a:	9a03      	ldr	r2, [sp, #12]
 800dd0c:	8993      	ldrh	r3, [r2, #12]
 800dd0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd12:	8193      	strh	r3, [r2, #12]
 800dd14:	f7ff ba03 	b.w	800d11e <_vfiprintf_r+0x382>
 800dd18:	cccccccd 	.word	0xcccccccd
 800dd1c:	0800ec24 	.word	0x0800ec24

0800dd20 <__sbprintf>:
 800dd20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd22:	461f      	mov	r7, r3
 800dd24:	898b      	ldrh	r3, [r1, #12]
 800dd26:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800dd2a:	f023 0302 	bic.w	r3, r3, #2
 800dd2e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dd32:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800dd34:	9319      	str	r3, [sp, #100]	; 0x64
 800dd36:	89cb      	ldrh	r3, [r1, #14]
 800dd38:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dd3c:	69cb      	ldr	r3, [r1, #28]
 800dd3e:	9307      	str	r3, [sp, #28]
 800dd40:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800dd42:	9309      	str	r3, [sp, #36]	; 0x24
 800dd44:	ab1a      	add	r3, sp, #104	; 0x68
 800dd46:	9300      	str	r3, [sp, #0]
 800dd48:	9304      	str	r3, [sp, #16]
 800dd4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd4e:	4615      	mov	r5, r2
 800dd50:	4606      	mov	r6, r0
 800dd52:	9302      	str	r3, [sp, #8]
 800dd54:	9305      	str	r3, [sp, #20]
 800dd56:	a816      	add	r0, sp, #88	; 0x58
 800dd58:	2300      	movs	r3, #0
 800dd5a:	460c      	mov	r4, r1
 800dd5c:	9306      	str	r3, [sp, #24]
 800dd5e:	f7fc fd4b 	bl	800a7f8 <__retarget_lock_init_recursive>
 800dd62:	462a      	mov	r2, r5
 800dd64:	463b      	mov	r3, r7
 800dd66:	4669      	mov	r1, sp
 800dd68:	4630      	mov	r0, r6
 800dd6a:	f7ff f817 	bl	800cd9c <_vfiprintf_r>
 800dd6e:	1e05      	subs	r5, r0, #0
 800dd70:	db07      	blt.n	800dd82 <__sbprintf+0x62>
 800dd72:	4669      	mov	r1, sp
 800dd74:	4630      	mov	r0, r6
 800dd76:	f7fe fc3f 	bl	800c5f8 <_fflush_r>
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	bf18      	it	ne
 800dd7e:	f04f 35ff 	movne.w	r5, #4294967295
 800dd82:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800dd86:	065b      	lsls	r3, r3, #25
 800dd88:	d503      	bpl.n	800dd92 <__sbprintf+0x72>
 800dd8a:	89a3      	ldrh	r3, [r4, #12]
 800dd8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd90:	81a3      	strh	r3, [r4, #12]
 800dd92:	9816      	ldr	r0, [sp, #88]	; 0x58
 800dd94:	f7fc fd32 	bl	800a7fc <__retarget_lock_close_recursive>
 800dd98:	4628      	mov	r0, r5
 800dd9a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800dd9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dda0 <__sfvwrite_r>:
 800dda0:	6893      	ldr	r3, [r2, #8]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	f000 8081 	beq.w	800deaa <__sfvwrite_r+0x10a>
 800dda8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddac:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800ddb0:	460c      	mov	r4, r1
 800ddb2:	0719      	lsls	r1, r3, #28
 800ddb4:	4680      	mov	r8, r0
 800ddb6:	b083      	sub	sp, #12
 800ddb8:	4617      	mov	r7, r2
 800ddba:	b298      	uxth	r0, r3
 800ddbc:	d523      	bpl.n	800de06 <__sfvwrite_r+0x66>
 800ddbe:	6923      	ldr	r3, [r4, #16]
 800ddc0:	b30b      	cbz	r3, 800de06 <__sfvwrite_r+0x66>
 800ddc2:	f010 0302 	ands.w	r3, r0, #2
 800ddc6:	683d      	ldr	r5, [r7, #0]
 800ddc8:	d02b      	beq.n	800de22 <__sfvwrite_r+0x82>
 800ddca:	f04f 0a00 	mov.w	sl, #0
 800ddce:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 800e084 <__sfvwrite_r+0x2e4>
 800ddd2:	4656      	mov	r6, sl
 800ddd4:	455e      	cmp	r6, fp
 800ddd6:	4633      	mov	r3, r6
 800ddd8:	4652      	mov	r2, sl
 800ddda:	bf28      	it	cs
 800dddc:	465b      	movcs	r3, fp
 800ddde:	4640      	mov	r0, r8
 800dde0:	2e00      	cmp	r6, #0
 800dde2:	d04f      	beq.n	800de84 <__sfvwrite_r+0xe4>
 800dde4:	69e1      	ldr	r1, [r4, #28]
 800dde6:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800ddea:	47e0      	blx	ip
 800ddec:	2800      	cmp	r0, #0
 800ddee:	dd52      	ble.n	800de96 <__sfvwrite_r+0xf6>
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	1a1b      	subs	r3, r3, r0
 800ddf4:	4482      	add	sl, r0
 800ddf6:	1a36      	subs	r6, r6, r0
 800ddf8:	60bb      	str	r3, [r7, #8]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d1ea      	bne.n	800ddd4 <__sfvwrite_r+0x34>
 800ddfe:	2000      	movs	r0, #0
 800de00:	b003      	add	sp, #12
 800de02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de06:	4621      	mov	r1, r4
 800de08:	4640      	mov	r0, r8
 800de0a:	f000 f93d 	bl	800e088 <__swsetup_r>
 800de0e:	2800      	cmp	r0, #0
 800de10:	f040 8134 	bne.w	800e07c <__sfvwrite_r+0x2dc>
 800de14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de18:	683d      	ldr	r5, [r7, #0]
 800de1a:	b298      	uxth	r0, r3
 800de1c:	f010 0302 	ands.w	r3, r0, #2
 800de20:	d1d3      	bne.n	800ddca <__sfvwrite_r+0x2a>
 800de22:	f010 0901 	ands.w	r9, r0, #1
 800de26:	d142      	bne.n	800deae <__sfvwrite_r+0x10e>
 800de28:	464e      	mov	r6, r9
 800de2a:	b33e      	cbz	r6, 800de7c <__sfvwrite_r+0xdc>
 800de2c:	0582      	lsls	r2, r0, #22
 800de2e:	f8d4 b008 	ldr.w	fp, [r4, #8]
 800de32:	f140 8081 	bpl.w	800df38 <__sfvwrite_r+0x198>
 800de36:	45b3      	cmp	fp, r6
 800de38:	465a      	mov	r2, fp
 800de3a:	f200 80b1 	bhi.w	800dfa0 <__sfvwrite_r+0x200>
 800de3e:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800de42:	f040 80be 	bne.w	800dfc2 <__sfvwrite_r+0x222>
 800de46:	6820      	ldr	r0, [r4, #0]
 800de48:	9201      	str	r2, [sp, #4]
 800de4a:	4649      	mov	r1, r9
 800de4c:	f7fe fbfe 	bl	800c64c <memmove>
 800de50:	68a3      	ldr	r3, [r4, #8]
 800de52:	9a01      	ldr	r2, [sp, #4]
 800de54:	eba3 010b 	sub.w	r1, r3, fp
 800de58:	6823      	ldr	r3, [r4, #0]
 800de5a:	60a1      	str	r1, [r4, #8]
 800de5c:	4413      	add	r3, r2
 800de5e:	46b2      	mov	sl, r6
 800de60:	6023      	str	r3, [r4, #0]
 800de62:	2600      	movs	r6, #0
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	eba3 030a 	sub.w	r3, r3, sl
 800de6a:	44d1      	add	r9, sl
 800de6c:	60bb      	str	r3, [r7, #8]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d0c5      	beq.n	800ddfe <__sfvwrite_r+0x5e>
 800de72:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800de76:	b280      	uxth	r0, r0
 800de78:	2e00      	cmp	r6, #0
 800de7a:	d1d7      	bne.n	800de2c <__sfvwrite_r+0x8c>
 800de7c:	e9d5 9600 	ldrd	r9, r6, [r5]
 800de80:	3508      	adds	r5, #8
 800de82:	e7d2      	b.n	800de2a <__sfvwrite_r+0x8a>
 800de84:	e9d5 a600 	ldrd	sl, r6, [r5]
 800de88:	3508      	adds	r5, #8
 800de8a:	e7a3      	b.n	800ddd4 <__sfvwrite_r+0x34>
 800de8c:	4621      	mov	r1, r4
 800de8e:	4640      	mov	r0, r8
 800de90:	f7fe fbb2 	bl	800c5f8 <_fflush_r>
 800de94:	b380      	cbz	r0, 800def8 <__sfvwrite_r+0x158>
 800de96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de9e:	f04f 30ff 	mov.w	r0, #4294967295
 800dea2:	81a3      	strh	r3, [r4, #12]
 800dea4:	b003      	add	sp, #12
 800dea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deaa:	2000      	movs	r0, #0
 800deac:	4770      	bx	lr
 800deae:	461e      	mov	r6, r3
 800deb0:	46ba      	mov	sl, r7
 800deb2:	4699      	mov	r9, r3
 800deb4:	4618      	mov	r0, r3
 800deb6:	461f      	mov	r7, r3
 800deb8:	b366      	cbz	r6, 800df14 <__sfvwrite_r+0x174>
 800deba:	b388      	cbz	r0, 800df20 <__sfvwrite_r+0x180>
 800debc:	464a      	mov	r2, r9
 800debe:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 800dec2:	6820      	ldr	r0, [r4, #0]
 800dec4:	68a1      	ldr	r1, [r4, #8]
 800dec6:	42b2      	cmp	r2, r6
 800dec8:	bf28      	it	cs
 800deca:	4632      	movcs	r2, r6
 800decc:	4560      	cmp	r0, ip
 800dece:	d904      	bls.n	800deda <__sfvwrite_r+0x13a>
 800ded0:	eb01 0b03 	add.w	fp, r1, r3
 800ded4:	455a      	cmp	r2, fp
 800ded6:	f300 80a7 	bgt.w	800e028 <__sfvwrite_r+0x288>
 800deda:	4293      	cmp	r3, r2
 800dedc:	dc64      	bgt.n	800dfa8 <__sfvwrite_r+0x208>
 800dede:	69e1      	ldr	r1, [r4, #28]
 800dee0:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800dee4:	463a      	mov	r2, r7
 800dee6:	4640      	mov	r0, r8
 800dee8:	47e0      	blx	ip
 800deea:	f1b0 0b00 	subs.w	fp, r0, #0
 800deee:	ddd2      	ble.n	800de96 <__sfvwrite_r+0xf6>
 800def0:	ebb9 090b 	subs.w	r9, r9, fp
 800def4:	d0ca      	beq.n	800de8c <__sfvwrite_r+0xec>
 800def6:	2001      	movs	r0, #1
 800def8:	f8da 3008 	ldr.w	r3, [sl, #8]
 800defc:	eba3 030b 	sub.w	r3, r3, fp
 800df00:	445f      	add	r7, fp
 800df02:	eba6 060b 	sub.w	r6, r6, fp
 800df06:	f8ca 3008 	str.w	r3, [sl, #8]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	f43f af77 	beq.w	800ddfe <__sfvwrite_r+0x5e>
 800df10:	2e00      	cmp	r6, #0
 800df12:	d1d2      	bne.n	800deba <__sfvwrite_r+0x11a>
 800df14:	686e      	ldr	r6, [r5, #4]
 800df16:	462b      	mov	r3, r5
 800df18:	3508      	adds	r5, #8
 800df1a:	2e00      	cmp	r6, #0
 800df1c:	d0fa      	beq.n	800df14 <__sfvwrite_r+0x174>
 800df1e:	681f      	ldr	r7, [r3, #0]
 800df20:	4632      	mov	r2, r6
 800df22:	210a      	movs	r1, #10
 800df24:	4638      	mov	r0, r7
 800df26:	f7f2 fb0b 	bl	8000540 <memchr>
 800df2a:	2800      	cmp	r0, #0
 800df2c:	f000 809d 	beq.w	800e06a <__sfvwrite_r+0x2ca>
 800df30:	3001      	adds	r0, #1
 800df32:	eba0 0907 	sub.w	r9, r0, r7
 800df36:	e7c1      	b.n	800debc <__sfvwrite_r+0x11c>
 800df38:	6820      	ldr	r0, [r4, #0]
 800df3a:	6923      	ldr	r3, [r4, #16]
 800df3c:	4298      	cmp	r0, r3
 800df3e:	d817      	bhi.n	800df70 <__sfvwrite_r+0x1d0>
 800df40:	6962      	ldr	r2, [r4, #20]
 800df42:	42b2      	cmp	r2, r6
 800df44:	d814      	bhi.n	800df70 <__sfvwrite_r+0x1d0>
 800df46:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800df4a:	42b3      	cmp	r3, r6
 800df4c:	bf28      	it	cs
 800df4e:	4633      	movcs	r3, r6
 800df50:	69e1      	ldr	r1, [r4, #28]
 800df52:	fb93 f3f2 	sdiv	r3, r3, r2
 800df56:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800df5a:	fb02 f303 	mul.w	r3, r2, r3
 800df5e:	4640      	mov	r0, r8
 800df60:	464a      	mov	r2, r9
 800df62:	47e0      	blx	ip
 800df64:	f1b0 0a00 	subs.w	sl, r0, #0
 800df68:	dd95      	ble.n	800de96 <__sfvwrite_r+0xf6>
 800df6a:	eba6 060a 	sub.w	r6, r6, sl
 800df6e:	e779      	b.n	800de64 <__sfvwrite_r+0xc4>
 800df70:	45b3      	cmp	fp, r6
 800df72:	46da      	mov	sl, fp
 800df74:	bf28      	it	cs
 800df76:	46b2      	movcs	sl, r6
 800df78:	4652      	mov	r2, sl
 800df7a:	4649      	mov	r1, r9
 800df7c:	f7fe fb66 	bl	800c64c <memmove>
 800df80:	68a3      	ldr	r3, [r4, #8]
 800df82:	6822      	ldr	r2, [r4, #0]
 800df84:	eba3 030a 	sub.w	r3, r3, sl
 800df88:	4452      	add	r2, sl
 800df8a:	60a3      	str	r3, [r4, #8]
 800df8c:	6022      	str	r2, [r4, #0]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d1eb      	bne.n	800df6a <__sfvwrite_r+0x1ca>
 800df92:	4621      	mov	r1, r4
 800df94:	4640      	mov	r0, r8
 800df96:	f7fe fb2f 	bl	800c5f8 <_fflush_r>
 800df9a:	2800      	cmp	r0, #0
 800df9c:	d0e5      	beq.n	800df6a <__sfvwrite_r+0x1ca>
 800df9e:	e77a      	b.n	800de96 <__sfvwrite_r+0xf6>
 800dfa0:	6820      	ldr	r0, [r4, #0]
 800dfa2:	46b3      	mov	fp, r6
 800dfa4:	4632      	mov	r2, r6
 800dfa6:	e74f      	b.n	800de48 <__sfvwrite_r+0xa8>
 800dfa8:	4639      	mov	r1, r7
 800dfaa:	9201      	str	r2, [sp, #4]
 800dfac:	f7fe fb4e 	bl	800c64c <memmove>
 800dfb0:	9a01      	ldr	r2, [sp, #4]
 800dfb2:	68a3      	ldr	r3, [r4, #8]
 800dfb4:	1a9b      	subs	r3, r3, r2
 800dfb6:	60a3      	str	r3, [r4, #8]
 800dfb8:	6823      	ldr	r3, [r4, #0]
 800dfba:	4413      	add	r3, r2
 800dfbc:	6023      	str	r3, [r4, #0]
 800dfbe:	4693      	mov	fp, r2
 800dfc0:	e796      	b.n	800def0 <__sfvwrite_r+0x150>
 800dfc2:	6823      	ldr	r3, [r4, #0]
 800dfc4:	6921      	ldr	r1, [r4, #16]
 800dfc6:	eba3 0b01 	sub.w	fp, r3, r1
 800dfca:	6963      	ldr	r3, [r4, #20]
 800dfcc:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 800dfd0:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 800dfd4:	f10b 0301 	add.w	r3, fp, #1
 800dfd8:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 800dfdc:	4433      	add	r3, r6
 800dfde:	4553      	cmp	r3, sl
 800dfe0:	4652      	mov	r2, sl
 800dfe2:	bf84      	itt	hi
 800dfe4:	469a      	movhi	sl, r3
 800dfe6:	4652      	movhi	r2, sl
 800dfe8:	0543      	lsls	r3, r0, #21
 800dfea:	d52c      	bpl.n	800e046 <__sfvwrite_r+0x2a6>
 800dfec:	4611      	mov	r1, r2
 800dfee:	4640      	mov	r0, r8
 800dff0:	f7fa fa0e 	bl	8008410 <_malloc_r>
 800dff4:	2800      	cmp	r0, #0
 800dff6:	d03b      	beq.n	800e070 <__sfvwrite_r+0x2d0>
 800dff8:	465a      	mov	r2, fp
 800dffa:	6921      	ldr	r1, [r4, #16]
 800dffc:	9001      	str	r0, [sp, #4]
 800dffe:	f7f2 fa05 	bl	800040c <memcpy>
 800e002:	89a2      	ldrh	r2, [r4, #12]
 800e004:	9b01      	ldr	r3, [sp, #4]
 800e006:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800e00a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e00e:	81a2      	strh	r2, [r4, #12]
 800e010:	eb03 000b 	add.w	r0, r3, fp
 800e014:	6123      	str	r3, [r4, #16]
 800e016:	ebaa 030b 	sub.w	r3, sl, fp
 800e01a:	f8c4 a014 	str.w	sl, [r4, #20]
 800e01e:	60a3      	str	r3, [r4, #8]
 800e020:	6020      	str	r0, [r4, #0]
 800e022:	46b3      	mov	fp, r6
 800e024:	4632      	mov	r2, r6
 800e026:	e70f      	b.n	800de48 <__sfvwrite_r+0xa8>
 800e028:	4639      	mov	r1, r7
 800e02a:	465a      	mov	r2, fp
 800e02c:	f7fe fb0e 	bl	800c64c <memmove>
 800e030:	6823      	ldr	r3, [r4, #0]
 800e032:	445b      	add	r3, fp
 800e034:	6023      	str	r3, [r4, #0]
 800e036:	4621      	mov	r1, r4
 800e038:	4640      	mov	r0, r8
 800e03a:	f7fe fadd 	bl	800c5f8 <_fflush_r>
 800e03e:	2800      	cmp	r0, #0
 800e040:	f43f af56 	beq.w	800def0 <__sfvwrite_r+0x150>
 800e044:	e727      	b.n	800de96 <__sfvwrite_r+0xf6>
 800e046:	4640      	mov	r0, r8
 800e048:	f7fe fbde 	bl	800c808 <_realloc_r>
 800e04c:	4603      	mov	r3, r0
 800e04e:	2800      	cmp	r0, #0
 800e050:	d1de      	bne.n	800e010 <__sfvwrite_r+0x270>
 800e052:	6921      	ldr	r1, [r4, #16]
 800e054:	4640      	mov	r0, r8
 800e056:	f7fd fc4f 	bl	800b8f8 <_free_r>
 800e05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e05e:	220c      	movs	r2, #12
 800e060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e064:	f8c8 2000 	str.w	r2, [r8]
 800e068:	e717      	b.n	800de9a <__sfvwrite_r+0xfa>
 800e06a:	1c72      	adds	r2, r6, #1
 800e06c:	4691      	mov	r9, r2
 800e06e:	e726      	b.n	800debe <__sfvwrite_r+0x11e>
 800e070:	220c      	movs	r2, #12
 800e072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e076:	f8c8 2000 	str.w	r2, [r8]
 800e07a:	e70e      	b.n	800de9a <__sfvwrite_r+0xfa>
 800e07c:	f04f 30ff 	mov.w	r0, #4294967295
 800e080:	e6be      	b.n	800de00 <__sfvwrite_r+0x60>
 800e082:	bf00      	nop
 800e084:	7ffffc00 	.word	0x7ffffc00

0800e088 <__swsetup_r>:
 800e088:	b538      	push	{r3, r4, r5, lr}
 800e08a:	4b31      	ldr	r3, [pc, #196]	; (800e150 <__swsetup_r+0xc8>)
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	4605      	mov	r5, r0
 800e090:	460c      	mov	r4, r1
 800e092:	b113      	cbz	r3, 800e09a <__swsetup_r+0x12>
 800e094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e096:	2a00      	cmp	r2, #0
 800e098:	d04e      	beq.n	800e138 <__swsetup_r+0xb0>
 800e09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e09e:	0718      	lsls	r0, r3, #28
 800e0a0:	b29a      	uxth	r2, r3
 800e0a2:	d51c      	bpl.n	800e0de <__swsetup_r+0x56>
 800e0a4:	6921      	ldr	r1, [r4, #16]
 800e0a6:	b329      	cbz	r1, 800e0f4 <__swsetup_r+0x6c>
 800e0a8:	f012 0001 	ands.w	r0, r2, #1
 800e0ac:	d007      	beq.n	800e0be <__swsetup_r+0x36>
 800e0ae:	2000      	movs	r0, #0
 800e0b0:	60a0      	str	r0, [r4, #8]
 800e0b2:	6960      	ldr	r0, [r4, #20]
 800e0b4:	4240      	negs	r0, r0
 800e0b6:	61a0      	str	r0, [r4, #24]
 800e0b8:	b139      	cbz	r1, 800e0ca <__swsetup_r+0x42>
 800e0ba:	2000      	movs	r0, #0
 800e0bc:	bd38      	pop	{r3, r4, r5, pc}
 800e0be:	0795      	lsls	r5, r2, #30
 800e0c0:	bf58      	it	pl
 800e0c2:	6960      	ldrpl	r0, [r4, #20]
 800e0c4:	60a0      	str	r0, [r4, #8]
 800e0c6:	2900      	cmp	r1, #0
 800e0c8:	d1f7      	bne.n	800e0ba <__swsetup_r+0x32>
 800e0ca:	0612      	lsls	r2, r2, #24
 800e0cc:	bf58      	it	pl
 800e0ce:	4608      	movpl	r0, r1
 800e0d0:	d5f4      	bpl.n	800e0bc <__swsetup_r+0x34>
 800e0d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0d6:	81a3      	strh	r3, [r4, #12]
 800e0d8:	f04f 30ff 	mov.w	r0, #4294967295
 800e0dc:	bd38      	pop	{r3, r4, r5, pc}
 800e0de:	06d1      	lsls	r1, r2, #27
 800e0e0:	d52e      	bpl.n	800e140 <__swsetup_r+0xb8>
 800e0e2:	0752      	lsls	r2, r2, #29
 800e0e4:	d414      	bmi.n	800e110 <__swsetup_r+0x88>
 800e0e6:	6921      	ldr	r1, [r4, #16]
 800e0e8:	f043 0308 	orr.w	r3, r3, #8
 800e0ec:	81a3      	strh	r3, [r4, #12]
 800e0ee:	b29a      	uxth	r2, r3
 800e0f0:	2900      	cmp	r1, #0
 800e0f2:	d1d9      	bne.n	800e0a8 <__swsetup_r+0x20>
 800e0f4:	f402 7020 	and.w	r0, r2, #640	; 0x280
 800e0f8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800e0fc:	d0d4      	beq.n	800e0a8 <__swsetup_r+0x20>
 800e0fe:	4621      	mov	r1, r4
 800e100:	4628      	mov	r0, r5
 800e102:	f000 f8b1 	bl	800e268 <__smakebuf_r>
 800e106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e10a:	6921      	ldr	r1, [r4, #16]
 800e10c:	b29a      	uxth	r2, r3
 800e10e:	e7cb      	b.n	800e0a8 <__swsetup_r+0x20>
 800e110:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e112:	b151      	cbz	r1, 800e12a <__swsetup_r+0xa2>
 800e114:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800e118:	4291      	cmp	r1, r2
 800e11a:	d004      	beq.n	800e126 <__swsetup_r+0x9e>
 800e11c:	4628      	mov	r0, r5
 800e11e:	f7fd fbeb 	bl	800b8f8 <_free_r>
 800e122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e126:	2200      	movs	r2, #0
 800e128:	6322      	str	r2, [r4, #48]	; 0x30
 800e12a:	6921      	ldr	r1, [r4, #16]
 800e12c:	2200      	movs	r2, #0
 800e12e:	e9c4 1200 	strd	r1, r2, [r4]
 800e132:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e136:	e7d7      	b.n	800e0e8 <__swsetup_r+0x60>
 800e138:	4618      	mov	r0, r3
 800e13a:	f7fc fa8d 	bl	800a658 <__sinit>
 800e13e:	e7ac      	b.n	800e09a <__swsetup_r+0x12>
 800e140:	2209      	movs	r2, #9
 800e142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e146:	602a      	str	r2, [r5, #0]
 800e148:	f04f 30ff 	mov.w	r0, #4294967295
 800e14c:	81a3      	strh	r3, [r4, #12]
 800e14e:	bd38      	pop	{r3, r4, r5, pc}
 800e150:	24000120 	.word	0x24000120

0800e154 <__fputwc>:
 800e154:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e158:	b083      	sub	sp, #12
 800e15a:	4607      	mov	r7, r0
 800e15c:	4688      	mov	r8, r1
 800e15e:	4614      	mov	r4, r2
 800e160:	f7fc fb40 	bl	800a7e4 <__locale_mb_cur_max>
 800e164:	2801      	cmp	r0, #1
 800e166:	d103      	bne.n	800e170 <__fputwc+0x1c>
 800e168:	f108 33ff 	add.w	r3, r8, #4294967295
 800e16c:	2bfe      	cmp	r3, #254	; 0xfe
 800e16e:	d937      	bls.n	800e1e0 <__fputwc+0x8c>
 800e170:	f10d 0904 	add.w	r9, sp, #4
 800e174:	4642      	mov	r2, r8
 800e176:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800e17a:	4649      	mov	r1, r9
 800e17c:	4638      	mov	r0, r7
 800e17e:	f7fe f893 	bl	800c2a8 <_wcrtomb_r>
 800e182:	1c42      	adds	r2, r0, #1
 800e184:	4606      	mov	r6, r0
 800e186:	d033      	beq.n	800e1f0 <__fputwc+0x9c>
 800e188:	b328      	cbz	r0, 800e1d6 <__fputwc+0x82>
 800e18a:	f89d c004 	ldrb.w	ip, [sp, #4]
 800e18e:	2500      	movs	r5, #0
 800e190:	e009      	b.n	800e1a6 <__fputwc+0x52>
 800e192:	6823      	ldr	r3, [r4, #0]
 800e194:	1c5a      	adds	r2, r3, #1
 800e196:	6022      	str	r2, [r4, #0]
 800e198:	f883 c000 	strb.w	ip, [r3]
 800e19c:	3501      	adds	r5, #1
 800e19e:	42b5      	cmp	r5, r6
 800e1a0:	d219      	bcs.n	800e1d6 <__fputwc+0x82>
 800e1a2:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 800e1a6:	68a3      	ldr	r3, [r4, #8]
 800e1a8:	3b01      	subs	r3, #1
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	60a3      	str	r3, [r4, #8]
 800e1ae:	daf0      	bge.n	800e192 <__fputwc+0x3e>
 800e1b0:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800e1b4:	4573      	cmp	r3, lr
 800e1b6:	4661      	mov	r1, ip
 800e1b8:	4622      	mov	r2, r4
 800e1ba:	4638      	mov	r0, r7
 800e1bc:	db02      	blt.n	800e1c4 <__fputwc+0x70>
 800e1be:	f1bc 0f0a 	cmp.w	ip, #10
 800e1c2:	d1e6      	bne.n	800e192 <__fputwc+0x3e>
 800e1c4:	f000 f8bc 	bl	800e340 <__swbuf_r>
 800e1c8:	1c43      	adds	r3, r0, #1
 800e1ca:	d1e7      	bne.n	800e19c <__fputwc+0x48>
 800e1cc:	4606      	mov	r6, r0
 800e1ce:	4630      	mov	r0, r6
 800e1d0:	b003      	add	sp, #12
 800e1d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1d6:	4646      	mov	r6, r8
 800e1d8:	4630      	mov	r0, r6
 800e1da:	b003      	add	sp, #12
 800e1dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1e0:	fa5f fc88 	uxtb.w	ip, r8
 800e1e4:	f88d c004 	strb.w	ip, [sp, #4]
 800e1e8:	4606      	mov	r6, r0
 800e1ea:	f10d 0904 	add.w	r9, sp, #4
 800e1ee:	e7ce      	b.n	800e18e <__fputwc+0x3a>
 800e1f0:	89a3      	ldrh	r3, [r4, #12]
 800e1f2:	4630      	mov	r0, r6
 800e1f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1f8:	81a3      	strh	r3, [r4, #12]
 800e1fa:	b003      	add	sp, #12
 800e1fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800e200 <_fputwc_r>:
 800e200:	b530      	push	{r4, r5, lr}
 800e202:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e204:	f013 0f01 	tst.w	r3, #1
 800e208:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800e20c:	4614      	mov	r4, r2
 800e20e:	b083      	sub	sp, #12
 800e210:	4605      	mov	r5, r0
 800e212:	b29a      	uxth	r2, r3
 800e214:	d101      	bne.n	800e21a <_fputwc_r+0x1a>
 800e216:	0598      	lsls	r0, r3, #22
 800e218:	d51c      	bpl.n	800e254 <_fputwc_r+0x54>
 800e21a:	0490      	lsls	r0, r2, #18
 800e21c:	d406      	bmi.n	800e22c <_fputwc_r+0x2c>
 800e21e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e220:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e224:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e228:	81a3      	strh	r3, [r4, #12]
 800e22a:	6662      	str	r2, [r4, #100]	; 0x64
 800e22c:	4622      	mov	r2, r4
 800e22e:	4628      	mov	r0, r5
 800e230:	f7ff ff90 	bl	800e154 <__fputwc>
 800e234:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e236:	07da      	lsls	r2, r3, #31
 800e238:	4605      	mov	r5, r0
 800e23a:	d402      	bmi.n	800e242 <_fputwc_r+0x42>
 800e23c:	89a3      	ldrh	r3, [r4, #12]
 800e23e:	059b      	lsls	r3, r3, #22
 800e240:	d502      	bpl.n	800e248 <_fputwc_r+0x48>
 800e242:	4628      	mov	r0, r5
 800e244:	b003      	add	sp, #12
 800e246:	bd30      	pop	{r4, r5, pc}
 800e248:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e24a:	f7fc fadb 	bl	800a804 <__retarget_lock_release_recursive>
 800e24e:	4628      	mov	r0, r5
 800e250:	b003      	add	sp, #12
 800e252:	bd30      	pop	{r4, r5, pc}
 800e254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e256:	9101      	str	r1, [sp, #4]
 800e258:	f7fc fad2 	bl	800a800 <__retarget_lock_acquire_recursive>
 800e25c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e260:	9901      	ldr	r1, [sp, #4]
 800e262:	b29a      	uxth	r2, r3
 800e264:	e7d9      	b.n	800e21a <_fputwc_r+0x1a>
 800e266:	bf00      	nop

0800e268 <__smakebuf_r>:
 800e268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e26c:	898b      	ldrh	r3, [r1, #12]
 800e26e:	460c      	mov	r4, r1
 800e270:	0799      	lsls	r1, r3, #30
 800e272:	b096      	sub	sp, #88	; 0x58
 800e274:	d508      	bpl.n	800e288 <__smakebuf_r+0x20>
 800e276:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800e27a:	2201      	movs	r2, #1
 800e27c:	e9c4 3204 	strd	r3, r2, [r4, #16]
 800e280:	6023      	str	r3, [r4, #0]
 800e282:	b016      	add	sp, #88	; 0x58
 800e284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e28c:	2900      	cmp	r1, #0
 800e28e:	4606      	mov	r6, r0
 800e290:	db25      	blt.n	800e2de <__smakebuf_r+0x76>
 800e292:	466a      	mov	r2, sp
 800e294:	f7f9 fc0c 	bl	8007ab0 <_fstat_r>
 800e298:	2800      	cmp	r0, #0
 800e29a:	db1f      	blt.n	800e2dc <__smakebuf_r+0x74>
 800e29c:	9d01      	ldr	r5, [sp, #4]
 800e29e:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 800e2a2:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 800e2a6:	fab5 f585 	clz	r5, r5
 800e2aa:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800e2ae:	096d      	lsrs	r5, r5, #5
 800e2b0:	f44f 6700 	mov.w	r7, #2048	; 0x800
 800e2b4:	4641      	mov	r1, r8
 800e2b6:	4630      	mov	r0, r6
 800e2b8:	f7fa f8aa 	bl	8008410 <_malloc_r>
 800e2bc:	b1e0      	cbz	r0, 800e2f8 <__smakebuf_r+0x90>
 800e2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2c2:	f8c4 8014 	str.w	r8, [r4, #20]
 800e2c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2ca:	6020      	str	r0, [r4, #0]
 800e2cc:	6120      	str	r0, [r4, #16]
 800e2ce:	81a3      	strh	r3, [r4, #12]
 800e2d0:	bb35      	cbnz	r5, 800e320 <__smakebuf_r+0xb8>
 800e2d2:	433b      	orrs	r3, r7
 800e2d4:	81a3      	strh	r3, [r4, #12]
 800e2d6:	b016      	add	sp, #88	; 0x58
 800e2d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2dc:	89a3      	ldrh	r3, [r4, #12]
 800e2de:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 800e2e2:	d019      	beq.n	800e318 <__smakebuf_r+0xb0>
 800e2e4:	f04f 0840 	mov.w	r8, #64	; 0x40
 800e2e8:	2500      	movs	r5, #0
 800e2ea:	4641      	mov	r1, r8
 800e2ec:	4630      	mov	r0, r6
 800e2ee:	462f      	mov	r7, r5
 800e2f0:	f7fa f88e 	bl	8008410 <_malloc_r>
 800e2f4:	2800      	cmp	r0, #0
 800e2f6:	d1e2      	bne.n	800e2be <__smakebuf_r+0x56>
 800e2f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2fc:	059a      	lsls	r2, r3, #22
 800e2fe:	d4c0      	bmi.n	800e282 <__smakebuf_r+0x1a>
 800e300:	f023 0303 	bic.w	r3, r3, #3
 800e304:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e308:	f043 0302 	orr.w	r3, r3, #2
 800e30c:	2101      	movs	r1, #1
 800e30e:	e9c4 2104 	strd	r2, r1, [r4, #16]
 800e312:	81a3      	strh	r3, [r4, #12]
 800e314:	6022      	str	r2, [r4, #0]
 800e316:	e7b4      	b.n	800e282 <__smakebuf_r+0x1a>
 800e318:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800e31c:	462f      	mov	r7, r5
 800e31e:	e7c9      	b.n	800e2b4 <__smakebuf_r+0x4c>
 800e320:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e324:	4630      	mov	r0, r6
 800e326:	f7f9 fbd7 	bl	8007ad8 <_isatty_r>
 800e32a:	b910      	cbnz	r0, 800e332 <__smakebuf_r+0xca>
 800e32c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e330:	e7cf      	b.n	800e2d2 <__smakebuf_r+0x6a>
 800e332:	89a3      	ldrh	r3, [r4, #12]
 800e334:	f023 0303 	bic.w	r3, r3, #3
 800e338:	f043 0301 	orr.w	r3, r3, #1
 800e33c:	b21b      	sxth	r3, r3
 800e33e:	e7c8      	b.n	800e2d2 <__smakebuf_r+0x6a>

0800e340 <__swbuf_r>:
 800e340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e342:	460d      	mov	r5, r1
 800e344:	4614      	mov	r4, r2
 800e346:	4606      	mov	r6, r0
 800e348:	b110      	cbz	r0, 800e350 <__swbuf_r+0x10>
 800e34a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d04c      	beq.n	800e3ea <__swbuf_r+0xaa>
 800e350:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e354:	69a3      	ldr	r3, [r4, #24]
 800e356:	60a3      	str	r3, [r4, #8]
 800e358:	0717      	lsls	r7, r2, #28
 800e35a:	b290      	uxth	r0, r2
 800e35c:	d51b      	bpl.n	800e396 <__swbuf_r+0x56>
 800e35e:	6923      	ldr	r3, [r4, #16]
 800e360:	b1cb      	cbz	r3, 800e396 <__swbuf_r+0x56>
 800e362:	b2ed      	uxtb	r5, r5
 800e364:	0481      	lsls	r1, r0, #18
 800e366:	462f      	mov	r7, r5
 800e368:	d522      	bpl.n	800e3b0 <__swbuf_r+0x70>
 800e36a:	6822      	ldr	r2, [r4, #0]
 800e36c:	6961      	ldr	r1, [r4, #20]
 800e36e:	1ad3      	subs	r3, r2, r3
 800e370:	4299      	cmp	r1, r3
 800e372:	dd29      	ble.n	800e3c8 <__swbuf_r+0x88>
 800e374:	3301      	adds	r3, #1
 800e376:	68a1      	ldr	r1, [r4, #8]
 800e378:	3901      	subs	r1, #1
 800e37a:	60a1      	str	r1, [r4, #8]
 800e37c:	1c51      	adds	r1, r2, #1
 800e37e:	6021      	str	r1, [r4, #0]
 800e380:	7015      	strb	r5, [r2, #0]
 800e382:	6962      	ldr	r2, [r4, #20]
 800e384:	429a      	cmp	r2, r3
 800e386:	d027      	beq.n	800e3d8 <__swbuf_r+0x98>
 800e388:	89a3      	ldrh	r3, [r4, #12]
 800e38a:	07db      	lsls	r3, r3, #31
 800e38c:	d501      	bpl.n	800e392 <__swbuf_r+0x52>
 800e38e:	2d0a      	cmp	r5, #10
 800e390:	d022      	beq.n	800e3d8 <__swbuf_r+0x98>
 800e392:	4638      	mov	r0, r7
 800e394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e396:	4621      	mov	r1, r4
 800e398:	4630      	mov	r0, r6
 800e39a:	f7ff fe75 	bl	800e088 <__swsetup_r>
 800e39e:	bb08      	cbnz	r0, 800e3e4 <__swbuf_r+0xa4>
 800e3a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e3a4:	6923      	ldr	r3, [r4, #16]
 800e3a6:	b290      	uxth	r0, r2
 800e3a8:	b2ed      	uxtb	r5, r5
 800e3aa:	0481      	lsls	r1, r0, #18
 800e3ac:	462f      	mov	r7, r5
 800e3ae:	d4dc      	bmi.n	800e36a <__swbuf_r+0x2a>
 800e3b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e3b4:	81a2      	strh	r2, [r4, #12]
 800e3b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e3b8:	6961      	ldr	r1, [r4, #20]
 800e3ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e3be:	6662      	str	r2, [r4, #100]	; 0x64
 800e3c0:	6822      	ldr	r2, [r4, #0]
 800e3c2:	1ad3      	subs	r3, r2, r3
 800e3c4:	4299      	cmp	r1, r3
 800e3c6:	dcd5      	bgt.n	800e374 <__swbuf_r+0x34>
 800e3c8:	4621      	mov	r1, r4
 800e3ca:	4630      	mov	r0, r6
 800e3cc:	f7fe f914 	bl	800c5f8 <_fflush_r>
 800e3d0:	b940      	cbnz	r0, 800e3e4 <__swbuf_r+0xa4>
 800e3d2:	6822      	ldr	r2, [r4, #0]
 800e3d4:	2301      	movs	r3, #1
 800e3d6:	e7ce      	b.n	800e376 <__swbuf_r+0x36>
 800e3d8:	4621      	mov	r1, r4
 800e3da:	4630      	mov	r0, r6
 800e3dc:	f7fe f90c 	bl	800c5f8 <_fflush_r>
 800e3e0:	2800      	cmp	r0, #0
 800e3e2:	d0d6      	beq.n	800e392 <__swbuf_r+0x52>
 800e3e4:	f04f 37ff 	mov.w	r7, #4294967295
 800e3e8:	e7d3      	b.n	800e392 <__swbuf_r+0x52>
 800e3ea:	f7fc f935 	bl	800a658 <__sinit>
 800e3ee:	e7af      	b.n	800e350 <__swbuf_r+0x10>
