EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 13
Title "Y Ddraig Fechan"
Date ""
Rev ""
Comp "Stephen Moody"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4850 1100 1150 2150
U 60BDD808
F0 "Decode Logic" 50
F1 "Decode.sch" 50
F2 "CLOCK_E" I L 4850 2650 50 
F3 "CPU_A[0..15]" I L 4850 1200 50 
F4 "CPU_D[0..7]" B L 4850 1300 50 
F5 "RD~WR" I L 4850 1500 50 
F6 "~RESET" I L 4850 1600 50 
F7 "RESET" I L 4850 1700 50 
F8 "~CS_IRQEN" O R 6000 1700 50 
F9 "~WR" O L 4850 1850 50 
F10 "D[0..7]" B R 6000 1300 50 
F11 "~RD" O L 4850 1950 50 
F12 "~BANKSEL" O R 6000 1550 50 
F13 "~CS_RAM" O R 6000 1900 50 
F14 "~CS_ROM" O R 6000 2000 50 
F15 "~CS_VIA" O R 6000 2100 50 
F16 "~CS_UART" O R 6000 2200 50 
F17 "~VDP_RD" O R 6000 2900 50 
F18 "~VDP_WR" O R 6000 3000 50 
F19 "~CS_SND" O R 6000 2300 50 
F20 "~CS_RTC" O R 6000 2400 50 
F21 "A[0..15]" O R 6000 1200 50 
F22 "~CS_KBD" I R 6000 2500 50 
$EndSheet
$Sheet
S 8650 2250 850  1050
U 60BDDAC0
F0 "Video" 50
F1 "Video.sch" 50
F2 "D[0..7]" B L 8650 2450 50 
F3 "A[0..15]" B L 8650 2350 50 
F4 "~VDP_RD" I L 8650 2750 50 
F5 "~VDP_WR" I L 8650 2850 50 
F6 "~VDP_INT" O L 8650 3050 50 
F7 "GREEN" O R 9500 2650 50 
F8 "RED" O R 9500 2750 50 
F9 "BLUE" O R 9500 2850 50 
F10 "~CSYNC" O R 9500 3050 50 
F11 "~WAIT" O L 8650 3150 50 
F12 "~RESET" I L 8650 2550 50 
$EndSheet
$Sheet
S 8650 3600 850  1150
U 60BDDC0E
F0 "Audio" 50
F1 "Audio.sch" 50
F2 "D[0..7]" B L 8650 3800 50 
F3 "A[0..15]" I L 8650 3700 50 
F4 "~RESET" I L 8650 4200 50 
F5 "AUDIO_R" O R 9500 3900 50 
F6 "AUDIO_L" O R 9500 3800 50 
F7 "~WR" I L 8650 4000 50 
F8 "~RD" I L 8650 4100 50 
F9 "~CS_SND" I L 8650 4400 50 
F10 "~IRQ_SND" O L 8650 4500 50 
F11 "SND_CLK" I L 8650 4600 50 
$EndSheet
$Sheet
S 9900 2550 850  1050
U 619D3C4F
F0 "VideoOut" 50
F1 "VideoOut.sch" 50
F2 "RED" I L 9900 2750 50 
F3 "GREEN" I L 9900 2650 50 
F4 "BLUE" I L 9900 2850 50 
F5 "~CSYNC" I L 9900 3050 50 
F6 "AUDIO_L" I L 9900 3400 50 
F7 "AUDIO_R" I L 9900 3500 50 
$EndSheet
Wire Wire Line
	9900 2650 9500 2650
Wire Wire Line
	9500 2750 9900 2750
Wire Wire Line
	9900 2850 9500 2850
Wire Wire Line
	9500 3050 9900 3050
Wire Wire Line
	9650 3400 9900 3400
Wire Wire Line
	9750 3500 9900 3500
$Sheet
S 4850 3550 1150 1500
U 61449201
F0 "IO" 50
F1 "IO.sch" 50
F2 "A[0..15]" I L 4850 3650 50 
F3 "D[0..7]" B L 4850 3750 50 
F4 "~IRQ_VIA" O L 4850 3950 50 
F5 "~CS_VIA" I L 4850 4150 50 
F6 "~RESET" I L 4850 4250 50 
F7 "CLK_E" I L 4850 4350 50 
F8 "SPI_CLK" O R 6000 4100 50 
F9 "~SPI_SS1" O R 6000 4400 50 
F10 "~SPI_SS2" O R 6000 4500 50 
F11 "SPI_MOSI" O R 6000 4200 50 
F12 "SPI_MISO" I R 6000 4300 50 
F13 "~WR" I L 4850 4500 50 
$EndSheet
$Sheet
S 8650 6050 850  800 
U 6145D500
F0 "Keyboard" 50
F1 "Keyboard.sch" 50
F2 "RESET" I L 8650 6250 50 
F3 "~RD" I L 8650 6550 50 
F4 "~CS_KBD" I L 8650 6650 50 
F5 "D[0..7]" B L 8650 6150 50 
F6 "A[0..15]" I L 8650 6350 50 
$EndSheet
$Sheet
S 1900 2700 900  1200
U 61432D30
F0 "RAM and ROM" 50
F1 "RAMROM.sch" 50
F2 "~RESET" I R 2800 3300 50 
F3 "~BANKSEL" I R 2800 3500 50 
F4 "~RD" I R 2800 3100 50 
F5 "~CS_RAM" I R 2800 3600 50 
F6 "~CS_ROM" I R 2800 3700 50 
F7 "~WR" I R 2800 3200 50 
F8 "A[0..15]" I R 2800 2800 50 
F9 "D[0..7]" B R 2800 2900 50 
$EndSheet
$Sheet
S 4850 5350 1100 1150
U 6162D433
F0 "Interrupts" 50
F1 "Interrupts.sch" 50
F2 "~CS_IRQEN" I L 4850 5950 50 
F3 "~IRQ" O R 5950 6300 50 
F4 "~WR" I L 4850 5650 50 
F5 "D[0..7]" B L 4850 5450 50 
F6 "~RD" I L 4850 5750 50 
F7 "~IRQ0" I R 5950 5500 50 
F8 "~IRQ6" I R 5950 6100 50 
F9 "~IRQ5" I R 5950 6000 50 
F10 "~IRQ4" I R 5950 5900 50 
F11 "~IRQ3" I R 5950 5800 50 
F12 "~IRQ2" I R 5950 5700 50 
F13 "~IRQ1" I R 5950 5600 50 
$EndSheet
$Sheet
S 8650 850  900  1150
U 60BDD923
F0 "Serial Ports" 50
F1 "Serial.sch" 50
F2 "A[0..15]" I L 8650 950 50 
F3 "D[0..7]" I L 8650 1050 50 
F4 "RESET" I L 8650 1550 50 
F5 "~RD" I L 8650 1250 50 
F6 "~WR" I L 8650 1350 50 
F7 "~INT_UART" O L 8650 1850 50 
F8 "~CS_UART" I L 8650 1750 50 
$EndSheet
$Sheet
S 8650 5000 850  850 
U 6149C14C
F0 "Real-time Clock" 50
F1 "RTC.sch" 50
F2 "~CS_RTC" I L 8650 5750 50 
F3 "~WR" I L 8650 5500 50 
F4 "~RD" I L 8650 5400 50 
F5 "~RESET" I L 8650 5600 50 
F6 "D[0..7]" B L 8650 5200 50 
F7 "A[0..15]" I L 8650 5100 50 
$EndSheet
$Sheet
S 1900 850  900  1600
U 60AC674F
F0 "6809 CPU" 50
F1 "CPU.sch" 50
F2 "~RESET" O R 2800 1550 50 
F3 "RESET" O R 2800 1450 50 
F4 "CPU_A[0..15]" O R 2800 950 50 
F5 "CPU_D[0..7]" B R 2800 1050 50 
F6 "RD~WR" O R 2800 1250 50 
F7 "~HALT" I L 1900 2050 50 
F8 "CLOCK_E" O R 2800 1850 50 
F9 "CLOCK_Q" O R 2800 1750 50 
F10 "BS" O L 1900 2150 50 
F11 "BA" O L 1900 2250 50 
$EndSheet
$Sheet
S 1900 4100 900  1900
U 61934030
F0 "Power and Expansion" 50
F1 "PowerExp.sch" 50
F2 "CLOCK_E" I R 2800 5300 50 
F3 "CLOCK_Q" I R 2800 5200 50 
F4 "~HALT" O L 1900 4250 50 
F5 "BS" I L 1900 4350 50 
F6 "BA" I L 1900 4450 50 
F7 "~RESET" I R 2800 4900 50 
F8 "RESET" I R 2800 5000 50 
F9 "~INT_EXP" O R 2800 4800 50 
F10 "~CS_EXP" O R 2800 4700 50 
F11 "D[0..7]" B R 2800 4300 50 
F12 "A[0..15]" I R 2800 4200 50 
F13 "~WR" I R 2800 4400 50 
F14 "~RD" I R 2800 4500 50 
F15 "SPI_CLK" I R 2800 5700 50 
F16 "~SPI_SS1" I R 2800 5500 50 
F17 "~SPI_SS2" I R 2800 5600 50 
F18 "SPI_MOSI" I R 2800 5900 50 
F19 "SPI_MISO" O R 2800 5800 50 
$EndSheet
Wire Wire Line
	9500 3800 9650 3800
Wire Wire Line
	9500 3900 9750 3900
Wire Wire Line
	9650 3800 9650 3400
Wire Wire Line
	9750 3900 9750 3500
$EndSCHEMATC
