Release 14.1 Map P.15xf (nt64)
Xilinx Mapping Report File for Design 'photon'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o photon_map.ncd photon.ngd photon.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jul 25 20:41:31 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                   698 out of  54,576    1%
    Number used as Flip Flops:                 698
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        738 out of  27,288    2%
    Number used as logic:                      661 out of  27,288    2%
      Number using O6 output only:             456
      Number using O5 output only:              29
      Number using O5 and O6:                  176
      Number used as ROM:                        0
    Number used as Memory:                      45 out of   6,408    1%
      Number used as Dual Port RAM:             20
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:           24
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     32
      Number with same-slice register load:     31
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   297 out of   6,822    4%
  Nummber of MUXCYs used:                      140 out of  13,644    1%
  Number of LUT Flip Flop pairs used:          882
    Number with an unused Flip Flop:           274 out of     882   31%
    Number with an unused LUT:                 144 out of     882   16%
    Number of fully used LUT-FF pairs:         464 out of     882   52%
    Number of unique control sets:              58
    Number of slice register sites lost
      to control set restrictions:             233 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     316   22%
    Number of LOCed IOBs:                       72 out of      72  100%
    IOB Flip Flops:                             16

Specific Feature Utilization:
  Number of RAMB16BWERs:                         3 out of     116    2%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                    16
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        16 out of     376    4%
    Number used as IODELAY2s:                   16
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  470 MB
Total REAL time to MAP completion:  50 secs 
Total CPU time to MAP completion:   49 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <dds_logic_fifo_rd_clk> is placed at site <C10>. The
   corresponding BUFG component <dds_logic_fifo_rd_clk_BUFGP/BUFG> is placed at
   site <BUFGMUX_X2Y3>. There is only a select set of IOBs that can use the fast
   path to the Clocker buffer, and they are not being used. You may want to
   analyze why this problem exists and correct it. This is normally an ERROR but
   the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <dds_logic_fifo_rd_clk.PAD> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing
   results. It is recommended that this error condition be corrected in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc6slx45' is a WebPack part.
INFO:LIT:243 - Logical network ok1<29> has no load.
INFO:LIT:395 - The above info message is repeated 38 more times for the
   following (max. 5 shown):
   ok1<28>,
   ok1<26>,
   bnc_in<7>_IBUF,
   bnc_in<6>_IBUF,
   bnc_in<5>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 142 block(s) removed
  14 block(s) optimized away
 141 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "okHI/core0/core0/a0/pc0/interrupt_ack_flop" (FF) removed.
Loadless block "okHI/core0/core0/a0/pc0/k_write_strobe_flop" (SFF) removed.
 The signal "okHI/core0/core0/a0/pc0/k_write_strobe_value" is loadless and has
been removed.
Loadless block "okHI/core0/core0/a0/pc0/read_strobe_flop" (SFF) removed.
 The signal "okHI/core0/core0/a0/pc0/read_strobe_value" is loadless and has been
removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<10>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<9>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<8>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<7>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<6>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<5>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<4>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<3>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<2>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<1>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i<0>" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<9>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<10>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<10>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_10" (FF) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<10>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<8>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<9>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<9>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_9" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<9>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<9>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<7>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<8>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<8>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_8" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<8>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<8>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<6>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<7>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<7>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_7" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<7>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<7>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<5>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<6>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<6>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_6" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<6>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<6>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<4>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<5>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<5>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_5" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<5>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<5>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<3>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<4>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<4>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_4" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<4>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<4>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<2>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<3>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<3>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_3" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<3>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<3>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<1>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<2>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<2>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_2" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<2>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<2>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<0>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<1>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<1>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_1" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<1>" (MUX) removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<1>" is sourceless and has
been removed.
The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<0>" is sourceless and has
been removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_xor<0>" (XOR) removed.
  The signal
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/GND_201_o_GND_201_o_sub_2_OUT<0>" is sourceless and has been removed.
   Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/wr_data_count_i_0" (FF) removed.
 Sourceless block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_cy<0>" (MUX) removed.
The signal "ep40/ep_trigger<15>" is sourceless and has been removed.
The signal "ep40/ep_trigger<14>" is sourceless and has been removed.
The signal "ep40/ep_trigger<13>" is sourceless and has been removed.
The signal "ep40/ep_trigger<12>" is sourceless and has been removed.
The signal "ep40/ep_trigger<11>" is sourceless and has been removed.
The signal "ep40/ep_trigger<10>" is sourceless and has been removed.
The signal "ep40/ep_trigger<9>" is sourceless and has been removed.
The signal "ep40/ep_trigger<8>" is sourceless and has been removed.
The signal "ep40/ep_trigger<5>" is sourceless and has been removed.
The signal "ep40/ep_trigger<4>" is sourceless and has been removed.
The signal "ep40/ep_trigger<3>" is sourceless and has been removed.
The signal "ep40/ep_trigger<2>" is sourceless and has been removed.
The signal "ep40/ep_trigger<1>" is sourceless and has been removed.
The signal "ep40/ep_trigger<0>" is sourceless and has been removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<0>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_0" (SFF) removed.
  The signal "ep40/eptrig<0>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_0" (FF) removed.
    The signal "ep40/trigff0<0>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_0" (FF) removed.
      The signal "ep40/trigff1<0>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_0_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<0>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_0" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_0_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<1>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_1" (SFF) removed.
  The signal "ep40/eptrig<1>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_1" (FF) removed.
    The signal "ep40/trigff0<1>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_1" (FF) removed.
      The signal "ep40/trigff1<1>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_1_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<1>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_1" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_1_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<2>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_2" (SFF) removed.
  The signal "ep40/eptrig<2>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_2" (FF) removed.
    The signal "ep40/trigff0<2>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_2" (FF) removed.
      The signal "ep40/trigff1<2>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_2_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<2>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_2" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_2_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<3>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_3" (SFF) removed.
  The signal "ep40/eptrig<3>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_3" (FF) removed.
    The signal "ep40/trigff0<3>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_3" (FF) removed.
      The signal "ep40/trigff1<3>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_3_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<3>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_3" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_3_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<4>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_4" (SFF) removed.
  The signal "ep40/eptrig<4>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_4" (FF) removed.
    The signal "ep40/trigff0<4>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_4" (FF) removed.
      The signal "ep40/trigff1<4>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_4_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<4>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_4" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_4_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<5>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_5" (SFF) removed.
  The signal "ep40/eptrig<5>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_5" (FF) removed.
    The signal "ep40/trigff0<5>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_5" (FF) removed.
      The signal "ep40/trigff1<5>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_5_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<5>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_5" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_5_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<8>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_8" (SFF) removed.
  The signal "ep40/eptrig<8>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_8" (FF) removed.
    The signal "ep40/trigff0<8>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_8" (FF) removed.
      The signal "ep40/trigff1<8>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_8_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<8>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_8" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_8_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<9>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_9" (SFF) removed.
  The signal "ep40/eptrig<9>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_9" (FF) removed.
    The signal "ep40/trigff0<9>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_9" (FF) removed.
      The signal "ep40/trigff1<9>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_9_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<9>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_9" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_9_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<10>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_10" (SFF) removed.
  The signal "ep40/eptrig<10>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_10" (FF) removed.
    The signal "ep40/trigff0<10>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_10" (FF) removed.
      The signal "ep40/trigff1<10>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_10_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<10>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_10" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_10_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<11>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_11" (SFF) removed.
  The signal "ep40/eptrig<11>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_11" (FF) removed.
    The signal "ep40/trigff0<11>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_11" (FF) removed.
      The signal "ep40/trigff1<11>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_11_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<11>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_11" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_11_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<12>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_12" (SFF) removed.
  The signal "ep40/eptrig<12>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_12" (FF) removed.
    The signal "ep40/trigff0<12>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_12" (FF) removed.
      The signal "ep40/trigff1<12>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_12_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<12>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_12" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_12_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<13>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_13" (SFF) removed.
  The signal "ep40/eptrig<13>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_13" (FF) removed.
    The signal "ep40/trigff0<13>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_13" (FF) removed.
      The signal "ep40/trigff1<13>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_13_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<13>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_13" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_13_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<14>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_14" (SFF) removed.
  The signal "ep40/eptrig<14>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_14" (FF) removed.
    The signal "ep40/trigff0<14>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_14" (FF) removed.
      The signal "ep40/trigff1<14>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_14_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<14>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_14" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_14_xo<0>1" (ROM)
removed.
The signal "ep40/eptrig[15]_ti_datain[15]_xor_11_OUT<15>" is sourceless and has
been removed.
 Sourceless block "ep40/eptrig_15" (SFF) removed.
  The signal "ep40/eptrig<15>" is sourceless and has been removed.
   Sourceless block "ep40/trigff0_15" (FF) removed.
    The signal "ep40/trigff0<15>" is sourceless and has been removed.
     Sourceless block "ep40/trigff1_15" (FF) removed.
      The signal "ep40/trigff1<15>" is sourceless and has been removed.
       Sourceless block "ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_15_xo<0>1" (ROM)
removed.
        The signal "ep40/trigff0[15]_trigff1[15]_xor_3_OUT<15>" is sourceless and has
been removed.
         Sourceless block "ep40/ep_trigger_15" (FF) removed.
   Sourceless block "ep40/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_15_xo<0>1" (ROM)
removed.
The signal "ep81/ep_blockstrobe" is sourceless and has been removed.
The signal "okHI/core0/core0/GND_2_o_host_datain[1]_MUX_727_o" is sourceless and
has been removed.
 Sourceless block "okHI/core0/core0/ti_wireupdate" (SFF) removed.
  The signal "ok1<28>" is sourceless and has been removed.
The signal "okHI/core0/core0/GND_2_o_host_datain[2]_MUX_728_o" is sourceless and
has been removed.
 Sourceless block "okHI/core0/core0/ti_trigupdate" (SFF) removed.
  The signal "ok1<29>" is sourceless and has been removed.
The signal "okHI/core0/core0/state[31]_GND_2_o_Select_96_o" is sourceless and
has been removed.
 Sourceless block "okHI/core0/core0/ti_read" (SFF) removed.
  The signal "ok1<26>" is sourceless and has been removed.
The signal "okHI/core0/core0/a0/pc0/active_interrupt_value" is sourceless and
has been removed.
The signal "okHI/core0/N4" is sourceless and has been removed.
 Sourceless block "okHI/core0/core0/state_state[31]_GND_2_o_Select_96_o" (ROM)
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ok1<30>" is unused and has been removed.
 Unused block "okHI/core0/core0/ti_blockstrobe" (SFF) removed.
The signal "okHI/okCH<8>" is unused and has been removed.
Unused block "ep81/ep_blockstrobe1" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<0>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<10>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<1>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<2>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<3>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<4>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<5>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<6>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<7>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<8>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.g
wdc0.wdc/Msub_GND_201_o_GND_201_o_sub_2_OUT<10:0>_lut<9>" (ROM) removed.
Unused block
"fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block "okHI/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11" (ROM)
removed.
Unused block "okHI/core0/core0/Mmux_GND_2_o_host_datain[2]_MUX_728_o11" (ROM)
removed.
Unused block "okHI/core0/core0/a0/cb0/GND" (ZERO) removed.
Unused block "okHI/core0/core0/a0/cb0/VCC" (ONE) removed.
Unused block "okHI/core0/core0/state_state[31]_GND_2_o_Select_96_o_SW0" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		ep81/XST_GND
GND
		fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		fifo1/XST_GND
VCC 		fifo1/XST_VCC
GND 		okHI/core0/XST_GND
VCC 		okHI/core0/XST_VCC
LUT4 		okHI/core0/core0/Mmux_hi_dataout1111
   optimized to 0
GND 		okHI/core0/core0/a0/cb0/BU2/XST_GND
FD 		okHI/core0/core0/a0/pc0/sync_interrupt_flop
   optimized to 0
FD 		okHI/core0/core0/a0/pc0/sync_sleep_flop
   optimized to 0
FD 		okHI/hi_dataout_reg_5
   optimized to 0
FD 		okHI/core0/core0/a0/pc0/active_interrupt_flop
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| bnc_in<0>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<1>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<2>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<3>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<4>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<5>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<6>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| bnc_in<7>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk1                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| dds_logic_address<0>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_address<1>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_address<2>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<0>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<1>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<2>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<3>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<4>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<5>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<6>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<7>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<8>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<9>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<10>             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<11>             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<12>             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<13>             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<14>             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_data_out<15>             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_fifo_empty               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_fifo_rd_clk              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| dds_logic_fifo_rd_en               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| dds_logic_ram_reset                | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_reset_dds_chip           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_logic_step_to_next_value       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_aa                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_in<0>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<1>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<2>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<3>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<4>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<5>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<6>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<7>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_inout<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<8>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<9>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<10>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<11>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<12>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<13>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<14>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_inout<15>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
| hi_muxsel                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_out<0>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_out<1>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| i2c_scl                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| i2c_sda                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
