{
    "@graph": [
        {
            "@id": "gnd:1099964350",
            "sameAs": "Aamodt, Tor M."
        },
        {
            "@id": "gnd:1160633320",
            "sameAs": "Fung, Wilson Wai Lun"
        },
        {
            "@id": "gnd:116063372X",
            "sameAs": "Rogers, Timothy G."
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A102394457X",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource (142 Seiten)",
            "description": [
                "Erworben aus Studienqualit\u00e4tsmitteln",
                "Campusweiter Zugriff (Universit\u00e4t Hannover) - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots."
            ],
            "identifier": [
                "(doi)10.1007/978-3-031-01759-9",
                "(ppn)102394457X",
                "(isbn13)9781627056182",
                "(firstid)GBV:102394457X",
                "(isbn13)9783031017599"
            ],
            "publisher": "Springer International Publishing",
            "subject": [
                "(classificationName=loc)T385",
                "(classificationName=ddc)621.3815",
                "Computer architecture",
                "Electronic circuits.",
                "Graphics processing units",
                "Computer architecture.",
                "Microprocessors.",
                "(classificationName=linseach:mapping)tec",
                "(classificationName=ddc)006.6869",
                "Electronic books"
            ],
            "title": "General-Purpose Graphics Processor Architecture",
            "abstract": [
                "Intro -- Preface -- Acknowledgments -- Introduction -- The Landscape of Computation Accelerators -- GPU Hardware Basics -- A Brief History of GPUs -- Book Outline -- Programming Model -- Execution Model -- GPU Instruction Set Architectures -- NVIDIA GPU Instruction Set Architectures -- AMD Graphics Core Next Instruction Set Architecture -- The SIMT Core: Instruction and Register Data Flow -- One-Loop Approximation -- SIMT Execution Masking -- SIMT Deadlock and Stackless SIMT Architectures -- Warp Scheduling -- Two-Loop Approximation -- Three-Loop Approximation -- Operand Collector -- Instruction Replay: Handling Structural Hazards -- Research Directions on Branch Divergence -- Warp Compaction -- Intra-Warp Divergent Path Management -- Adding MIMD Capability -- Complexity-Effective Divergence Management -- Research Directions on Scalarization and Affine Execution -- Detection of Uniform or Affine Variables -- Exploiting Uniform or Affine Variables in GPU -- Research Directions on Register File Architecture -- Hierarchical Register File -- Drowsy State Register File -- Register File Virtualization -- Partitioned Register File -- RegLess -- Memory System -- First-Level Memory Structures -- Scratchpad Memory and L1 Data Cache -- L1 Texture Cache -- Unified Texture and Data Cache -- On-Chip Interconnection Network -- Memory Partition Unit -- L2 Cache -- Atomic Operations -- Memory Access Scheduler -- Research Directions for GPU Memory Systems -- Memory Access Scheduling and Interconnection Network Design -- Caching Effectiveness -- Memory Request Prioritization and Cache Bypassing -- Exploiting Inter-Warp Heterogeneity -- Coordinated Cache Bypassing -- Adaptive Cache Management -- Cache Prioritization -- Virtual Memory Page Placement -- Data Placement -- Multi-Chip-Module GPUs -- Crosscutting Research on GPU Computing Architectures",
                "Thread Scheduling -- Research on Assignment of Threadblocks to Cores -- Research on Cycle-by-Cycle Scheduling Decisions -- Research on Scheduling Multiple Kernels -- Fine-Grain Synchronization Aware Scheduling -- Alternative Ways of Expressing Parallelism -- Support for Transactional Memory -- Kilo TM -- Warp TM and Temporal Conflict Detection -- Heterogeneous Systems -- Bibliography -- Authors' Biographies -- Blank Page"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "creator": [
                "gnd:116063372X",
                "gnd:1099964350",
                "gnd:1160633320"
            ],
            "isPartOf": [
                "(collectioncode)ZDB-105-MCS",
                "(collectioncode)ZDB-2-SXSC",
                "(collectioncode)ZDB-105-MCIA",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)BSZ-2-SXSC-syc8",
                "(collectioncode)BSZ-2-SXSC-mc10"
            ],
            "issued": "2018",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "#44",
            "isLike": "doi:10.1007/978-3-031-01759-9",
            "P30128": "Synthesis Lectures on Computer Architecture",
            "P60163": "Cham"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "description": "http://purl.org/dc/elements/1.1/description",
        "license": "http://purl.org/dc/terms/license",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "issued": "http://purl.org/dc/terms/issued",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "abstract": "http://purl.org/dc/terms/abstract",
        "volume": "http://purl.org/ontology/bibo/volume",
        "contributor": "http://purl.org/dc/terms/contributor",
        "title": "http://purl.org/dc/elements/1.1/title",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}