# Reading E:/IntelFPGA/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {E:/ALTERA/Learn FPGA from 0/Project 3 - UART FSM/uart_tx_fsm.v}
