#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Feb 20 23:16:01 2017
# Process ID: 16202
# Current directory: /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1
# Command line: vivado -log NexysVideo_A.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source NexysVideo_A.tcl -notrace
# Log file: /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A.vdi
# Journal file: /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source NexysVideo_A.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'GTP_CLK_N'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GTP_CLK_P'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GTP_CLK_P'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GTP_CLK_P]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'FMC_MGT_CLK_N'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_MGT_CLK_P'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_MGT_CLK_P'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports FMC_MGT_CLK_P]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cpu_resetn'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[00]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[00]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[01]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[01]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[02]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[02]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[03]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[03]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[04]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[04]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[05]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[05]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[06]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[06]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[07]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[07]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[08]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[08]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_n[09]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fmc_la_p[09]'. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1399.891 ; gain = 94.031 ; free physical = 15255 ; free virtual = 51118
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 115dcdaca

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1455e37f7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50650

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1455e37f7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50650

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 164 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1a411ce5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50650

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1a411ce5f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50650

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50650
Ending Logic Optimization Task | Checksum: 1a411ce5f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50650

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a411ce5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1861.516 ; gain = 0.000 ; free physical = 14788 ; free virtual = 50649
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1861.516 ; gain = 555.656 ; free physical = 14788 ; free virtual = 50649
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1885.527 ; gain = 0.000 ; free physical = 14787 ; free virtual = 50649
INFO: [Common 17-1381] The checkpoint '/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.547 ; gain = 0.000 ; free physical = 14786 ; free virtual = 50650
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.547 ; gain = 0.000 ; free physical = 14786 ; free virtual = 50650

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus fmc_la_n are not locked:  'fmc_la_n[9]'  'fmc_la_n[8]'  'fmc_la_n[7]'  'fmc_la_n[6]'  'fmc_la_n[5]'  'fmc_la_n[4]'  'fmc_la_n[3]'  'fmc_la_n[2]'  'fmc_la_n[1]'  'fmc_la_n[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus fmc_la_p are not locked:  'fmc_la_p[9]'  'fmc_la_p[8]'  'fmc_la_p[7]'  'fmc_la_p[6]'  'fmc_la_p[5]'  'fmc_la_p[4]'  'fmc_la_p[3]'  'fmc_la_p[2]'  'fmc_la_p[1]'  'fmc_la_p[0]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9559ce28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.547 ; gain = 0.000 ; free physical = 14781 ; free virtual = 50650

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 16dd3ea3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1961.574 ; gain = 36.027 ; free physical = 14777 ; free virtual = 50649

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 16dd3ea3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1961.574 ; gain = 36.027 ; free physical = 14777 ; free virtual = 50649
Phase 1 Placer Initialization | Checksum: 16dd3ea3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1961.574 ; gain = 36.027 ; free physical = 14762 ; free virtual = 50634

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18b9804b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14746 ; free virtual = 50620

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b9804b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14746 ; free virtual = 50620

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca44cc56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14743 ; free virtual = 50617

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14e6bf6f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14741 ; free virtual = 50615

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14e6bf6f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14741 ; free virtual = 50615

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b108e768

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14738 ; free virtual = 50613

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1996878ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14744 ; free virtual = 50620

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e8233249

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14744 ; free virtual = 50620

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e8233249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14744 ; free virtual = 50620
Phase 3 Detail Placement | Checksum: 1e8233249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14744 ; free virtual = 50620

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.737. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fbec8a7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14750 ; free virtual = 50619
Phase 4.1 Post Commit Optimization | Checksum: fbec8a7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14751 ; free virtual = 50620

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fbec8a7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14750 ; free virtual = 50620

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fbec8a7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14750 ; free virtual = 50620

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 113ece3e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14750 ; free virtual = 50620
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113ece3e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14750 ; free virtual = 50620
Ending Placer Task | Checksum: 106b641ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.602 ; gain = 92.055 ; free physical = 14750 ; free virtual = 50620
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 29 Warnings, 43 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2017.602 ; gain = 0.000 ; free physical = 14749 ; free virtual = 50620
INFO: [Common 17-1381] The checkpoint '/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2017.602 ; gain = 0.000 ; free physical = 14749 ; free virtual = 50620
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2017.602 ; gain = 0.000 ; free physical = 14746 ; free virtual = 50621
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.602 ; gain = 0.000 ; free physical = 14746 ; free virtual = 50621
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_rx_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_clk_n is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_clk_p is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_n[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_n[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_n[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_p[0] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_p[1] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
CRITICAL WARNING: [DRC 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port hdmi_tx_p[2] is Single-Ended but has an IOStandard of TMDS_33 which can only support Differential
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus fmc_la_n[33:0] are not locked:  fmc_la_n[9] fmc_la_n[8] fmc_la_n[7] fmc_la_n[6] fmc_la_n[5] fmc_la_n[4] fmc_la_n[3] fmc_la_n[2] fmc_la_n[1] fmc_la_n[0]
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus fmc_la_p[33:0] are not locked:  fmc_la_p[9] fmc_la_p[8] fmc_la_p[7] fmc_la_p[6] fmc_la_p[5] fmc_la_p[4] fmc_la_p[3] fmc_la_p[2] fmc_la_p[1] fmc_la_p[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Critical Warnings, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da4cf622 ConstDB: 0 ShapeSum: 2c694b8b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ffaddf90

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2159.832 ; gain = 142.230 ; free physical = 14529 ; free virtual = 50406

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ffaddf90

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2159.832 ; gain = 142.230 ; free physical = 14527 ; free virtual = 50405

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ffaddf90

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2159.832 ; gain = 142.230 ; free physical = 14508 ; free virtual = 50388

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ffaddf90

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2159.832 ; gain = 142.230 ; free physical = 14508 ; free virtual = 50387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18d8eef9b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14471 ; free virtual = 50351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.844  | TNS=0.000  | WHS=-0.086 | THS=-2.892 |

Phase 2 Router Initialization | Checksum: 1764457df

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14466 ; free virtual = 50352

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21dd4d79c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14469 ; free virtual = 50350

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 135aacb4e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11ac4aea8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364
Phase 4 Rip-up And Reroute | Checksum: 11ac4aea8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11ac4aea8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11ac4aea8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364
Phase 5 Delay and Skew Optimization | Checksum: 11ac4aea8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1caa5e614

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.433  | TNS=0.000  | WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1caa5e614

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364
Phase 6 Post Hold Fix | Checksum: 1caa5e614

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0118838 %
  Global Horizontal Routing Utilization  = 0.00951752 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f332c295

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f332c295

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1207e36bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.433  | TNS=0.000  | WHS=0.089  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1207e36bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50364
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14482 ; free virtual = 50363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 31 Warnings, 59 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2185.336 ; gain = 167.734 ; free physical = 14481 ; free virtual = 50363
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2185.336 ; gain = 0.000 ; free physical = 14481 ; free virtual = 50364
INFO: [Common 17-1381] The checkpoint '/media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/d/Dropbox/Xilinx/Projects/nexys_uart/nexys_uart.runs/impl_1/NexysVideo_A_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file NexysVideo_A_power_routed.rpt -pb NexysVideo_A_power_summary_routed.pb -rpx NexysVideo_A_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 31 Warnings, 59 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 23:16:57 2017...
