gpasm-1.7.0_beta1 (Jan 22 2015)_divsint.asm       2015-1-22  23:36:58          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:36:58 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divsint.c"
                      00009         list    p=33p78
                      00010         radix dec
                      00011         include "mc33p78.inc"
                      00001 
                      00002 ;mc33p78 header file
                      00003 ;define must write at first row
                      00004 
  000001B0            00005 INDF    EQU     0X01B0       
  000001B0            00006 INDF0   EQU     0X01B0
  000001B1            00007 INDF1   EQU     0X01B1
  000001B2            00008 INDF2   EQU     0X01B2
  000001B3            00009 HIBYTE  EQU     0X01B3
  000001B4            00010 FSR     EQU     0X01B4
  000001B4            00011 FSR0    EQU     0X01B4
  000001B5            00012 FSR1    EQU     0X1B5
  000001B6            00013 PCL     EQU     0X1B6
  000001B7            00014 PFLAG   EQU    0X1B7
  000001B7            00015 STATUS  EQU     0X1B7
  000001B8            00016 MCR     EQU     0X1B8
  000001B9            00017 INDF3   EQU    0X1B9   
  000001BA            00018 INTE    EQU     0X1BA
  000001BB            00019 INTF    EQU     0X1BB
  000001BC            00020 OSCM    EQU     0X1BC
                      00021 ;IOP0    EQU     0X1C0
                      00022 ;OEP0    EQU     0X1C1
                      00023 ;PUP0    EQU     0X1C2
                      00024 ;IOP1    EQU     0X1C4
                      00025 ;OEP1    EQU     0X1C5
                      00026 ;PUP1    EQU     0X1C6
  000001C8            00027 IOP1    EQU     0X1C8
  000001C9            00028 OEP1    EQU     0X1C9
  000001CA            00029 PUP1    EQU     0X1CA
                      00030 
  000001CE            00031 DKWP1    EQU     0X1CE
                      00032 
  000001D0            00033 IOP2    EQU     0X1D0
  000001D1            00034 OEP2    EQU     0X1D1
  000001D2            00035 PUP2    EQU     0X1D2
                      00036 ;T0DATA  EQU     0X1D3
                      00037 ;T1CR    EQU     0X1D4
                      00038 ;T1CNT   EQU     0X1D5
  000001D6            00039 DKWP2   EQU     0X1D6
  000001D7            00040 KBCR    EQU     0X1D7
  000001D8            00041 T0CR    EQU     0X1D8
  000001D9            00042 T0LOADH EQU     0X1D9
  000001DA            00043 T0LOADL  EQU     0X1DA
  000001DB            00044 T0LATFL   EQU     0X1DB
  000001DC            00045 T0LATFH EQU     0X1DC
                      00046 
  000001DD            00047 T0LATRL  EQU     0X1DD
  000001DE            00048 T0LATRH  EQU     0X1DE
                      00049 
  000001E0            00050 T1CR    EQU     0X1E0
  000001E1            00051 T1DATA  EQU     0X1E1
  000001E2            00052 T1LOAD  EQU     0X1E2
                      00053 
  000001E4            00054 OPCR0   EQU     0X1E4
  000001E5            00055 OPCR1   EQU     0X1E5
  000001E6            00056 DKW0    EQU     0X1E6
  000001E7            00057 DKW1    EQU     0X1E7
                      00058 
                      00059 ;pflag bit 
                      00060 #define         Z       PFLAG,2
                      00061 #define         DC      PFLAG,1
                      00062 #define         C       PFLAG,0 
                      00063 
                      00064 ;MCR
                      00065 #define         GIE     MCR,7
                      00066 #DEFINE         TO      MCR,5
                      00067 #DEFINE         PD      MCR,4
                      00068 #DEFINE         MINT11  MCR,3
                      00069 
                      00070 
                      00071 ;INTE
                      00072 #define         KBIE    INTE,7
                      00073 #DEFINE         INT1IE  INTE,3
                      00074 #DEFINE         INT0IE  INTE,2
                      00075 #DEFINE         T1IE    INTE,1
                      00076 #define         T0IE    INTE,0
                      00077 
                      00078 ;INTF
                      00079 #DEFINE         KBIF    INTF,7
                      00080 #DEFINE         T0RF    INTF,6
                      00081 #DEFINE         INT1IF  INTF,3
                      00082 #DEFINE         INT0IF  INTF,2
                      00083 #DEFINE         T1IF    INTF,1
                      00084 #DEFINE         T0IF    INTF,0
                      00085 
                      00086 ;DKW0
                      00087 #DEFINE         DKWE    DKW0,7
                      00088 #DEFINE         IROS    DKW0,6
                      00089 #DEFINE         IROT    DKW0,5         
                      00090 #DEFINE         WSEL0   DKW0,4
                      00091 #DEFINE         WSEL1   DKW0,3
                      00092 #DEFINE         RSEL    DKW0,2
                      00093 #DEFINE         ISEL1   DKW0,1
                      00094 #define         ISEL0   DKW0,0 
                      00095 
                      00096 #define                                 HFEN            OSCM,0
                      00097 #define                                 LFEN            OSCM,1
                      00098 #define                                 CLKS            OSCM,2
                      00099 #define                                 STBH            OSCM,4
                      00100 #DEFINE                                 STBL            OSCM,5
                      00101 
                      00102 ;T0CR
                      00103 #DEFINE         TC0EN   T0CR,7
                      00104 ;#DEFINE  
                      00105 
                      00106 ;T1CR
                      00107 #DEFINE         TC1EN   T1CR,7
                      00108          
                      00109     
                      00110 
                      00111 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divuint
                      00016 
                      00017         extern STK06
                      00018         extern STK05
                      00019         extern STK04
                      00020         extern STK03
                      00021         extern STK02
                      00022         extern STK01
                      00023         extern STK00
                      00024 ;--------------------------------------------------------
                      00025 ; global declarations
                      00026 ;--------------------------------------------------------
                      00027         global  __divsint
                      00028 
                      00029 ;--------------------------------------------------------
                      00030 ; global definitions
                      00031 ;--------------------------------------------------------
                      00032 ;--------------------------------------------------------
                      00033 ; absolute symbol definitions
                      00034 ;--------------------------------------------------------
                      00035 ;--------------------------------------------------------
                      00036 ; compiler-defined variables
                      00037 ;--------------------------------------------------------
                      00038 UDL__divsint_0  udata
0000                  00039 r0x1001 res     1
0000                  00040 r0x1000 res     1
0001                  00041 r0x1003 res     1
0001                  00042 r0x1002 res     1
0002                  00043 r0x1004 res     1
0002                  00044 r0x1005 res     1
0003                  00045 r0x1006 res     1
0003                  00046 r0x1007 res     1
0004                  00047 r0x1008 res     1
0004                  00048 r0x1009 res     1
                      00049 ;--------------------------------------------------------
                      00050 ; initialized data
                      00051 ;--------------------------------------------------------
                      00052 ;--------------------------------------------------------
                      00053 ; overlayable items in internal ram 
                      00054 ;--------------------------------------------------------
                      00055 ;       udata_ovr
                      00056 ;--------------------------------------------------------
                      00057 ; code
                      00058 ;--------------------------------------------------------
                      00059 code__divsint   code
                      00060 ;***
                      00061 ;  pBlock Stats: dbName = C
                      00062 ;***
                      00063 ;entry:  __divsint      ;Function start
                      00064 ; 2 exit points
                      00065 ;has an exit
                      00066 ;functions called:
                      00067 ;   __divuint
                      00068 ;   __divuint
                      00069 ;   __divuint
                      00070 ;   __divuint
                      00071 ;   __divuint
                      00072 ;   __divuint
                      00073 ;   __divuint
                      00074 ;   __divuint
                      00075 ;13 compiler assigned registers:
                      00076 ;   r0x1000
                      00077 ;   STK00
                      00078 ;   r0x1001
                      00079 ;   STK01
                      00080 ;   r0x1002
                      00081 ;   STK02
                      00082 ;   r0x1003
                      00083 ;   r0x1004
                      00084 ;   r0x1005
                      00085 ;   r0x1006
                      00086 ;   r0x1007
                      00087 ;   r0x1008
                      00088 ;   r0x1009
                      00089 ;; Starting pCode block
                      00090 ;;[ICODE] ../libsdcc/_divsint.c:32:  _entry($11) :
                      00091 ;;[ICODE] ../libsdcc/_divsint.c:32:     proc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0000                  00092 __divsint       ;Function start
                      00093 ; 2 exit points
                      00094 ;;[ICODE] ../libsdcc/_divsint.c:32: iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
                      00095 ;       .line   32; "../libsdcc/_divsint.c"     _divsint (int a, int b)
0000   5600           00096         MOVRA   r0x1000
0001   5800           00097         MOVAR   STK00
0002   5600           00098         MOVRA   r0x1001
                      00099 ;;[ICODE] ../libsdcc/_divsint.c:32: iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0003   5800           00100         MOVAR   STK01
0004   5600           00101         MOVRA   r0x1002
0005   5800           00102         MOVAR   STK02
0006   5600           00103         MOVRA   r0x1003
                      00104 ;;[ICODE] ../libsdcc/_divsint.c:34:     iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] < 0x0 {int literal}
                      00105 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00106 ;       .line   34; "../libsdcc/_divsint.c"     if (a < 0) {
0007   C1B7           00107         BSET    STATUS,0
0008   EE00           00108         JBSET   r0x1000,7
0009   D1B7           00109         BCLR    STATUS,0
000A   E1B7           00110         JBSET   STATUS,0
000B   A000           00111         GOTO    _00112_DS_
                      00112 ;;genSkipc:3246: created from rifx:0xbffccf50
                      00113 ;;[ICODE] ../libsdcc/_divsint.c:34:     if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00114 ;;[ICODE] ../libsdcc/_divsint.c:36:     iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00115 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00116 ;       .line   36; "../libsdcc/_divsint.c"     if (b < 0)
000C   C1B7           00117         BSET    STATUS,0
000D   EE00           00118         JBSET   r0x1002,7
000E   D1B7           00119         BCLR    STATUS,0
000F   E1B7           00120         JBSET   STATUS,0
0010   A000           00121         GOTO    _00106_DS_
                      00122 ;;genSkipc:3246: created from rifx:0xbffccf50
                      00123 ;;[ICODE] ../libsdcc/_divsint.c:36:     if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00124 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00125 ;       .line   37; "../libsdcc/_divsint.c"     return _divuint ((unsigned int)-a, (unsigned int)-b);
0011   7000           00126         COMAR   r0x1001
0012   5600           00127         MOVRA   r0x1004
0013   7000           00128         COMAR   r0x1000
0014   5600           00129         MOVRA   r0x1005
0015   6600           00130         INCR    r0x1004
0016   F5B7           00131         JBCLR   STATUS,2
0017   6600           00132         INCR    r0x1005
                      00133 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
0018   5800           00134         MOVAR   r0x1004
0019   5600           00135         MOVRA   r0x1006
001A   5800           00136         MOVAR   r0x1005
001B   5600           00137         MOVRA   r0x1007
                      00138 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
001C   7000           00139         COMAR   r0x1003
001D   5600           00140         MOVRA   r0x1004
001E   7000           00141         COMAR   r0x1002
001F   5600           00142         MOVRA   r0x1005
0020   6600           00143         INCR    r0x1004
0021   F5B7           00144         JBCLR   STATUS,2
0022   6600           00145         INCR    r0x1005
                      00146 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00147 ;;112   MOVAR   r0x1004
                      00148 ;;114   MOVAR   r0x1005
                      00149 ;;[ICODE] ../libsdcc/_divsint.c:37:     send iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00150 ;;[ICODE] ../libsdcc/_divsint.c:37:     send iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00151 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00152 ;;111   MOVAR   r0x1008
0023   5800           00153         MOVAR   r0x1004
0024   5600           00154         MOVRA   r0x1008
0025   5600           00155         MOVRA   STK02
                      00156 ;;113   MOVAR   r0x1009
0026   5800           00157         MOVAR   r0x1005
0027   5600           00158         MOVRA   r0x1009
0028   5600           00159         MOVRA   STK01
0029   5800           00160         MOVAR   r0x1006
002A   5600           00161         MOVRA   STK00
002B   5800           00162         MOVAR   r0x1007
002C   8000           00163         CALL    __divuint
002D   5600           00164         MOVRA   r0x1005
002E   5800           00165         MOVAR   STK00
002F   5600           00166         MOVRA   r0x1004
                      00167 ;;[ICODE] ../libsdcc/_divsint.c:37:     ret iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0030   5800           00168         MOVAR   r0x1004
0031   5600           00169         MOVRA   STK00
0032   5800           00170         MOVAR   r0x1005
0033   A000           00171         GOTO    _00114_DS_
                      00172 ;;[ICODE] ../libsdcc/_divsint.c:37:  _iffalse_0($2) :
                      00173 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
0034                  00174 _00106_DS_
                      00175 ;       .line   39; "../libsdcc/_divsint.c"     return -_divuint ((unsigned int)-a, (unsigned int)b);
0034   7000           00176         COMAR   r0x1001
0035   5600           00177         MOVRA   r0x1004
0036   7000           00178         COMAR   r0x1000
0037   5600           00179         MOVRA   r0x1005
0038   6600           00180         INCR    r0x1004
0039   F5B7           00181         JBCLR   STATUS,2
003A   6600           00182         INCR    r0x1005
                      00183 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
003B   5800           00184         MOVAR   r0x1004
003C   5600           00185         MOVRA   r0x1006
003D   5800           00186         MOVAR   r0x1005
003E   5600           00187         MOVRA   r0x1007
                      00188 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00189 ;;104   MOVAR   r0x1003
                      00190 ;;106   MOVAR   r0x1002
                      00191 ;;[ICODE] ../libsdcc/_divsint.c:39:     send iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00192 ;;[ICODE] ../libsdcc/_divsint.c:39:     send iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00193 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00194 ;;103   MOVAR   r0x1004
003F   5800           00195         MOVAR   r0x1003
0040   5600           00196         MOVRA   r0x1004
0041   5600           00197         MOVRA   STK02
                      00198 ;;105   MOVAR   r0x1005
0042   5800           00199         MOVAR   r0x1002
0043   5600           00200         MOVRA   r0x1005
0044   5600           00201         MOVRA   STK01
0045   5800           00202         MOVAR   r0x1006
0046   5600           00203         MOVRA   STK00
0047   5800           00204         MOVAR   r0x1007
0048   8000           00205         CALL    __divuint
0049   5600           00206         MOVRA   r0x1005
004A   5800           00207         MOVAR   STK00
004B   5600           00208         MOVRA   r0x1004
                      00209 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
004C   7200           00210         COMR    r0x1004
004D   7200           00211         COMR    r0x1005
004E   6600           00212         INCR    r0x1004
004F   F5B7           00213         JBCLR   STATUS,2
0050   6600           00214         INCR    r0x1005
                      00215 ;;[ICODE] ../libsdcc/_divsint.c:39:     ret iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0051   5800           00216         MOVAR   r0x1004
0052   5600           00217         MOVRA   STK00
0053   5800           00218         MOVAR   r0x1005
0054   A000           00219         GOTO    _00114_DS_
                      00220 ;;[ICODE] ../libsdcc/_divsint.c:39:  _iffalse_2($8) :
                      00221 ;;[ICODE] ../libsdcc/_divsint.c:42:     iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00222 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
0055                  00223 _00112_DS_
                      00224 ;       .line   42; "../libsdcc/_divsint.c"     if (b < 0)
0055   C1B7           00225         BSET    STATUS,0
0056   EE00           00226         JBSET   r0x1002,7
0057   D1B7           00227         BCLR    STATUS,0
0058   E1B7           00228         JBSET   STATUS,0
0059   A000           00229         GOTO    _00109_DS_
                      00230 ;;genSkipc:3246: created from rifx:0xbffccf50
                      00231 ;;[ICODE] ../libsdcc/_divsint.c:42:     if iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00232 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00233 ;       .line   43; "../libsdcc/_divsint.c"     return -_divuint ((unsigned int)a, (unsigned int)-b);
005A   5800           00234         MOVAR   r0x1001
005B   5600           00235         MOVRA   r0x1004
005C   5800           00236         MOVAR   r0x1000
005D   5600           00237         MOVRA   r0x1005
                      00238 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
005E   7000           00239         COMAR   r0x1003
005F   5600           00240         MOVRA   r0x1006
0060   7000           00241         COMAR   r0x1002
0061   5600           00242         MOVRA   r0x1007
0062   6600           00243         INCR    r0x1006
0063   F5B7           00244         JBCLR   STATUS,2
0064   6600           00245         INCR    r0x1007
                      00246 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ]
                      00247 ;;108   MOVAR   r0x1006
                      00248 ;;110   MOVAR   r0x1007
                      00249 ;;[ICODE] ../libsdcc/_divsint.c:43:     send iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00250 ;;[ICODE] ../libsdcc/_divsint.c:43:     send iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00251 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00252 ;;107   MOVAR   r0x1008
0065   5800           00253         MOVAR   r0x1006
0066   5600           00254         MOVRA   r0x1008
0067   5600           00255         MOVRA   STK02
                      00256 ;;109   MOVAR   r0x1009
0068   5800           00257         MOVAR   r0x1007
0069   5600           00258         MOVRA   r0x1009
006A   5600           00259         MOVRA   STK01
006B   5800           00260         MOVAR   r0x1004
006C   5600           00261         MOVRA   STK00
006D   5800           00262         MOVAR   r0x1005
006E   8000           00263         CALL    __divuint
006F   5600           00264         MOVRA   r0x1005
0070   5800           00265         MOVAR   STK00
0071   5600           00266         MOVRA   r0x1004
                      00267 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0072   7200           00268         COMR    r0x1004
0073   7200           00269         COMR    r0x1005
0074   6600           00270         INCR    r0x1004
0075   F5B7           00271         JBCLR   STATUS,2
0076   6600           00272         INCR    r0x1005
                      00273 ;;[ICODE] ../libsdcc/_divsint.c:43:     ret iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0077   5800           00274         MOVAR   r0x1004
0078   5600           00275         MOVRA   STK00
0079   5800           00276         MOVAR   r0x1005
007A   A000           00277         GOTO    _00114_DS_
                      00278 ;;[ICODE] ../libsdcc/_divsint.c:43:  _iffalse_1($5) :
                      00279 ;;[ICODE] ../libsdcc/_divsint.c:45:     iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
007B                  00280 _00109_DS_
                      00281 ;       .line   45; "../libsdcc/_divsint.c"     return _divuint ((unsigned int)a, (unsigned int)b);
007B   5800           00282         MOVAR   r0x1001
007C   5600           00283         MOVRA   r0x1004
007D   5800           00284         MOVAR   r0x1000
007E   5600           00285         MOVRA   r0x1005
                      00286 ;;[ICODE] ../libsdcc/_divsint.c:45:     iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00287 ;;100   MOVAR   r0x1003
                      00288 ;;102   MOVAR   r0x1002
                      00289 ;;[ICODE] ../libsdcc/_divsint.c:45:     send iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00290 ;;[ICODE] ../libsdcc/_divsint.c:45:     send iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]{argreg = 1}
                      00291 ;;[ICODE] ../libsdcc/_divsint.c:45:     iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00292 ;;99    MOVAR   r0x1001
007F   5800           00293         MOVAR   r0x1003
0080   5600           00294         MOVRA   r0x1001
0081   5600           00295         MOVRA   STK02
                      00296 ;;101   MOVAR   r0x1000
0082   5800           00297         MOVAR   r0x1002
0083   5600           00298         MOVRA   r0x1000
0084   5600           00299         MOVRA   STK01
0085   5800           00300         MOVAR   r0x1004
0086   5600           00301         MOVRA   STK00
0087   5800           00302         MOVAR   r0x1005
0088   8000           00303         CALL    __divuint
0089   5600           00304         MOVRA   r0x1000
008A   5800           00305         MOVAR   STK00
008B   5600           00306         MOVRA   r0x1001
                      00307 ;;[ICODE] ../libsdcc/_divsint.c:45:     ret iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]
008C   5800           00308         MOVAR   r0x1001
008D   5600           00309         MOVRA   STK00
008E   5800           00310         MOVAR   r0x1000
                      00311 ;;[ICODE] ../libsdcc/_divsint.c:45:  _return($10) :
                      00312 ;;[ICODE] ../libsdcc/_divsint.c:45:     eproc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
008F                  00313 _00114_DS_
008F   000C           00314         RETURN  
                      00315 ; exit point of __divsint
                      00316 
                      00317 
                      00318 ;       code size estimation:
                      00319 ;         144+    0 =   144 instructions (  288 byte)
                      00320 
                      00321         end
gpasm-1.7.0_beta1 (Jan 22 2015)_divsint.asm       2015-1-22  23:36:58          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE                              000001BA
INTF                              000001BB
IOP1                              000001C8
IOP2                              000001D0
KBCR                              000001D7
MCR                               000001B8
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STATUS                            000001B7
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DC
T0LATFL                           000001DB
T0LATRH                           000001DE
T0LATRL                           000001DD
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00106_DS_                        00000034
_00109_DS_                        0000007B
_00112_DS_                        00000055
_00114_DS_                        0000008F
__33P78                           00000001
__divsint                         00000000
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
r0x1009                           00000009
C                                 PFLAG,0
CLKS                              OSCM,2
DC                                PFLAG,1
DKWE                              DKW0,7
GIE                               MCR,7
HFEN                              OSCM,0
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
IROS                              DKW0,6
IROT                              DKW0,5
ISEL0                             DKW0,0
ISEL1                             DKW0,1
KBIE                              INTE,7
KBIF                              INTF,7
LFEN                              OSCM,1
MINT11                            MCR,3
PD                                MCR,4
RSEL                              DKW0,2
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0RF                              INTF,6
T1IE                              INTE,1
T1IF                              INTF,1
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

