{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573568778222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573568778224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 11:26:18 2019 " "Processing started: Tue Nov 12 11:26:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573568778224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1573568778224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1573568778224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1573568779309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1573568779309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavior " "Found design unit 1: triStateBuffer-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800770 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwithtristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regwithtristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWithTriState-Behavior " "Found design unit 1: regWithTriState-Behavior" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800782 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWithTriState " "Found entity 1: regWithTriState" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800792 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-Behavior " "Found design unit 1: regBank-Behavior" {  } { { "regBank.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800804 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineCPU-Behavior " "Found design unit 1: PipelineCPU-Behavior" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800815 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentsforregbank.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentsforregbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentsForRegBank " "Found design unit 1: componentsForRegBank" {  } { { "componentsForRegBank.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/componentsForRegBank.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-Behavior " "Found design unit 1: bancoRegistradores-Behavior" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800849 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573568800849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1573568800849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1573568800914 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readRegister1 PipelineCPU.vhd(17) " "VHDL Signal Declaration warning at PipelineCPU.vhd(17): used implicit default value for signal \"readRegister1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1573568800917 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readRegister2 PipelineCPU.vhd(18) " "VHDL Signal Declaration warning at PipelineCPU.vhd(18): used implicit default value for signal \"readRegister2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1573568800917 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeRegister PipelineCPU.vhd(19) " "VHDL Signal Declaration warning at PipelineCPU.vhd(19): used implicit default value for signal \"writeRegister\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1573568800917 "|PipelineCPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeData PipelineCPU.vhd(20) " "VHDL Signal Declaration warning at PipelineCPU.vhd(20): used implicit default value for signal \"writeData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1573568800917 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readData1 PipelineCPU.vhd(21) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(21): object \"readData1\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1573568800917 "|PipelineCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readData2 PipelineCPU.vhd(22) " "Verilog HDL or VHDL warning at PipelineCPU.vhd(22): object \"readData2\" assigned a value but never read" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1573568800917 "|PipelineCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:reg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:reg\"" {  } { { "PipelineCPU.vhd" "reg" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573568800921 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RoutA bancoRegistradores.vhd(22) " "VHDL Signal Declaration warning at bancoRegistradores.vhd(22): used explicit default value for signal \"RoutA\" because signal was never assigned a value" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1573568800933 "|PipelineCPU|bancoRegistradores:reg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RoutB bancoRegistradores.vhd(23) " "VHDL Signal Declaration warning at bancoRegistradores.vhd(23): used explicit default value for signal \"RoutB\" because signal was never assigned a value" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1573568800933 "|PipelineCPU|bancoRegistradores:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWithTriState bancoRegistradores:reg\|regWithTriState:reg0 " "Elaborating entity \"regWithTriState\" for hierarchy \"bancoRegistradores:reg\|regWithTriState:reg0\"" {  } { { "bancoRegistradores.vhd" "reg0" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573568801088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bancoRegistradores:reg\|regWithTriState:reg0\|registrador:reg " "Elaborating entity \"registrador\" for hierarchy \"bancoRegistradores:reg\|regWithTriState:reg0\|registrador:reg\"" {  } { { "regWithTriState.vhd" "reg" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573568801113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer bancoRegistradores:reg\|regWithTriState:reg0\|triStateBuffer:tri1 " "Elaborating entity \"triStateBuffer\" for hierarchy \"bancoRegistradores:reg\|regWithTriState:reg0\|triStateBuffer:tri1\"" {  } { { "regWithTriState.vhd" "tri1" { Text "C:/Users/18233486/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1573568801142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573568801830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 11:26:41 2019 " "Processing ended: Tue Nov 12 11:26:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573568801830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573568801830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573568801830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1573568801830 ""}
