{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 11:21:04 2019 " "Info: Processing started: Mon Mar 11 11:21:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MusicLab -c MusicLab " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MusicLab -c MusicLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name register register inst inst 304.04 MHz Internal " "Info: Clock \"pin_name\" Internal fmax is restricted to 304.04 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.952 ns + Longest register register " "Info: + Longest register to register delay is 0.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X2_Y4_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.369 ns) 0.952 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.583 ns) + CELL(0.369 ns) = 0.952 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { inst inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 38.76 % ) " "Info: Total cell delay = 0.369 ns ( 38.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.583 ns ( 61.24 % ) " "Info: Total interconnect delay = 0.583 ns ( 61.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { inst inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { inst {} inst {} } { 0.000ns 0.583ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 2.072 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 2.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.574 ns) 2.072 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 61.87 % ) " "Info: Total cell delay = 1.282 ns ( 61.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 38.13 % ) " "Info: Total interconnect delay = 0.790 ns ( 38.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 2.072 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 2.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.574 ns) 2.072 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 61.87 % ) " "Info: Total cell delay = 1.282 ns ( 61.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 38.13 % ) " "Info: Total interconnect delay = 0.790 ns ( 38.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { inst inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { inst {} inst {} } { 0.000ns 0.583ns } { 0.000ns 0.369ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst pin_name pin_name 0.321 ns register " "Info: tsu for register \"inst\" (data pin = \"pin_name\", clock pin = \"pin_name\") is 0.321 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.185 ns + Longest pin register " "Info: + Longest pin to register delay is 2.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.663 ns) 2.185 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.814 ns) + CELL(0.663 ns) = 2.185 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 62.75 % ) " "Info: Total cell delay = 1.371 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 37.25 % ) " "Info: Total interconnect delay = 0.814 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.814ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 2.072 ns - Shortest register " "Info: - Shortest clock path from clock \"pin_name\" to destination register is 2.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.574 ns) 2.072 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 61.87 % ) " "Info: Total cell delay = 1.282 ns ( 61.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 38.13 % ) " "Info: Total interconnect delay = 0.790 ns ( 38.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.814ns } { 0.000ns 0.708ns 0.663ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name speakerA inst 4.873 ns register " "Info: tco from clock \"pin_name\" to destination pin \"speakerA\" through register \"inst\" is 4.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 2.072 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 2.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.574 ns) 2.072 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 61.87 % ) " "Info: Total cell delay = 1.282 ns ( 61.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 38.13 % ) " "Info: Total interconnect delay = 0.790 ns ( 38.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.566 ns + Longest register pin " "Info: + Longest register to pin delay is 2.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X2_Y4_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.125 ns) 0.710 ns inst3 2 COMB LC_X2_Y4_N3 1 " "Info: 2: + IC(0.585 ns) + CELL(0.125 ns) = 0.710 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { inst inst3 } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 112 512 576 160 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(1.454 ns) 2.566 ns speakerA 3 PIN PIN_3 0 " "Info: 3: + IC(0.402 ns) + CELL(1.454 ns) = 2.566 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'speakerA'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { inst3 speakerA } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 128 576 752 144 "speakerA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 61.54 % ) " "Info: Total cell delay = 1.579 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 38.46 % ) " "Info: Total interconnect delay = 0.987 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { inst inst3 speakerA } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.566 ns" { inst {} inst3 {} speakerA {} } { 0.000ns 0.585ns 0.402ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { inst inst3 speakerA } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.566 ns" { inst {} inst3 {} speakerA {} } { 0.000ns 0.585ns 0.402ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "pin_name speakerA 3.839 ns Longest " "Info: Longest tpd from source pin \"pin_name\" to destination pin \"speakerA\" is 3.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.462 ns) 1.983 ns inst3 2 COMB LC_X2_Y4_N3 1 " "Info: 2: + IC(0.813 ns) + CELL(0.462 ns) = 1.983 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { pin_name inst3 } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 112 512 576 160 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(1.454 ns) 3.839 ns speakerA 3 PIN PIN_3 0 " "Info: 3: + IC(0.402 ns) + CELL(1.454 ns) = 3.839 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'speakerA'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { inst3 speakerA } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 128 576 752 144 "speakerA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 68.35 % ) " "Info: Total cell delay = 2.624 ns ( 68.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 31.65 % ) " "Info: Total interconnect delay = 1.215 ns ( 31.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { pin_name inst3 speakerA } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "3.839 ns" { pin_name {} pin_name~combout {} inst3 {} speakerA {} } { 0.000ns 0.000ns 0.813ns 0.402ns } { 0.000ns 0.708ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "inst pin_name pin_name 0.025 ns register " "Info: th for register \"inst\" (data pin = \"pin_name\", clock pin = \"pin_name\") is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 2.072 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to destination register is 2.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.574 ns) 2.072 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.790 ns) + CELL(0.574 ns) = 2.072 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 61.87 % ) " "Info: Total cell delay = 1.282 ns ( 61.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 38.13 % ) " "Info: Total interconnect delay = 0.790 ns ( 38.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.185 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns pin_name 1 CLK PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 4; CLK Node = 'pin_name'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 104 128 296 120 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.663 ns) 2.185 ns inst 2 REG LC_X2_Y4_N2 3 " "Info: 2: + IC(0.814 ns) + CELL(0.663 ns) = 2.185 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { pin_name inst } "NODE_NAME" } } { "MusicLab.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/MusicLab.bdf" { { 88 328 392 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 62.75 % ) " "Info: Total cell delay = 1.371 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 37.25 % ) " "Info: Total interconnect delay = 0.814 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.814ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.072 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.790ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { pin_name inst } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.185 ns" { pin_name {} pin_name~combout {} inst {} } { 0.000ns 0.000ns 0.814ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Allocated 198 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 11:21:05 2019 " "Info: Processing ended: Mon Mar 11 11:21:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
