{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651868796214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651868796214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 15:26:36 2022 " "Processing started: Fri May 06 15:26:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651868796214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868796214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Authenticator -c Authenticator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Authenticator -c Authenticator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868796215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651868796643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651868796643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/playeridrom_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/playeridrom_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlayerIDROM_16 " "Found entity 1: PlayerIDROM_16" {  } { { "../../src/PlayerIDROM_16.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/PlayerIDROM_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651868806516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/passwordrom_24.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/passwordrom_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 PasswordROM_24 " "Found entity 1: PasswordROM_24" {  } { { "../../src/PasswordROM_24.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/PasswordROM_24.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651868806518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PasswordHandler.v(35) " "Verilog HDL information at PasswordHandler.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/PasswordHandler.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/PasswordHandler.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651868806520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/passwordhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/passwordhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 PasswordHandler " "Found entity 1: PasswordHandler" {  } { { "../../src/PasswordHandler.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/PasswordHandler.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651868806521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/idhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/idhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDHandler " "Found entity 1: IDHandler" {  } { { "../../src/IDHandler.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/IDHandler.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651868806522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../../src/ButtonShaper.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/ButtonShaper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651868806524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/authenticator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ece uh/ece courses/ece 5440 - advanced digital design/project/segmentrunner/src/authenticator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authenticator " "Found entity 1: Authenticator" {  } { { "../../src/Authenticator.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/Authenticator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651868806525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Authenticator " "Elaborating entity \"Authenticator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651868806556 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "LoggedOut Authenticator.v(28) " "Verilog HDL Port Connection error at Authenticator.v(28): output or inout port \"LoggedOut\" must be connected to a structural net expression" {  } { { "../../src/Authenticator.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/Authenticator.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1651868806557 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "LoggedIn Authenticator.v(28) " "Verilog HDL Port Connection error at Authenticator.v(28): output or inout port \"LoggedIn\" must be connected to a structural net expression" {  } { { "../../src/Authenticator.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/Authenticator.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1651868806557 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "isGuest_to_GC Authenticator.v(28) " "Verilog HDL Port Connection error at Authenticator.v(28): output or inout port \"isGuest_to_GC\" must be connected to a structural net expression" {  } { { "../../src/Authenticator.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/Authenticator.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1651868806557 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "PlayerAddress_to_GC Authenticator.v(28) " "Verilog HDL Port Connection error at Authenticator.v(28): output or inout port \"PlayerAddress_to_GC\" must be connected to a structural net expression" {  } { { "../../src/Authenticator.v" "" { Text "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/src/Authenticator.v" 28 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1651868806557 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651868806557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/syn/Authenticator/output_files/Authenticator.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/ECE UH/ECE Courses/ECE 5440 - Advanced Digital Design/Project/SegmentRunner/syn/Authenticator/output_files/Authenticator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651868806640 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 06 15:26:46 2022 " "Processing ended: Fri May 06 15:26:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651868806640 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651868806640 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651868806640 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868806640 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651868807281 ""}
