

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Thu Aug 23 18:03:54 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_9 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_9 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_V_read)

ST_1: sext_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %sext_cast = sext i14 %data_V_read_9 to i30

ST_1: mul (6)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i30 21846, %sext_cast

ST_1: tmp_268 (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %data_V_read_9, i32 13)


 <State 2>: 2.94ns
ST_2: mul (6)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i30 21846, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i30 21846, %sext_cast

ST_3: tmp_267 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %tmp_267 = trunc i30 %mul to i29

ST_3: tmp_270 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_270 = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %mul, i32 17, i32 29)


 <State 4>: 1.63ns
ST_4: neg_mul (8)  [1/1] 1.63ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %neg_mul = sub i29 0, %tmp_267

ST_4: tmp_269 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_269 = call i12 @_ssdm_op_PartSelect.i12.i29.i32.i32(i29 %neg_mul, i32 17, i32 28)


 <State 5>: 3.49ns
ST_5: tmp (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp = sext i12 %tmp_269 to i15

ST_5: tmp_s (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_s = sext i13 %tmp_270 to i15

ST_5: p_v (14)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %p_v = select i1 %tmp_268, i15 %tmp, i15 %tmp_s

ST_5: tmp_271 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_271 = trunc i15 %p_v to i13

ST_5: neg_ti (16)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %neg_ti = sub i13 0, %tmp_271

ST_5: tmp_272 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %tmp_272 = trunc i15 %p_v to i13

ST_5: tmp_206 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_206 = select i1 %tmp_268, i13 %neg_ti, i13 %tmp_272

ST_5: r_V (19)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:382 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V = sub i13 1024, %tmp_206

ST_5: tmp_273 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V, i32 12)

ST_5: tmp_274 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_274 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_V, i32 10, i32 12)


 <State 6>: 2.39ns
ST_6: tmp_204 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_204 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %r_V, i3 0)

ST_6: index (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %index = sext i16 %tmp_204 to i32

ST_6: icmp (24)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %icmp = icmp sgt i3 %tmp_274, 0

ST_6: tmp_202 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_202 = zext i32 %index to i64

ST_6: arcsinh_table10_addr (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %arcsinh_table10_addr = getelementptr [8192 x i12]* @arcsinh_table10, i64 0, i64 %tmp_202

ST_6: arcsinh_table10_load (27)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %arcsinh_table10_load = load i12* %arcsinh_table10_addr, align 2


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:379
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: arcsinh_table10_load (27)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %arcsinh_table10_load = load i12* %arcsinh_table10_addr, align 2

ST_7: sel_tmp1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %sel_tmp1 = xor i1 %tmp_273, true

ST_7: sel_tmp2 (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:385 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %sel_tmp = select i1 %sel_tmp2, i12 0, i12 -1545

ST_7: tmp_205 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %tmp_205 = or i1 %sel_tmp2, %tmp_273

ST_7: ssdm_int_V_write_ass (32)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:386 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %ssdm_int_V_write_ass = select i1 %tmp_205, i12 %sel_tmp, i12 %arcsinh_table10_load

ST_7: StgValue_41 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:388
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  ret i12 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arcsinh_table10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_9        (read          ) [ 00000000]
sext_cast            (sext          ) [ 01110000]
tmp_268              (bitselect     ) [ 01111100]
mul                  (mul           ) [ 00000000]
tmp_267              (trunc         ) [ 01001000]
tmp_270              (partselect    ) [ 01001100]
neg_mul              (sub           ) [ 00000000]
tmp_269              (partselect    ) [ 01000100]
tmp                  (sext          ) [ 00000000]
tmp_s                (sext          ) [ 00000000]
p_v                  (select        ) [ 00000000]
tmp_271              (trunc         ) [ 00000000]
neg_ti               (sub           ) [ 00000000]
tmp_272              (trunc         ) [ 00000000]
tmp_206              (select        ) [ 00000000]
r_V                  (sub           ) [ 01000010]
tmp_273              (bitselect     ) [ 01000011]
tmp_274              (partselect    ) [ 01000010]
tmp_204              (bitconcatenate) [ 00000000]
index                (sext          ) [ 00000000]
icmp                 (icmp          ) [ 01000001]
tmp_202              (zext          ) [ 00000000]
arcsinh_table10_addr (getelementptr ) [ 01000001]
StgValue_34          (specpipeline  ) [ 00000000]
arcsinh_table10_load (load          ) [ 00000000]
sel_tmp1             (xor           ) [ 00000000]
sel_tmp2             (and           ) [ 00000000]
sel_tmp              (select        ) [ 00000000]
tmp_205              (or            ) [ 00000000]
ssdm_int_V_write_ass (select        ) [ 00000000]
StgValue_41          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arcsinh_table10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arcsinh_table10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_V_read_9_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="14" slack="0"/>
<pin id="60" dir="0" index="1" bw="14" slack="0"/>
<pin id="61" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_9/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="arcsinh_table10_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arcsinh_table10_addr/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="13" slack="0"/>
<pin id="73" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arcsinh_table10_load/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="0"/>
<pin id="78" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_268_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="14" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_268/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_267_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_267/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_270_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="30" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="6" slack="0"/>
<pin id="96" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_270/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="neg_mul_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="29" slack="1"/>
<pin id="103" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_269_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="29" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="0" index="3" bw="6" slack="0"/>
<pin id="110" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_269/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="1"/>
<pin id="117" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="2"/>
<pin id="120" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_v_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="4"/>
<pin id="123" dir="0" index="1" bw="12" slack="0"/>
<pin id="124" dir="0" index="2" bw="13" slack="0"/>
<pin id="125" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_271_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_271/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="neg_ti_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="13" slack="0"/>
<pin id="135" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_272_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_272/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_206_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="4"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_206/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="13" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_273_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="13" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_273/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_274_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="0" index="3" bw="5" slack="0"/>
<pin id="168" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_274/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_204_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_204/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="index_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_202_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_202/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sel_tmp1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sel_tmp2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sel_tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_205_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="2"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_205/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="ssdm_int_V_write_ass_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="12" slack="0"/>
<pin id="220" dir="0" index="2" bw="12" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/7 "/>
</bind>
</comp>

<comp id="225" class="1007" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="14" slack="0"/>
<pin id="228" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="sext_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="30" slack="1"/>
<pin id="235" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_268_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_268 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_267_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="29" slack="1"/>
<pin id="246" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_267 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_270_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="2"/>
<pin id="251" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_270 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_269_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="1"/>
<pin id="256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_269 "/>
</bind>
</comp>

<comp id="259" class="1005" name="r_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="1"/>
<pin id="261" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_273_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="2"/>
<pin id="266" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_273 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_274_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_274 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="280" class="1005" name="arcsinh_table10_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="1"/>
<pin id="282" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="arcsinh_table10_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="58" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="58" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="100" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="126"><net_src comp="115" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="121" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="149" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="199" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="204" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="71" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="76" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="232"><net_src comp="225" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="236"><net_src comp="76" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="241"><net_src comp="80" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="247"><net_src comp="88" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="252"><net_src comp="91" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="257"><net_src comp="105" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="262"><net_src comp="149" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="267"><net_src comp="155" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="273"><net_src comp="163" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="278"><net_src comp="184" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="283"><net_src comp="64" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: arcsinh : data_V_read | {1 }
	Port: arcsinh : arcsinh_table10 | {6 7 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
		tmp_267 : 1
		tmp_270 : 1
	State 4
		tmp_269 : 1
	State 5
		p_v : 1
		tmp_271 : 2
		neg_ti : 3
		tmp_272 : 2
		tmp_206 : 4
		r_V : 5
		tmp_273 : 6
		tmp_274 : 6
	State 6
		index : 1
		tmp_202 : 2
		arcsinh_table10_addr : 3
		arcsinh_table10_load : 4
	State 7
		StgValue_41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_100       |    0    |    0    |    29   |
|    sub   |        neg_ti_fu_132        |    0    |    0    |    13   |
|          |          r_V_fu_149         |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |          p_v_fu_121         |    0    |    0    |    13   |
|  select  |        tmp_206_fu_142       |    0    |    0    |    13   |
|          |        sel_tmp_fu_204       |    0    |    0    |    12   |
|          | ssdm_int_V_write_ass_fu_217 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         icmp_fu_184         |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_194       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_199       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_205_fu_212       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_225         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_9_read_fu_58  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_76       |    0    |    0    |    0    |
|   sext   |          tmp_fu_115         |    0    |    0    |    0    |
|          |         tmp_s_fu_118        |    0    |    0    |    0    |
|          |         index_fu_180        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_268_fu_80        |    0    |    0    |    0    |
|          |        tmp_273_fu_155       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_267_fu_88        |    0    |    0    |    0    |
|   trunc  |        tmp_271_fu_128       |    0    |    0    |    0    |
|          |        tmp_272_fu_138       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_270_fu_91        |    0    |    0    |    0    |
|partselect|        tmp_269_fu_105       |    0    |    0    |    0    |
|          |        tmp_274_fu_163       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_204_fu_173       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        tmp_202_fu_189       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   110   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arcsinh_table10_addr_reg_280|   13   |
|        icmp_reg_275        |    1   |
|         r_V_reg_259        |   13   |
|      sext_cast_reg_233     |   30   |
|       tmp_267_reg_244      |   29   |
|       tmp_268_reg_238      |    1   |
|       tmp_269_reg_254      |   12   |
|       tmp_270_reg_249      |   13   |
|       tmp_273_reg_264      |    1   |
|       tmp_274_reg_270      |    3   |
+----------------------------+--------+
|            Total           |   116  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  13  |   26   ||    13   |
|    grp_fu_225    |  p1  |   2  |  14  |   28   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||  1.784  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   116  |   137  |
+-----------+--------+--------+--------+--------+
