---
title: "SIMDå‘½ä»¤æ¯”è¼ƒ"
emoji: "ğŸ”–"
type: "tech" # tech: æŠ€è¡“è¨˜äº‹ / idea: ã‚¢ã‚¤ãƒ‡ã‚¢
topics: ["simd"]
published: true
---

# æ¯”è¼ƒé …ç›®

* æŒã£ã¦ã„ã‚‹æ¼”ç®—
    * [x] å››å‰‡æ¼”ç®—
    * [x] sqrt, abs, FMA
    * [x] ãƒ“ãƒƒãƒˆæ¼”ç®—
    * [ ] å¤‰æ›
    * [x] æ¯”è¼ƒæ¼”ç®—
    * [x] é¸æŠ
    * [x] gather, scatter
* ãƒã‚¹ã‚¯é–¢é€£
* å¯¾å¿œã™ã‚‹ãƒ‡ãƒ¼ã‚¿å‹

# x86ç³» (SSE/AVX/AVX-512)

ã¨ã‚Šã‚ãˆãš128ãƒ“ãƒƒãƒˆå¹…ã®ã‚„ã¤ã€‚

## æµ®å‹•å°æ•°ç‚¹æ•°

TODO: bfloat16 (AVX-512)

| æ¼”ç®— | float16 | float32 | float64 |
|-|-|-|-|
| è¶³ã—ç®— | `vaddph` (AVX512FP16+VL OR AVX10.1) | `addps` (SSE) | `addpd` (SSE2) |
| å¼•ãç®— | `vsubph` (AVX512FP16+VL OR AVX10.1) | `subps` (SSE) | `subpd` (SSE2) |
| æ›ã‘ç®— | `vmulph` (AVX512FP16+VL OR AVX10.1) | `mulps` (SSE) | `mulpd` (SSE2) |
| å‰²ã‚Šç®— | `vdivph` (AVX512FP16+VL OR AVX10.1) | `divps` (SSE) | `divpd` (SSE2) |
| sqrt | `vsqrtph` (AVX512FP16+VL OR AVX10.1) | `sqrtps` (SSE) | `sqrtpd` (SSE2) |
| çµ¶å¯¾å€¤ | ãƒ“ãƒƒãƒˆæ¼”ç®— | ãƒ“ãƒƒãƒˆæ¼”ç®—ï¼š`andps` (SSE) | ãƒ“ãƒƒãƒˆæ¼”ç®—ï¼š`andpd` (SSE2) |
| ç¬¦å·åè»¢ | ãƒ“ãƒƒãƒˆæ¼”ç®— | ãƒ“ãƒƒãƒˆæ¼”ç®—ï¼š`xorps` (SSE) | ãƒ“ãƒƒãƒˆæ¼”ç®—ï¼š`xorpd` (SSE2) |
| FMA | `vfmadd{132,213,231}ph` (AVX512FP16+VL OR AVX10.1) | `vfmadd{132,213,231}ps` (FMA) | `vfmadd{132,213,231}pd` (FMA) |
| ä¸¸ã‚[^rounding] | | `roundps` (SSE4.1) | `roundpd` (SSE4.1) |
| min (`x < y ? x : y`) | `vminph` (AVX512FP16+VL OR AVX10.1) | `minps` (SSE) | `minpd` (SSE2) |
| max (`x > y ? x : y`) | `vmaxph` (AVX512FP16+VL OR AVX10.1) | `maxps` (SSE) | `maxpd` (SSE2) |
| =, \<, â‰¤, unord, â‰ , not \<, not â‰¤, ord | `vcmpph` (AVX512FP16+VL OR AVX10.1) | `cmpps` (SSE) | `cmppd` (SSE2) |
| gatherï¼ˆ32ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | `vgatherdps` (AVX2) | `vgatherdpd` (AVX2) |
| gatherï¼ˆ64ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | `vgatherqps` (AVX2) | `vgatherqpd` (AVX2) |
| scatterï¼ˆ32ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | `vscatterdps` (AVX512F+VL) | `vscatterdpd` (AVX512F+VL) |
| scatterï¼ˆ64ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | `vscatterdqs` (AVX512F+VL) | `vscatterqpd` (AVX512F+VL) |

[^rounding]: ä¸¸ã‚ã¯ceil, floor, roundeven, trunc, nearbyintã®5é€šã‚Šã€ä¾‹å¤–ã¯æœ‰ç„¡ã‚’é¸ã¹ã‚‹ã€‚

## æ•´æ•°

| æ¼”ç®— | int8 | int16 | int32 | int64 |
|-|-|-|-|-|
| è¶³ã—ç®— | `paddb` (SSE2) | `paddw` (SSE2) | `paddd` (SSE2) | `paddq` (SSE2) |
| å¼•ãç®— | `psubb` (SSE2) | `psubw` (SSE2) | `psubd` (SSE2) | `psubq` (SSE2) |
| æ›ã‘ç®—ï¼ˆä¸‹ä½ãƒ“ãƒƒãƒˆï¼‰ | â€» | `pmullw` (SSE2) | `pmulld` (SSE4.1) â€» | `vpmullq` (AVX512DQ+VL) â€» |
| è¶³ã—ç®—ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `paddsb` (SSE2) | `paddsw` (SSE2) | | |
| å¼•ãç®—ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `psubsb` (SSE2) | `psubsw` (SSE2) | | |
| è¶³ã—ç®—ï¼ˆé£½å’Œã€ç¬¦å·ãªã—ï¼‰ | `paddusb` (SSE2) | `paddusw` (SSE2) | | |
| å¼•ãç®—ï¼ˆé£½å’Œã€ç¬¦å·ãªã—ï¼‰ | `psubusb` (SSE2) | `psubusw` (SSE2) | | |
| çµ¶å¯¾å€¤ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `pabsb` (SSSE3) | `pabsw` (SSSE3) | `pabsd` (SSSE3) | `vpabsq` (AVX512F+VL OR AVX10.1) |
| minï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `pminsb` (SSE4.1) | `pminsw` (SSE2) | `pminsd` (SSE4.1) | `vpminsq` (AVX512F+VL OR AVX10.1) |
| minï¼ˆç¬¦å·ãªã—ï¼‰ | `pminub` (SSE2) | `pminuw` (SSE4.1) | `pminud` (SSE4.1) | `vpminuq` (AVX512F+VL OR AVX10.1) |
| maxï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `pmaxsb` (SSE4.1) | `pmaxsw` (SSE2) | `pmaxsd` (SSE4.1) | `vpmaxsq` (AVX512F+VL OR AVX10.1) |
| maxï¼ˆç¬¦å·ãªã—ï¼‰ | `pmaxub` (SSE2) | `pmaxuw` (SSE4.1) | `pmaxud` (SSE4.1) | `vpmaxuq` (AVX512F+VL OR AVX10.1) |
| bitwise not | | | | |
| bitwise and | `pand` (SSE2) | â† | â† | â† |
| bitwise or | `por` (SSE2) | â† | â† | â† |
| bitwise xor | `pxor` (SSE2) | â† | â† | â† |
| bitwise andnot | `pandn` (SSE2) | â† | â† | â† |
| left shift by scalar | | `psllw` (SSE2) | `pslld` (SSE2) | `psllq` (SSE2) |
| arithmetic right shift by scalar | | `psraw` (SSE2) | `psrad` (SSE2) | `vpsraq` (AVX512F+VL OR AVX10.1) |
| logical right shift by scalar | | `psrlw` (SSE2) | `psrld` (SSE2) | `psrlq` (SSE2) |
| left shift by vector | | `vpsllvw` (AVX512BW+VL OR AVX10.1) | `vpsllvd` (AVX2) | `vpsllvq` (AVX2) |
| arithmetic right shift by vector | | `vpsravw` (AVX512BW+VL OR AVX10.1) | `vpsravd` (AVX2) | `vpsravq` (AVX512F+VL OR AVX10.1) |
| logical right shift by vector | | `vpsrlvw` (AVX512BW+VL OR AVX10.1) | `vpsrlvd` (AVX2) | `vpsrlvq` (AVX2) |
| = | `pcmpeqb` (SSE2) | `pcmpeqw` (SSE2) | `pcmdeqd` (SSE2) | `pcmdeqq` (SSE4.1) |
| \>ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `pcmpgtb` (SSE2) | `pcmpgtw` (SSE2) | `pcmpgtd` (SSE2) | `pcmpgtq` (SSE4.2) |
| gatherï¼ˆ32ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | | `vpgatherdd` (AVX2) | `vpgatherdq` (AVX2) |
| gatherï¼ˆ64ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | | `vpgatherqd` (AVX2) | `vpgatherqq` (AVX2) |
| scatterï¼ˆ32ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | | `vpscatterdd` (AVX512F+VL) | `vpscatterdq` (AVX512F+VL) |
| scatterï¼ˆ64ãƒ“ãƒƒãƒˆã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ï¼‰ | | | `vpscatterqd` (AVX512F+VL) | `vpscatterqq` (AVX512F+VL) |

â€»SSE2ã§æ•´æ•°ä¹—ç®—ã‚’ã‚„ã‚‹å ´åˆï¼š

* 8ãƒ“ãƒƒãƒˆï¼š16ãƒ“ãƒƒãƒˆæ•´æ•°ãƒ™ã‚¯ãƒˆãƒ«2ã¤ã«åˆ†ã‘ã¦ `pmullw` ã‚’2å›å®Ÿè¡Œã™ã‚‹ã€‚
* 32ãƒ“ãƒƒãƒˆï¼š`pmuludq`ï¼ˆ32ãƒ“ãƒƒãƒˆÃ—32ãƒ“ãƒƒãƒˆâ†’64ãƒ“ãƒƒãƒˆï¼‰ã‚’2å›é©ç”¨ã™ã‚‹ã€‚
* 64ãƒ“ãƒƒãƒˆï¼š`pmuludq` ã‚’3å›é©ç”¨ã™ã‚‹ã€‚

## ãƒ“ãƒƒãƒˆãƒã‚¹ã‚¯

| æ¼”ç®— | 8ãƒ“ãƒƒãƒˆ | 16ãƒ“ãƒƒãƒˆ | 32ãƒ“ãƒƒãƒˆ | 64ãƒ“ãƒƒãƒˆ |
|-|-|-|-|-|
| å¯†ãªãƒ“ãƒƒãƒˆåˆ—ã¸ã®å¤‰æ› | `pmovmskb` (SSE2) | | `movmskps` (SSE) | `movmskpd` (SSE2) |
| é¸æŠï¼ˆãƒã‚¹ã‚¯ã®å„è¦ç´ ã®MSBã®ã¿ã‚’ä½¿ç”¨ï¼‰ | `pblendvb` (SSE4.1) | | `blendvps` (SSE4.1) | `blendvpd` (SSE4.1) |

trueã®è¦ç´ ã®å…¨ã¦ã®ãƒ“ãƒƒãƒˆãŒç«‹ã£ãŸãƒã‚¹ã‚¯ã§ã‚ã‚Œã° `pblendvb` ã«ã‚ˆã£ã¦ä»–ã®å¹…ã®é¸æŠã‚‚ã§ãã‚‹ã€‚

é¸æŠã¯ `andp{s,d}`/`pand`, `andnp{s,d}`/`pandn`, `orp{s,d}`/`por`, `xorp{s,d}`/`pxor` ãªã©ã®è«–ç†å‘½ä»¤ã§ã‚‚ã§ããã†ï¼ˆé€Ÿåº¦ã¯ã¨ã‚‚ã‹ãï¼‰ã€‚

# Arm64 (ASIMD)

gather / scatterã¯ASIMDã«ã¯ãªãã€SVEã«ã‚ã‚‹ã‚ˆã†ã ã€‚

## æµ®å‹•å°æ•°ç‚¹æ•°

TODO: bfloat16

| æ¼”ç®— | float16 | float32 | float64 |
|-|-|-|-|
| è¶³ã—ç®— | `fadd` (FEAT_FP16) | `fadd` | `fadd` |
| å¼•ãç®— | `fsub` (FEAT_FP16) | `fsub` | `fsub` |
| æ›ã‘ç®— | `fmul` (FEAT_FP16) | `fmul` | `fmul` |
| å‰²ã‚Šç®— | `fdiv` (FEAT_FP16) | `fdiv` | `fdiv` |
| sqrt | `fsqrt` (FEAT_FP16) | `fsqrt` | `fsqrt` |
| çµ¶å¯¾å€¤ | `fabs` (FEAT_FP16) | `fabs` | `fabs` |
| ç¬¦å·åè»¢ | `fneg` (FEAT_FP16) | `fneg` | `fneg` |
| FMA | `fmla` (FEAT_FP16) | `fmla` | `fmla` |
| ä¸¸ã‚[^rounding-neon] | `frint{a,i,m,n,p,x,z}` (FEAT_FP16) | `frint{a,i,m,n,p,x,z}` | `frint{a,i,m,n,p,x,z}` |
| minï¼ˆNaNä¼æ’­ï¼‰ | `fmin` (FEAT_FP16) | `fmin` | `fmin` |
| maxï¼ˆNaNä¼æ’­ï¼‰ | `fmax` (FEAT_FP16) | `fmax` | `fmax` |
| minï¼ˆNaNç„¡è¦–ï¼‰ | `fminnm` (FEAT_FP16) | `fminnm` | `fminnm` |
| maxï¼ˆNaNç„¡è¦–ï¼‰ | `fmaxnm` (FEAT_FP16) | `fmaxnm` | `fmaxnm` |
| = | `fcmeq` (FEAT_FP16) | `fcmeq` | `fcmeq` |
| \> | `fcmgt` (FEAT_FP16) | `fcmgt` | `fcmgt` |
| â‰¥ | `fcmge` (FEAT_FP16) | `fcmge` | `fcmge` |

[^rounding-neon]: `frinta` ã¯to nearest, ties to awayã€`frinti` ã¯ç¾åœ¨ã®ä¸¸ã‚ãƒ¢ãƒ¼ãƒ‰ã‚’ä½¿ç”¨ï¼ˆã€Œä¸æ­£ç¢ºã€ä¾‹å¤–ãªã—ï¼‰ã€`frintm` ã¯è² ã®ç„¡é™å¤§æ–¹å‘ï¼ˆfloorï¼‰ã€`frintn` ã¯to nearest, ties to evenã€`frintp` ã¯æ­£ã®ç„¡é™å¤§æ–¹å‘ï¼ˆceilï¼‰ã€`frintx` ã¯ç¾åœ¨ã®ä¸¸ã‚ãƒ¢ãƒ¼ãƒ‰ã‚’ä½¿ç”¨ï¼ˆã€Œä¸æ­£ç¢ºã€ä¾‹å¤–ã‚ã‚Šï¼‰ã€`frintz` ã¯0æ–¹å‘ï¼ˆtruncï¼‰ã€‚

## æ•´æ•°

| æ¼”ç®— | int8 | int16 | int32 | int64 |
|-|-|-|-|-|
| è¶³ã—ç®— | `add` | `add` | `add` | `add` |
| å¼•ãç®— | `sub` | `sub` | `sub` | `sub` |
| æ›ã‘ç®— | `mul` | `mul` | `mul` | |
| ç¬¦å·åè»¢ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `neg` | `neg` | `neg` | `neg` |
| çµ¶å¯¾å€¤ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `abs` | `abs` | `abs` | `abs` |
| è¶³ã—ç®—ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `sqadd` | `sqadd` | `sqadd` | `sqadd` |
| å¼•ãç®—ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `sqsub` | `sqsub` | `sqsub` | `sqsub` |
| çµ¶å¯¾å€¤ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `sqabs` | `sqabs` | `sqabs` | `sqabs` |
| ç¬¦å·åè»¢ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `sqneg` | `sqneg` | `sqneg` | `sqneg` |
| è¶³ã—ç®—ï¼ˆé£½å’Œã€ç¬¦å·ãªã—ï¼‰ | `uqadd` | `uqadd` | `uqadd` | `uqadd` |
| å¼•ãç®—ï¼ˆé£½å’Œã€ç¬¦å·ãªã—ï¼‰ | `uqsub` | `uqsub` | `uqsub` | `uqsub` |
| minï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `smin` | `smin` | `smin` | |
| minï¼ˆç¬¦å·ãªã—ï¼‰ | `umin` | `umin` | `umin` | |
| maxï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `smax` | `smax` | `smax` | |
| maxï¼ˆç¬¦å·ãªã—ï¼‰ | `umax` | `umax` | `umax` | |
| bitwise not | `not` | â† | â† | â† |
| bitwise and | `and` | â† | â† | â† |
| bitwise or | `orr` | â† | â† | â† |
| bitwise xor | `eor` | â† | â† | â† |
| bitwise ornot | `orn` | â† | â† | â† |
| bitwise andnot | `bic` | â† | â† | â† |
| left shift by immediate | `shl` | `shl` | `shl` | `shl` |
| signed right shift by immediate | `sshr` | `sshr` | `sshr` | `sshr` |
| unsigned right shift by immediate | `ushr` | `ushr` | `ushr` | `ushr` |
| signed left shift by vector | `sshl` | `sshl` | `sshl` | `sshl` |
| signed right shift by vector | `sshr` | `sshr` | `sshr` | `sshr` |
| unsigned left shift by vector | `ushl` | `ushl` | `ushl` | `ushl` |
| unsigned right shift by vector | `ushr` | `ushr` | `ushr` | `ushr` |
| = | `cmeq` | `cmeq` | `cmeq` | `cmeq` |
| \>ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `cmgt` | `cmgt` | `cmgt` | `cmgt` |
| \>ï¼ˆç¬¦å·ãªã—ï¼‰ | `cmhi` | `cmhi` | `cmhi` | `cmhi` |
| â‰¥ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `cmge` | `cmge` | `cmge` | `cmge` |
| â‰¥ï¼ˆç¬¦å·ãªã—ï¼‰ | `cmhs` | `cmhs` | `cmhs` | `cmhs` |

ãƒ“ãƒƒãƒˆã‚·ãƒ•ãƒˆã®é‡ï¼ˆå¤‰æ•°ï¼‰ã¯è² ã®å€¤ã‚‚å–ã‚Œã¦ã€ãã®å ´åˆã¯é€†æ–¹å‘ã¸ã®ã‚·ãƒ•ãƒˆã¨ãªã‚‹ã€‚

## ãƒ“ãƒƒãƒˆãƒã‚¹ã‚¯

ãƒ“ãƒƒãƒˆãƒã‚¹ã‚¯ã«ã‚ˆã‚‹é¸æŠï¼š`bsl` (bitwise select), `bit` (bitwise insert if true), `bif` (bitwise insert if false)

# WebAssembly

[simd/SIMD.md at main Â· WebAssembly/simd Â· GitHub](https://github.com/WebAssembly/simd/blob/main/proposals/simd/SIMD.md)

## æµ®å‹•å°æ•°ç‚¹æ•°

| æ¼”ç®— | float32 | float64 |
|-|-|-|
| è¶³ã—ç®— | `f32x4.add` | `f64x2.add` |
| å¼•ãç®— | `f32x4.sub` | `f64x2.sub` |
| æ›ã‘ç®— | `f32x4.mul` | `f64x2.mul` |
| å‰²ã‚Šç®— | `f32x4.div` | `f64x2.div` |
| sqrt | `f32x4.sqrt` | `f64x2.sqrt` |
| çµ¶å¯¾å€¤ | `f32x4.abs` | `f64x2.abs` |
| ç¬¦å·åè»¢ | `f32x4.neg` | `f64x2.neg` |
| FMA | | |
| ä¸¸ã‚[^rounding-wasm] | `f32x4.{ceil,floor,trunc,nearest}` | `f64x2.{ceil,floor,trunc,nearest}` |
| minï¼ˆNaNä¼æ’­ï¼‰ | `f32x4.min` | `f64x2.min` |
| maxï¼ˆNaNä¼æ’­ï¼‰ | `f32x4.max` | `f64x2.max` |
| min (`x < y ? x : y`) | `f32x4.pmin` | `f64x2.pmin` |
| max (`x > y ? x : y`) | `f32x4.pmax` | `f64x2.pmin` |
| = | `f32x4.eq` | `f64x2.eq` |
| â‰  | `f32x4.ne` | `f64x2.ne` |
| \< | `f32x4.lt` | `f64x2.lt` |
| â‰¤ | `f32x4.le` | `f64x2.le` |
| \> | `f32x4.gt` | `f64x2.gt` |
| â‰¥ | `f32x4.ge` | `f64x2.ge` |

[^rounding-wasm]: nearestã¯ties to even

## æ•´æ•°

| æ¼”ç®— | int8 | int16 | int32 | int64 |
|-|-|-|-|-|
| è¶³ã—ç®— | `i8x16.add` | `i16x8.add` | `i32x4.add` | `i64x2.add` |
| å¼•ãç®— | `i8x16.sub` | `i16x8.sub` | `i32x4.sub` | `i64x2.sub` |
| æ›ã‘ç®— | | `i16x8.mul` | `i32x4.mul` | `i64x2.mul` |
| ç¬¦å·åè»¢ | `i8x16.neg` | `i16x8.neg` | `i32x4.neg` | `i64x2.neg` |
| çµ¶å¯¾å€¤ | `i8x16.abs` | `i16x8.abs` | `i32x4.abs` | `i64x2.abs` |
| è¶³ã—ç®—ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.add_sat_s` | `i16x8.add_sat_s` | | |
| è¶³ã—ç®—ï¼ˆé£½å’Œã€ç¬¦å·ãªã—ï¼‰ | `i8x16.add_sat_u` | `i16x8.add_sat_u` | | |
| å¼•ãç®—ï¼ˆé£½å’Œã€ç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.sub_sat_s` | `i16x8.sub_sat_s` | | |
| å¼•ãç®—ï¼ˆé£½å’Œã€ç¬¦å·ãªã—ï¼‰ | `i8x16.sub_sat_u` | `i16x8.sub_sat_u` | | |
| minï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.min_s` | `i16x8.min_s` | `i32x4.min_s` | |
| minï¼ˆç¬¦å·ãªã—ï¼‰ | `i8x16.min_u` | `i16x8.min_u` | `i32x4.min_u` | |
| maxï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.max_s` | `i16x8.max_s` | `i32x4.max_s` | |
| maxï¼ˆç¬¦å·ãªã—ï¼‰ | `i8x16.max_u` | `i16x8.max_u` | `i32x4.max_u` | |
| left shift by scalar | `i8x16.shl` | `i16x8.shl` | `i32x4.shl` | `i64x2.shl` |
| arithmetic right shift by scalar | `i8x16.shr_s` | `i16x8.shr_s` | `i32x4.shr_s` | `i64x2.shr_s` |
| logical right shift by scalar | `i8x16.shr_u` | `i16x8.shr_u` | `i32x4.shr_u` | `i64x2.shr_u` |
| bitwise not | `v128.not` | â† | â† | â† |
| bitwise and | `v128.and` | â† | â† | â† |
| bitwise or | `v128.or` | â† | â† | â† |
| bitwise xor | `v128.xor` | â† | â† | â† |
| bitwise andnot | `v128.andnot` | â† | â† | â† |
| = | `i8x16.eq` | `i16x8.eq` | `i32x4.eq` | `i64x2.eq` |
| â‰  | `i8x16.ne` | `i16x8.ne` | `i32x4.ne` | `i64x2.ne` |
| \<ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.lt_s` | `i16x8.lt_s` | `i32x4.lt_s` | `i64x2.lt_s` |
| \<ï¼ˆç¬¦å·ãªã—ï¼‰ | `i8x16.lt_u` | `i16x8.lt_u` | `i32x4.lt_u` | |
| â‰¤ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.le_s` | `i16x8.le_s` | `i32x4.le_s` | `i64x2.le_s` |
| â‰¤ï¼ˆç¬¦å·ãªã—ï¼‰ | `i8x16.le_u` | `i16x8.le_u` | `i32x4.le_u` | |
| \>ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.gt_s` | `i16x8.gt_s` | `i32x4.gt_s` | `i64x2.gt_s` |
| \>ï¼ˆç¬¦å·ãªã—ï¼‰ | `i8x16.gt_u` | `i16x8.gt_u` | `i32x4.gt_u` | |
| â‰¥ï¼ˆç¬¦å·ã‚ã‚Šï¼‰ | `i8x16.ge_s` | `i16x8.ge_s` | `i32x4.ge_s` | `i64x2.ge_s` |
| â‰¥ï¼ˆç¬¦å·ãªã—ï¼‰ | `i8x16.ge_u` | `i16x8.ge_u` | `i32x4.ge_u` | |

## ãƒ“ãƒƒãƒˆãƒã‚¹ã‚¯

| æ¼”ç®— | 8ãƒ“ãƒƒãƒˆ | 16ãƒ“ãƒƒãƒˆ | 32ãƒ“ãƒƒãƒˆ | 64ãƒ“ãƒƒãƒˆ |
|-|-|-|-|-|
| å¯†ãªãƒ“ãƒƒãƒˆåˆ—ã¸ã®å¤‰æ› | `i8x16.bitmask` | `i16x8.bitmask` | `i32x4.bitmask` | `i64x2.bitmask` |

ãƒ“ãƒƒãƒˆãƒã‚¹ã‚¯ã«ã‚ˆã‚‹é¸æŠï¼š`v128.bitselect`

ã€Œå¯†ãªãƒ“ãƒƒãƒˆåˆ—ã¸ã®å¤‰æ›ã€ã¯ç›´æ¥å¯¾å¿œã™ã‚‹å‘½ä»¤ãŒArm64ã«ãªã„ã«ã‚‚é–¢ã‚ã‚‰ãšè¿½åŠ ã•ã‚Œã¦ã„ã‚‹ã€‚æ°´å¹³æ–¹å‘ã®åŠ ç®—ã‚’ä½¿ãˆã°ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ãƒˆã§ãã‚‹ã‚‰ã—ã„ã€‚

* [Add .bitmask instruction family by zeux Â· Pull Request #201 Â· WebAssembly/simd](https://github.com/WebAssembly/simd/pull/201)

# LLVM IR

(TODO)
