# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SourceFiles/sources_1/ip/rx_fifo/sim/rx_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
